/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [23:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [26:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [17:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(celloutsig_0_4z & celloutsig_0_2z[11]);
  assign celloutsig_0_23z = ~(celloutsig_0_0z[1] & celloutsig_0_0z[2]);
  assign celloutsig_1_5z = !(celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_0z);
  assign celloutsig_1_6z = !(celloutsig_1_0z ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_1_16z = !(celloutsig_1_5z ? celloutsig_1_4z : in_data[124]);
  assign celloutsig_0_8z = !(celloutsig_0_3z[0] ? celloutsig_0_3z[0] : celloutsig_0_0z[0]);
  assign celloutsig_0_20z = !(celloutsig_0_5z[5] ? celloutsig_0_19z : celloutsig_0_17z);
  assign celloutsig_1_2z = ~(in_data[115] | celloutsig_1_1z);
  assign celloutsig_0_19z = ~(celloutsig_0_2z[6] | celloutsig_0_11z);
  assign celloutsig_0_28z = ~(1'h0 | celloutsig_0_19z);
  assign celloutsig_0_14z = celloutsig_0_7z | celloutsig_0_3z[1];
  assign celloutsig_0_32z = celloutsig_0_19z | celloutsig_0_15z[1];
  assign celloutsig_1_8z = celloutsig_1_1z ^ celloutsig_1_5z;
  assign celloutsig_0_7z = _00_ ^ celloutsig_0_0z[2];
  reg [9:0] _16_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _16_ <= 10'h000;
    else _16_ <= { celloutsig_0_0z[0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _01_[9:3], _00_, _01_[1:0] } = _16_;
  assign celloutsig_1_1z = { in_data[187:173], celloutsig_1_0z, celloutsig_1_0z } == in_data[154:138];
  assign celloutsig_1_3z = in_data[167:159] == { in_data[173:168], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[43:39] == { celloutsig_0_3z[2:1], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_5z[11:10], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_0z } == { celloutsig_0_2z[6], celloutsig_0_15z };
  assign celloutsig_0_36z = { in_data[50:46], celloutsig_0_4z } > celloutsig_0_5z[7:2];
  assign celloutsig_1_4z = { in_data[135:131], celloutsig_1_1z } > { in_data[158:154], celloutsig_1_0z };
  assign celloutsig_0_10z = { in_data[58:53], celloutsig_0_0z } > { celloutsig_0_2z[21:19], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_3z } > in_data[24:4];
  assign celloutsig_0_33z = { celloutsig_0_11z, celloutsig_0_28z, celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_7z } && { celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_11z = ! { celloutsig_1_9z[16:1], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[154:143] < in_data[175:164];
  assign celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_5z } < { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_9z } < { celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_0_6z = celloutsig_0_2z[12:2] < celloutsig_0_2z[21:11];
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z } < in_data[30:28];
  assign celloutsig_1_9z = - { in_data[190:175], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_10z = - { in_data[149:148], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_12z = - { celloutsig_0_5z[12:3], celloutsig_0_8z };
  assign celloutsig_0_2z = - { in_data[50:36], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_37z = { celloutsig_0_26z[6:5], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_36z } !== { celloutsig_0_22z[10], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_24z };
  assign celloutsig_0_21z = { _01_[1], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_19z } !== in_data[92:89];
  assign celloutsig_0_24z = { celloutsig_0_12z[5:3], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_8z } !== { _01_[8:5], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_0z = ~ in_data[36:34];
  assign celloutsig_1_7z = | { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_27z = | { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_2z[23:21] };
  assign celloutsig_1_14z = celloutsig_1_12z[5:0] >> { in_data[135], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_1_12z = { celloutsig_1_9z[17:11], celloutsig_1_1z, celloutsig_1_3z } >> in_data[124:116];
  assign celloutsig_0_5z = { in_data[5:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z } >> { _01_[6:3], _00_, _01_[1:0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_18z = { in_data[131:118], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_14z } >> { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_26z = { in_data[56:51], celloutsig_0_6z } >> { celloutsig_0_22z[13:9], celloutsig_0_22z[14], celloutsig_0_22z[7] };
  assign celloutsig_0_3z = celloutsig_0_0z <<< in_data[41:39];
  assign celloutsig_0_15z = in_data[9:4] <<< celloutsig_0_5z[11:6];
  assign { celloutsig_0_22z[2], celloutsig_0_22z[13], celloutsig_0_22z[0], celloutsig_0_22z[12:9], celloutsig_0_22z[14], celloutsig_0_22z[7:3] } = ~ { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_7z, _01_[9:3], _00_, _01_[1:0] };
  assign _01_[2] = _00_;
  assign { celloutsig_0_22z[8], celloutsig_0_22z[1] } = { celloutsig_0_22z[14], 1'h1 };
  assign { out_data[154:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
