5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd fsm8.2.vcd -o fsm8.2.cdd -v fsm8.2.v
3 0 main main fsm8.2.v 1 50
2 1 14 410041 5 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 2 14 360042 5 23 c 0 1 next_state
2 3 14 290032 1 32 4 0 0 #STATE_IDLE
2 4 14 210032 6 1a 200cc 2 3 32 0 11aa aa aa aa aa aa aa aa
2 5 14 210025 2 1 c 0 0 reset
2 6 14 210042 6 19 201cc 4 5 1 0 1102
2 7 14 18001c 0 1 400 0 0 state
2 8 14 180042 16 38 600e 6 7
2 9 14 110015 2c 1 c 0 0 clock
2 10 14 9000f 0 2a 20000 0 0 2 0 a
2 11 14 90015 43 27 2100a 9 10 1 0 2
2 12 20 500053 1 0 20008 0 0 1 1 1
2 13 20 45004e 1 32 4 0 0 #STATE_IDLE
2 14 20 450053 1 31 20088 12 13 33 0 aa aa aa aa aa aa aa aa 2
2 15 20 440054 1 26 20008 14 0 33 0 aa aa aa aa aa aa aa aa 2
2 16 20 3c003f 1 0 20004 0 0 1 1 0
2 17 20 31003a 1 32 8 0 0 #STATE_SEND
2 18 20 31003f 1 31 20108 16 17 33 0 aa aa aa aa aa aa aa aa 2
2 19 20 300040 1 26 20008 18 0 33 0 aa aa aa aa aa aa aa aa 2
2 20 20 1f0040 3 1a 20208 15 19 33 0 33aa aa aa aa aa aa aa aa 2
2 21 20 28002b 3 1 c 0 0 head
2 22 20 200024 3 1 c 0 0 valid
2 23 20 20002b 3 8 2024c 21 22 1 0 1102
2 24 20 1f0054 3 19 20288 20 23 2 0 330a
2 25 20 12001b 0 1 400 0 0 next_state
2 26 20 120054 3 37 600a 24 25
2 27 21 500053 1 0 20008 0 0 1 1 1
2 28 21 45004e 1 32 4 0 0 #STATE_IDLE
2 29 21 450053 1 31 20088 27 28 33 0 aa aa aa aa aa aa aa aa 2
2 30 21 440054 1 26 20008 29 0 33 0 aa aa aa aa aa aa aa aa 2
2 31 21 3c003f 1 0 20004 0 0 1 1 0
2 32 21 31003a 1 32 8 0 0 #STATE_SEND
2 33 21 31003f 1 31 20108 31 32 33 0 aa aa aa aa aa aa aa aa 2
2 34 21 300040 1 26 20008 33 0 33 0 aa aa aa aa aa aa aa aa 2
2 35 21 200040 1 1a 20208 30 34 33 0 aa aa aa aa aa aa aa aa 2
2 36 21 200024 1 1 4 0 0 valid
2 37 21 200054 1 19 20088 35 36 2 0 a
2 38 21 12001b 0 1 400 0 0 next_state
2 39 21 120054 1 37 600a 37 38
2 40 21 5000e 1 32 8 0 0 #STATE_SEND
2 41 19 9000d 7 1 e 0 0 state
2 42 21 0 2 2d 2420e 40 41 1 0 102
2 43 20 5000e 1 32 4 0 0 #STATE_IDLE
2 44 20 0 5 2d 2014e 43 41 1 0 1102
2 45 17 1a001e 3 1 c 0 0 valid
2 46 17 1a001e 0 2a 20000 0 0 2 0 110a
2 47 17 1a001e 3 29 20008 45 46 1 0 2
2 48 17 120015 3 1 c 0 0 head
2 49 17 120015 0 2a 20000 0 0 2 0 110a
2 50 17 120015 3 29 20008 48 49 1 0 2
2 51 17 9000d 4 1 c 0 0 state
2 52 17 9000d 0 2a 20000 0 0 2 0 110a
2 53 17 9000d 4 29 20008 51 52 1 0 2
2 54 17 90015 5 2b 20008 50 53 1 0 2
2 55 17 9001e b 2b 2100a 47 54 1 0 2
2 56 25 1c001c 5 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 57 25 11001d 5 23 c 0 56 next_state
2 58 25 100010 5 1b 2000c 57 0 1 0 1102
2 59 25 7000c 0 1 400 0 0 msg_ip
2 60 25 7001d 4 35 f00e 58 59
2 61 46 9000c 1 0 20004 0 0 1 1 0
2 62 46 10005 0 1 400 0 0 clock
2 63 46 1000c 1 37 1006 61 62
2 64 47 17001b 2b 1 1c 0 0 clock
2 65 47 160016 2b 1b 2002c 64 0 1 0 1102
2 66 47 e0012 0 1 400 0 0 clock
2 67 47 e001b 2b 37 602e 65 66
2 68 47 b000b 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 69 47 b000b 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 70 47 9000c 57 2c 2000a 68 69 32 0 aa aa aa aa aa aa aa aa
2 71 0 0 5 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 72 0 0 5 23 f00e 0 71 next_state
2 73 0 0 4 1 f00e 0 0 state
1 #STATE_IDLE 0 0 30000 32 0 0 0 0 0 0 0 0 0
1 #STATE_SEND 0 0 30000 32 0 1 0 0 0 0 0 0 0
1 clock 0 6 3000f 1 16 1102
1 reset 0 7 3000f 1 0 1002
1 state 0 8 3000f 1 0 1102
1 next_state 0 9 3000f 2 16 330a
1 msg_ip 0 10 3000f 1 0 1102
1 head 0 11 3000f 1 0 1102
1 valid 0 12 3000f 1 0 1102
4 73 73 73
4 72 72 72
4 8 11 11
4 11 8 0
4 39 55 55
4 42 39 55
4 26 55 55
4 44 26 42
4 55 44 0
4 60 60 60
4 67 70 70
4 70 67 0
4 63 70 70
6 73 72 1 01,03,03,,012141
