Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/zxd_CS/CC/OExp05-Datapath/alu_alu_sch_tb_isim_beh.exe -prj C:/zxd_CS/CC/OExp05-Datapath/alu_alu_sch_tb_beh.prj work.alu_alu_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 3
Turning on mult-threading, number of parallel sub-compilation jobs: 6 
Determining compilation order of HDL files
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-Datapath/Code/ALU/xor32.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-Datapath/Code/ALU/srl32.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-Datapath/Code/ALU/SignalExt_32.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-Datapath/Code/ALU/or_bit_32 .v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-Datapath/Code/ALU/or32.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-Datapath/Code/ALU/nor32.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-Datapath/Code/ALU/MUX8T1_32.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-Datapath/Code/ALU/and32.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-Datapath/Code/ALU/addc_32.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-Datapath/alu.vf" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-Datapath/Code/ALU/alu_test1.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module and32
Compiling module ADC32
Compiling module xor32
Compiling module nor32
Compiling module MUX8T1_32
Compiling module or_bit_32
Compiling module srl32
Compiling module SignalExt_32
Compiling module or32
Compiling module alu
Compiling module alu_alu_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\alu_alu_sch_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 12 Verilog Units
Built simulation executable C:/zxd_CS/CC/OExp05-Datapath/alu_alu_sch_tb_isim_beh.exe
Fuse Memory Usage: 27460 KB
Fuse CPU Usage: 421 ms
