library ieee;
use ieee.std_logic_1164.all;
use ieee. numeric_std.all;

entity FreqDivider is

end FreqDivider;

architecture v1 of FreqDivider is
begin

end v1;