example-0: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( 
    input a, 
    input b, 
    output out ) {

    // assign the AND of a and b to out

    out = a & b;
}

================================================================
example-1: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    assign out = a and b;

// Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    assign out = a or b;

// Design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    assign out = a nand b;

// Design a module that implements a NOR gate

module nor_gate( 
    input a, 
    input b, 
    output out );

    // assign the NOR of a and b to out
    assign out = a nor b;

// Design a module that implements a XOR gate
================================================================
example-2: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    out = a & b;


================================================================
example-3: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    // out is an output
    // a and b are inputs
    // the AND gate is an AND gate
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the AND gate is a module
    // the
================================================================
example-4: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    assign out = a and b;

// Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    assign out = a or b;

// Design a module that implements an XOR gate

module xor_gate( 
    input a, 
    input b, 
    output out );

    // assign the XOR of a and b to out
    assign out = a xor b;

// Design a module that implements an NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    assign out = a nand b;

// Design a module that implements
================================================================
