Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 16 Nov 2018 00:29:32 -0000
Received: from icoremail.net (unknown [209.85.215.175])
	by mail-app2 (Coremail) with SMTP id by_KCgDXv365u+1bQRicAQ--.47553S3;
	Fri, 16 Nov 2018 02:32:25 +0800 (CST)
Received: from mail-pg1-f175.google.com (unknown [209.85.215.175])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwC3lEC2u+1bsStFAA--.9S3;
	Fri, 16 Nov 2018 02:32:22 +0800 (CST)
Received: by mail-pg1-f175.google.com with SMTP id 17so9123815pgg.1
        for <xuliker@zju.edu.cn>; Thu, 15 Nov 2018 10:32:22 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:dkim-signature
         :dmarc-filter:subject:to:cc:references:from:message-id:date
         :user-agent:mime-version:in-reply-to:content-language
         :content-transfer-encoding:sender:precedence:list-id;
        bh=lXw2pducNMEGg8LXDNCXyPXT1w0YwfN9VZ5vMvLas3g=;
        b=scaDODvesKqzuf8oGjmHVRRixmuMC8hBIhVundhV64sFe/6/obWbMo/qC/xJrd316s
         D5Ina6ROmT389dnqJ9+9DVz2Rg/eaCPKaeXlf4IzqpLaqsJUVzBIgCC8HXNkSg58WawM
         jczj3eIjCYiVyZaMw4beqyP3C5StJt3ErMe3NF6X928gN9JphyWNIGM+/kjnUoq9UxpB
         YGDnGlS43vdtGNj/Do6IY/OJ+s4+njCRsIvR95yBSdLoVKl+TzLM264KLZV9Vt+3iQ8w
         rz8BzDCqroWy+E08LxZBAzE77KBeZboiXX4Jl7zg3fbo+YlgATnzIgniD5xV863+XUH3
         upXw==
X-Gm-Message-State: AGRZ1gLeuNXyjGy33Uzsi1glSCLzeEg2yqlC4F+DlykhCZjelqcvk2AX
	DhgT0uN1KEquq+DJFy5bbfBSqTnzhBrCWrdoTCOzYLsD+xHSKjhNgA==
X-Received: by 2002:aa7:880c:: with SMTP id c12-v6mr7563090pfo.20.1542306741792;
        Thu, 15 Nov 2018 10:32:21 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp919174pju;
        Thu, 15 Nov 2018 10:32:20 -0800 (PST)
X-Google-Smtp-Source: AJdET5dzo95K5djFPEENLiVeskJSNRtZk5FqSuxPd3VprduB+AcRhI87KihTUM8c5ZN2m8DK0QKJ
X-Received: by 2002:a62:f24f:: with SMTP id y15-v6mr7597717pfl.25.1542306740549;
        Thu, 15 Nov 2018 10:32:20 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542306740; cv=none;
        d=google.com; s=arc-20160816;
        b=GB/3AS4N3SKB4Oqcs2Axa5Ewb+5C1WBn8Je+gTKS4MU+Jj5WeaWooLLx1sVo1+ndO/
         lIx8G9syD7RdorLTeZCSof+fh21ASDJy37g/mMHvqFYdANZ5XY6j+tcEd7iWeq3CsMXI
         HWgG0oiI/sMO2iM+Ety9OHtQ7BeFnrerXZ30yQkB426CnB+VVnTIiE6CcyEO4teDmCcK
         Rtn1nO4ybVrNoRck6iqJAwW6oZ8mppnZVIyiC8xGqn3bfxuFmj5nlAIR7vpDMHVVoDsz
         cO9O2X8j0N/sMaBVxl4+tzMmga9yFofb43wKCwNy1A64UqyamoRrwR+yh7jruC+7pVFR
         oZpQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject:dmarc-filter
         :dkim-signature:dkim-signature;
        bh=lXw2pducNMEGg8LXDNCXyPXT1w0YwfN9VZ5vMvLas3g=;
        b=YWmCuLGhzYdw+TxhVdsHOCE6TXVa1KAtfZIWlGMCuUqX3D9LaYPHVItBIIib5xaIoC
         vQuEXRuka0sZq1mfBZz/G436klS60U7Z4d4G8IA8NucJOs7Qg5vU3D3z3LzswuTr6Z0z
         luEhDbPlb7Ja/0dhG1kngfjIyv9aGvn/cocIQcitCpknvfAL51on17UpkiKmMkSMQWXD
         kchexGh14FRlzjivXeG15HNGwLGhNHMDeDfB6idJHCuMRpu8sgEoz85qbseLm4Fx83oE
         kTDdKOZQHIZbB0J9J+OZldE0fJ5ygniURb4bHFx1oJhKj2+G6kTLOG6dIFCeCWRcaRVE
         2vGw==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=KCuNC0LM;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=QKu1W79e;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id z6si26206016pgl.109.2018.11.15.10.31.49;
        Thu, 15 Nov 2018 10:32:20 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2388410AbeKPEka (ORCPT <rfc822;kristofer.rye@gmail.com>
        + 99 others); Thu, 15 Nov 2018 23:40:30 -0500
Received: from smtp.codeaurora.org ([198.145.29.96]:51736 "EHLO
        smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726453AbeKPEka (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 15 Nov 2018 23:40:30 -0500
Received: by smtp.codeaurora.org (Postfix, from userid 1000)
        id 9D0296076A; Thu, 15 Nov 2018 18:31:35 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542306695;
        bh=jpEIkjvcZ8jlQzVWhG3nb8LE1eYiqzJG4XzJilQuduI=;
        h=Subject:To:Cc:References:From:Date:In-Reply-To:From;
        b=KCuNC0LMz7AfCGu/kdvTHh7oblZPtonfPdbiEoVPpiJzyGShTBzNZX2QvIvzHPaoq
         Q/jlFSmTdBpsN/3MuO82Fg+dFlNlhnhFDJzq82AW4FzLL5bV03x8AA4WPZcimFFxxG
         9xKiMOIrZhhNwcB9BnhdRkM6vxS6tu8mVVSOGw24=
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
        pdx-caf-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00,
        DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0
Received: from [10.226.60.81] (i-global254.qualcomm.com [199.106.103.254])
        (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
        (No client certificate requested)
        (Authenticated sender: jhugo@smtp.codeaurora.org)
        by smtp.codeaurora.org (Postfix) with ESMTPSA id 909E96044B;
        Thu, 15 Nov 2018 18:31:33 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542306694;
        bh=jpEIkjvcZ8jlQzVWhG3nb8LE1eYiqzJG4XzJilQuduI=;
        h=Subject:To:Cc:References:From:Date:In-Reply-To:From;
        b=QKu1W79eS6Bw8yuhfurqGZFSHwzm/7sD/nYeABUsCmytWancBGfZ6zLl2EvyszIyd
         zX5w9mkzJJaO+prs6AEWlVgKsn1jNkoZ58EchcUTq2w4dwishZ12L2ze90yQ0U3WCw
         pGo2DvmiAn2FUcL1QafDrEo8TfMrYqzA4pmAvftY=
DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 909E96044B
Subject: Re: [RFC 0/3] Unify CPU topology across ARM64 & RISC-V
To: Atish Patra <atish.patra@wdc.com>, linux-kernel@vger.kernel.org
Cc: mark.rutland@arm.com, devicetree@vger.kernel.org,
        Damien.LeMoal@wdc.com, juri.lelli@arm.com, anup@brainfault.org,
        palmer@sifive.com, jeremy.linton@arm.com, robh+dt@kernel.org,
        sudeep.holla@arm.com, mick@ics.forth.gr,
        linux-riscv@lists.infradead.org,
        linux-arm-kernel@lists.infradead.org
References: <1541728209-3224-1-git-send-email-atish.patra@wdc.com>
From: Jeffrey Hugo <jhugo@codeaurora.org>
Message-ID: <07d92dd4-f943-47ee-e168-46bfaf4ed755@codeaurora.org>
Date: Thu, 15 Nov 2018 11:31:33 -0700
User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:52.0) Gecko/20100101
 Thunderbird/52.9.1
MIME-Version: 1.0
In-Reply-To: <1541728209-3224-1-git-send-email-atish.patra@wdc.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwC3lEC2u+1bsStFAA--.9S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxGw13KFyDJw4xtF15JF15twb_yoW5XF1kpF
	Z3Cry3Cr4q9rnrJ3yfWF18ur15ZrZ7J3yakr12g34kArn8AF4q9Fn5t34rWFyUGrW0v3WF
	qF1jkF9Y93ZFvaDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmvb7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVWxJr0_GcWl84ACjcxK6I8E87Iv6xkF7I0E14v26F4UJVW0owAS0I0E0xvYzx
	vE52x082IY62kv0487Mc02F40EFcxC0VAKzVAqx4xG6I80ewAv7VC0I7IYx2IY67AKxVWU
	JVWUGwAv7VC2z280aVAFwI0_Jr0_Gr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcVAKI4
	8JMx02cVCv0xWlc7I2V7IY0VAS07AlzVAYIcxG8wCY1x0264kExVAvwVAq07x20xylc7Ca
	8VAvwVCFzxkY4VCF77xAMxkIecxEwVCI4VW5MxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7
	IYx2IY67AKxVW8JVW5JwCYIxAIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E
	87Iv67AKxVW8Jr0_Cr1UMxvI42IY6I8E87Iv6xkF7I0E14v26r4UJVWxJr1l42xK82IYc2
	Ij64vIr41l42xK82IY64kExVAvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_
	Jr0_Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1V
	AY17CE14v26r1q6r43MIIYrxkI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW3JVWrJrUv
	cSsGvfC2KfnxnUUI43ZEXa7IU5Fg43UUUUU==

On 11/8/2018 6:50 PM, Atish Patra wrote:
> The cpu-map DT entry in ARM64 can describe the CPU topology in
> much better way compared to other existing approaches. RISC-V can
> easily adopt this binding to represent it's own CPU topology.
> Thus, both cpu-map DT binding and topology parsing code can be
> moved to a common location so that RISC-V or any other
> architecture can leverage that.
> 
> The relevant discussion regarding unifying cpu topology can be
> found in [1].
> 
> arch_topology seems to be a perfect place to move the common
> code. I have not introduced any functional changes in the moved
> to code. The only downside in this approach is that the capacity
> code will be executed for RISC-V as well. But, it will exit
> immediately after not able to find the appropriate DT node. If
> the overhead is considered too much, we can always compile out
> capacity related functions under a different config for the
> architectures that do not support them.
> 
> The patches have been tested for RISC-V and compile tested for
> ARM64.
> 
> The socket changes[2] can be merged on top of this series or vice
> versa.
> 
> [1] https://lkml.org/lkml/2018/11/6/19
> [2] https://lkml.org/lkml/2018/11/7/918
> 
> Atish Patra (3):
>    dt-binding: cpu-topology: Move cpu-map to a common binding.
>    cpu-topology: Move cpu topology code to common code.
>    RISC-V: Parse cpu topology during boot.
> 
>   Documentation/devicetree/bindings/arm/topology.txt | 475 -------------------
>   .../devicetree/bindings/cpu/cpu-topology.txt       | 526 +++++++++++++++++++++
>   arch/arm64/include/asm/topology.h                  |  23 +-
>   arch/arm64/kernel/topology.c                       | 305 +-----------
>   arch/riscv/Kconfig                                 |   1 +
>   arch/riscv/kernel/smpboot.c                        |   6 +-
>   drivers/base/arch_topology.c                       | 303 ++++++++++++
>   include/linux/arch_topology.h                      |  23 +
>   include/linux/topology.h                           |   1 +
>   9 files changed, 864 insertions(+), 799 deletions(-)
>   delete mode 100644 Documentation/devicetree/bindings/arm/topology.txt
>   create mode 100644 Documentation/devicetree/bindings/cpu/cpu-topology.txt
> 

I was interested in testing these on QDF2400, an ARM64 platform, since 
this series touches core ARM64 code and I'd hate to see a regression. 
However, I can't figure out what baseline to use to apply these. 
Different patches cause different conflicts of a variety of baselines I 
attempted.

What are these intended to apply to?

Also, you might want to run them through checkpatch next time.  There 
are several whitespace errors.

-- 
Jeffrey Hugo
Qualcomm Datacenter Technologies as an affiliate of Qualcomm 
Technologies, Inc.
Qualcomm Technologies, Inc. is a member of the
Code Aurora Forum, a Linux Foundation Collaborative Project.
