

================================================================
== Vitis HLS Report for 'runOutputL1toL2'
================================================================
* Date:           Sat Jan 22 00:49:20 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.628 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54| 0.540 us | 0.540 us |   54|   54|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_L2_H_LOOP_L2_W  |       52|       52|         5|          1|          1|    49|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.62>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %wo, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ho, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_23, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.45ns)   --->   "%ko_2_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 14 'read' 'ko_2_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "%ho_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ho" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:251->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 15 'read' 'ho_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 4> <FIFO>
ST_1 : Operation 16 [1/1] (1.45ns)   --->   "%wo_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %wo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 16 'read' 'wo_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%TILESIZE_H_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_23"   --->   Operation 17 'read' 'TILESIZE_H_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.45ns)   --->   "%TILESIZE_W_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_24"   --->   Operation 18 'read' 'TILESIZE_W_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.45ns)   --->   "%WH_assign = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %empty"   --->   Operation 19 'read' 'WH_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 4> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %TILESIZE_W_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 20 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %TILESIZE_H_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 21 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.46ns)   --->   "%mul3_i_i = mul i9 %ho_read, i9 %trunc_ln49_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:251->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 22 'mul' 'mul3_i_i' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.46ns)   --->   "%mul5_i_i = mul i9 %wo_read, i9 %trunc_ln49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 23 'mul' 'mul5_i_i' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.46ns)   --->   "%mul11_i_i = mul i9 %WH_assign, i9 %ko_2_read"   --->   Operation 24 'mul' 'mul11_i_i' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cast = zext i32 %TILESIZE_H_assign"   --->   Operation 25 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %TILESIZE_W_assign"   --->   Operation 26 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 27 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.60ns)   --->   "%br_ln51 = br void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 28 'br' 'br_ln51' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 4.51>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln51_2, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 29 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%hi = phi i32, void %entry, i32 %select_ln51_1, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 30 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%wi = phi i32, void %entry, i32 %add_ln53, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:53->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 31 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.06ns)   --->   "%icmp_ln51 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 33 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.14ns)   --->   "%add_ln51_2 = add i64 %indvar_flatten, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 34 'add' 'add_ln51_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %._crit_edge.loopexit.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 35 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "%icmp_ln53 = icmp_eq  i32 %wi, i32 %TILESIZE_W_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:53->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 36 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.22ns)   --->   "%select_ln51 = select i1 %icmp_ln53, i32, i32 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 37 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.88ns)   --->   "%add_ln51_3 = add i32, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 38 'add' 'add_ln51_3' <Predicate = (!icmp_ln51)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.22ns)   --->   "%select_ln51_1 = select i1 %icmp_ln53, i32 %add_ln51_3, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 39 'select' 'select_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %select_ln51_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 40 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 41 [3/3] (0.99ns) (grouped into DSP with root node add8_i_i)   --->   "%mul_ln51 = mul i9 %trunc_ln49, i9 %trunc_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 41 'mul' 'mul_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.71ns)   --->   "%add_ln51 = add i9 %mul11_i_i, i9 %trunc_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 42 'add' 'add_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.69ns) (grouped into DSP with root node add15_i_i)   --->   "%add_ln51_1 = add i9 %add_ln51, i9 %mul3_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 43 'add' 'add_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [3/3] (0.99ns) (grouped into DSP with root node add15_i_i)   --->   "%mul_ln51_1 = mul i9 %WH_assign, i9 %add_ln51_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 44 'mul' 'mul_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_39 = trunc i32 %select_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 45 'trunc' 'empty_39' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln53 = add i32, i32 %select_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:53->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 46 'add' 'add_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 47 [2/3] (0.99ns) (grouped into DSP with root node add8_i_i)   --->   "%mul_ln51 = mul i9 %trunc_ln49, i9 %trunc_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 47 'mul' 'mul_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [2/3] (0.99ns) (grouped into DSP with root node add15_i_i)   --->   "%mul_ln51_1 = mul i9 %WH_assign, i9 %add_ln51_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 48 'mul' 'mul_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.36>
ST_4 : Operation 49 [1/3] (0.00ns) (grouped into DSP with root node add8_i_i)   --->   "%mul_ln51 = mul i9 %trunc_ln49, i9 %trunc_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 49 'mul' 'mul_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/3] (0.00ns) (grouped into DSP with root node add15_i_i)   --->   "%mul_ln51_1 = mul i9 %WH_assign, i9 %add_ln51_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 50 'mul' 'mul_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [2/2] (0.64ns) (root node of the DSP)   --->   "%add8_i_i = add i9 %empty_39, i9 %mul_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 51 'add' 'add8_i_i' <Predicate = (!icmp_ln51)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (0.71ns)   --->   "%tmp1 = add i9 %mul5_i_i, i9 %empty_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 52 'add' 'tmp1' <Predicate = (!icmp_ln51)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [2/2] (0.64ns) (root node of the DSP)   --->   "%add15_i_i = add i9 %tmp1, i9 %mul_ln51_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 53 'add' 'add15_i_i' <Predicate = (!icmp_ln51)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.80>
ST_5 : Operation 54 [1/2] (0.64ns) (root node of the DSP)   --->   "%add8_i_i = add i9 %empty_39, i9 %mul_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 54 'add' 'add8_i_i' <Predicate = (!icmp_ln51)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%idxprom_i_i = zext i9 %add8_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 55 'zext' 'idxprom_i_i' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (0.64ns) (root node of the DSP)   --->   "%add15_i_i = add i9 %tmp1, i9 %mul_ln51_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 56 'add' 'add15_i_i' <Predicate = (!icmp_ln51)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 57 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 58 'load' 'output_l1_0_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 59 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 60 'load' 'output_l1_1_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 61 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 62 'load' 'output_l1_2_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 63 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 64 'load' 'output_l1_3_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 2.31>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_L2_H_LOOP_L2_W_str"   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:53->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 68 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%idxprom16_i_i = zext i9 %add15_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 69 'zext' 'idxprom16_i_i' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 70 [1/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 70 'load' 'output_l1_0_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%output_l2_0_addr = getelementptr i32 %output_l2_0, i64, i64 %idxprom16_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 71 'getelementptr' 'output_l2_0_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.15ns)   --->   "%store_ln60 = store i32 %output_l1_0_load, i9 %output_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 72 'store' 'store_ln60' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 73 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 73 'load' 'output_l1_1_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%output_l2_1_addr = getelementptr i32 %output_l2_1, i64, i64 %idxprom16_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 74 'getelementptr' 'output_l2_1_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.15ns)   --->   "%store_ln60 = store i32 %output_l1_1_load, i9 %output_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 75 'store' 'store_ln60' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 76 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 76 'load' 'output_l1_2_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%output_l2_2_addr = getelementptr i32 %output_l2_2, i64, i64 %idxprom16_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 77 'getelementptr' 'output_l2_2_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.15ns)   --->   "%store_ln60 = store i32 %output_l1_2_load, i9 %output_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 78 'store' 'store_ln60' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 79 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 79 'load' 'output_l1_3_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%output_l2_3_addr = getelementptr i32 %output_l2_3, i64, i64 %idxprom16_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 80 'getelementptr' 'output_l2_3_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.15ns)   --->   "%store_ln60 = store i32 %output_l1_3_load, i9 %output_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 81 'store' 'store_ln60' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln262 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 83 'ret' 'ret_ln262' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_l1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ho]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ wo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
ko_2_read             (read             ) [ 00000000]
ho_read               (read             ) [ 00000000]
wo_read               (read             ) [ 00000000]
TILESIZE_H_assign     (read             ) [ 00000000]
TILESIZE_W_assign     (read             ) [ 00111110]
WH_assign             (read             ) [ 00111110]
trunc_ln49            (trunc            ) [ 00111110]
trunc_ln49_1          (trunc            ) [ 00000000]
mul3_i_i              (mul              ) [ 00111110]
mul5_i_i              (mul              ) [ 00111110]
mul11_i_i             (mul              ) [ 00111110]
cast                  (zext             ) [ 00000000]
cast1                 (zext             ) [ 00000000]
bound                 (mul              ) [ 00111110]
br_ln51               (br               ) [ 01111110]
indvar_flatten        (phi              ) [ 00100000]
hi                    (phi              ) [ 00100000]
wi                    (phi              ) [ 00100000]
specpipeline_ln0      (specpipeline     ) [ 00000000]
icmp_ln51             (icmp             ) [ 00111110]
add_ln51_2            (add              ) [ 01111110]
br_ln51               (br               ) [ 00000000]
icmp_ln53             (icmp             ) [ 00000000]
select_ln51           (select           ) [ 00000000]
add_ln51_3            (add              ) [ 00000000]
select_ln51_1         (select           ) [ 01111110]
trunc_ln51            (trunc            ) [ 00111000]
add_ln51              (add              ) [ 00000000]
add_ln51_1            (add              ) [ 00111000]
empty_39              (trunc            ) [ 00111100]
add_ln53              (add              ) [ 01111110]
mul_ln51              (mul              ) [ 00100100]
mul_ln51_1            (mul              ) [ 00100100]
tmp1                  (add              ) [ 00100100]
add8_i_i              (add              ) [ 00000000]
idxprom_i_i           (zext             ) [ 00000000]
add15_i_i             (add              ) [ 00100010]
output_l1_0_addr      (getelementptr    ) [ 00100010]
output_l1_1_addr      (getelementptr    ) [ 00100010]
output_l1_2_addr      (getelementptr    ) [ 00100010]
output_l1_3_addr      (getelementptr    ) [ 00100010]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
specpipeline_ln0      (specpipeline     ) [ 00000000]
specloopname_ln53     (specloopname     ) [ 00000000]
idxprom16_i_i         (zext             ) [ 00000000]
output_l1_0_load      (load             ) [ 00000000]
output_l2_0_addr      (getelementptr    ) [ 00000000]
store_ln60            (store            ) [ 00000000]
output_l1_1_load      (load             ) [ 00000000]
output_l2_1_addr      (getelementptr    ) [ 00000000]
store_ln60            (store            ) [ 00000000]
output_l1_2_load      (load             ) [ 00000000]
output_l2_2_addr      (getelementptr    ) [ 00000000]
store_ln60            (store            ) [ 00000000]
output_l1_3_load      (load             ) [ 00000000]
output_l2_3_addr      (getelementptr    ) [ 00000000]
store_ln60            (store            ) [ 00000000]
br_ln0                (br               ) [ 01111110]
ret_ln262             (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_l1_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_l1_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_l1_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_l1_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_l2_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_l2_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_l2_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_l2_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="empty_23">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="empty_24">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ko_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ho">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="wo">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="empty">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_L2_H_LOOP_L2_W_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="ko_2_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="9" slack="0"/>
<pin id="68" dir="0" index="1" bw="9" slack="0"/>
<pin id="69" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_2_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="ho_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="9" slack="0"/>
<pin id="74" dir="0" index="1" bw="9" slack="0"/>
<pin id="75" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ho_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="wo_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="0" index="1" bw="9" slack="0"/>
<pin id="81" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wo_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="TILESIZE_H_assign_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TILESIZE_H_assign/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="TILESIZE_W_assign_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TILESIZE_W_assign/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="WH_assign_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="0"/>
<pin id="98" dir="0" index="1" bw="9" slack="0"/>
<pin id="99" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WH_assign/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="output_l1_0_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="9" slack="0"/>
<pin id="106" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_0_addr/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="9" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_0_load/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="output_l1_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="9" slack="0"/>
<pin id="119" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_1_addr/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_1_load/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="output_l1_2_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_2_addr/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_2_load/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="output_l1_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="9" slack="0"/>
<pin id="145" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_3_addr/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_3_load/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="output_l2_0_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="9" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_0_addr/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln60_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="output_l2_1_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="9" slack="0"/>
<pin id="172" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_1_addr/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln60_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="output_l2_2_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_2_addr/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln60_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="output_l2_3_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_3_addr/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln60_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/6 "/>
</bind>
</comp>

<comp id="210" class="1005" name="indvar_flatten_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="indvar_flatten_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="64" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="hi_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hi (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="hi_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hi/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="wi_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wi (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="wi_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wi/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln49_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln49_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="mul3_i_i_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="0" index="1" bw="9" slack="0"/>
<pin id="254" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul3_i_i/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="mul5_i_i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="0"/>
<pin id="260" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul5_i_i/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="mul11_i_i_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="0" index="1" bw="9" slack="0"/>
<pin id="266" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul11_i_i/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="cast1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bound_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln51_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="1"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln51_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_2/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln53_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="1"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln51_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="32" slack="0"/>
<pin id="303" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln51_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_3/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln51_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln51_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln51_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="1"/>
<pin id="327" dir="0" index="1" bw="9" slack="0"/>
<pin id="328" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="empty_39_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_39/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln53_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="3"/>
<pin id="342" dir="0" index="1" bw="9" slack="2"/>
<pin id="343" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="idxprom_i_i_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i_i/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="idxprom16_i_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="9" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom16_i_i/6 "/>
</bind>
</comp>

<comp id="358" class="1007" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="1"/>
<pin id="360" dir="0" index="1" bw="9" slack="0"/>
<pin id="361" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln51/2 add8_i_i/4 "/>
</bind>
</comp>

<comp id="365" class="1007" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="0" index="1" bw="9" slack="1"/>
<pin id="368" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="369" dir="0" index="3" bw="9" slack="0"/>
<pin id="370" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln51_1/2 mul_ln51_1/2 add15_i_i/4 "/>
</bind>
</comp>

<comp id="373" class="1005" name="TILESIZE_W_assign_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="TILESIZE_W_assign "/>
</bind>
</comp>

<comp id="378" class="1005" name="WH_assign_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="1"/>
<pin id="380" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="WH_assign "/>
</bind>
</comp>

<comp id="383" class="1005" name="trunc_ln49_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="1"/>
<pin id="385" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln49 "/>
</bind>
</comp>

<comp id="388" class="1005" name="mul3_i_i_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="1"/>
<pin id="390" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i "/>
</bind>
</comp>

<comp id="393" class="1005" name="mul5_i_i_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="3"/>
<pin id="395" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="mul5_i_i "/>
</bind>
</comp>

<comp id="398" class="1005" name="mul11_i_i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="1"/>
<pin id="400" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul11_i_i "/>
</bind>
</comp>

<comp id="403" class="1005" name="bound_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="1"/>
<pin id="405" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="408" class="1005" name="icmp_ln51_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="412" class="1005" name="add_ln51_2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln51_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="select_ln51_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln51_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="trunc_ln51_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="9" slack="1"/>
<pin id="424" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="427" class="1005" name="empty_39_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="2"/>
<pin id="429" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="433" class="1005" name="add_ln53_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="1"/>
<pin id="440" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="add15_i_i_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="1"/>
<pin id="445" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add15_i_i "/>
</bind>
</comp>

<comp id="448" class="1005" name="output_l1_0_addr_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="9" slack="1"/>
<pin id="450" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_0_addr "/>
</bind>
</comp>

<comp id="453" class="1005" name="output_l1_1_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="9" slack="1"/>
<pin id="455" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_1_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="output_l1_2_addr_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="1"/>
<pin id="460" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_2_addr "/>
</bind>
</comp>

<comp id="463" class="1005" name="output_l1_3_addr_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="1"/>
<pin id="465" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="42" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="42" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="109" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="122" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="135" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="148" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="90" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="84" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="72" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="78" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="243" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="96" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="66" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="84" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="90" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="269" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="214" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="214" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="236" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="236" pin="4"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="225" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="294" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="225" pin="4"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="299" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="299" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="354"><net_src comp="351" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="363"><net_src comp="321" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="358" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="371"><net_src comp="325" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="340" pin="2"/><net_sink comp="365" pin=3"/></net>

<net id="376"><net_src comp="90" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="381"><net_src comp="96" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="386"><net_src comp="243" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="391"><net_src comp="251" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="396"><net_src comp="257" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="401"><net_src comp="263" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="406"><net_src comp="277" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="411"><net_src comp="283" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="288" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="420"><net_src comp="313" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="425"><net_src comp="321" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="430"><net_src comp="330" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="436"><net_src comp="334" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="441"><net_src comp="340" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="446"><net_src comp="365" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="451"><net_src comp="102" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="456"><net_src comp="115" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="461"><net_src comp="128" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="466"><net_src comp="141" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l2_0 | {6 }
	Port: output_l2_1 | {6 }
	Port: output_l2_2 | {6 }
	Port: output_l2_3 | {6 }
 - Input state : 
	Port: runOutputL1toL2 : output_l1_0 | {5 6 }
	Port: runOutputL1toL2 : output_l1_1 | {5 6 }
	Port: runOutputL1toL2 : output_l1_2 | {5 6 }
	Port: runOutputL1toL2 : output_l1_3 | {5 6 }
	Port: runOutputL1toL2 : empty_23 | {1 }
	Port: runOutputL1toL2 : empty_24 | {1 }
	Port: runOutputL1toL2 : ko_2 | {1 }
	Port: runOutputL1toL2 : ho | {1 }
	Port: runOutputL1toL2 : wo | {1 }
	Port: runOutputL1toL2 : empty | {1 }
  - Chain level:
	State 1
		mul3_i_i : 1
		mul5_i_i : 1
		bound : 1
	State 2
		icmp_ln51 : 1
		add_ln51_2 : 1
		br_ln51 : 2
		icmp_ln53 : 1
		select_ln51 : 2
		add_ln51_3 : 1
		select_ln51_1 : 2
		trunc_ln51 : 3
		mul_ln51 : 4
		add_ln51 : 4
		add_ln51_1 : 5
		mul_ln51_1 : 6
		empty_39 : 3
		add_ln53 : 3
	State 3
	State 4
		add8_i_i : 1
		add15_i_i : 1
	State 5
		idxprom_i_i : 1
		output_l1_0_addr : 2
		output_l1_0_load : 3
		output_l1_1_addr : 2
		output_l1_1_load : 3
		output_l1_2_addr : 2
		output_l1_2_load : 3
		output_l1_3_addr : 2
		output_l1_3_load : 3
	State 6
		output_l2_0_addr : 1
		store_ln60 : 2
		output_l2_1_addr : 1
		store_ln60 : 2
		output_l2_2_addr : 1
		store_ln60 : 2
		output_l2_3_addr : 1
		store_ln60 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln51_2_fu_288      |    0    |    0    |    71   |
|          |       add_ln51_3_fu_307      |    0    |    0    |    39   |
|    add   |        add_ln51_fu_325       |    0    |    0    |    16   |
|          |        add_ln53_fu_334       |    0    |    0    |    39   |
|          |          tmp1_fu_340         |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |        mul3_i_i_fu_251       |    0    |    0    |    49   |
|    mul   |        mul5_i_i_fu_257       |    0    |    0    |    49   |
|          |       mul11_i_i_fu_263       |    0    |    0    |    49   |
|          |         bound_fu_277         |    4    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln51_fu_299      |    0    |    0    |    32   |
|          |     select_ln51_1_fu_313     |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln51_fu_283       |    0    |    0    |    29   |
|          |       icmp_ln53_fu_294       |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_358          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_365          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     ko_2_read_read_fu_66     |    0    |    0    |    0    |
|          |      ho_read_read_fu_72      |    0    |    0    |    0    |
|   read   |      wo_read_read_fu_78      |    0    |    0    |    0    |
|          | TILESIZE_H_assign_read_fu_84 |    0    |    0    |    0    |
|          | TILESIZE_W_assign_read_fu_90 |    0    |    0    |    0    |
|          |     WH_assign_read_fu_96     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln49_fu_243      |    0    |    0    |    0    |
|   trunc  |      trunc_ln49_1_fu_247     |    0    |    0    |    0    |
|          |       trunc_ln51_fu_321      |    0    |    0    |    0    |
|          |        empty_39_fu_330       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          cast_fu_269         |    0    |    0    |    0    |
|   zext   |         cast1_fu_273         |    0    |    0    |    0    |
|          |      idxprom_i_i_fu_344      |    0    |    0    |    0    |
|          |     idxprom16_i_i_fu_351     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |    0    |   461   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|TILESIZE_W_assign_reg_373|   32   |
|    WH_assign_reg_378    |    9   |
|    add15_i_i_reg_443    |    9   |
|    add_ln51_2_reg_412   |   64   |
|     add_ln53_reg_433    |   32   |
|      bound_reg_403      |   64   |
|     empty_39_reg_427    |    9   |
|        hi_reg_221       |   32   |
|    icmp_ln51_reg_408    |    1   |
|  indvar_flatten_reg_210 |   64   |
|    mul11_i_i_reg_398    |    9   |
|     mul3_i_i_reg_388    |    9   |
|     mul5_i_i_reg_393    |    9   |
| output_l1_0_addr_reg_448|    9   |
| output_l1_1_addr_reg_453|    9   |
| output_l1_2_addr_reg_458|    9   |
| output_l1_3_addr_reg_463|    9   |
|  select_ln51_1_reg_417  |   32   |
|       tmp1_reg_438      |    9   |
|    trunc_ln49_reg_383   |    9   |
|    trunc_ln51_reg_422   |    9   |
|        wi_reg_232       |   32   |
+-------------------------+--------+
|          Total          |   470  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_122 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_135 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_148 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_358    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_358    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_365    |  p0  |   3  |   9  |   27   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   135  || 4.23525 ||    69   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   461  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   69   |
|  Register |    -   |    -   |   470  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   470  |   530  |
+-----------+--------+--------+--------+--------+
