#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000257558529b0 .scope module, "RISC_V_Pr_tb" "RISC_V_Pr_tb" 2 5;
 .timescale -9 -9;
v00000257559224a0_0 .var "clk", 0 0;
v0000025755921820_0 .var "reset", 0 0;
S_00000257557e3ee0 .scope module, "RISCV" "RISC_V_Processor" 2 8, 3 15 0, S_00000257558529b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000025755923230 .functor AND 1, v000002575591f780_0, v0000025755840c30_0, C4<1>, C4<1>;
v0000025755921fa0_0 .net "ALUOp", 1 0, v000002575591ed80_0;  1 drivers
v0000025755922720_0 .net "ALUSrc", 0 0, v000002575591ff00_0;  1 drivers
v0000025755922040_0 .net "ALUresult", 63 0, v0000025755840eb0_0;  1 drivers
v0000025755921460_0 .net "Adder1Out", 63 0, L_0000025755921b40;  1 drivers
v0000025755920ec0_0 .net "Adder2Out", 63 0, L_000002575597bb40;  1 drivers
v0000025755921320_0 .net "Branch", 0 0, v000002575591f780_0;  1 drivers
o0000025755853a18 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000257559220e0_0 .net "Funct", 3 0, o0000025755853a18;  0 drivers
v00000257559213c0_0 .net "MemRead", 0 0, v000002575591e880_0;  1 drivers
v0000025755922360_0 .net "MemWrite", 0 0, v000002575591ea60_0;  1 drivers
v0000025755920ce0_0 .net "MemtoReg", 0 0, v000002575591ee20_0;  1 drivers
v0000025755921280_0 .net "MuxALUOut", 63 0, L_000002575597d3a0;  1 drivers
v00000257559215a0_0 .net "MuxBranchOut", 63 0, L_0000025755921dc0;  1 drivers
v0000025755920d80_0 .net "MuxMemOut", 63 0, L_000002575597cae0;  1 drivers
v0000025755920f60_0 .net "Opcode", 6 0, L_0000025755922540;  1 drivers
v0000025755920880_0 .net "Operation", 3 0, v000002575591e6a0_0;  1 drivers
o0000025755853898 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000025755921d20_0 .net "PC_In", 63 0, o0000025755853898;  0 drivers
v0000025755920a60_0 .net "PC_Out", 63 0, v000002575591fc80_0;  1 drivers
v0000025755921640_0 .net "ReadData1", 63 0, v00000257559222c0_0;  1 drivers
v0000025755921500_0 .net "ReadData2", 63 0, v0000025755922680_0;  1 drivers
v0000025755920b00_0 .net "ReadDataMem", 63 0, v000002575583fab0_0;  1 drivers
v0000025755921140_0 .net "RegWrite", 0 0, v000002575591e7e0_0;  1 drivers
o00000257558545b8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000025755920ba0_0 .net "WriteData", 63 0, o00000257558545b8;  0 drivers
v0000025755921000_0 .net "Zero", 0 0, v0000025755840c30_0;  1 drivers
v00000257559210a0_0 .net *"_ivl_6", 62 0, L_000002575597bc80;  1 drivers
L_00000257559239c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025755921be0_0 .net *"_ivl_8", 0 0, L_00000257559239c0;  1 drivers
v00000257559218c0_0 .net "clk", 0 0, v00000257559224a0_0;  1 drivers
v0000025755921a00_0 .net "funct3", 2 0, L_000002575597c4a0;  1 drivers
v0000025755921960_0 .net "funct7", 6 0, L_000002575597c9a0;  1 drivers
v00000257559216e0_0 .net "imm_data", 63 0, L_000002575597d760;  1 drivers
v0000025755921aa0_0 .net "instruction", 31 0, v000002575591f820_0;  1 drivers
v0000025755922220_0 .net "rd", 4 0, L_000002575597bf00;  1 drivers
v00000257559225e0_0 .net "reset", 0 0, v0000025755921820_0;  1 drivers
v0000025755922180_0 .net "rs1", 4 0, L_000002575597d080;  1 drivers
v0000025755921780_0 .net "rs2", 4 0, L_000002575597cf40;  1 drivers
L_000002575597bc80 .part L_000002575597d760, 0, 63;
L_000002575597d1c0 .concat [ 1 63 0 0], L_00000257559239c0, L_000002575597bc80;
S_00000257557e4070 .scope module, "ALU64" "ALU_64_bit" 3 51, 4 1 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /OUTPUT 1 "Zero";
v0000025755841450_0 .net "A", 63 0, v00000257559222c0_0;  alias, 1 drivers
v000002575583fa10_0 .net "ALUOp", 3 0, v000002575591e6a0_0;  alias, 1 drivers
v00000257558414f0_0 .net "B", 63 0, L_000002575597d3a0;  alias, 1 drivers
v0000025755840eb0_0 .var "O", 63 0;
v0000025755840c30_0 .var "Zero", 0 0;
E_00000257558491d0 .event anyedge, v000002575583fa10_0, v0000025755841450_0, v00000257558414f0_0, v0000025755840eb0_0;
S_00000257557e4200 .scope module, "DMem" "Data_Memory" 3 55, 5 2 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Mem_Addr";
    .port_info 1 /INPUT 64 "WriteData";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /OUTPUT 64 "Read_Data";
v0000025755840230_0 .net "MemRead", 0 0, v000002575591e880_0;  alias, 1 drivers
v00000257558402d0_0 .net "MemWrite", 0 0, v000002575591ea60_0;  alias, 1 drivers
v000002575583fe70_0 .net "Mem_Addr", 63 0, v0000025755840eb0_0;  alias, 1 drivers
v000002575583fab0_0 .var "Read_Data", 63 0;
v000002575583fb50_0 .net "WriteData", 63 0, v0000025755922680_0;  alias, 1 drivers
v000002575583ff10_0 .net "clk", 0 0, v00000257559224a0_0;  alias, 1 drivers
v0000025755841590 .array "data_mem", 0 63, 7 0;
E_000002575584a350 .event anyedge, v0000025755840230_0, v0000025755840eb0_0;
E_0000025755849b90 .event posedge, v000002575583ff10_0;
S_00000257557de930 .scope module, "Igen" "immediate_generator" 3 43, 6 3 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "immed_value";
v000002575583fc90_0 .net *"_ivl_1", 0 0, L_000002575597d120;  1 drivers
v0000025755841770_0 .net *"_ivl_10", 51 0, L_000002575597c720;  1 drivers
v000002575583ffb0_0 .net *"_ivl_13", 6 0, L_000002575597bfa0;  1 drivers
v0000025755840050_0 .net *"_ivl_15", 4 0, L_000002575597ca40;  1 drivers
v00000257558405f0_0 .net *"_ivl_19", 0 0, L_000002575597ba00;  1 drivers
v0000025755840870_0 .net *"_ivl_2", 51 0, L_000002575597d260;  1 drivers
v0000025755840910_0 .net *"_ivl_20", 51 0, L_000002575597d4e0;  1 drivers
v0000025755840b90_0 .net *"_ivl_23", 0 0, L_000002575597bbe0;  1 drivers
v0000025755840ff0_0 .net *"_ivl_25", 0 0, L_000002575597d580;  1 drivers
v0000025755840d70_0 .net *"_ivl_27", 5 0, L_000002575597c180;  1 drivers
v0000025755841270_0 .net *"_ivl_29", 3 0, L_000002575597c7c0;  1 drivers
v0000025755840e10_0 .net *"_ivl_5", 11 0, L_000002575597d300;  1 drivers
v0000025755841090_0 .net *"_ivl_9", 0 0, L_000002575597be60;  1 drivers
v000002575582b6e0_0 .net "immed_value", 63 0, L_000002575597d760;  alias, 1 drivers
v000002575591f280_0 .net "instruction", 31 0, v000002575591f820_0;  alias, 1 drivers
L_000002575597d120 .part v000002575591f820_0, 31, 1;
LS_000002575597d260_0_0 .concat [ 1 1 1 1], L_000002575597d120, L_000002575597d120, L_000002575597d120, L_000002575597d120;
LS_000002575597d260_0_4 .concat [ 1 1 1 1], L_000002575597d120, L_000002575597d120, L_000002575597d120, L_000002575597d120;
LS_000002575597d260_0_8 .concat [ 1 1 1 1], L_000002575597d120, L_000002575597d120, L_000002575597d120, L_000002575597d120;
LS_000002575597d260_0_12 .concat [ 1 1 1 1], L_000002575597d120, L_000002575597d120, L_000002575597d120, L_000002575597d120;
LS_000002575597d260_0_16 .concat [ 1 1 1 1], L_000002575597d120, L_000002575597d120, L_000002575597d120, L_000002575597d120;
LS_000002575597d260_0_20 .concat [ 1 1 1 1], L_000002575597d120, L_000002575597d120, L_000002575597d120, L_000002575597d120;
LS_000002575597d260_0_24 .concat [ 1 1 1 1], L_000002575597d120, L_000002575597d120, L_000002575597d120, L_000002575597d120;
LS_000002575597d260_0_28 .concat [ 1 1 1 1], L_000002575597d120, L_000002575597d120, L_000002575597d120, L_000002575597d120;
LS_000002575597d260_0_32 .concat [ 1 1 1 1], L_000002575597d120, L_000002575597d120, L_000002575597d120, L_000002575597d120;
LS_000002575597d260_0_36 .concat [ 1 1 1 1], L_000002575597d120, L_000002575597d120, L_000002575597d120, L_000002575597d120;
LS_000002575597d260_0_40 .concat [ 1 1 1 1], L_000002575597d120, L_000002575597d120, L_000002575597d120, L_000002575597d120;
LS_000002575597d260_0_44 .concat [ 1 1 1 1], L_000002575597d120, L_000002575597d120, L_000002575597d120, L_000002575597d120;
LS_000002575597d260_0_48 .concat [ 1 1 1 1], L_000002575597d120, L_000002575597d120, L_000002575597d120, L_000002575597d120;
LS_000002575597d260_1_0 .concat [ 4 4 4 4], LS_000002575597d260_0_0, LS_000002575597d260_0_4, LS_000002575597d260_0_8, LS_000002575597d260_0_12;
LS_000002575597d260_1_4 .concat [ 4 4 4 4], LS_000002575597d260_0_16, LS_000002575597d260_0_20, LS_000002575597d260_0_24, LS_000002575597d260_0_28;
LS_000002575597d260_1_8 .concat [ 4 4 4 4], LS_000002575597d260_0_32, LS_000002575597d260_0_36, LS_000002575597d260_0_40, LS_000002575597d260_0_44;
LS_000002575597d260_1_12 .concat [ 4 0 0 0], LS_000002575597d260_0_48;
L_000002575597d260 .concat [ 16 16 16 4], LS_000002575597d260_1_0, LS_000002575597d260_1_4, LS_000002575597d260_1_8, LS_000002575597d260_1_12;
L_000002575597d300 .part v000002575591f820_0, 20, 12;
L_000002575597d440 .concat [ 12 52 0 0], L_000002575597d300, L_000002575597d260;
L_000002575597be60 .part v000002575591f820_0, 31, 1;
LS_000002575597c720_0_0 .concat [ 1 1 1 1], L_000002575597be60, L_000002575597be60, L_000002575597be60, L_000002575597be60;
LS_000002575597c720_0_4 .concat [ 1 1 1 1], L_000002575597be60, L_000002575597be60, L_000002575597be60, L_000002575597be60;
LS_000002575597c720_0_8 .concat [ 1 1 1 1], L_000002575597be60, L_000002575597be60, L_000002575597be60, L_000002575597be60;
LS_000002575597c720_0_12 .concat [ 1 1 1 1], L_000002575597be60, L_000002575597be60, L_000002575597be60, L_000002575597be60;
LS_000002575597c720_0_16 .concat [ 1 1 1 1], L_000002575597be60, L_000002575597be60, L_000002575597be60, L_000002575597be60;
LS_000002575597c720_0_20 .concat [ 1 1 1 1], L_000002575597be60, L_000002575597be60, L_000002575597be60, L_000002575597be60;
LS_000002575597c720_0_24 .concat [ 1 1 1 1], L_000002575597be60, L_000002575597be60, L_000002575597be60, L_000002575597be60;
LS_000002575597c720_0_28 .concat [ 1 1 1 1], L_000002575597be60, L_000002575597be60, L_000002575597be60, L_000002575597be60;
LS_000002575597c720_0_32 .concat [ 1 1 1 1], L_000002575597be60, L_000002575597be60, L_000002575597be60, L_000002575597be60;
LS_000002575597c720_0_36 .concat [ 1 1 1 1], L_000002575597be60, L_000002575597be60, L_000002575597be60, L_000002575597be60;
LS_000002575597c720_0_40 .concat [ 1 1 1 1], L_000002575597be60, L_000002575597be60, L_000002575597be60, L_000002575597be60;
LS_000002575597c720_0_44 .concat [ 1 1 1 1], L_000002575597be60, L_000002575597be60, L_000002575597be60, L_000002575597be60;
LS_000002575597c720_0_48 .concat [ 1 1 1 1], L_000002575597be60, L_000002575597be60, L_000002575597be60, L_000002575597be60;
LS_000002575597c720_1_0 .concat [ 4 4 4 4], LS_000002575597c720_0_0, LS_000002575597c720_0_4, LS_000002575597c720_0_8, LS_000002575597c720_0_12;
LS_000002575597c720_1_4 .concat [ 4 4 4 4], LS_000002575597c720_0_16, LS_000002575597c720_0_20, LS_000002575597c720_0_24, LS_000002575597c720_0_28;
LS_000002575597c720_1_8 .concat [ 4 4 4 4], LS_000002575597c720_0_32, LS_000002575597c720_0_36, LS_000002575597c720_0_40, LS_000002575597c720_0_44;
LS_000002575597c720_1_12 .concat [ 4 0 0 0], LS_000002575597c720_0_48;
L_000002575597c720 .concat [ 16 16 16 4], LS_000002575597c720_1_0, LS_000002575597c720_1_4, LS_000002575597c720_1_8, LS_000002575597c720_1_12;
L_000002575597bfa0 .part v000002575591f820_0, 25, 7;
L_000002575597ca40 .part v000002575591f820_0, 7, 5;
L_000002575597b8c0 .concat [ 5 7 52 0], L_000002575597ca40, L_000002575597bfa0, L_000002575597c720;
L_000002575597ba00 .part v000002575591f820_0, 31, 1;
LS_000002575597d4e0_0_0 .concat [ 1 1 1 1], L_000002575597ba00, L_000002575597ba00, L_000002575597ba00, L_000002575597ba00;
LS_000002575597d4e0_0_4 .concat [ 1 1 1 1], L_000002575597ba00, L_000002575597ba00, L_000002575597ba00, L_000002575597ba00;
LS_000002575597d4e0_0_8 .concat [ 1 1 1 1], L_000002575597ba00, L_000002575597ba00, L_000002575597ba00, L_000002575597ba00;
LS_000002575597d4e0_0_12 .concat [ 1 1 1 1], L_000002575597ba00, L_000002575597ba00, L_000002575597ba00, L_000002575597ba00;
LS_000002575597d4e0_0_16 .concat [ 1 1 1 1], L_000002575597ba00, L_000002575597ba00, L_000002575597ba00, L_000002575597ba00;
LS_000002575597d4e0_0_20 .concat [ 1 1 1 1], L_000002575597ba00, L_000002575597ba00, L_000002575597ba00, L_000002575597ba00;
LS_000002575597d4e0_0_24 .concat [ 1 1 1 1], L_000002575597ba00, L_000002575597ba00, L_000002575597ba00, L_000002575597ba00;
LS_000002575597d4e0_0_28 .concat [ 1 1 1 1], L_000002575597ba00, L_000002575597ba00, L_000002575597ba00, L_000002575597ba00;
LS_000002575597d4e0_0_32 .concat [ 1 1 1 1], L_000002575597ba00, L_000002575597ba00, L_000002575597ba00, L_000002575597ba00;
LS_000002575597d4e0_0_36 .concat [ 1 1 1 1], L_000002575597ba00, L_000002575597ba00, L_000002575597ba00, L_000002575597ba00;
LS_000002575597d4e0_0_40 .concat [ 1 1 1 1], L_000002575597ba00, L_000002575597ba00, L_000002575597ba00, L_000002575597ba00;
LS_000002575597d4e0_0_44 .concat [ 1 1 1 1], L_000002575597ba00, L_000002575597ba00, L_000002575597ba00, L_000002575597ba00;
LS_000002575597d4e0_0_48 .concat [ 1 1 1 1], L_000002575597ba00, L_000002575597ba00, L_000002575597ba00, L_000002575597ba00;
LS_000002575597d4e0_1_0 .concat [ 4 4 4 4], LS_000002575597d4e0_0_0, LS_000002575597d4e0_0_4, LS_000002575597d4e0_0_8, LS_000002575597d4e0_0_12;
LS_000002575597d4e0_1_4 .concat [ 4 4 4 4], LS_000002575597d4e0_0_16, LS_000002575597d4e0_0_20, LS_000002575597d4e0_0_24, LS_000002575597d4e0_0_28;
LS_000002575597d4e0_1_8 .concat [ 4 4 4 4], LS_000002575597d4e0_0_32, LS_000002575597d4e0_0_36, LS_000002575597d4e0_0_40, LS_000002575597d4e0_0_44;
LS_000002575597d4e0_1_12 .concat [ 4 0 0 0], LS_000002575597d4e0_0_48;
L_000002575597d4e0 .concat [ 16 16 16 4], LS_000002575597d4e0_1_0, LS_000002575597d4e0_1_4, LS_000002575597d4e0_1_8, LS_000002575597d4e0_1_12;
L_000002575597bbe0 .part v000002575591f820_0, 31, 1;
L_000002575597d580 .part v000002575591f820_0, 7, 1;
L_000002575597c180 .part v000002575591f820_0, 25, 6;
L_000002575597c7c0 .part v000002575591f820_0, 8, 4;
LS_000002575597baa0_0_0 .concat [ 4 6 1 1], L_000002575597c7c0, L_000002575597c180, L_000002575597d580, L_000002575597bbe0;
LS_000002575597baa0_0_4 .concat [ 52 0 0 0], L_000002575597d4e0;
L_000002575597baa0 .concat [ 12 52 0 0], LS_000002575597baa0_0_0, LS_000002575597baa0_0_4;
L_000002575597c2c0 .part v000002575591f820_0, 5, 2;
S_00000257557deac0 .scope module, "m1" "MUX_3_1" 6 12, 7 1 0, S_00000257557de930;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 64 "C";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /INPUT 2 "S";
v0000025755841630_0 .net "A", 63 0, L_000002575597d440;  1 drivers
v0000025755840af0_0 .net "B", 63 0, L_000002575597b8c0;  1 drivers
v0000025755840730_0 .net "C", 63 0, L_000002575597baa0;  1 drivers
v00000257558407d0_0 .net "O", 63 0, L_000002575597d760;  alias, 1 drivers
v00000257558411d0_0 .net "S", 1 0, L_000002575597c2c0;  1 drivers
L_00000257559238e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000257558409b0_0 .net/2u *"_ivl_0", 1 0, L_00000257559238e8;  1 drivers
v0000025755840370_0 .net *"_ivl_2", 0 0, L_000002575597b960;  1 drivers
L_0000025755923930 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000257558416d0_0 .net/2u *"_ivl_4", 1 0, L_0000025755923930;  1 drivers
v00000257558400f0_0 .net *"_ivl_6", 0 0, L_000002575597c860;  1 drivers
v0000025755840550_0 .net *"_ivl_8", 63 0, L_000002575597cea0;  1 drivers
L_000002575597b960 .cmp/eq 2, L_000002575597c2c0, L_00000257559238e8;
L_000002575597c860 .cmp/eq 2, L_000002575597c2c0, L_0000025755923930;
L_000002575597cea0 .functor MUXZ 64, L_000002575597baa0, L_000002575597b8c0, L_000002575597c860, C4<>;
L_000002575597d760 .functor MUXZ 64, L_000002575597cea0, L_000002575597d440, L_000002575597b960, C4<>;
S_00000257557dec50 .scope module, "PC" "Program_Counter" 3 31, 8 1 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "PC_In";
    .port_info 3 /OUTPUT 64 "PC_Out";
v000002575591e920_0 .net "PC_In", 63 0, o0000025755853898;  alias, 0 drivers
v000002575591fc80_0 .var "PC_Out", 63 0;
v000002575591eba0_0 .net "clk", 0 0, v00000257559224a0_0;  alias, 1 drivers
v000002575591fbe0_0 .net "reset", 0 0, v0000025755921820_0;  alias, 1 drivers
E_000002575584a450 .event posedge, v000002575591fbe0_0, v000002575583ff10_0;
S_00000257557d61d0 .scope module, "ac1" "ALU_Control" 3 47, 9 1 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Operation";
v000002575591f460_0 .net "ALUOp", 1 0, v000002575591ed80_0;  alias, 1 drivers
v000002575591e9c0_0 .net "Funct", 3 0, o0000025755853a18;  alias, 0 drivers
v000002575591e6a0_0 .var "Operation", 3 0;
E_0000025755849a50 .event anyedge, v000002575591e9c0_0, v000002575591f460_0;
S_00000257557d6360 .scope module, "add1" "Adder" 3 33, 10 1 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
L_0000025755923858 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002575591f6e0_0 .net "a", 63 0, L_0000025755923858;  1 drivers
v000002575591e060_0 .net "b", 63 0, v000002575591fc80_0;  alias, 1 drivers
v000002575591f5a0_0 .net "c", 63 0, L_0000025755921b40;  alias, 1 drivers
L_0000025755921b40 .arith/sum 64, L_0000025755923858, v000002575591fc80_0;
S_00000257557d64f0 .scope module, "add2" "Adder" 3 53, 10 1 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
v000002575591fd20_0 .net "a", 63 0, v000002575591fc80_0;  alias, 1 drivers
v000002575591e740_0 .net "b", 63 0, L_000002575597d1c0;  1 drivers
v000002575591fb40_0 .net "c", 63 0, L_000002575597bb40;  alias, 1 drivers
L_000002575597bb40 .arith/sum 64, v000002575591fc80_0, L_000002575597d1c0;
S_000002575581c350 .scope module, "c1" "Control_Unit" 3 45, 11 1 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v000002575591ed80_0 .var "ALUOp", 1 0;
v000002575591ff00_0 .var "ALUSrc", 0 0;
v000002575591f780_0 .var "Branch", 0 0;
v000002575591e880_0 .var "MemRead", 0 0;
v000002575591ea60_0 .var "MemWrite", 0 0;
v000002575591ee20_0 .var "MemtoReg", 0 0;
v000002575591ece0_0 .net "Opcode", 6 0, L_0000025755922540;  alias, 1 drivers
v000002575591e7e0_0 .var "RegWrite", 0 0;
E_0000025755849b10 .event anyedge, v000002575591ece0_0;
S_000002575581c4e0 .scope module, "iMem" "Instruction_Memory" 3 37, 12 1 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Inst_address";
    .port_info 1 /OUTPUT 32 "Instruction";
v000002575591ec40_0 .net "Inst_address", 63 0, v000002575591fc80_0;  alias, 1 drivers
v000002575591f820_0 .var "Instruction", 31 0;
v000002575591e600 .array "instr_mem", 0 15, 7 0;
E_000002575584a210 .event anyedge, v000002575591fc80_0;
S_000002575581c670 .scope module, "iParser" "instruction_parser" 3 39, 13 1 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
v000002575591e2e0_0 .net "funct3", 14 12, L_000002575597c4a0;  alias, 1 drivers
v000002575591fe60_0 .net "funct7", 31 25, L_000002575597c9a0;  alias, 1 drivers
v000002575591eb00_0 .net "instruction", 31 0, v000002575591f820_0;  alias, 1 drivers
v000002575591eec0_0 .net "opcode", 6 0, L_0000025755922540;  alias, 1 drivers
v000002575591fdc0_0 .net "rd", 11 7, L_000002575597bf00;  alias, 1 drivers
v000002575591e100_0 .net "rs1", 19 15, L_000002575597d080;  alias, 1 drivers
v000002575591ef60_0 .net "rs2", 24 20, L_000002575597cf40;  alias, 1 drivers
L_0000025755922540 .part v000002575591f820_0, 0, 7;
L_000002575597bf00 .part v000002575591f820_0, 7, 5;
L_000002575597c4a0 .part v000002575591f820_0, 12, 3;
L_000002575597d080 .part v000002575591f820_0, 15, 5;
L_000002575597cf40 .part v000002575591f820_0, 20, 5;
L_000002575597c9a0 .part v000002575591f820_0, 25, 7;
S_0000025755823d50 .scope module, "muxALUSrc" "MUX" 3 49, 14 1 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_0000025755923978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025755923460 .functor XNOR 1, v000002575591ff00_0, L_0000025755923978, C4<0>, C4<0>;
v000002575591f8c0_0 .net "A", 63 0, v0000025755922680_0;  alias, 1 drivers
v000002575591f000_0 .net "B", 63 0, L_000002575597d760;  alias, 1 drivers
v000002575591e1a0_0 .net "O", 63 0, L_000002575597d3a0;  alias, 1 drivers
v000002575591e240_0 .net "S", 0 0, v000002575591ff00_0;  alias, 1 drivers
v000002575591f0a0_0 .net/2u *"_ivl_0", 0 0, L_0000025755923978;  1 drivers
v000002575591e380_0 .net *"_ivl_2", 0 0, L_0000025755923460;  1 drivers
L_000002575597d3a0 .functor MUXZ 64, L_000002575597d760, v0000025755922680_0, L_0000025755923460, C4<>;
S_0000025755823ee0 .scope module, "muxBranch" "MUX" 3 35, 14 1 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_00000257559238a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025755922cf0 .functor XNOR 1, L_0000025755923230, L_00000257559238a0, C4<0>, C4<0>;
v000002575591f140_0 .net "A", 63 0, L_0000025755921b40;  alias, 1 drivers
v000002575591e420_0 .net "B", 63 0, L_000002575597bb40;  alias, 1 drivers
v000002575591f960_0 .net "O", 63 0, L_0000025755921dc0;  alias, 1 drivers
v000002575591f640_0 .net "S", 0 0, L_0000025755923230;  1 drivers
v000002575591e4c0_0 .net/2u *"_ivl_0", 0 0, L_00000257559238a0;  1 drivers
v000002575591f1e0_0 .net *"_ivl_2", 0 0, L_0000025755922cf0;  1 drivers
L_0000025755921dc0 .functor MUXZ 64, L_000002575597bb40, L_0000025755921b40, L_0000025755922cf0, C4<>;
S_0000025755824070 .scope module, "muxMemory" "MUX" 3 57, 14 1 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_0000025755923a08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025755922f20 .functor XNOR 1, v000002575591ee20_0, L_0000025755923a08, C4<0>, C4<0>;
v000002575591e560_0 .net "A", 63 0, v000002575583fab0_0;  alias, 1 drivers
v000002575591f320_0 .net "B", 63 0, v0000025755840eb0_0;  alias, 1 drivers
v000002575591f3c0_0 .net "O", 63 0, L_000002575597cae0;  alias, 1 drivers
v000002575591fa00_0 .net "S", 0 0, v000002575591ee20_0;  alias, 1 drivers
v000002575591f500_0 .net/2u *"_ivl_0", 0 0, L_0000025755923a08;  1 drivers
v000002575591faa0_0 .net *"_ivl_2", 0 0, L_0000025755922f20;  1 drivers
L_000002575597cae0 .functor MUXZ 64, v0000025755840eb0_0, v000002575583fab0_0, L_0000025755922f20, C4<>;
S_00000257557e2820 .scope module, "rFile" "registerFile" 3 41, 15 1 0, S_00000257557e3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "WriteData";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 64 "ReadData1";
    .port_info 8 /OUTPUT 64 "ReadData2";
v00000257559222c0_0 .var "ReadData1", 63 0;
v0000025755922680_0 .var "ReadData2", 63 0;
v0000025755920920_0 .net "RegWrite", 0 0, v000002575591e7e0_0;  alias, 1 drivers
v00000257559211e0_0 .net "WriteData", 63 0, o00000257558545b8;  alias, 0 drivers
v0000025755922400_0 .net "clk", 0 0, v00000257559224a0_0;  alias, 1 drivers
v0000025755921f00_0 .net "rd", 4 0, L_000002575597bf00;  alias, 1 drivers
v00000257559209c0 .array "registers", 0 31, 63 0;
v0000025755920c40_0 .net "reset", 0 0, v0000025755921820_0;  alias, 1 drivers
v0000025755920e20_0 .net "rs1", 4 0, L_000002575597d080;  alias, 1 drivers
v0000025755921c80_0 .net "rs2", 4 0, L_000002575597cf40;  alias, 1 drivers
v00000257559209c0_0 .array/port v00000257559209c0, 0;
v00000257559209c0_1 .array/port v00000257559209c0, 1;
E_000002575584a610/0 .event anyedge, v000002575591fbe0_0, v000002575591e100_0, v00000257559209c0_0, v00000257559209c0_1;
v00000257559209c0_2 .array/port v00000257559209c0, 2;
v00000257559209c0_3 .array/port v00000257559209c0, 3;
v00000257559209c0_4 .array/port v00000257559209c0, 4;
v00000257559209c0_5 .array/port v00000257559209c0, 5;
E_000002575584a610/1 .event anyedge, v00000257559209c0_2, v00000257559209c0_3, v00000257559209c0_4, v00000257559209c0_5;
v00000257559209c0_6 .array/port v00000257559209c0, 6;
v00000257559209c0_7 .array/port v00000257559209c0, 7;
v00000257559209c0_8 .array/port v00000257559209c0, 8;
v00000257559209c0_9 .array/port v00000257559209c0, 9;
E_000002575584a610/2 .event anyedge, v00000257559209c0_6, v00000257559209c0_7, v00000257559209c0_8, v00000257559209c0_9;
v00000257559209c0_10 .array/port v00000257559209c0, 10;
v00000257559209c0_11 .array/port v00000257559209c0, 11;
v00000257559209c0_12 .array/port v00000257559209c0, 12;
v00000257559209c0_13 .array/port v00000257559209c0, 13;
E_000002575584a610/3 .event anyedge, v00000257559209c0_10, v00000257559209c0_11, v00000257559209c0_12, v00000257559209c0_13;
v00000257559209c0_14 .array/port v00000257559209c0, 14;
v00000257559209c0_15 .array/port v00000257559209c0, 15;
v00000257559209c0_16 .array/port v00000257559209c0, 16;
v00000257559209c0_17 .array/port v00000257559209c0, 17;
E_000002575584a610/4 .event anyedge, v00000257559209c0_14, v00000257559209c0_15, v00000257559209c0_16, v00000257559209c0_17;
v00000257559209c0_18 .array/port v00000257559209c0, 18;
v00000257559209c0_19 .array/port v00000257559209c0, 19;
v00000257559209c0_20 .array/port v00000257559209c0, 20;
v00000257559209c0_21 .array/port v00000257559209c0, 21;
E_000002575584a610/5 .event anyedge, v00000257559209c0_18, v00000257559209c0_19, v00000257559209c0_20, v00000257559209c0_21;
v00000257559209c0_22 .array/port v00000257559209c0, 22;
v00000257559209c0_23 .array/port v00000257559209c0, 23;
v00000257559209c0_24 .array/port v00000257559209c0, 24;
v00000257559209c0_25 .array/port v00000257559209c0, 25;
E_000002575584a610/6 .event anyedge, v00000257559209c0_22, v00000257559209c0_23, v00000257559209c0_24, v00000257559209c0_25;
v00000257559209c0_26 .array/port v00000257559209c0, 26;
v00000257559209c0_27 .array/port v00000257559209c0, 27;
v00000257559209c0_28 .array/port v00000257559209c0, 28;
v00000257559209c0_29 .array/port v00000257559209c0, 29;
E_000002575584a610/7 .event anyedge, v00000257559209c0_26, v00000257559209c0_27, v00000257559209c0_28, v00000257559209c0_29;
v00000257559209c0_30 .array/port v00000257559209c0, 30;
v00000257559209c0_31 .array/port v00000257559209c0, 31;
E_000002575584a610/8 .event anyedge, v00000257559209c0_30, v00000257559209c0_31, v000002575591ef60_0;
E_000002575584a610 .event/or E_000002575584a610/0, E_000002575584a610/1, E_000002575584a610/2, E_000002575584a610/3, E_000002575584a610/4, E_000002575584a610/5, E_000002575584a610/6, E_000002575584a610/7, E_000002575584a610/8;
    .scope S_00000257557dec50;
T_0 ;
    %wait E_000002575584a450;
    %load/vec4 v000002575591fbe0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v000002575591e920_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v000002575591fc80_0, 0, 64;
    %jmp T_0;
    .thread T_0;
    .scope S_000002575581c4e0;
T_1 ;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 154, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 149, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002575591e600, 4, 0;
    %end;
    .thread T_1;
    .scope S_000002575581c4e0;
T_2 ;
    %wait E_000002575584a210;
    %load/vec4 v000002575591ec40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002575591f820_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002575591f820_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002575591f820_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002575591e600, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002575591f820_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000257557e2820;
T_3 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 9, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 10, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 11, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 12, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 13, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 14, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 15, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 16, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 17, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 18, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 19, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 20, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 21, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 22, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 23, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 24, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 25, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 26, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 27, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 28, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 29, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 30, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %pushi/vec4 31, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257559209c0, 4, 0;
    %end;
    .thread T_3;
    .scope S_00000257557e2820;
T_4 ;
    %wait E_000002575584a610;
    %load/vec4 v0000025755920c40_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0000025755920e20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000257559209c0, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v00000257559222c0_0, 0;
    %load/vec4 v0000025755920c40_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0000025755921c80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000257559209c0, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %assign/vec4 v0000025755922680_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000257557e2820;
T_5 ;
    %wait E_0000025755849b90;
    %load/vec4 v0000025755920920_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000257559211e0_0;
    %load/vec4 v0000025755921f00_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000257559209c0, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002575581c350;
T_6 ;
    %wait E_0000025755849b10;
    %load/vec4 v000002575591ece0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591ff00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591ee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591e7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591e880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591f780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002575591ed80_0, 0, 2;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591ff00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591ee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002575591e7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591e880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591f780_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002575591ed80_0, 0, 2;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002575591ff00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002575591ee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002575591e7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002575591e880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591f780_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002575591ed80_0, 0, 2;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002575591ff00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002575591ee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591e7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591e880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002575591ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591f780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002575591ed80_0, 0, 2;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591ff00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002575591ee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591e7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591e880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591ea60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002575591f780_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002575591ed80_0, 0, 2;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002575591ff00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591ee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002575591e7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591e880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575591f780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002575591ed80_0, 0, 2;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000257557d61d0;
T_7 ;
    %wait E_0000025755849a50;
    %load/vec4 v000002575591f460_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002575591e6a0_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002575591f460_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002575591e6a0_0, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000002575591f460_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v000002575591e9c0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002575591e6a0_0, 0, 4;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000002575591e9c0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002575591e6a0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000002575591e9c0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002575591e6a0_0, 0, 4;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v000002575591e9c0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002575591e6a0_0, 0, 4;
T_7.12 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000257557e4070;
T_8 ;
    %wait E_00000257558491d0;
    %load/vec4 v000002575583fa10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v0000025755841450_0;
    %load/vec4 v00000257558414f0_0;
    %or;
    %inv;
    %assign/vec4 v0000025755840eb0_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0000025755841450_0;
    %load/vec4 v00000257558414f0_0;
    %and;
    %assign/vec4 v0000025755840eb0_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0000025755841450_0;
    %load/vec4 v00000257558414f0_0;
    %or;
    %assign/vec4 v0000025755840eb0_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0000025755841450_0;
    %load/vec4 v00000257558414f0_0;
    %add;
    %assign/vec4 v0000025755840eb0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0000025755841450_0;
    %load/vec4 v00000257558414f0_0;
    %sub;
    %assign/vec4 v0000025755840eb0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %load/vec4 v0000025755840eb0_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v0000025755840c30_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000257557e4200;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 12, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 13, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 14, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 21, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 22, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 23, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 25, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 26, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 27, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 28, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 29, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 31, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 36, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 37, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 38, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 39, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 41, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 43, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 45, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 47, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 55, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 57, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 59, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 61, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025755841590, 4, 0;
    %end;
    .thread T_9;
    .scope S_00000257557e4200;
T_10 ;
    %wait E_0000025755849b90;
    %load/vec4 v00000257558402d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000002575583fb50_0;
    %parti/s 8, 56, 7;
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000025755841590, 4, 0;
    %load/vec4 v000002575583fb50_0;
    %parti/s 8, 48, 7;
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000025755841590, 4, 0;
    %load/vec4 v000002575583fb50_0;
    %parti/s 8, 40, 7;
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000025755841590, 4, 0;
    %load/vec4 v000002575583fb50_0;
    %parti/s 8, 32, 7;
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000025755841590, 4, 0;
    %load/vec4 v000002575583fb50_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000025755841590, 4, 0;
    %load/vec4 v000002575583fb50_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000025755841590, 4, 0;
    %load/vec4 v000002575583fb50_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000025755841590, 4, 0;
    %load/vec4 v000002575583fb50_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000002575583fe70_0;
    %store/vec4a v0000025755841590, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000257557e4200;
T_11 ;
    %wait E_000002575584a350;
    %load/vec4 v0000025755840230_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000025755841590, 4;
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000025755841590, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000025755841590, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000025755841590, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000025755841590, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000025755841590, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002575583fe70_0;
    %pad/u 65;
    %addi 0, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000025755841590, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %assign/vec4 v000002575583fab0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000257558529b0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257559224a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025755921820_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025755921820_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00000257558529b0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v00000257559224a0_0;
    %inv;
    %store/vec4 v00000257559224a0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000257558529b0;
T_14 ;
    %vpi_call 2 20 "$dumpfile", "RISC_V_Processor.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %delay 50, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "RISC_V_pr_tb.v";
    "./RISC_V_Processor.v";
    "./ALU_64_bit.v";
    "./Data_Memory.v";
    "./immediate_generator.v";
    "./MUX_3_1.v";
    "./Program_Counter.v";
    "./ALU_Control.v";
    "./Adder.v";
    "./Control_Unit.v";
    "./instruction_Memory.v";
    "./instruction_parser.v";
    "./MUX.v";
    "./registerFile.v";
