
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: cells_cmos.v
Parsing formal SystemVerilog input from `cells_cmos.v' to AST representation.
Generating RTLIL representation for module `\NOT'.
Generating RTLIL representation for module `\NAND'.
Generating RTLIL representation for module `\NOR'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFSR'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: cells_cyclone_v.v
Parsing formal SystemVerilog input from `cells_cyclone_v.v' to AST representation.
Generating RTLIL representation for module `\dffeas'.
Generating RTLIL representation for module `\cyclonev_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:131 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclonev_clkena'.
Generating RTLIL representation for module `\cyclonev_io_ibuf'.
Generating RTLIL representation for module `\cyclonev_io_obuf'.
Generating RTLIL representation for module `\cyclone10lp_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:351 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclone10lp_io_ibuf'.
Generating RTLIL representation for module `\cyclone10lp_io_obuf'.
Generating RTLIL representation for module `\cyclone10lp_clkena'.
Generating RTLIL representation for module `\cyclone10gx_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:570 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclone10gx_io_ibuf'.
Generating RTLIL representation for module `\cyclone10gx_io_obuf'.
Generating RTLIL representation for module `\cyclone10gx_clkena'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: cells_verific.v
Parsing formal SystemVerilog input from `cells_verific.v' to AST representation.
Generating RTLIL representation for module `\VERIFIC_FADD'.
Generating RTLIL representation for module `\VERIFIC_DFFRS'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: cells_xilinx_7.v
Parsing formal SystemVerilog input from `cells_xilinx_7.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (cells_xilinx_7.v:18)
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\FD_1'.
Generating RTLIL representation for module `\FDC_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:148 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:163 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:179 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:195 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:212 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:230 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:248 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDC'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:264 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDDRCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:288 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\FDE_1'.
Generating RTLIL representation for module `\FDE'.
Generating RTLIL representation for module `\FDP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:401 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:416 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:432 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:448 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDR_1'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRS_1'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRS'.
Generating RTLIL representation for module `\FDR'.
Generating RTLIL representation for module `\FDS_1'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDS'.
Generating RTLIL representation for module `\FD'.
Generating RTLIL representation for module `\LD_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:664 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDC_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:677 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:692 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:707 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:722 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:739 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:756 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:773 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDC'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:790 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:805 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:818 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:831 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:846 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:861 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:876 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LD'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:891 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFCF'.
Generating RTLIL representation for module `\BUFE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCTRL'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:958 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFG_LB'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:998 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1001 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1004 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1009 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1042 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1045 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1048 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1053 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFGP'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFIODQS'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1146 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1150 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\BUF'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: cells_yosys.v
Parsing formal SystemVerilog input from `cells_yosys.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: syn_identity.v
Parsing formal SystemVerilog input from `syn_identity.v' to AST representation.
Generating RTLIL representation for module `\top_1'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: syn_yosys.v
Parsing formal SystemVerilog input from `syn_yosys.v' to AST representation.
Generating RTLIL representation for module `\top_2'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: top.v
Parsing formal SystemVerilog input from `top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

9. Executing PREP pass.

9.1. Executing HIERARCHY pass (managing design hierarchy).

9.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:     \top_1

9.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:     \top_1
Removing unused module `\$_DLATCH_P_'.
Removing unused module `\$_DLATCH_N_'.
Removing unused module `\BUF'.
Removing unused module `\BUFT'.
Removing unused module `\BUFMR'.
Removing unused module `\BUFMRCE'.
Removing unused module `\BUFIO'.
Removing unused module `\BUFIODQS'.
Removing unused module `\BUFIO2FB'.
Removing unused module `\BUFH'.
Removing unused module `\BUFHCE'.
Removing unused module `\BUFG'.
Removing unused module `\BUFGP'.
Removing unused module `\BUFGMUX_VIRTEX4'.
Removing unused module `\BUFGMUX'.
Removing unused module `\BUFGMUX_CTRL'.
Removing unused module `\BUFGMUX_1'.
Removing unused module `\BUFG_LB'.
Removing unused module `\BUFGCTRL'.
Removing unused module `\BUFGCE'.
Removing unused module `\BUFGCE_1'.
Removing unused module `\BUFE'.
Removing unused module `\BUFCF'.
Removing unused module `\LD'.
Removing unused module `\LDP'.
Removing unused module `\LDPE'.
Removing unused module `\LDPE_1'.
Removing unused module `\LDP_1'.
Removing unused module `\LDE'.
Removing unused module `\LDE_1'.
Removing unused module `\LDC'.
Removing unused module `\LDCP'.
Removing unused module `\LDCPE'.
Removing unused module `\LDCPE_1'.
Removing unused module `\LDCP_1'.
Removing unused module `\LDCE'.
Removing unused module `\LDCE_1'.
Removing unused module `\LDC_1'.
Removing unused module `\LD_1'.
Removing unused module `\FD'.
Removing unused module `\FDS'.
Removing unused module `\FDSE'.
Removing unused module `\FDSE_1'.
Removing unused module `\FDS_1'.
Removing unused module `\FDR'.
Removing unused module `\FDRS'.
Removing unused module `\FDRSE'.
Removing unused module `\FDRSE_1'.
Removing unused module `\FDRS_1'.
Removing unused module `\FDRE'.
Removing unused module `\FDRE_1'.
Removing unused module `\FDR_1'.
Removing unused module `\FDP'.
Removing unused module `\FDPE'.
Removing unused module `\FDPE_1'.
Removing unused module `\FDP_1'.
Removing unused module `\FDE'.
Removing unused module `\FDE_1'.
Removing unused module `\FDDRRSE'.
Removing unused module `\FDDRCPE'.
Removing unused module `\FDC'.
Removing unused module `\FDCP'.
Removing unused module `\FDCPE'.
Removing unused module `\FDCPE_1'.
Removing unused module `\FDCP_1'.
Removing unused module `\FDCE'.
Removing unused module `\FDCE_1'.
Removing unused module `\FDC_1'.
Removing unused module `\FD_1'.
Removing unused module `\CARRY4'.
Removing unused module `\XORCY'.
Removing unused module `\VCC'.
Removing unused module `\MUXF8'.
Removing unused module `\MUXF7'.
Removing unused module `\MUXCY'.
Removing unused module `\LUT6'.
Removing unused module `\LUT5'.
Removing unused module `\LUT4'.
Removing unused module `\LUT3'.
Removing unused module `\LUT2'.
Removing unused module `\LUT1'.
Removing unused module `\INV'.
Removing unused module `\GND'.
Removing unused module `\OBUFT'.
Removing unused module `\OBUF'.
Removing unused module `\IBUF'.
Removing unused module `\VERIFIC_DFFRS'.
Removing unused module `\VERIFIC_FADD'.
Removing unused module `\cyclone10gx_clkena'.
Removing unused module `\cyclone10gx_io_obuf'.
Removing unused module `\cyclone10gx_io_ibuf'.
Removing unused module `\cyclone10gx_lcell_comb'.
Removing unused module `\cyclone10lp_clkena'.
Removing unused module `\cyclone10lp_io_obuf'.
Removing unused module `\cyclone10lp_io_ibuf'.
Removing unused module `\cyclone10lp_lcell_comb'.
Removing unused module `\cyclonev_io_obuf'.
Removing unused module `\cyclonev_io_ibuf'.
Removing unused module `\cyclonev_clkena'.
Removing unused module `\cyclonev_lcell_comb'.
Removing unused module `\dffeas'.
Removing unused module `\DFFSR'.
Removing unused module `\DFF'.
Removing unused module `\NOR'.
Removing unused module `\NAND'.
Removing unused module `\NOT'.
Removed 106 unused modules.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.
Warning: Resizing cell port top.top_2.y from 91 bits to 82 bits.
Warning: Resizing cell port top.top_1.y from 91 bits to 82 bits.

9.2. Executing PROC pass (convert processes to netlists).

9.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\top_1.$proc$syn_identity.v:22$712'.
Cleaned up 1 empty switch.

9.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top_2.$proc$syn_yosys.v:908$1325'.
  Set init value: \reg8_reg[5] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:904$1324'.
  Set init value: \reg8_reg[4] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:900$1323'.
  Set init value: \reg8_reg[3] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:896$1322'.
  Set init value: \reg8_reg[2] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:892$1321'.
  Set init value: \reg8_reg[1] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:888$1320'.
  Set init value: \reg8_reg[0] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:884$1319'.
  Set init value: \reg7_reg[3] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:880$1318'.
  Set init value: \reg7_reg[2] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:876$1317'.
  Set init value: \reg7_reg[1] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:872$1316'.
  Set init value: \reg7_reg[0] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:868$1315'.
  Set init value: \reg9_reg[0] = 1'0
Found init rule in `\top_1.$proc$syn_identity.v:12$739'.
  Set init value: \reg7 = 5'00000
Found init rule in `\top_1.$proc$syn_identity.v:11$738'.
  Set init value: \reg8 = 20'00000000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:10$737'.
  Set init value: \reg9 = 18'000000000000000000
Found init rule in `\top.$proc$top.v:14$1332'.
  Set init value: $formal$top.v:14$1326_EN = 1'0

9.2.4. Executing PROC_ARST pass (detect async resets in processes).

9.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top_2.$proc$syn_yosys.v:908$1325'.
     1/1: $1\reg8_reg[5][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:904$1324'.
     1/1: $1\reg8_reg[4][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:900$1323'.
     1/1: $1\reg8_reg[3][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:896$1322'.
     1/1: $1\reg8_reg[2][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:892$1321'.
     1/1: $1\reg8_reg[1][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:888$1320'.
     1/1: $1\reg8_reg[0][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:884$1319'.
     1/1: $1\reg7_reg[3][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:880$1318'.
     1/1: $1\reg7_reg[2][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:876$1317'.
     1/1: $1\reg7_reg[1][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:872$1316'.
     1/1: $1\reg7_reg[0][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:868$1315'.
     1/1: $1\reg9_reg[0][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:909$1314'.
     1/1: $0\reg8_reg[5][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:905$1313'.
     1/1: $0\reg8_reg[4][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:901$1312'.
     1/1: $0\reg8_reg[3][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:897$1311'.
     1/1: $0\reg8_reg[2][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:893$1310'.
     1/1: $0\reg8_reg[1][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:889$1309'.
     1/1: $0\reg8_reg[0][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:885$1308'.
     1/1: $0\reg7_reg[3][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:881$1307'.
     1/1: $0\reg7_reg[2][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:877$1306'.
     1/1: $0\reg7_reg[1][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:873$1305'.
     1/1: $0\reg7_reg[0][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:869$1304'.
     1/1: $0\reg9_reg[0][0:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:12$739'.
     1/1: $1\reg7[4:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:11$738'.
     1/1: $1\reg8[19:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:10$737'.
     1/1: $1\reg9[17:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:22$712'.
     1/3: $0\reg9[17:0]
     2/3: $0\reg8[19:0]
     3/3: $0\reg7[4:0]
Creating decoders for process `\top.$proc$top.v:14$1332'.
     1/1: $0$formal$top.v:14$1326_EN[0:0]$1333
Creating decoders for process `\top.$proc$top.v:12$1327'.
     1/2: $0$formal$top.v:14$1326_EN[0:0]$1329
     2/2: $0$formal$top.v:14$1326_CHECK[0:0]$1328

9.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

9.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top_2.\reg8_reg[5]' using process `\top_2.$proc$syn_yosys.v:909$1314'.
  created $dff cell `$procdff$1334' with positive edge clock.
Creating register for signal `\top_2.\reg8_reg[4]' using process `\top_2.$proc$syn_yosys.v:905$1313'.
  created $dff cell `$procdff$1335' with positive edge clock.
Creating register for signal `\top_2.\reg8_reg[3]' using process `\top_2.$proc$syn_yosys.v:901$1312'.
  created $dff cell `$procdff$1336' with positive edge clock.
Creating register for signal `\top_2.\reg8_reg[2]' using process `\top_2.$proc$syn_yosys.v:897$1311'.
  created $dff cell `$procdff$1337' with positive edge clock.
Creating register for signal `\top_2.\reg8_reg[1]' using process `\top_2.$proc$syn_yosys.v:893$1310'.
  created $dff cell `$procdff$1338' with positive edge clock.
Creating register for signal `\top_2.\reg8_reg[0]' using process `\top_2.$proc$syn_yosys.v:889$1309'.
  created $dff cell `$procdff$1339' with positive edge clock.
Creating register for signal `\top_2.\reg7_reg[3]' using process `\top_2.$proc$syn_yosys.v:885$1308'.
  created $dff cell `$procdff$1340' with positive edge clock.
Creating register for signal `\top_2.\reg7_reg[2]' using process `\top_2.$proc$syn_yosys.v:881$1307'.
  created $dff cell `$procdff$1341' with positive edge clock.
Creating register for signal `\top_2.\reg7_reg[1]' using process `\top_2.$proc$syn_yosys.v:877$1306'.
  created $dff cell `$procdff$1342' with positive edge clock.
Creating register for signal `\top_2.\reg7_reg[0]' using process `\top_2.$proc$syn_yosys.v:873$1305'.
  created $dff cell `$procdff$1343' with positive edge clock.
Creating register for signal `\top_2.\reg9_reg[0]' using process `\top_2.$proc$syn_yosys.v:869$1304'.
  created $dff cell `$procdff$1344' with positive edge clock.
Creating register for signal `\top_1.\reg8' using process `\top_1.$proc$syn_identity.v:22$712'.
  created $dff cell `$procdff$1345' with positive edge clock.
Creating register for signal `\top_1.\reg9' using process `\top_1.$proc$syn_identity.v:22$712'.
  created $dff cell `$procdff$1346' with positive edge clock.
Creating register for signal `\top_1.\reg7' using process `\top_1.$proc$syn_identity.v:22$712'.
  created $dff cell `$procdff$1347' with positive edge clock.
Creating register for signal `\top.$formal$top.v:14$1326_CHECK' using process `\top.$proc$top.v:12$1327'.
  created $dff cell `$procdff$1348' with positive edge clock.
Creating register for signal `\top.$formal$top.v:14$1326_EN' using process `\top.$proc$top.v:12$1327'.
  created $dff cell `$procdff$1349' with positive edge clock.

9.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top_2.$proc$syn_yosys.v:908$1325'.
Removing empty process `top_2.$proc$syn_yosys.v:904$1324'.
Removing empty process `top_2.$proc$syn_yosys.v:900$1323'.
Removing empty process `top_2.$proc$syn_yosys.v:896$1322'.
Removing empty process `top_2.$proc$syn_yosys.v:892$1321'.
Removing empty process `top_2.$proc$syn_yosys.v:888$1320'.
Removing empty process `top_2.$proc$syn_yosys.v:884$1319'.
Removing empty process `top_2.$proc$syn_yosys.v:880$1318'.
Removing empty process `top_2.$proc$syn_yosys.v:876$1317'.
Removing empty process `top_2.$proc$syn_yosys.v:872$1316'.
Removing empty process `top_2.$proc$syn_yosys.v:868$1315'.
Removing empty process `top_2.$proc$syn_yosys.v:909$1314'.
Removing empty process `top_2.$proc$syn_yosys.v:905$1313'.
Removing empty process `top_2.$proc$syn_yosys.v:901$1312'.
Removing empty process `top_2.$proc$syn_yosys.v:897$1311'.
Removing empty process `top_2.$proc$syn_yosys.v:893$1310'.
Removing empty process `top_2.$proc$syn_yosys.v:889$1309'.
Removing empty process `top_2.$proc$syn_yosys.v:885$1308'.
Removing empty process `top_2.$proc$syn_yosys.v:881$1307'.
Removing empty process `top_2.$proc$syn_yosys.v:877$1306'.
Removing empty process `top_2.$proc$syn_yosys.v:873$1305'.
Removing empty process `top_2.$proc$syn_yosys.v:869$1304'.
Removing empty process `top_1.$proc$syn_identity.v:12$739'.
Removing empty process `top_1.$proc$syn_identity.v:11$738'.
Removing empty process `top_1.$proc$syn_identity.v:10$737'.
Removing empty process `top_1.$proc$syn_identity.v:22$712'.
Removing empty process `top.$proc$top.v:14$1332'.
Removing empty process `top.$proc$top.v:12$1327'.
Cleaned up 0 empty switches.

9.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_2.
<suppressed ~8 debug messages>
Optimizing module top_1.
<suppressed ~4 debug messages>
Optimizing module top.

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_2..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top..
Removed 2 unused cells and 483 unused wires.
<suppressed ~8 debug messages>

9.5. Executing CHECK pass (checking for obvious problems).
checking module top..
checking module top_1..
checking module top_2..
found and reported 0 problems.

9.6. Executing OPT pass (performing simple optimizations).

9.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\top_2'.
<suppressed ~24 debug messages>
Removed a total of 9 cells.

9.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

9.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:36$713: { \reg7 [0] \reg7 [1] \reg7 [2] \reg7 [3] \reg7 [4] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:21$707: { \wire3 [0] \wire3 [1] \wire3 [2] \wire3 [3] \wire3 [4] \wire3 [5] \wire3 [6] \wire3 [7] \wire3 [8] \wire3 [9] \wire3 [10] \wire3 [11] \wire3 [12] \wire3 [13] \wire3 [14] \wire3 [15] \wire3 [16] \wire3 [17] \wire3 [18] \wire3 [19] \wire3 [20] }
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 2 changes.

9.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

9.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 0 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

9.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.9. Rerunning OPT passes. (Maybe there is more to do..)

9.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

9.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 0 changes.

9.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

9.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..

9.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.16. Finished OPT passes. (There is nothing left to do.)

9.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 17 bits (of 18) from FF cell top_1.$procdff$1346 ($dff).
Removed top 1 bits (of 5) from FF cell top_1.$procdff$1347 ($dff).
Removed top 19 bits (of 21) from mux cell top_1.$ternary$syn_identity.v:19$700 ($mux).
Removed top 11 bits (of 21) from mux cell top_1.$ternary$syn_identity.v:20$706 ($mux).
Removed top 19 bits (of 20) from port B of cell top_1.$or$syn_identity.v:21$711 ($or).
Removed top 1 bits (of 20) from port Y of cell top_1.$or$syn_identity.v:21$711 ($or).
Removed top 1 bits (of 20) from port A of cell top_1.$or$syn_identity.v:21$711 ($or).
Removed top 3 bits (of 4) from mux cell top_1.$ternary$syn_identity.v:36$717 ($mux).
Removed top 3 bits (of 4) from port A of cell top_1.$xnor$syn_identity.v:36$718 ($xnor).
Removed top 1 bits (of 4) from port B of cell top_1.$xnor$syn_identity.v:36$718 ($xnor).
Removed top 14 bits (of 20) from mux cell top_1.$ternary$syn_identity.v:36$723 ($mux).
Removed top 11 bits (of 20) from mux cell top_1.$ternary$syn_identity.v:43$736 ($mux).
Removed top 11 bits (of 21) from mux cell top_1.$ternary$syn_identity.v:20$705 ($mux).
Removed top 1 bits (of 10) from mux cell top_1.$ternary$syn_identity.v:43$734 ($mux).
Removed top 11 bits (of 21) from port Y of cell top_1.$not$syn_identity.v:20$704 ($not).
Removed top 11 bits (of 21) from port A of cell top_1.$not$syn_identity.v:20$704 ($not).
Removed top 11 bits (of 21) from mux cell top_1.$ternary$syn_identity.v:20$703 ($mux).
Removed top 14 bits (of 20) from wire top_1.$0\reg8[19:0].
Removed top 20 bits (of 21) from wire top_1.$logic_and$syn_identity.v:19$698_Y.
Removed top 19 bits (of 20) from wire top_1.$logic_not$syn_identity.v:21$710_Y.
Removed top 3 bits (of 4) from wire top_1.$logic_not$syn_identity.v:36$714_Y.
Removed top 11 bits (of 21) from wire top_1.$not$syn_identity.v:20$704_Y.
Removed top 19 bits (of 21) from wire top_1.$ternary$syn_identity.v:19$700_Y.
Removed top 11 bits (of 21) from wire top_1.$ternary$syn_identity.v:20$703_Y.
Removed top 1 bits (of 10) from wire top_1.$ternary$syn_identity.v:43$734_Y.
Removed top 11 bits (of 20) from wire top_1.$ternary$syn_identity.v:43$736_Y.
Removed top 5 bits (of 14) from wire top_1.wire10.
Removed top 1 bits (of 5) from wire top_2.reg7.
Removed top 14 bits (of 20) from wire top_2.reg8.

9.8. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

9.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 0 unused cells and 15 unused wires.
<suppressed ~2 debug messages>

9.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.11. Executing OPT pass (performing simple optimizations).

9.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module top_1.
<suppressed ~3 debug messages>
Optimizing module top_2.

9.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 1 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

9.11.5. Finished fast OPT passes.

9.12. Printing statistics.

=== top ===

   Number of wires:                 11
   Number of wire bits:            254
   Number of public wires:           8
   Number of public wire bits:     251
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $assert                         1
     $dff                            2
     $eq                             1
     top_1                           1
     top_2                           1

=== top_1 ===

   Number of wires:                 38
   Number of wire bits:            493
   Number of public wires:          13
   Number of public wire bits:     232
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     $dff                            3
     $eq                             1
     $le                             1
     $logic_and                      2
     $mux                           10
     $ne                             1
     $not                            1
     $or                             1
     $reduce_and                     1
     $reduce_bool                    6
     $reduce_xnor                    1
     $shl                            1
     $xnor                           1
     $xor                            1

=== top_2 ===

   Number of wires:                548
   Number of wire bits:            757
   Number of public wires:         435
   Number of public wire bits:     644
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                560
     $and                           87
     $dff                           11
     $mux                          122
     $not                          116
     $or                           185
     $xor                           39

=== design hierarchy ===

   top                               1
     top_1                           1
     top_2                           1

   Number of wires:                597
   Number of wire bits:           1504
   Number of public wires:         456
   Number of public wire bits:    1127
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                595
     $and                           87
     $assert                         1
     $dff                           16
     $eq                             2
     $le                             1
     $logic_and                      2
     $mux                          132
     $ne                             1
     $not                          117
     $or                           186
     $reduce_and                     1
     $reduce_bool                    6
     $reduce_xnor                    1
     $shl                            1
     $xnor                           1
     $xor                           40

9.13. Executing CHECK pass (checking for obvious problems).
checking module top..
checking module top_1..
checking module top_2..
found and reported 0 problems.

10. Executing HIERARCHY pass (managing design hierarchy).

Syntax error in command `hierarchy -smtcheck':

    hierarchy [-check] [-top <module>]
    hierarchy -generate <cell-types> <port-decls>

In parametric designs, a module might exists in several variations with
different parameter values. This pass looks at all modules in the current
design an re-runs the language frontends for the parametric modules as
needed. It also resolves assignments to wired logic data types (wand/wor),
resolves positional module parameters, unroll array instances, and more.

    -check
        also check the design hierarchy. this generates an error when
        an unknown module is used as cell type.

    -simcheck
        like -check, but also throw an error if blackbox modules are
        instantiated, and throw an error if the design has no top module.

    -purge_lib
        by default the hierarchy command will not remove library (blackbox)
        modules. use this option to also remove unused blackbox modules.

    -libdir <directory>
        search for files named <module_name>.v in the specified directory
        for unknown modules and automatically run read_verilog for each
        unknown module.

    -keep_positionals
        per default this pass also converts positional arguments in cells
        to arguments using port names. This option disables this behavior.

    -keep_portwidths
        per default this pass adjusts the port width on cells that are
        module instances when the width does not match the module port. This
        option disables this behavior.

    -nodefaults
        do not resolve input port default values

    -nokeep_asserts
        per default this pass sets the "keep" attribute on all modules
        that directly or indirectly contain one or more formal properties.
        This option disables this behavior.

    -top <module>
        use the specified top module to build the design hierarchy. Modules
        outside this tree (unused modules) are removed.

        when the -top option is used, the 'top' attribute will be set on the
        specified top module. otherwise a module with the 'top' attribute set
        will implicitly be used as top module, if such a module exists.

    -auto-top
        automatically determine the top of the design hierarchy and mark it.

    -chparam name value 
       elaborate the top module using this parameter value. Modules on which
       this parameter does not exist may cause a warning message to be output.
       This option can be specified multiple times to override multiple
       parameters. String values must be passed in double quotes (").

In -generate mode this pass generates blackbox modules for the given cell
types (wildcards supported). For this the design is searched for cells that
match the given types and then the given port declarations are used to
determine the direction of the ports. The syntax for a port declaration is:

    {i|o|io}[@<num>]:<portname>

Input ports are specified with the 'i' prefix, output ports with the 'o'
prefix and inout ports with the 'io' prefix. The optional <num> specifies
the position of the port in the parameter list (needed when instantiated
using positional arguments). When <num> is not specified, the <portname> can
also contain wildcard characters.

This pass ignores the current selection and always operates on all modules
in the current design.

ERROR: Command syntax error: Unknown option or option in arguments.
> hierarchy -smtcheck
>           ^
