
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017013                       # Number of seconds simulated
sim_ticks                                 17013052000                       # Number of ticks simulated
final_tick                                17013052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 113209                       # Simulator instruction rate (inst/s)
host_op_rate                                   192970                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30995134                       # Simulator tick rate (ticks/s)
host_mem_usage                                5845980                       # Number of bytes of host memory used
host_seconds                                   548.89                       # Real time elapsed on the host
sim_insts                                    62139829                       # Number of instructions simulated
sim_ops                                     105920374                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         4011072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           14592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher       114368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.icache.prefetcher     30682496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::feature_extraction_datapath.cache          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::feature_extraction_datapath.cache.prefetcher         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34827584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4011072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4011072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        16640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           16640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            62673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher         1787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.icache.prefetcher       479414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::feature_extraction_datapath.cache            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::feature_extraction_datapath.cache.prefetcher           77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              544181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           260                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                260                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          235764400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             857694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher      6722368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.icache.prefetcher   1803468067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::feature_extraction_datapath.cache         7524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::feature_extraction_datapath.cache.prefetcher       289660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2047109713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     235764400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        235764400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          978073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               978073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          978073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         235764400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            857694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher      6722368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.icache.prefetcher   1803468067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::feature_extraction_datapath.cache         7524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::feature_extraction_datapath.cache.prefetcher       289660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2048087786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      544183                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        260                       # Number of write requests accepted
system.mem_ctrls.readBursts                    544183                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      260                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               34824768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   15488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34827712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                16640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            50266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            68429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           113202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            83359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           145935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               19                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   17013049007                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                544183                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   64451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   61704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   50998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   45576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   38743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   56764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   36690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   25159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  20212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        57374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    607.110956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   479.536381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.587235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3466      6.04%      6.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6995     12.19%     18.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5802     10.11%     28.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5625      9.80%     38.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5583      9.73%     47.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6576     11.46%     59.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7377     12.86%     72.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1651      2.88%     75.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14299     24.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        57374                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   38860.785714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  144486.344062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767           13     92.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-557055            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            14                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.285714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.224847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.540658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5     35.71%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      7.14%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      7.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            14                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  20321281962                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             30523850712                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2720685000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     37345.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56095.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2046.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2047.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.61                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   486777                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     216                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      31248.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 69536460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 36936735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               588250320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 981360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         657050160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            701357070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             14509440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2670396420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       311496000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2111398980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7161912945                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            420.965794                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          15437513753                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      8736743                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     278012000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   8769883500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    811482727                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1288789504                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5856147526                       # Time in different power states
system.mem_ctrls_1.actEnergy                340199580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                180797595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3296873580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 281880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         637381680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2304103590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13441920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1319974080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23842560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2155181700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10272078165                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            603.776334                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          11924588935                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4493729                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     269650000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   8968418257                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     62105231                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4814224593                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2894160190                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20910481                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20910481                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            228083                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             20375318                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  193702                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              32448                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        20375318                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           18791971                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1583347                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       158910                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20392032                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1366698                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         21640                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          4565                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1873351                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           226                       # TLB misses on write requests
system.cpu.workload.numSyscalls                  2282                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         34026105                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3744843                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       67538495                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20910481                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           18985673                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      22185728                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  456922                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          7                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1057                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           31                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1873200                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 73748                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           26160250                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.425967                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.181613                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4118839     15.74%     15.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   247168      0.94%     16.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   206570      0.79%     17.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   279322      1.07%     18.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   221169      0.85%     19.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 18223945     69.66%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   178369      0.68%     89.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   267441      1.02%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2417427      9.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             26160250                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.614542                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.984902                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3508253                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                686345                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  21578580                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                158611                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 228461                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              114620543                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 228461                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3654531                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  609228                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          73799                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  21573543                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 20688                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              113588591                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   148                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   5595                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                    860                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           134790660                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             311309207                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        142938012                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1168865                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             126079084                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  8711576                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               5854                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6883                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    129889                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             20692951                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1644649                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            128879                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            35294                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  111506336                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12959                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 109641432                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             49938                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5598920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      8307872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          10677                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      26160250                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.191146                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.867265                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3299059     12.61%     12.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              657632      2.51%     15.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              739717      2.83%     17.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              765327      2.93%     20.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              706353      2.70%     23.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            18554679     70.93%     94.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              708969      2.71%     97.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              472348      1.81%     99.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              256166      0.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        26160250                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  237546     79.88%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3337      1.12%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  35772     12.03%     93.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12059      4.05%     97.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                77      0.03%     97.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             8596      2.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            176310      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              87010777     79.36%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                30592      0.03%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                137445      0.13%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              342063      0.31%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20403533     18.61%     98.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1385664      1.26%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          106938      0.10%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          48110      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              109641432                       # Type of FU issued
system.cpu.iq.rate                           3.222274                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      297387                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002712                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          244590529                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         116353315                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    108261764                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1199910                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             765385                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       584690                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              109156383                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  606126                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           222075                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       781438                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          952                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3149                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       435487                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          324                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 228461                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  616110                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   258                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           111519295                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             27455                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              20692951                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1644649                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               8130                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     80                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   173                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3149                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          51728                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       248993                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               300721                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             109087268                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              20386447                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            554164                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     21751120                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 20082025                       # Number of branches executed
system.cpu.iew.exec_stores                    1364673                       # Number of stores executed
system.cpu.iew.exec_rate                     3.205988                       # Inst execution rate
system.cpu.iew.wb_sent                      108968357                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     108846454                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  85234423                       # num instructions producing a value
system.cpu.iew.wb_consumers                 111696365                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.198910                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.763090                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         5598868                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2282                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            228150                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25317343                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.183708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.973221                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3271715     12.92%     12.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       978729      3.87%     16.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       617667      2.44%     19.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       756778      2.99%     22.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       269023      1.06%     23.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     18193057     71.86%     95.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       153164      0.60%     95.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       142064      0.56%     96.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       935146      3.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25317343                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             62139829                       # Number of instructions committed
system.cpu.commit.committedOps              105920374                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       21120675                       # Number of memory references committed
system.cpu.commit.loads                      19911513                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   19839140                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     528905                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 105469346                       # Number of committed integer instructions.
system.cpu.commit.function_calls               137915                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       102076      0.10%      0.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         84221982     79.51%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           30518      0.03%     79.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           128611      0.12%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         316512      0.30%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        19822647     18.71%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1163345      1.10%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        88866      0.08%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        45817      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         105920374                       # Class of committed instruction
system.cpu.commit.bw_lim_events                935146                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    135901426                       # The number of ROB reads
system.cpu.rob.rob_writes                   223894833                       # The number of ROB writes
system.cpu.timesIdled                           58283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         7865855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    62139829                       # Number of Instructions Simulated
system.cpu.committedOps                     105920374                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.547573                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.547573                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.826240                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.826240                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                135105743                       # number of integer regfile reads
system.cpu.int_regfile_writes                87186248                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1003679                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   487664                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 100200388                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 41836753                       # number of cc regfile writes
system.cpu.misc_regfile_reads                61958301                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued     99947294                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified    170101828                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit     69915410                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           39                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        755444                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1256                       # number of replacements
system.cpu.dcache.tags.tagsinuse           567.525146                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21355812                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2017                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          10587.908775                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    79.525382                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   487.999764                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.077662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.476562                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.554224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          668                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.652344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.090820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42716826                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42716826                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20147612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20147612                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1209100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1209100                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      21356712                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21356712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     21356712                       # number of overall hits
system.cpu.dcache.overall_hits::total        21356712                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          385                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           385                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           62                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           62                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          447                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            447                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          447                       # number of overall misses
system.cpu.dcache.overall_misses::total           447                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     31355000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31355000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      4925000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4925000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     36280000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     36280000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     36280000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     36280000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20147997                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20147997                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1209162                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1209162                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     21357159                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     21357159                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     21357159                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     21357159                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000051                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000051                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000021                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000021                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81441.558442                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81441.558442                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79435.483871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79435.483871                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81163.310962                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81163.310962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81163.310962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81163.310962                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               888                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks          166                       # number of writebacks
system.cpu.dcache.writebacks::total               166                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          166                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          166                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          224                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher         2230                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         2230                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          281                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher         2230                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2511                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     19053500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19053500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4801500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4801500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher    167748606                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    167748606                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     23855000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23855000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     23855000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher    167748606                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    191603606                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000013                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000118                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 85060.267857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85060.267857                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84236.842105                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84236.842105                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 75223.590135                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 75223.590135                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84893.238434                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84893.238434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84893.238434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 75223.590135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76305.697332                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.num_hwpf_issued     13767531                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified     14163811                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit       347147                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        10128                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        821789                       # number of prefetches not generated due to page crossing
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            541570                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.218792                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1785251                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            542082                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.293323                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        9104771000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    54.385275                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.icache.prefetcher   456.833517                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.106221                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.icache.prefetcher     0.892253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998474                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          455                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          235                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::4           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4288482                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4288482                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1785251                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1785251                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1785251                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1785251                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1785251                       # number of overall hits
system.cpu.icache.overall_hits::total         1785251                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        87949                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87949                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        87949                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87949                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        87949                       # number of overall misses
system.cpu.icache.overall_misses::total         87949                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6440922500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6440922500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6440922500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6440922500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6440922500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6440922500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1873200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1873200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1873200                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1873200                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1873200                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1873200                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.046951                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.046951                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.046951                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.046951                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.046951                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.046951                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73234.743999                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73234.743999                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 73234.743999                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73234.743999                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 73234.743999                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73234.743999                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          947                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.548387                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            311053                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        25276                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        25276                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        25276                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        25276                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        25276                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        25276                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        62673                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        62673                       # number of ReadReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::cpu.icache.prefetcher       479416                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       479416                       # number of HardPFReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        62673                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        62673                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        62673                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.icache.prefetcher       479416                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       542089                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5465039500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5465039500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::cpu.icache.prefetcher  42176649092                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  42176649092                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5465039500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5465039500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5465039500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.icache.prefetcher  42176649092                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47641688592                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.033458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.033458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.033458                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.033458                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.033458                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.289392                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 87199.264436                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87199.264436                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::cpu.icache.prefetcher 87975.055259                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 87975.055259                       # average HardPFReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 87199.264436                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87199.264436                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 87199.264436                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 87975.055259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87885.363090                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.clk_domain.clock        10000                       # Clock period in ticks
system.feature_extraction_datapath.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache_queue_reads            0                       # Number of reads to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.cache_queue_writes            0                       # Number of writes to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.total_dcache_loads        47460                       # Total number of dcache loads
system.feature_extraction_datapath.total_dcache_stores         4500                       # Total number of dcache stores.
system.feature_extraction_datapath.dcache_latency::samples        51960                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::mean 10301.159931                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::gmean 10135.342998                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::stdev  3977.426847                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::0-32767        51460     99.04%     99.04% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::32768-65535          498      0.96%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::65536-98303            1      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::98304-131071            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::131072-163839            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::163840-196607            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::196608-229375            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::229376-262143            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::262144-294911            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::294912-327679            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::327680-360447            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::360448-393215            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::393216-425983            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::425984-458751            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::458752-491519            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::491520-524287            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::524288-557055            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::557056-589823            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::589824-622591            1      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::622592-655359            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::655360-688127            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::688128-720895            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::720896-753663            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::753664-786431            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::786432-819199            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::819200-851967            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::851968-884735            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::884736-917503            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::917504-950271            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::950272-983039            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::total        51960                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_queue_time::samples        51960                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::mean 20942.070824                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::gmean 20429.505253                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::stdev 15161.826276                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::0-65535        51590     99.29%     99.29% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::65536-131071          360      0.69%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::131072-196607            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::196608-262143            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::262144-327679            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::327680-393215            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::393216-458751            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::458752-524287            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::524288-589823            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::589824-655359            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::655360-720895            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::720896-786431            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::786432-851967            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::851968-917503            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::917504-983039            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::983040-1.04858e+06           10      0.02%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.31072e+06-1.37626e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.37626e+06-1.44179e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.44179e+06-1.50733e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.50733e+06-1.57286e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.57286e+06-1.6384e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.6384e+06-1.70394e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.70394e+06-1.76947e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.76947e+06-1.83501e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.83501e+06-1.90054e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.90054e+06-1.96608e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::total        51960                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.total_acp_loads            0                       # Total number of ACP loads
system.feature_extraction_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.feature_extraction_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.feature_extraction_datapath.sim_cycles       894783                       # Total accelerator cycles
system.feature_extraction_datapath.tlb.hits        51960                       # TLB hits
system.feature_extraction_datapath.tlb.misses           10                       # TLB misses
system.feature_extraction_datapath.tlb.reads        51970                       # TLB reads
system.feature_extraction_datapath.tlb.updates           10                       # TLB updates
system.feature_extraction_datapath.tlb.hitRate     0.999808                       # TLB hit rate
system.feature_extraction_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.prefetcher.num_hwpf_issued       326637                       # number of hwpf issued
system.feature_extraction_datapath.cache.prefetcher.pfIdentified       367234                       # number of prefetch candidates identified
system.feature_extraction_datapath.cache.prefetcher.pfBufferHit        31982                       # number of redundant prefetches already in prefetch queue
system.feature_extraction_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.feature_extraction_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.feature_extraction_datapath.cache.prefetcher.pfSpanPage        48454                       # number of prefetches not generated due to page crossing
system.feature_extraction_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.tags.replacements          162                       # number of replacements
system.feature_extraction_datapath.cache.tags.tagsinuse   496.534626                       # Cycle average of tags in use
system.feature_extraction_datapath.cache.tags.total_refs        51945                       # Total number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.sampled_refs          671                       # Sample count of references to valid blocks.
system.feature_extraction_datapath.cache.tags.avg_refs    77.414307                       # Average number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.warmup_cycle    924183000                       # Cycle when the warmup percentage was hit.
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache    12.583975                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache.prefetcher   483.950651                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache     0.024578                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache.prefetcher     0.945216                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::total     0.969794                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1022          496                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1022::3            6                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1022::4          490                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1022     0.968750                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.tag_accesses       208518                       # Number of tag accesses
system.feature_extraction_datapath.cache.tags.data_accesses       208518                       # Number of data accesses
system.feature_extraction_datapath.cache.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.ReadReq_hits::feature_extraction_datapath.cache        47451                       # number of ReadReq hits
system.feature_extraction_datapath.cache.ReadReq_hits::total        47451                       # number of ReadReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::feature_extraction_datapath.cache         4009                       # number of WriteReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::total         4009                       # number of WriteReq hits
system.feature_extraction_datapath.cache.demand_hits::feature_extraction_datapath.cache        51460                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.demand_hits::total        51460                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.overall_hits::feature_extraction_datapath.cache        51460                       # number of overall hits
system.feature_extraction_datapath.cache.overall_hits::total        51460                       # number of overall hits
system.feature_extraction_datapath.cache.ReadReq_misses::feature_extraction_datapath.cache            9                       # number of ReadReq misses
system.feature_extraction_datapath.cache.ReadReq_misses::total            9                       # number of ReadReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::feature_extraction_datapath.cache          492                       # number of WriteReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::total          492                       # number of WriteReq misses
system.feature_extraction_datapath.cache.demand_misses::feature_extraction_datapath.cache          501                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.demand_misses::total          501                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.overall_misses::feature_extraction_datapath.cache          501                       # number of overall misses
system.feature_extraction_datapath.cache.overall_misses::total          501                       # number of overall misses
system.feature_extraction_datapath.cache.ReadReq_miss_latency::feature_extraction_datapath.cache       940000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.ReadReq_miss_latency::total       940000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::feature_extraction_datapath.cache     19730000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::total     19730000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::feature_extraction_datapath.cache     20670000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::total     20670000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::feature_extraction_datapath.cache     20670000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::total     20670000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.ReadReq_accesses::feature_extraction_datapath.cache        47460                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.ReadReq_accesses::total        47460                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::feature_extraction_datapath.cache         4501                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::total         4501                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.demand_accesses::feature_extraction_datapath.cache        51961                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.demand_accesses::total        51961                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::feature_extraction_datapath.cache        51961                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::total        51961                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::feature_extraction_datapath.cache     0.000190                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::total     0.000190                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::feature_extraction_datapath.cache     0.109309                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::total     0.109309                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.demand_miss_rate::feature_extraction_datapath.cache     0.009642                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_miss_rate::total     0.009642                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_miss_rate::feature_extraction_datapath.cache     0.009642                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_miss_rate::total     0.009642                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::feature_extraction_datapath.cache 104444.444444                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::total 104444.444444                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::feature_extraction_datapath.cache 40101.626016                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::total 40101.626016                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::feature_extraction_datapath.cache 41257.485030                       # average overall miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::total 41257.485030                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::feature_extraction_datapath.cache 41257.485030                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::total 41257.485030                       # average overall miss latency
system.feature_extraction_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.unused_prefetches           13                       # number of HardPF blocks evicted w/o reference
system.feature_extraction_datapath.cache.writebacks::writebacks           94                       # number of writebacks
system.feature_extraction_datapath.cache.writebacks::total           94                       # number of writebacks
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::feature_extraction_datapath.cache            9                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::feature_extraction_datapath.cache          492                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::total          492                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::feature_extraction_datapath.cache.prefetcher          658                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::total          658                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::feature_extraction_datapath.cache          501                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::total          501                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache          501                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache.prefetcher          658                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::total         1159                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::feature_extraction_datapath.cache       776000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::total       776000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::feature_extraction_datapath.cache     10390000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::total     10390000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher     26326933                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::total     26326933                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::feature_extraction_datapath.cache     11166000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::total     11166000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache     11166000                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher     26326933                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::total     37492933                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::feature_extraction_datapath.cache     0.000190                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::feature_extraction_datapath.cache     0.109309                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::total     0.109309                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::feature_extraction_datapath.cache     0.009642                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::total     0.009642                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache     0.009642                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::total     0.022305                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::feature_extraction_datapath.cache 86222.222222                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::total 86222.222222                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::feature_extraction_datapath.cache 21117.886179                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::total 21117.886179                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 40010.536474                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::total 40010.536474                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::feature_extraction_datapath.cache 22287.425150                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::total 22287.425150                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache 22287.425150                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 40010.536474                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::total 32349.381363                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1088747                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       543684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          924                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  17013052000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             545203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          260                       # Transaction distribution
system.membus.trans_dist::CleanEvict           542728                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              488                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             486                       # Transaction distribution
system.membus.trans_dist::ReadExReq                61                       # Transaction distribution
system.membus.trans_dist::ReadExResp               61                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        545210                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1625741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1625741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         5782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         5782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port         1400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::total         1400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1632923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     34693248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     34693248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       139584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       139584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port        11072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::total        11072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34843904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1574                       # Total snoops (count)
system.membus.snoopTraffic                      69632                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            545759                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002968                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.054402                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  544139     99.70%     99.70% # Request fanout histogram
system.membus.snoop_fanout::1                    1620      0.30%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              545759                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1206381408                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2768191487                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           13062658                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer6.occupancy            4013295                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
