Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Wed Jan  8 14:38:23 2020
| Host         : parallels-Parallels-Virtual-Platform running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file tl_timing_summary_routed.rpt -pb tl_timing_summary_routed.pb -rpx tl_timing_summary_routed.rpx -warn_on_violation
| Design       : tl
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.585        0.000                      0                  818        0.066        0.000                      0                  818        4.000        0.000                       0                   396  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clock_contraint  {0.000 4.500}        9.000           111.111         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_contraint        0.585        0.000                      0                  818        0.066        0.000                      0                  818        4.000        0.000                       0                   396  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_contraint
  To Clock:  clock_contraint

Setup :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 multiplier_verilog/m2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_verilog/tmpm_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clock_contraint rise@9.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 6.452ns (76.855%)  route 1.943ns (23.145%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 13.662 - 9.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.802     5.183    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X102Y41        FDCE                                         r  multiplier_verilog/m2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y41        FDCE (Prop_fdce_C_Q)         0.478     5.661 r  multiplier_verilog/m2_reg[7]/Q
                         net (fo=3, routed)           0.561     6.222    multiplier_verilog/m2_reg_n_0_[7]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208    10.430 r  multiplier_verilog/tmpm0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.432    multiplier_verilog/tmpm0_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    11.950 r  multiplier_verilog/tmpm0__0/P[24]
                         net (fo=1, routed)           0.928    12.878    multiplier_verilog/tmpm0__0_n_81
    SLICE_X98Y45         LUT3 (Prop_lut3_I2_O)        0.124    13.002 r  multiplier_verilog/tmpm[41]_i_2/O
                         net (fo=1, routed)           0.452    13.454    multiplier_verilog/tmpm[41]_i_2_n_0
    SLICE_X98Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.578 r  multiplier_verilog/tmpm[41]_i_1/O
                         net (fo=1, routed)           0.000    13.578    multiplier_verilog/tmpm[41]_i_1_n_0
    SLICE_X98Y45         FDCE                                         r  multiplier_verilog/tmpm_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      9.000     9.000 r  
    U14                                               0.000     9.000 r  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     9.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.625    13.662    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X98Y45         FDCE                                         r  multiplier_verilog/tmpm_reg[41]/C
                         clock pessimism              0.458    14.121    
                         clock uncertainty           -0.035    14.085    
    SLICE_X98Y45         FDCE (Setup_fdce_C_D)        0.077    14.162    multiplier_verilog/tmpm_reg[41]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 multiplier_verilog/m2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_verilog/tmpm_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clock_contraint rise@9.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 6.452ns (77.322%)  route 1.892ns (22.678%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 13.662 - 9.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.802     5.183    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X102Y41        FDCE                                         r  multiplier_verilog/m2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y41        FDCE (Prop_fdce_C_Q)         0.478     5.661 r  multiplier_verilog/m2_reg[7]/Q
                         net (fo=3, routed)           0.561     6.222    multiplier_verilog/m2_reg_n_0_[7]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208    10.430 r  multiplier_verilog/tmpm0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.432    multiplier_verilog/tmpm0_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518    11.950 r  multiplier_verilog/tmpm0__0/P[27]
                         net (fo=1, routed)           0.836    12.785    multiplier_verilog/tmpm0__0_n_78
    SLICE_X100Y45        LUT3 (Prop_lut3_I2_O)        0.124    12.909 r  multiplier_verilog/tmpm[44]_i_2/O
                         net (fo=1, routed)           0.493    13.403    multiplier_verilog/tmpm[44]_i_2_n_0
    SLICE_X100Y45        LUT6 (Prop_lut6_I5_O)        0.124    13.527 r  multiplier_verilog/tmpm[44]_i_1/O
                         net (fo=1, routed)           0.000    13.527    multiplier_verilog/tmpm[44]_i_1_n_0
    SLICE_X100Y45        FDCE                                         r  multiplier_verilog/tmpm_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      9.000     9.000 r  
    U14                                               0.000     9.000 r  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     9.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.625    13.662    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X100Y45        FDCE                                         r  multiplier_verilog/tmpm_reg[44]/C
                         clock pessimism              0.458    14.121    
                         clock uncertainty           -0.035    14.085    
    SLICE_X100Y45        FDCE (Setup_fdce_C_D)        0.081    14.166    multiplier_verilog/tmpm_reg[44]
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                         -13.527    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 multiplier_verilog/m2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_verilog/tmpm_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clock_contraint rise@9.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        8.288ns  (logic 6.457ns (77.905%)  route 1.831ns (22.095%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 13.662 - 9.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.801     5.182    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X100Y42        FDCE                                         r  multiplier_verilog/m2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDCE (Prop_fdce_C_Q)         0.478     5.660 r  multiplier_verilog/m2_reg[11]/Q
                         net (fo=3, routed)           0.573     6.232    multiplier_verilog/m2_reg_n_0_[11]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213    10.445 r  multiplier_verilog/tmpm0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.447    multiplier_verilog/tmpm0_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.518    11.965 r  multiplier_verilog/tmpm0__0/P[25]
                         net (fo=1, routed)           0.964    12.929    multiplier_verilog/tmpm0__0_n_80
    SLICE_X103Y45        LUT3 (Prop_lut3_I2_O)        0.124    13.053 r  multiplier_verilog/tmpm[42]_i_3/O
                         net (fo=1, routed)           0.292    13.346    multiplier_verilog/tmpm[42]_i_3_n_0
    SLICE_X103Y44        LUT6 (Prop_lut6_I5_O)        0.124    13.470 r  multiplier_verilog/tmpm[42]_i_1/O
                         net (fo=1, routed)           0.000    13.470    multiplier_verilog/tmpm[42]_i_1_n_0
    SLICE_X103Y44        FDCE                                         r  multiplier_verilog/tmpm_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      9.000     9.000 r  
    U14                                               0.000     9.000 r  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     9.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.625    13.662    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X103Y44        FDCE                                         r  multiplier_verilog/tmpm_reg[42]/C
                         clock pessimism              0.458    14.121    
                         clock uncertainty           -0.035    14.085    
    SLICE_X103Y44        FDCE (Setup_fdce_C_D)        0.031    14.116    multiplier_verilog/tmpm_reg[42]
  -------------------------------------------------------------------
                         required time                         14.116    
                         arrival time                         -13.470    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 multiplier_verilog/m2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_verilog/tmpm_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clock_contraint rise@9.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 6.457ns (77.492%)  route 1.876ns (22.508%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 13.663 - 9.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.801     5.182    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X100Y42        FDCE                                         r  multiplier_verilog/m2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDCE (Prop_fdce_C_Q)         0.478     5.660 r  multiplier_verilog/m2_reg[11]/Q
                         net (fo=3, routed)           0.573     6.232    multiplier_verilog/m2_reg_n_0_[11]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213    10.445 r  multiplier_verilog/tmpm0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.447    multiplier_verilog/tmpm0_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    11.965 r  multiplier_verilog/tmpm0__0/P[18]
                         net (fo=1, routed)           0.805    12.770    multiplier_verilog/tmpm0__0_n_87
    SLICE_X104Y44        LUT3 (Prop_lut3_I2_O)        0.124    12.894 r  multiplier_verilog/tmpm[35]_i_2/O
                         net (fo=1, routed)           0.496    13.390    multiplier_verilog/tmpm[35]_i_2_n_0
    SLICE_X104Y44        LUT6 (Prop_lut6_I5_O)        0.124    13.514 r  multiplier_verilog/tmpm[35]_i_1/O
                         net (fo=1, routed)           0.000    13.514    multiplier_verilog/tmpm[35]_i_1_n_0
    SLICE_X104Y44        FDCE                                         r  multiplier_verilog/tmpm_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      9.000     9.000 r  
    U14                                               0.000     9.000 r  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     9.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.626    13.663    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X104Y44        FDCE                                         r  multiplier_verilog/tmpm_reg[35]/C
                         clock pessimism              0.458    14.122    
                         clock uncertainty           -0.035    14.086    
    SLICE_X104Y44        FDCE (Setup_fdce_C_D)        0.077    14.163    multiplier_verilog/tmpm_reg[35]
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                         -13.514    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 multiplier_verilog/m2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_verilog/tmpm_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clock_contraint rise@9.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 6.452ns (77.624%)  route 1.860ns (22.376%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 13.662 - 9.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.802     5.183    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X102Y41        FDCE                                         r  multiplier_verilog/m2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y41        FDCE (Prop_fdce_C_Q)         0.478     5.661 r  multiplier_verilog/m2_reg[7]/Q
                         net (fo=3, routed)           0.561     6.222    multiplier_verilog/m2_reg_n_0_[7]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208    10.430 r  multiplier_verilog/tmpm0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.432    multiplier_verilog/tmpm0_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    11.950 r  multiplier_verilog/tmpm0__0/P[23]
                         net (fo=1, routed)           0.943    12.892    multiplier_verilog/tmpm0__0_n_82
    SLICE_X101Y45        LUT3 (Prop_lut3_I2_O)        0.124    13.016 r  multiplier_verilog/tmpm[40]_i_2/O
                         net (fo=1, routed)           0.354    13.370    multiplier_verilog/tmpm[40]_i_2_n_0
    SLICE_X100Y45        LUT6 (Prop_lut6_I5_O)        0.124    13.494 r  multiplier_verilog/tmpm[40]_i_1/O
                         net (fo=1, routed)           0.000    13.494    multiplier_verilog/tmpm[40]_i_1_n_0
    SLICE_X100Y45        FDCE                                         r  multiplier_verilog/tmpm_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      9.000     9.000 r  
    U14                                               0.000     9.000 r  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     9.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.625    13.662    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X100Y45        FDCE                                         r  multiplier_verilog/tmpm_reg[40]/C
                         clock pessimism              0.458    14.121    
                         clock uncertainty           -0.035    14.085    
    SLICE_X100Y45        FDCE (Setup_fdce_C_D)        0.077    14.162    multiplier_verilog/tmpm_reg[40]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                         -13.494    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 multiplier_verilog/m2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_verilog/tmpm_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clock_contraint rise@9.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        8.252ns  (logic 6.452ns (78.186%)  route 1.800ns (21.814%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 13.662 - 9.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.802     5.183    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X102Y41        FDCE                                         r  multiplier_verilog/m2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y41        FDCE (Prop_fdce_C_Q)         0.478     5.661 r  multiplier_verilog/m2_reg[7]/Q
                         net (fo=3, routed)           0.561     6.222    multiplier_verilog/m2_reg_n_0_[7]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208    10.430 r  multiplier_verilog/tmpm0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.432    multiplier_verilog/tmpm0_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.950 r  multiplier_verilog/tmpm0__0/P[22]
                         net (fo=1, routed)           0.804    12.754    multiplier_verilog/tmpm0__0_n_83
    SLICE_X101Y43        LUT3 (Prop_lut3_I2_O)        0.124    12.878 r  multiplier_verilog/tmpm[39]_i_2/O
                         net (fo=1, routed)           0.433    13.311    multiplier_verilog/tmpm[39]_i_2_n_0
    SLICE_X101Y45        LUT6 (Prop_lut6_I5_O)        0.124    13.435 r  multiplier_verilog/tmpm[39]_i_1/O
                         net (fo=1, routed)           0.000    13.435    multiplier_verilog/tmpm[39]_i_1_n_0
    SLICE_X101Y45        FDCE                                         r  multiplier_verilog/tmpm_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      9.000     9.000 r  
    U14                                               0.000     9.000 r  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     9.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.625    13.662    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X101Y45        FDCE                                         r  multiplier_verilog/tmpm_reg[39]/C
                         clock pessimism              0.458    14.121    
                         clock uncertainty           -0.035    14.085    
    SLICE_X101Y45        FDCE (Setup_fdce_C_D)        0.031    14.116    multiplier_verilog/tmpm_reg[39]
  -------------------------------------------------------------------
                         required time                         14.116    
                         arrival time                         -13.435    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 multiplier_vhdl/m2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_vhdl/tmpm_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clock_contraint rise@9.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 6.196ns (76.336%)  route 1.921ns (23.664%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 13.646 - 9.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.803     5.184    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X100Y49        FDRE                                         r  multiplier_vhdl/m2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDRE (Prop_fdre_C_Q)         0.518     5.702 r  multiplier_vhdl/m2_reg[19]/Q
                         net (fo=3, routed)           0.614     6.316    multiplier_vhdl/m2_reg_n_0_[19]
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036    10.352 r  multiplier_vhdl/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.354    multiplier_vhdl/multOp_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518    11.872 r  multiplier_vhdl/multOp__0/P[27]
                         net (fo=1, routed)           1.304    13.176    multiplier_vhdl/multOp__0_n_78
    SLICE_X101Y50        LUT6 (Prop_lut6_I5_O)        0.124    13.300 r  multiplier_vhdl/tmpm[44]_i_1__0/O
                         net (fo=1, routed)           0.000    13.300    multiplier_vhdl/tmpm[44]_i_1__0_n_0
    SLICE_X101Y50        FDRE                                         r  multiplier_vhdl/tmpm_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      9.000     9.000 r  
    U14                                               0.000     9.000 r  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     9.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.609    13.646    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X101Y50        FDRE                                         r  multiplier_vhdl/tmpm_reg[44]/C
                         clock pessimism              0.344    13.989    
                         clock uncertainty           -0.035    13.954    
    SLICE_X101Y50        FDRE (Setup_fdre_C_D)        0.031    13.985    multiplier_vhdl/tmpm_reg[44]
  -------------------------------------------------------------------
                         required time                         13.985    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 multiplier_verilog/m2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_verilog/tmpm_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clock_contraint rise@9.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 6.452ns (78.469%)  route 1.770ns (21.531%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 13.662 - 9.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.802     5.183    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X102Y41        FDCE                                         r  multiplier_verilog/m2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y41        FDCE (Prop_fdce_C_Q)         0.478     5.661 r  multiplier_verilog/m2_reg[7]/Q
                         net (fo=3, routed)           0.561     6.222    multiplier_verilog/m2_reg_n_0_[7]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208    10.430 r  multiplier_verilog/tmpm0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.432    multiplier_verilog/tmpm0_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    11.950 r  multiplier_verilog/tmpm0__0/P[29]
                         net (fo=1, routed)           0.800    12.750    multiplier_verilog/tmpm0__0_n_76
    SLICE_X99Y45         LUT3 (Prop_lut3_I2_O)        0.124    12.874 r  multiplier_verilog/tmpm[46]_i_3/O
                         net (fo=1, routed)           0.407    13.281    multiplier_verilog/tmpm[46]_i_3_n_0
    SLICE_X99Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.405 r  multiplier_verilog/tmpm[46]_i_1/O
                         net (fo=1, routed)           0.000    13.405    multiplier_verilog/tmpm[46]_i_1_n_0
    SLICE_X99Y45         FDCE                                         r  multiplier_verilog/tmpm_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      9.000     9.000 r  
    U14                                               0.000     9.000 r  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     9.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.625    13.662    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X99Y45         FDCE                                         r  multiplier_verilog/tmpm_reg[46]/C
                         clock pessimism              0.458    14.121    
                         clock uncertainty           -0.035    14.085    
    SLICE_X99Y45         FDCE (Setup_fdce_C_D)        0.031    14.116    multiplier_verilog/tmpm_reg[46]
  -------------------------------------------------------------------
                         required time                         14.116    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 multiplier_verilog/m2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_verilog/tmpm_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clock_contraint rise@9.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 6.457ns (78.620%)  route 1.756ns (21.380%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 13.663 - 9.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.801     5.182    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X100Y42        FDCE                                         r  multiplier_verilog/m2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDCE (Prop_fdce_C_Q)         0.478     5.660 r  multiplier_verilog/m2_reg[11]/Q
                         net (fo=3, routed)           0.573     6.232    multiplier_verilog/m2_reg_n_0_[11]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213    10.445 r  multiplier_verilog/tmpm0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.447    multiplier_verilog/tmpm0_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    11.965 r  multiplier_verilog/tmpm0__0/P[9]
                         net (fo=1, routed)           0.748    12.714    multiplier_verilog/tmpm0__0_n_96
    SLICE_X105Y43        LUT3 (Prop_lut3_I2_O)        0.124    12.838 r  multiplier_verilog/tmpm[26]_i_3/O
                         net (fo=1, routed)           0.433    13.270    multiplier_verilog/tmpm[26]_i_3_n_0
    SLICE_X105Y43        LUT6 (Prop_lut6_I5_O)        0.124    13.394 r  multiplier_verilog/tmpm[26]_i_1/O
                         net (fo=1, routed)           0.000    13.394    multiplier_verilog/tmpm[26]_i_1_n_0
    SLICE_X105Y43        FDCE                                         r  multiplier_verilog/tmpm_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      9.000     9.000 r  
    U14                                               0.000     9.000 r  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     9.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.626    13.663    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X105Y43        FDCE                                         r  multiplier_verilog/tmpm_reg[26]/C
                         clock pessimism              0.458    14.122    
                         clock uncertainty           -0.035    14.086    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)        0.029    14.115    multiplier_verilog/tmpm_reg[26]
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 multiplier_verilog/m2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_verilog/tmpm_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clock_contraint rise@9.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 6.457ns (78.217%)  route 1.798ns (21.783%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 13.663 - 9.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.801     5.182    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X100Y42        FDCE                                         r  multiplier_verilog/m2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDCE (Prop_fdce_C_Q)         0.478     5.660 r  multiplier_verilog/m2_reg[11]/Q
                         net (fo=3, routed)           0.573     6.232    multiplier_verilog/m2_reg_n_0_[11]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213    10.445 r  multiplier_verilog/tmpm0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.447    multiplier_verilog/tmpm0_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    11.965 r  multiplier_verilog/tmpm0__0/P[15]
                         net (fo=1, routed)           0.772    12.737    multiplier_verilog/tmpm0__0_n_90
    SLICE_X104Y45        LUT3 (Prop_lut3_I2_O)        0.124    12.861 r  multiplier_verilog/tmpm[32]_i_2/O
                         net (fo=1, routed)           0.452    13.313    multiplier_verilog/tmpm[32]_i_2_n_0
    SLICE_X104Y45        LUT6 (Prop_lut6_I5_O)        0.124    13.437 r  multiplier_verilog/tmpm[32]_i_1/O
                         net (fo=1, routed)           0.000    13.437    multiplier_verilog/tmpm[32]_i_1_n_0
    SLICE_X104Y45        FDCE                                         r  multiplier_verilog/tmpm_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      9.000     9.000 r  
    U14                                               0.000     9.000 r  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     9.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.626    13.663    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X104Y45        FDCE                                         r  multiplier_verilog/tmpm_reg[32]/C
                         clock pessimism              0.458    14.122    
                         clock uncertainty           -0.035    14.086    
    SLICE_X104Y45        FDCE (Setup_fdce_C_D)        0.077    14.163    multiplier_verilog/tmpm_reg[32]
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                  0.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 multiplier_verilog/res_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            res_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_contraint rise@0.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.879%)  route 0.238ns (56.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.643     1.645    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  multiplier_verilog/res_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     1.786 r  multiplier_verilog/res_reg[30]/Q
                         net (fo=1, routed)           0.238     2.024    multiplier_vhdl/res_reg[31]_0[30]
    SLICE_X110Y54        LUT6 (Prop_lut6_I2_O)        0.045     2.069 r  multiplier_vhdl/res[30]_i_1__0/O
                         net (fo=1, routed)           0.000     2.069    multiplier_vhdl_n_8
    SLICE_X110Y54        FDCE                                         r  res_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.908     2.160    clk_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  res_reg[30]/C
                         clock pessimism             -0.250     1.910    
    SLICE_X110Y54        FDCE (Hold_fdce_C_D)         0.092     2.002    res_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 multiplier_verilog/res_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            res_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_contraint rise@0.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.772%)  route 0.239ns (56.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.643     1.645    multiplier_verilog/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  multiplier_verilog/res_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     1.786 r  multiplier_verilog/res_reg[27]/Q
                         net (fo=1, routed)           0.239     2.025    multiplier_vhdl/res_reg[31]_0[27]
    SLICE_X110Y55        LUT6 (Prop_lut6_I2_O)        0.045     2.070 r  multiplier_vhdl/res[27]_i_1__0/O
                         net (fo=1, routed)           0.000     2.070    multiplier_vhdl_n_11
    SLICE_X110Y55        FDCE                                         r  res_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.908     2.160    clk_IBUF_BUFG
    SLICE_X110Y55        FDCE                                         r  res_reg[27]/C
                         clock pessimism             -0.250     1.910    
    SLICE_X110Y55        FDCE (Hold_fdce_C_D)         0.092     2.002    res_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 multiplier_vhdl/tmpm_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_vhdl/m_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_contraint rise@0.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.694%)  route 0.254ns (64.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.615     1.617    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X101Y49        FDRE                                         r  multiplier_vhdl/tmpm_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.141     1.758 r  multiplier_vhdl/tmpm_reg[40]/Q
                         net (fo=3, routed)           0.254     2.012    multiplier_vhdl/L[40]
    SLICE_X104Y51        FDRE                                         r  multiplier_vhdl/m_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.880     2.132    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X104Y51        FDRE                                         r  multiplier_vhdl/m_reg[17]/C
                         clock pessimism             -0.250     1.882    
    SLICE_X104Y51        FDRE (Hold_fdre_C_D)         0.052     1.934    multiplier_vhdl/m_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 multiplier_vhdl/tmpm_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_vhdl/m_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_contraint rise@0.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.435%)  route 0.268ns (65.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.615     1.617    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X101Y49        FDRE                                         r  multiplier_vhdl/tmpm_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.141     1.758 r  multiplier_vhdl/tmpm_reg[39]/Q
                         net (fo=3, routed)           0.268     2.026    multiplier_vhdl/L[39]
    SLICE_X104Y51        FDRE                                         r  multiplier_vhdl/m_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.880     2.132    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X104Y51        FDRE                                         r  multiplier_vhdl/m_reg[16]/C
                         clock pessimism             -0.250     1.882    
    SLICE_X104Y51        FDRE (Hold_fdre_C_D)         0.059     1.941    multiplier_vhdl/m_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 multiplier_vhdl/tmpm_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_vhdl/m_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_contraint rise@0.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.453%)  route 0.280ns (66.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.615     1.617    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X101Y48        FDRE                                         r  multiplier_vhdl/tmpm_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y48        FDRE (Prop_fdre_C_Q)         0.141     1.758 r  multiplier_vhdl/tmpm_reg[33]/Q
                         net (fo=3, routed)           0.280     2.038    multiplier_vhdl/L[33]
    SLICE_X103Y52        FDRE                                         r  multiplier_vhdl/m_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.879     2.131    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X103Y52        FDRE                                         r  multiplier_vhdl/m_reg[10]/C
                         clock pessimism             -0.250     1.881    
    SLICE_X103Y52        FDRE (Hold_fdre_C_D)         0.070     1.951    multiplier_vhdl/m_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 multiplier_vhdl/tmpm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_vhdl/m_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_contraint rise@0.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.760%)  route 0.289ns (67.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.615     1.617    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X101Y49        FDRE                                         r  multiplier_vhdl/tmpm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.141     1.758 r  multiplier_vhdl/tmpm_reg[37]/Q
                         net (fo=3, routed)           0.289     2.047    multiplier_vhdl/L[37]
    SLICE_X103Y51        FDRE                                         r  multiplier_vhdl/m_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.879     2.131    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X103Y51        FDRE                                         r  multiplier_vhdl/m_reg[14]/C
                         clock pessimism             -0.250     1.881    
    SLICE_X103Y51        FDRE (Hold_fdre_C_D)         0.070     1.951    multiplier_vhdl/m_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 multiplier_vhdl/tmpm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_vhdl/m_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_contraint rise@0.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.437%)  route 0.281ns (66.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.615     1.617    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X101Y48        FDRE                                         r  multiplier_vhdl/tmpm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y48        FDRE (Prop_fdre_C_Q)         0.141     1.758 r  multiplier_vhdl/tmpm_reg[31]/Q
                         net (fo=3, routed)           0.281     2.039    multiplier_vhdl/L[31]
    SLICE_X104Y52        FDRE                                         r  multiplier_vhdl/m_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.880     2.132    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X104Y52        FDRE                                         r  multiplier_vhdl/m_reg[8]/C
                         clock pessimism             -0.250     1.882    
    SLICE_X104Y52        FDRE (Hold_fdre_C_D)         0.053     1.935    multiplier_vhdl/m_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 multiplier_vhdl/tmpm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_vhdl/m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_contraint rise@0.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.437%)  route 0.294ns (67.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.615     1.617    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X101Y47        FDRE                                         r  multiplier_vhdl/tmpm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y47        FDRE (Prop_fdre_C_Q)         0.141     1.758 r  multiplier_vhdl/tmpm_reg[25]/Q
                         net (fo=3, routed)           0.294     2.052    multiplier_vhdl/L[25]
    SLICE_X104Y52        FDRE                                         r  multiplier_vhdl/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.880     2.132    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X104Y52        FDRE                                         r  multiplier_vhdl/m_reg[2]/C
                         clock pessimism             -0.250     1.882    
    SLICE_X104Y52        FDRE (Hold_fdre_C_D)         0.063     1.945    multiplier_vhdl/m_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 multiplier_vhdl/tmpm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_vhdl/m_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_contraint rise@0.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.635%)  route 0.291ns (67.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.615     1.617    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X101Y47        FDRE                                         r  multiplier_vhdl/tmpm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y47        FDRE (Prop_fdre_C_Q)         0.141     1.758 r  multiplier_vhdl/tmpm_reg[28]/Q
                         net (fo=3, routed)           0.291     2.049    multiplier_vhdl/L[28]
    SLICE_X104Y52        FDRE                                         r  multiplier_vhdl/m_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.880     2.132    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X104Y52        FDRE                                         r  multiplier_vhdl/m_reg[5]/C
                         clock pessimism             -0.250     1.882    
    SLICE_X104Y52        FDRE (Hold_fdre_C_D)         0.060     1.942    multiplier_vhdl/m_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 multiplier_vhdl/tmpm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            multiplier_vhdl/m_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_contraint  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clock_contraint
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_contraint rise@0.000ns - clock_contraint rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.097%)  route 0.298ns (67.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.615     1.617    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X101Y48        FDRE                                         r  multiplier_vhdl/tmpm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y48        FDRE (Prop_fdre_C_Q)         0.141     1.758 r  multiplier_vhdl/tmpm_reg[32]/Q
                         net (fo=3, routed)           0.298     2.056    multiplier_vhdl/L[32]
    SLICE_X102Y52        FDRE                                         r  multiplier_vhdl/m_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_contraint rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.879     2.131    multiplier_vhdl/clk_IBUF_BUFG
    SLICE_X102Y52        FDRE                                         r  multiplier_vhdl/m_reg[9]/C
                         clock pessimism             -0.250     1.881    
    SLICE_X102Y52        FDRE (Hold_fdre_C_D)         0.063     1.944    multiplier_vhdl/m_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_contraint
Waveform(ns):       { 0.000 4.500 }
Period(ns):         9.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         9.000       6.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X111Y47   multiplier_verilog/exp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X111Y48   multiplier_verilog/exp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X111Y48   multiplier_verilog/exp_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X111Y48   multiplier_verilog/exp_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X111Y47   multiplier_verilog/exp_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X111Y48   multiplier_verilog/exp_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X111Y47   multiplier_verilog/exp_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X111Y47   multiplier_verilog/exp_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X102Y41   multiplier_verilog/m1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X111Y47   multiplier_verilog/exp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X111Y48   multiplier_verilog/exp_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X111Y48   multiplier_verilog/exp_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X111Y48   multiplier_verilog/exp_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X111Y47   multiplier_verilog/exp_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X111Y48   multiplier_verilog/exp_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X111Y47   multiplier_verilog/exp_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X111Y47   multiplier_verilog/exp_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X102Y41   multiplier_verilog/m1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X100Y42   multiplier_verilog/m1_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X104Y48   multiplier_verilog/m_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X105Y47   multiplier_verilog/m_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X105Y48   multiplier_verilog/m_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X105Y48   multiplier_verilog/m_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X103Y49   multiplier_verilog/m_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X103Y49   multiplier_verilog/m_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X104Y48   multiplier_verilog/m_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X104Y48   multiplier_verilog/m_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X105Y48   multiplier_verilog/m_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.500       4.000      SLICE_X105Y47   multiplier_verilog/m_reg[4]/C



