

================================================================
== Vitis HLS Report for 'chunkProcessor'
================================================================
* Date:           Wed Jul 16 23:39:06 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        chunkProcessor
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.547 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      272|      272|  2.720 us|  2.720 us|  273|  273|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_163   |chunkProcessor_Pipeline_VITIS_LOOP_7_1   |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_171  |chunkProcessor_Pipeline_VITIS_LOOP_22_1  |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_179  |chunkProcessor_Pipeline_VITIS_LOOP_10_2  |       99|       99|  0.990 us|  0.990 us|   98|   98|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_184  |chunkProcessor_Pipeline_VITIS_LOOP_25_2  |      132|      132|  1.320 us|  1.320 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_209  |chunkProcessor_Pipeline_VITIS_LOOP_32_4  |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+------+------+-----+
|       Name      | BRAM_18K| DSP|  FF  |  LUT | URAM|
+-----------------+---------+----+------+------+-----+
|DSP              |        -|   -|     -|     -|    -|
|Expression       |        -|   -|     0|     4|    -|
|FIFO             |        -|   -|     -|     -|    -|
|Instance         |        1|   -|   563|  1441|    -|
|Memory           |        4|   -|    64|     4|    0|
|Multiplexer      |        -|   -|     0|   367|    -|
|Register         |        -|   -|   275|     -|    -|
+-----------------+---------+----+------+------+-----+
|Total            |        5|   0|   902|  1816|    0|
+-----------------+---------+----+------+------+-----+
|Available        |       10|  10|  7500|  3750|    0|
+-----------------+---------+----+------+------+-----+
|Utilization (%)  |       50|   0|    12|    48|    0|
+-----------------+---------+----+------+------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_179  |chunkProcessor_Pipeline_VITIS_LOOP_10_2  |        0|   0|  129|  408|    0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_171  |chunkProcessor_Pipeline_VITIS_LOOP_22_1  |        0|   0|   11|   64|    0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_184  |chunkProcessor_Pipeline_VITIS_LOOP_25_2  |        1|   0|  399|  801|    0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_209  |chunkProcessor_Pipeline_VITIS_LOOP_32_4  |        0|   0|   11|  103|    0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_163   |chunkProcessor_Pipeline_VITIS_LOOP_7_1   |        0|   0|   13|   65|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        1|   0|  563| 1441|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |wValues_U  |wValues_RAM_1WNR_AUTO_1R1W  |        4|   0|   0|    0|    64|   32|     1|         2048|
    |wvars_U    |wvars_RAM_AUTO_1R1W         |        0|  64|   4|    0|     8|   32|     1|          256|
    +-----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                            |        4|  64|   4|    0|    72|   64|     2|         2304|
    +-----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |wvars_we0                        |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  61|         15|    1|         15|
    |input_r_address0      |  15|          3|    3|          9|
    |input_r_ce0           |  15|          3|    1|          3|
    |wValues_address0      |  21|          4|    6|         24|
    |wValues_ce0           |  21|          4|    1|          4|
    |wValues_ce1           |   9|          2|    1|          2|
    |wValues_ce2           |   9|          2|    1|          2|
    |wValues_d0            |  15|          3|   32|         96|
    |wValues_we0           |  15|          3|    1|          3|
    |wvars_address0        |  15|          3|    3|          9|
    |wvars_address0_local  |  42|          9|    3|         27|
    |wvars_address1_local  |  42|          9|    3|         27|
    |wvars_ce0             |  15|          3|    1|          3|
    |wvars_d0              |   9|          2|   32|         64|
    |wvars_d0_local        |  27|          5|   32|        160|
    |wvars_d1_local        |  27|          5|   32|        160|
    |wvars_we0             |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 367|         77|  154|        610|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  14|   0|   14|          0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_179_ap_start_reg  |   1|   0|    1|          0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_171_ap_start_reg  |   1|   0|    1|          0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_184_ap_start_reg  |   1|   0|    1|          0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_209_ap_start_reg  |   1|   0|    1|          0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_163_ap_start_reg   |   1|   0|    1|          0|
    |wvars_load_1_reg_323                                             |  32|   0|   32|          0|
    |wvars_load_2_reg_338                                             |  32|   0|   32|          0|
    |wvars_load_3_reg_343                                             |  32|   0|   32|          0|
    |wvars_load_4_reg_358                                             |  32|   0|   32|          0|
    |wvars_load_5_reg_363                                             |  32|   0|   32|          0|
    |wvars_load_6_reg_368                                             |  32|   0|   32|          0|
    |wvars_load_7_reg_373                                             |  32|   0|   32|          0|
    |wvars_load_reg_318                                               |  32|   0|   32|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 275|   0|  275|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  chunkProcessor|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  chunkProcessor|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  chunkProcessor|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  chunkProcessor|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  chunkProcessor|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  chunkProcessor|  return value|
|input_r_address0   |  out|    3|   ap_memory|         input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|         input_r|         array|
|input_r_q0         |   in|   32|   ap_memory|         input_r|         array|
|message_address0   |  out|    4|   ap_memory|         message|         array|
|message_ce0        |  out|    1|   ap_memory|         message|         array|
|message_q0         |   in|   32|   ap_memory|         message|         array|
|output_r_address0  |  out|    3|   ap_memory|        output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|        output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|        output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|        output_r|         array|
+-------------------+-----+-----+------------+----------------+--------------+

