

================================================================
== Vivado HLS Report for 'example_Block_proc'
================================================================
* Date:           Sat Aug 24 02:41:42 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        example_hls
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku060-ffva1156-1l-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.60|      2.14|        0.57|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.14ns
ST_1: stg_3 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i12* %mlx2sbu_V_user_V, i3* %mlx2sbu_V_id_V, i1* %mlx2sbu_V_last_V, i32* %mlx2sbu_V_keep_V, i256* %mlx2sbu_V_data_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_4 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2mlx_V_user_V, i3* %sbu2mlx_V_id_V, i1* %sbu2mlx_V_last_V, i32* %sbu2mlx_V_keep_V, i256* %sbu2mlx_V_data_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_5 [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_cx_V_user_V, i3* %sbu2prt_cx_V_id_V, i1* %sbu2prt_cx_V_last_V, i32* %sbu2prt_cx_V_keep_V, i256* %sbu2prt_cx_V_data_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_6 [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_nw_V_user_V, i3* %sbu2prt_nw_V_id_V, i1* %sbu2prt_nw_V_last_V, i32* %sbu2prt_nw_V_keep_V, i256* %sbu2prt_nw_V_data_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_7 [1/1] 0.00ns
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_cx2sbu_V_user_V, i3* %prt_cx2sbu_V_id_V, i1* %prt_cx2sbu_V_last_V, i32* %prt_cx2sbu_V_keep_V, i256* %prt_cx2sbu_V_data_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 0.00ns
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_nw2sbu_V_user_V, i3* %prt_nw2sbu_V_id_V, i1* %prt_nw2sbu_V_last_V, i32* %prt_nw2sbu_V_keep_V, i256* %prt_nw2sbu_V_data_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: DetectState_load [1/1] 0.00ns
newFuncRoot:6  %DetectState_load = load i2* @DetectState, align 1

ST_1: reply_load [1/1] 0.00ns
newFuncRoot:7  %reply_load = load i1* @reply, align 1

ST_1: tmp_data_V [1/1] 0.00ns
newFuncRoot:8  %tmp_data_V = load i256* @prev_buff_data_V, align 16

ST_1: tmp_keep_V [1/1] 0.00ns
newFuncRoot:9  %tmp_keep_V = load i32* @prev_buff_keep_V, align 4

ST_1: tmp_last_V [1/1] 0.00ns
newFuncRoot:10  %tmp_last_V = load i1* @prev_buff_last_V, align 1

ST_1: tmp_id_V [1/1] 0.00ns
newFuncRoot:11  %tmp_id_V = load i3* @prev_buff_id_V, align 1

ST_1: tmp_user_V [1/1] 0.00ns
newFuncRoot:12  %tmp_user_V = load i12* @prev_buff_user_V, align 2

ST_1: stg_16 [1/1] 1.30ns
newFuncRoot:13  switch i2 %DetectState_load, label %axi_stream_pass.exit29 [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %2
    i2 -1, label %3
  ]

ST_1: stg_17 [1/1] 0.00ns
:0  br i1 %reply_load, label %11, label %12

ST_1: stg_18 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

ST_1: stg_19 [1/1] 0.00ns
:1  br label %21

ST_1: stg_20 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

ST_1: stg_21 [1/1] 0.00ns
:1  br label %21

ST_1: stg_22 [1/1] 1.30ns
:0  br label %axi_stream_pass.exit29

ST_1: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

ST_1: stg_24 [1/1] 1.30ns
:1  br i1 %tmp_2, label %10, label %axi_stream_pass.exit29

ST_1: empty_20 [1/1] 0.00ns
:0  %empty_20 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

ST_1: tmp_data_V_8 [1/1] 0.00ns
:1  %tmp_data_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_20, 0

ST_1: tmp_keep_V_8 [1/1] 0.00ns
:2  %tmp_keep_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_20, 1

ST_1: tmp_last_V_8 [1/1] 0.00ns
:3  %tmp_last_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_20, 2

ST_1: tmp_id_V_8 [1/1] 0.00ns
:4  %tmp_id_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_20, 3

ST_1: tmp_user_V_8 [1/1] 0.00ns
:5  %tmp_user_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_20, 4

ST_1: stg_31 [1/1] 0.00ns
:6  br i1 %reply_load, label %19, label %20

ST_1: stg_32 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

ST_1: stg_33 [1/1] 0.00ns
:1  br label %27

ST_1: stg_34 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

ST_1: stg_35 [1/1] 0.00ns
:1  br label %27

ST_1: p_s [1/1] 0.84ns
:0  %p_s = select i1 %tmp_last_V_8, i2 -1, i2 -2

ST_1: stg_37 [1/1] 1.30ns
:1  br label %axi_stream_pass.exit29

ST_1: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

ST_1: stg_39 [1/1] 1.30ns
:1  br i1 %tmp_1, label %9, label %axi_stream_pass.exit29

ST_1: empty_19 [1/1] 0.00ns
:0  %empty_19 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

ST_1: tmp_data_V_7 [1/1] 0.00ns
:1  %tmp_data_V_7 = extractvalue { i256, i32, i1, i3, i12 } %empty_19, 0

ST_1: tmp_keep_V_7 [1/1] 0.00ns
:2  %tmp_keep_V_7 = extractvalue { i256, i32, i1, i3, i12 } %empty_19, 1

ST_1: tmp_last_V_7 [1/1] 0.00ns
:3  %tmp_last_V_7 = extractvalue { i256, i32, i1, i3, i12 } %empty_19, 2

ST_1: tmp_id_V_7 [1/1] 0.00ns
:4  %tmp_id_V_7 = extractvalue { i256, i32, i1, i3, i12 } %empty_19, 3

ST_1: tmp_user_V_7 [1/1] 0.00ns
:5  %tmp_user_V_7 = extractvalue { i256, i32, i1, i3, i12 } %empty_19, 4

ST_1: p_Result_11 [1/1] 0.00ns
:6  %p_Result_11 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_7, i16 0, i32 176, i32 191)

ST_1: p_Result_12 [1/1] 0.00ns
:7  %p_Result_12 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_11, i16 259, i32 240, i32 255)

ST_1: stg_48 [1/1] 0.00ns
:8  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

ST_1: storemerge_i1 [1/1] 0.84ns
:9  %storemerge_i1 = select i1 %tmp_last_V_7, i2 -1, i2 -2

ST_1: stg_50 [1/1] 1.30ns
:10  br label %axi_stream_pass.exit29

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

ST_1: stg_52 [1/1] 1.30ns
:1  br i1 %tmp, label %8, label %axi_stream_pass.exit29

ST_1: empty [1/1] 0.00ns
:0  %empty = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

ST_1: tmp_data_V_6 [1/1] 0.00ns
:1  %tmp_data_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty, 0

ST_1: tmp_keep_V_6 [1/1] 0.00ns
:2  %tmp_keep_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty, 1

ST_1: tmp_last_V_6 [1/1] 0.00ns
:3  %tmp_last_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty, 2

ST_1: tmp_id_V_6 [1/1] 0.00ns
:4  %tmp_id_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty, 3

ST_1: tmp_user_V_6 [1/1] 0.00ns
:5  %tmp_user_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty, 4

ST_1: p_Result_s [1/1] 0.00ns
:6  %p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_6, i32 144, i32 159)

ST_1: tmp_5 [1/1] 1.55ns
:7  %tmp_5 = icmp eq i16 %p_Result_s, 2048

ST_1: stg_61 [1/1] 0.00ns
:8  br i1 %tmp_5, label %18, label %._crit_edge130.i17

ST_1: p_Result_3 [1/1] 0.00ns
:0  %p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_6, i32 64, i32 71)

ST_1: tmp_s [1/1] 1.38ns
:1  %tmp_s = icmp eq i8 %p_Result_3, 17

ST_1: stg_64 [1/1] 0.00ns
:2  br i1 %tmp_s, label %26, label %._crit_edge130.i17

ST_1: stg_65 [1/1] 1.30ns
._crit_edge130.i17:0  br label %axi_stream_pass.exit29

ST_1: p_Result_15 [1/1] 0.00ns
:0  %p_Result_15 = call i256 @llvm.part.set.i256.i32(i256 %tmp_data_V_6, i32 -1062731518, i32 16, i32 47)

ST_1: p_Result_16 [1/1] 0.00ns
:1  %p_Result_16 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_15, i96 11308328290305249705890216434, i32 160, i32 255)

ST_1: stg_68 [1/1] 1.30ns
:2  br label %axi_stream_pass.exit29


 <State 2>: 2.14ns
ST_2: DetectState_flag [1/1] 0.00ns
axi_stream_pass.exit29:0  %DetectState_flag = phi i1 [ false, %newFuncRoot ], [ true, %21 ], [ false, %2 ], [ true, %9 ], [ false, %1 ], [ false, %0 ], [ true, %._crit_edge130.i17 ], [ true, %26 ], [ %tmp_last_V_8, %27 ]

ST_2: reply_flag_1 [1/1] 0.00ns
axi_stream_pass.exit29:1  %reply_flag_1 = phi i1 [ false, %newFuncRoot ], [ true, %21 ], [ false, %2 ], [ false, %9 ], [ false, %1 ], [ false, %0 ], [ false, %._crit_edge130.i17 ], [ true, %26 ], [ false, %27 ]

ST_2: reply_loc_1 [1/1] 0.00ns
axi_stream_pass.exit29:2  %reply_loc_1 = phi i1 [ %reply_load, %newFuncRoot ], [ false, %21 ], [ %reply_load, %2 ], [ %reply_load, %9 ], [ %reply_load, %1 ], [ %reply_load, %0 ], [ %reply_load, %._crit_edge130.i17 ], [ true, %26 ], [ %reply_load, %27 ]

ST_2: prev_buff_data_V_flag [1/1] 0.00ns
axi_stream_pass.exit29:3  %prev_buff_data_V_flag = phi i1 [ false, %newFuncRoot ], [ false, %21 ], [ false, %2 ], [ true, %9 ], [ false, %1 ], [ false, %0 ], [ true, %._crit_edge130.i17 ], [ true, %26 ], [ true, %27 ]

ST_2: tmp_data_V_4 [1/1] 0.00ns
axi_stream_pass.exit29:4  %tmp_data_V_4 = phi i256 [ %tmp_data_V, %newFuncRoot ], [ %tmp_data_V, %21 ], [ %tmp_data_V, %2 ], [ %p_Result_12, %9 ], [ %tmp_data_V, %1 ], [ %tmp_data_V, %0 ], [ %tmp_data_V_6, %._crit_edge130.i17 ], [ %p_Result_16, %26 ], [ %tmp_data_V_8, %27 ]

ST_2: tmp_keep_V_4 [1/1] 0.00ns
axi_stream_pass.exit29:5  %tmp_keep_V_4 = phi i32 [ %tmp_keep_V, %newFuncRoot ], [ %tmp_keep_V, %21 ], [ %tmp_keep_V, %2 ], [ %tmp_keep_V_7, %9 ], [ %tmp_keep_V, %1 ], [ %tmp_keep_V, %0 ], [ %tmp_keep_V_6, %._crit_edge130.i17 ], [ %tmp_keep_V_6, %26 ], [ %tmp_keep_V_8, %27 ]

ST_2: tmp_last_V_4 [1/1] 0.00ns
axi_stream_pass.exit29:6  %tmp_last_V_4 = phi i1 [ %tmp_last_V, %newFuncRoot ], [ %tmp_last_V, %21 ], [ %tmp_last_V, %2 ], [ %tmp_last_V_7, %9 ], [ %tmp_last_V, %1 ], [ %tmp_last_V, %0 ], [ %tmp_last_V_6, %._crit_edge130.i17 ], [ %tmp_last_V_6, %26 ], [ %tmp_last_V_8, %27 ]

ST_2: tmp_id_V_4 [1/1] 0.00ns
axi_stream_pass.exit29:7  %tmp_id_V_4 = phi i3 [ %tmp_id_V, %newFuncRoot ], [ %tmp_id_V, %21 ], [ %tmp_id_V, %2 ], [ %tmp_id_V_7, %9 ], [ %tmp_id_V, %1 ], [ %tmp_id_V, %0 ], [ %tmp_id_V_6, %._crit_edge130.i17 ], [ %tmp_id_V_6, %26 ], [ %tmp_id_V_8, %27 ]

ST_2: tmp_user_V_4 [1/1] 0.00ns
axi_stream_pass.exit29:8  %tmp_user_V_4 = phi i12 [ %tmp_user_V, %newFuncRoot ], [ %tmp_user_V, %21 ], [ %tmp_user_V, %2 ], [ %tmp_user_V_7, %9 ], [ %tmp_user_V, %1 ], [ %tmp_user_V, %0 ], [ %tmp_user_V_6, %._crit_edge130.i17 ], [ %tmp_user_V_6, %26 ], [ %tmp_user_V_8, %27 ]

ST_2: DetectState_load_1 [1/1] 0.00ns
axi_stream_pass.exit29:9  %DetectState_load_1 = phi i2 [ %DetectState_load, %newFuncRoot ], [ 0, %21 ], [ -2, %2 ], [ %storemerge_i1, %9 ], [ 1, %1 ], [ 0, %0 ], [ -2, %._crit_edge130.i17 ], [ 1, %26 ], [ %p_s, %27 ]

ST_2: stg_79 [1/1] 1.30ns
axi_stream_pass.exit29:10  switch i2 %DetectState_load_1, label %axi_stream_pass.exit28 [
    i2 0, label %4
    i2 1, label %5
    i2 -2, label %6
    i2 -1, label %7
  ]

ST_2: stg_80 [1/1] 0.00ns
:0  br i1 %reply_loc_1, label %16, label %17

ST_2: stg_81 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_4, i32 %tmp_keep_V_4, i1 %tmp_last_V_4, i3 %tmp_id_V_4, i12 %tmp_user_V_4)

ST_2: stg_82 [1/1] 0.00ns
:1  br label %25

ST_2: stg_83 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_4, i32 %tmp_keep_V_4, i1 %tmp_last_V_4, i3 %tmp_id_V_4, i12 %tmp_user_V_4)

ST_2: stg_84 [1/1] 0.00ns
:1  br label %25

ST_2: stg_85 [1/1] 1.30ns
:0  br label %axi_stream_pass.exit28

ST_2: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

ST_2: stg_87 [1/1] 1.30ns
:1  br i1 %tmp_6, label %15, label %axi_stream_pass.exit28

ST_2: empty_23 [1/1] 0.00ns
:0  %empty_23 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

ST_2: tmp_data_V_11 [1/1] 0.00ns
:1  %tmp_data_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_23, 0

ST_2: tmp_keep_V_11 [1/1] 0.00ns
:2  %tmp_keep_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_23, 1

ST_2: tmp_last_V_11 [1/1] 0.00ns
:3  %tmp_last_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_23, 2

ST_2: tmp_id_V_11 [1/1] 0.00ns
:4  %tmp_id_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_23, 3

ST_2: tmp_user_V_11 [1/1] 0.00ns
:5  %tmp_user_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_23, 4

ST_2: stg_94 [1/1] 0.00ns
:6  br i1 %reply_loc_1, label %23, label %24

ST_2: stg_95 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_4, i32 %tmp_keep_V_4, i1 %tmp_last_V_4, i3 %tmp_id_V_4, i12 %tmp_user_V_4)

ST_2: stg_96 [1/1] 0.00ns
:1  br label %._crit_edge134.i

ST_2: stg_97 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_4, i32 %tmp_keep_V_4, i1 %tmp_last_V_4, i3 %tmp_id_V_4, i12 %tmp_user_V_4)

ST_2: stg_98 [1/1] 0.00ns
:1  br label %._crit_edge134.i

ST_2: p_DetectState_flag [1/1] 0.84ns
._crit_edge134.i:0  %p_DetectState_flag = or i1 %tmp_last_V_11, %DetectState_flag

ST_2: p_DetectState_load_1 [1/1] 0.84ns
._crit_edge134.i:1  %p_DetectState_load_1 = select i1 %tmp_last_V_11, i2 -1, i2 -2

ST_2: stg_101 [1/1] 1.30ns
._crit_edge134.i:2  br label %axi_stream_pass.exit28

ST_2: tmp_4 [1/1] 0.00ns
:0  %tmp_4 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

ST_2: stg_103 [1/1] 1.30ns
:1  br i1 %tmp_4, label %14, label %axi_stream_pass.exit28

ST_2: empty_22 [1/1] 0.00ns
:0  %empty_22 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

ST_2: tmp_data_V_10 [1/1] 0.00ns
:1  %tmp_data_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_22, 0

ST_2: tmp_keep_V_10 [1/1] 0.00ns
:2  %tmp_keep_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_22, 1

ST_2: tmp_last_V_10 [1/1] 0.00ns
:3  %tmp_last_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_22, 2

ST_2: tmp_id_V_10 [1/1] 0.00ns
:4  %tmp_id_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_22, 3

ST_2: tmp_user_V_10 [1/1] 0.00ns
:5  %tmp_user_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_22, 4

ST_2: p_Result_13 [1/1] 0.00ns
:6  %p_Result_13 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_10, i16 0, i32 176, i32 191)

ST_2: p_Result_14 [1/1] 0.00ns
:7  %p_Result_14 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_13, i16 259, i32 240, i32 255)

ST_2: stg_112 [1/1] 0.00ns
:8  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_4, i32 %tmp_keep_V_4, i1 %tmp_last_V_4, i3 %tmp_id_V_4, i12 %tmp_user_V_4)

ST_2: storemerge_i [1/1] 0.84ns
:9  %storemerge_i = select i1 %tmp_last_V_10, i2 -1, i2 -2

ST_2: stg_114 [1/1] 1.30ns
:10  br label %axi_stream_pass.exit28

ST_2: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

ST_2: stg_116 [1/1] 1.30ns
:1  br i1 %tmp_3, label %13, label %axi_stream_pass.exit28

ST_2: empty_21 [1/1] 0.00ns
:0  %empty_21 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

ST_2: tmp_data_V_9 [1/1] 0.00ns
:1  %tmp_data_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_21, 0

ST_2: tmp_keep_V_9 [1/1] 0.00ns
:2  %tmp_keep_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_21, 1

ST_2: tmp_last_V_9 [1/1] 0.00ns
:3  %tmp_last_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_21, 2

ST_2: tmp_id_V_9 [1/1] 0.00ns
:4  %tmp_id_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_21, 3

ST_2: tmp_user_V_9 [1/1] 0.00ns
:5  %tmp_user_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_21, 4

ST_2: p_Result_9 [1/1] 0.00ns
:6  %p_Result_9 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_9, i32 144, i32 159)

ST_2: tmp_8 [1/1] 1.55ns
:7  %tmp_8 = icmp eq i16 %p_Result_9, 2048

ST_2: stg_125 [1/1] 0.00ns
:8  br i1 %tmp_8, label %22, label %._crit_edge130.i

ST_2: p_Result_s_24 [1/1] 0.00ns
:0  %p_Result_s_24 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_9, i32 64, i32 71)

ST_2: tmp_9 [1/1] 1.38ns
:1  %tmp_9 = icmp eq i8 %p_Result_s_24, 17

ST_2: stg_128 [1/1] 0.00ns
:2  br i1 %tmp_9, label %28, label %._crit_edge130.i

ST_2: stg_129 [1/1] 1.30ns
._crit_edge130.i:0  br label %axi_stream_pass.exit28

ST_2: p_Result_17 [1/1] 0.00ns
:0  %p_Result_17 = call i256 @llvm.part.set.i256.i32(i256 %tmp_data_V_9, i32 -1062731518, i32 16, i32 47)

ST_2: p_Result_18 [1/1] 0.00ns
:1  %p_Result_18 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_17, i96 11308328290305249705890216434, i32 160, i32 255)

ST_2: stg_132 [1/1] 1.30ns
:2  br label %axi_stream_pass.exit28

ST_2: DetectState_flag_5 [1/1] 0.00ns
axi_stream_pass.exit28:0  %DetectState_flag_5 = phi i1 [ %DetectState_flag, %axi_stream_pass.exit29 ], [ true, %25 ], [ %DetectState_flag, %4 ], [ true, %._crit_edge130.i ], [ true, %28 ], [ true, %14 ], [ %DetectState_flag, %5 ], [ %p_DetectState_flag, %._crit_edge134.i ], [ %DetectState_flag, %6 ]

ST_2: DetectState_new_5 [1/1] 0.00ns
axi_stream_pass.exit28:1  %DetectState_new_5 = phi i2 [ %DetectState_load_1, %axi_stream_pass.exit29 ], [ 0, %25 ], [ 0, %4 ], [ -2, %._crit_edge130.i ], [ 1, %28 ], [ %storemerge_i, %14 ], [ 1, %5 ], [ %p_DetectState_load_1, %._crit_edge134.i ], [ -2, %6 ]

ST_2: reply_flag_4 [1/1] 0.00ns
axi_stream_pass.exit28:2  %reply_flag_4 = phi i1 [ %reply_flag_1, %axi_stream_pass.exit29 ], [ true, %25 ], [ %reply_flag_1, %4 ], [ %reply_flag_1, %._crit_edge130.i ], [ true, %28 ], [ %reply_flag_1, %14 ], [ %reply_flag_1, %5 ], [ %reply_flag_1, %._crit_edge134.i ], [ %reply_flag_1, %6 ]

ST_2: reply_new_4 [1/1] 0.00ns
axi_stream_pass.exit28:3  %reply_new_4 = phi i1 [ %prev_buff_data_V_flag, %axi_stream_pass.exit29 ], [ false, %25 ], [ %prev_buff_data_V_flag, %4 ], [ %prev_buff_data_V_flag, %._crit_edge130.i ], [ true, %28 ], [ %prev_buff_data_V_flag, %14 ], [ %prev_buff_data_V_flag, %5 ], [ %prev_buff_data_V_flag, %._crit_edge134.i ], [ %prev_buff_data_V_flag, %6 ]

ST_2: prev_buff_data_V_flag_4 [1/1] 0.00ns
axi_stream_pass.exit28:4  %prev_buff_data_V_flag_4 = phi i1 [ %prev_buff_data_V_flag, %axi_stream_pass.exit29 ], [ %prev_buff_data_V_flag, %25 ], [ %prev_buff_data_V_flag, %4 ], [ true, %._crit_edge130.i ], [ true, %28 ], [ true, %14 ], [ %prev_buff_data_V_flag, %5 ], [ true, %._crit_edge134.i ], [ %prev_buff_data_V_flag, %6 ]

ST_2: prev_buff_data_V_new_4 [1/1] 0.00ns
axi_stream_pass.exit28:5  %prev_buff_data_V_new_4 = phi i256 [ %tmp_data_V_4, %axi_stream_pass.exit29 ], [ %tmp_data_V_4, %25 ], [ %tmp_data_V_4, %4 ], [ %tmp_data_V_9, %._crit_edge130.i ], [ %p_Result_18, %28 ], [ %p_Result_14, %14 ], [ %tmp_data_V_4, %5 ], [ %tmp_data_V_11, %._crit_edge134.i ], [ %tmp_data_V_4, %6 ]

ST_2: prev_buff_keep_V_new_4 [1/1] 0.00ns
axi_stream_pass.exit28:6  %prev_buff_keep_V_new_4 = phi i32 [ %tmp_keep_V_4, %axi_stream_pass.exit29 ], [ %tmp_keep_V_4, %25 ], [ %tmp_keep_V_4, %4 ], [ %tmp_keep_V_9, %._crit_edge130.i ], [ %tmp_keep_V_9, %28 ], [ %tmp_keep_V_10, %14 ], [ %tmp_keep_V_4, %5 ], [ %tmp_keep_V_11, %._crit_edge134.i ], [ %tmp_keep_V_4, %6 ]

ST_2: prev_buff_last_V_new_4 [1/1] 0.00ns
axi_stream_pass.exit28:7  %prev_buff_last_V_new_4 = phi i1 [ %tmp_last_V_4, %axi_stream_pass.exit29 ], [ %tmp_last_V_4, %25 ], [ %tmp_last_V_4, %4 ], [ %tmp_last_V_9, %._crit_edge130.i ], [ %tmp_last_V_9, %28 ], [ %tmp_last_V_10, %14 ], [ %tmp_last_V_4, %5 ], [ %tmp_last_V_11, %._crit_edge134.i ], [ %tmp_last_V_4, %6 ]

ST_2: prev_buff_id_V_new_4 [1/1] 0.00ns
axi_stream_pass.exit28:8  %prev_buff_id_V_new_4 = phi i3 [ %tmp_id_V_4, %axi_stream_pass.exit29 ], [ %tmp_id_V_4, %25 ], [ %tmp_id_V_4, %4 ], [ %tmp_id_V_9, %._crit_edge130.i ], [ %tmp_id_V_9, %28 ], [ %tmp_id_V_10, %14 ], [ %tmp_id_V_4, %5 ], [ %tmp_id_V_11, %._crit_edge134.i ], [ %tmp_id_V_4, %6 ]

ST_2: prev_buff_user_V_new_4 [1/1] 0.00ns
axi_stream_pass.exit28:9  %prev_buff_user_V_new_4 = phi i12 [ %tmp_user_V_4, %axi_stream_pass.exit29 ], [ %tmp_user_V_4, %25 ], [ %tmp_user_V_4, %4 ], [ %tmp_user_V_9, %._crit_edge130.i ], [ %tmp_user_V_9, %28 ], [ %tmp_user_V_10, %14 ], [ %tmp_user_V_4, %5 ], [ %tmp_user_V_11, %._crit_edge134.i ], [ %tmp_user_V_4, %6 ]

ST_2: stg_143 [1/1] 0.00ns
axi_stream_pass.exit28:10  call fastcc void @example_axi_stream_pass_alt(i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V)

ST_2: stg_144 [1/1] 0.00ns
axi_stream_pass.exit28:11  br i1 %prev_buff_data_V_flag_4, label %mergeST25, label %axi_stream_pass.exit.new18

ST_2: stg_145 [1/1] 0.00ns
mergeST25:0  store i12 %prev_buff_user_V_new_4, i12* @prev_buff_user_V, align 2

ST_2: stg_146 [1/1] 0.00ns
mergeST25:1  store i3 %prev_buff_id_V_new_4, i3* @prev_buff_id_V, align 1

ST_2: stg_147 [1/1] 0.00ns
mergeST25:2  store i1 %prev_buff_last_V_new_4, i1* @prev_buff_last_V, align 1

ST_2: stg_148 [1/1] 0.00ns
mergeST25:3  store i32 %prev_buff_keep_V_new_4, i32* @prev_buff_keep_V, align 4

ST_2: stg_149 [1/1] 0.00ns
mergeST25:4  store i256 %prev_buff_data_V_new_4, i256* @prev_buff_data_V, align 16

ST_2: stg_150 [1/1] 0.00ns
mergeST25:5  br label %axi_stream_pass.exit.new18

ST_2: stg_151 [1/1] 0.00ns
axi_stream_pass.exit.new18:0  br i1 %reply_flag_4, label %mergeST15, label %axi_stream_pass.exit.new16

ST_2: stg_152 [1/1] 0.00ns
mergeST15:0  store i1 %reply_new_4, i1* @reply, align 1

ST_2: stg_153 [1/1] 0.00ns
mergeST15:1  br label %axi_stream_pass.exit.new16

ST_2: stg_154 [1/1] 0.00ns
axi_stream_pass.exit.new16:0  br i1 %DetectState_flag_5, label %mergeST, label %axi_stream_pass.exit.new

ST_2: stg_155 [1/1] 0.00ns
mergeST:0  store i2 %DetectState_new_5, i2* @DetectState, align 1

ST_2: stg_156 [1/1] 0.00ns
mergeST:1  br label %axi_stream_pass.exit.new

ST_2: stg_157 [1/1] 0.00ns
axi_stream_pass.exit.new:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ prt_nw2sbu_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DetectState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ reply]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_buff_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_buff_keep_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_buff_last_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_buff_id_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_buff_user_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3                   (specinterface) [ 000]
stg_4                   (specinterface) [ 000]
stg_5                   (specinterface) [ 000]
stg_6                   (specinterface) [ 000]
stg_7                   (specinterface) [ 000]
stg_8                   (specinterface) [ 000]
DetectState_load        (load         ) [ 011]
reply_load              (load         ) [ 011]
tmp_data_V              (load         ) [ 011]
tmp_keep_V              (load         ) [ 011]
tmp_last_V              (load         ) [ 011]
tmp_id_V                (load         ) [ 011]
tmp_user_V              (load         ) [ 011]
stg_16                  (switch       ) [ 011]
stg_17                  (br           ) [ 000]
stg_18                  (write        ) [ 000]
stg_19                  (br           ) [ 000]
stg_20                  (write        ) [ 000]
stg_21                  (br           ) [ 000]
stg_22                  (br           ) [ 011]
tmp_2                   (nbreadreq    ) [ 010]
stg_24                  (br           ) [ 011]
empty_20                (read         ) [ 000]
tmp_data_V_8            (extractvalue ) [ 011]
tmp_keep_V_8            (extractvalue ) [ 011]
tmp_last_V_8            (extractvalue ) [ 011]
tmp_id_V_8              (extractvalue ) [ 011]
tmp_user_V_8            (extractvalue ) [ 011]
stg_31                  (br           ) [ 000]
stg_32                  (write        ) [ 000]
stg_33                  (br           ) [ 000]
stg_34                  (write        ) [ 000]
stg_35                  (br           ) [ 000]
p_s                     (select       ) [ 011]
stg_37                  (br           ) [ 011]
tmp_1                   (nbreadreq    ) [ 010]
stg_39                  (br           ) [ 011]
empty_19                (read         ) [ 000]
tmp_data_V_7            (extractvalue ) [ 000]
tmp_keep_V_7            (extractvalue ) [ 011]
tmp_last_V_7            (extractvalue ) [ 011]
tmp_id_V_7              (extractvalue ) [ 011]
tmp_user_V_7            (extractvalue ) [ 011]
p_Result_11             (partset      ) [ 000]
p_Result_12             (partset      ) [ 011]
stg_48                  (write        ) [ 000]
storemerge_i1           (select       ) [ 011]
stg_50                  (br           ) [ 011]
tmp                     (nbreadreq    ) [ 010]
stg_52                  (br           ) [ 011]
empty                   (read         ) [ 000]
tmp_data_V_6            (extractvalue ) [ 011]
tmp_keep_V_6            (extractvalue ) [ 011]
tmp_last_V_6            (extractvalue ) [ 011]
tmp_id_V_6              (extractvalue ) [ 011]
tmp_user_V_6            (extractvalue ) [ 011]
p_Result_s              (partselect   ) [ 000]
tmp_5                   (icmp         ) [ 010]
stg_61                  (br           ) [ 000]
p_Result_3              (partselect   ) [ 000]
tmp_s                   (icmp         ) [ 010]
stg_64                  (br           ) [ 000]
stg_65                  (br           ) [ 011]
p_Result_15             (partset      ) [ 000]
p_Result_16             (partset      ) [ 011]
stg_68                  (br           ) [ 011]
DetectState_flag        (phi          ) [ 001]
reply_flag_1            (phi          ) [ 001]
reply_loc_1             (phi          ) [ 001]
prev_buff_data_V_flag   (phi          ) [ 001]
tmp_data_V_4            (phi          ) [ 001]
tmp_keep_V_4            (phi          ) [ 001]
tmp_last_V_4            (phi          ) [ 001]
tmp_id_V_4              (phi          ) [ 001]
tmp_user_V_4            (phi          ) [ 001]
DetectState_load_1      (phi          ) [ 001]
stg_79                  (switch       ) [ 000]
stg_80                  (br           ) [ 000]
stg_81                  (write        ) [ 000]
stg_82                  (br           ) [ 000]
stg_83                  (write        ) [ 000]
stg_84                  (br           ) [ 000]
stg_85                  (br           ) [ 000]
tmp_6                   (nbreadreq    ) [ 001]
stg_87                  (br           ) [ 000]
empty_23                (read         ) [ 000]
tmp_data_V_11           (extractvalue ) [ 000]
tmp_keep_V_11           (extractvalue ) [ 000]
tmp_last_V_11           (extractvalue ) [ 000]
tmp_id_V_11             (extractvalue ) [ 000]
tmp_user_V_11           (extractvalue ) [ 000]
stg_94                  (br           ) [ 000]
stg_95                  (write        ) [ 000]
stg_96                  (br           ) [ 000]
stg_97                  (write        ) [ 000]
stg_98                  (br           ) [ 000]
p_DetectState_flag      (or           ) [ 000]
p_DetectState_load_1    (select       ) [ 000]
stg_101                 (br           ) [ 000]
tmp_4                   (nbreadreq    ) [ 001]
stg_103                 (br           ) [ 000]
empty_22                (read         ) [ 000]
tmp_data_V_10           (extractvalue ) [ 000]
tmp_keep_V_10           (extractvalue ) [ 000]
tmp_last_V_10           (extractvalue ) [ 000]
tmp_id_V_10             (extractvalue ) [ 000]
tmp_user_V_10           (extractvalue ) [ 000]
p_Result_13             (partset      ) [ 000]
p_Result_14             (partset      ) [ 000]
stg_112                 (write        ) [ 000]
storemerge_i            (select       ) [ 000]
stg_114                 (br           ) [ 000]
tmp_3                   (nbreadreq    ) [ 001]
stg_116                 (br           ) [ 000]
empty_21                (read         ) [ 000]
tmp_data_V_9            (extractvalue ) [ 000]
tmp_keep_V_9            (extractvalue ) [ 000]
tmp_last_V_9            (extractvalue ) [ 000]
tmp_id_V_9              (extractvalue ) [ 000]
tmp_user_V_9            (extractvalue ) [ 000]
p_Result_9              (partselect   ) [ 000]
tmp_8                   (icmp         ) [ 001]
stg_125                 (br           ) [ 000]
p_Result_s_24           (partselect   ) [ 000]
tmp_9                   (icmp         ) [ 001]
stg_128                 (br           ) [ 000]
stg_129                 (br           ) [ 000]
p_Result_17             (partset      ) [ 000]
p_Result_18             (partset      ) [ 000]
stg_132                 (br           ) [ 000]
DetectState_flag_5      (phi          ) [ 001]
DetectState_new_5       (phi          ) [ 000]
reply_flag_4            (phi          ) [ 001]
reply_new_4             (phi          ) [ 000]
prev_buff_data_V_flag_4 (phi          ) [ 001]
prev_buff_data_V_new_4  (phi          ) [ 000]
prev_buff_keep_V_new_4  (phi          ) [ 000]
prev_buff_last_V_new_4  (phi          ) [ 000]
prev_buff_id_V_new_4    (phi          ) [ 000]
prev_buff_user_V_new_4  (phi          ) [ 000]
stg_143                 (call         ) [ 000]
stg_144                 (br           ) [ 000]
stg_145                 (store        ) [ 000]
stg_146                 (store        ) [ 000]
stg_147                 (store        ) [ 000]
stg_148                 (store        ) [ 000]
stg_149                 (store        ) [ 000]
stg_150                 (br           ) [ 000]
stg_151                 (br           ) [ 000]
stg_152                 (store        ) [ 000]
stg_153                 (br           ) [ 000]
stg_154                 (br           ) [ 000]
stg_155                 (store        ) [ 000]
stg_156                 (br           ) [ 000]
stg_157                 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="prt_nw2sbu_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prt_nw2sbu_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prt_nw2sbu_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="prt_nw2sbu_V_id_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prt_nw2sbu_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prt_cx2sbu_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prt_cx2sbu_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="prt_cx2sbu_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="prt_cx2sbu_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="prt_cx2sbu_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sbu2prt_nw_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sbu2prt_nw_V_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sbu2prt_nw_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sbu2prt_nw_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sbu2prt_nw_V_user_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sbu2prt_cx_V_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sbu2prt_cx_V_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sbu2prt_cx_V_last_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sbu2prt_cx_V_id_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sbu2prt_cx_V_user_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="mlx2sbu_V_data_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mlx2sbu_V_keep_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="mlx2sbu_V_last_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="mlx2sbu_V_id_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="mlx2sbu_V_user_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="sbu2mlx_V_data_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="sbu2mlx_V_keep_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="sbu2mlx_V_last_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="sbu2mlx_V_id_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="sbu2mlx_V_user_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="DetectState">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DetectState"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="reply">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reply"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="prev_buff_data_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_buff_data_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="prev_buff_keep_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_buff_keep_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="prev_buff_last_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_buff_last_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="prev_buff_id_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_buff_id_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="prev_buff_user_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_buff_user_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i256.i16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i256.i256.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_axi_stream_pass_alt"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="256" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="0" index="4" bw="3" slack="0"/>
<pin id="154" dir="0" index="5" bw="12" slack="0"/>
<pin id="155" dir="0" index="6" bw="256" slack="0"/>
<pin id="156" dir="0" index="7" bw="32" slack="0"/>
<pin id="157" dir="0" index="8" bw="1" slack="0"/>
<pin id="158" dir="0" index="9" bw="3" slack="0"/>
<pin id="159" dir="0" index="10" bw="12" slack="0"/>
<pin id="160" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_18/1 stg_32/1 stg_83/2 stg_97/2 stg_112/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="256" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="0" index="3" bw="1" slack="0"/>
<pin id="172" dir="0" index="4" bw="3" slack="0"/>
<pin id="173" dir="0" index="5" bw="12" slack="0"/>
<pin id="174" dir="0" index="6" bw="256" slack="0"/>
<pin id="175" dir="0" index="7" bw="32" slack="0"/>
<pin id="176" dir="0" index="8" bw="1" slack="0"/>
<pin id="177" dir="0" index="9" bw="3" slack="0"/>
<pin id="178" dir="0" index="10" bw="12" slack="0"/>
<pin id="179" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_20/1 stg_34/1 stg_48/1 stg_81/2 stg_95/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_nbreadreq_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="256" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="0" index="3" bw="1" slack="0"/>
<pin id="191" dir="0" index="4" bw="3" slack="0"/>
<pin id="192" dir="0" index="5" bw="12" slack="0"/>
<pin id="193" dir="0" index="6" bw="1" slack="0"/>
<pin id="194" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2/1 tmp_1/1 tmp/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="304" slack="0"/>
<pin id="204" dir="0" index="1" bw="256" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="0" index="3" bw="1" slack="0"/>
<pin id="207" dir="0" index="4" bw="3" slack="0"/>
<pin id="208" dir="0" index="5" bw="12" slack="0"/>
<pin id="209" dir="1" index="6" bw="304" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_20/1 empty_19/1 empty/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_nbreadreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="256" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="1" slack="0"/>
<pin id="221" dir="0" index="4" bw="3" slack="0"/>
<pin id="222" dir="0" index="5" bw="12" slack="0"/>
<pin id="223" dir="0" index="6" bw="1" slack="0"/>
<pin id="224" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_6/2 tmp_4/2 tmp_3/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="304" slack="0"/>
<pin id="234" dir="0" index="1" bw="256" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="0" index="3" bw="1" slack="0"/>
<pin id="237" dir="0" index="4" bw="3" slack="0"/>
<pin id="238" dir="0" index="5" bw="12" slack="0"/>
<pin id="239" dir="1" index="6" bw="304" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_23/2 empty_22/2 empty_21/2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="DetectState_flag_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="DetectState_flag (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="DetectState_flag_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="4" bw="1" slack="1"/>
<pin id="257" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="6" bw="1" slack="1"/>
<pin id="259" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="8" bw="1" slack="1"/>
<pin id="261" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="10" bw="1" slack="1"/>
<pin id="263" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="12" bw="1" slack="1"/>
<pin id="265" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="14" bw="1" slack="1"/>
<pin id="267" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="16" bw="1" slack="1"/>
<pin id="269" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="DetectState_flag/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="reply_flag_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="reply_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="reply_flag_1_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="1" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="4" bw="1" slack="1"/>
<pin id="290" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="6" bw="1" slack="1"/>
<pin id="292" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="8" bw="1" slack="1"/>
<pin id="294" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="10" bw="1" slack="1"/>
<pin id="296" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="12" bw="1" slack="1"/>
<pin id="298" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="14" bw="1" slack="1"/>
<pin id="300" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="16" bw="1" slack="1"/>
<pin id="302" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reply_flag_1/2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="reply_loc_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="reply_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="reply_loc_1_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="1" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="4" bw="1" slack="1"/>
<pin id="324" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="6" bw="1" slack="1"/>
<pin id="326" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="8" bw="1" slack="1"/>
<pin id="328" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="10" bw="1" slack="1"/>
<pin id="330" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="12" bw="1" slack="1"/>
<pin id="332" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="14" bw="1" slack="1"/>
<pin id="334" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="16" bw="1" slack="1"/>
<pin id="336" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="18" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reply_loc_1/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="prev_buff_data_V_flag_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="prev_buff_data_V_flag (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="prev_buff_data_V_flag_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="1" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="4" bw="1" slack="1"/>
<pin id="351" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="6" bw="1" slack="1"/>
<pin id="353" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="8" bw="1" slack="1"/>
<pin id="355" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="10" bw="1" slack="1"/>
<pin id="357" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="12" bw="1" slack="1"/>
<pin id="359" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="14" bw="1" slack="1"/>
<pin id="361" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="16" bw="1" slack="1"/>
<pin id="363" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="prev_buff_data_V_flag/2 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_data_V_4_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="376" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_data_V_4_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="256" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="256" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="4" bw="256" slack="1"/>
<pin id="383" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="6" bw="256" slack="1"/>
<pin id="385" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="8" bw="256" slack="1"/>
<pin id="387" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="10" bw="256" slack="1"/>
<pin id="389" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="12" bw="256" slack="1"/>
<pin id="391" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="14" bw="256" slack="1"/>
<pin id="393" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="16" bw="256" slack="1"/>
<pin id="395" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="18" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_4/2 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_keep_V_4_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="401" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_keep_V_4 (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_keep_V_4_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="32" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="4" bw="32" slack="1"/>
<pin id="408" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="6" bw="32" slack="1"/>
<pin id="410" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="8" bw="32" slack="1"/>
<pin id="412" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="10" bw="32" slack="1"/>
<pin id="414" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="12" bw="32" slack="1"/>
<pin id="416" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="14" bw="32" slack="1"/>
<pin id="418" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="16" bw="32" slack="1"/>
<pin id="420" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_4/2 "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_last_V_4_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_4 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_last_V_4_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="1" slack="1"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="4" bw="1" slack="1"/>
<pin id="433" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="6" bw="1" slack="1"/>
<pin id="435" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="8" bw="1" slack="1"/>
<pin id="437" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="10" bw="1" slack="1"/>
<pin id="439" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="12" bw="1" slack="1"/>
<pin id="441" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="14" bw="1" slack="1"/>
<pin id="443" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="16" bw="1" slack="1"/>
<pin id="445" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_4/2 "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_id_V_4_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="451" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_id_V_4 (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_id_V_4_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="1"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="3" slack="1"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="4" bw="3" slack="1"/>
<pin id="458" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="459" dir="0" index="6" bw="3" slack="1"/>
<pin id="460" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="8" bw="3" slack="1"/>
<pin id="462" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="10" bw="3" slack="1"/>
<pin id="464" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="12" bw="3" slack="1"/>
<pin id="466" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="14" bw="3" slack="1"/>
<pin id="468" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="16" bw="3" slack="1"/>
<pin id="470" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="18" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_4/2 "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_user_V_4_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="476" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_user_V_4 (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_user_V_4_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="12" slack="1"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="12" slack="1"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="4" bw="12" slack="1"/>
<pin id="483" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="6" bw="12" slack="1"/>
<pin id="485" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="8" bw="12" slack="1"/>
<pin id="487" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="10" bw="12" slack="1"/>
<pin id="489" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="12" bw="12" slack="1"/>
<pin id="491" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="14" bw="12" slack="1"/>
<pin id="493" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="16" bw="12" slack="1"/>
<pin id="495" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="18" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_4/2 "/>
</bind>
</comp>

<comp id="499" class="1005" name="DetectState_load_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="1"/>
<pin id="501" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="DetectState_load_1 (phireg) "/>
</bind>
</comp>

<comp id="505" class="1004" name="DetectState_load_1_phi_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="1"/>
<pin id="507" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="508" dir="0" index="2" bw="1" slack="1"/>
<pin id="509" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="510" dir="0" index="4" bw="2" slack="1"/>
<pin id="511" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="6" bw="2" slack="1"/>
<pin id="513" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="8" bw="1" slack="1"/>
<pin id="515" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="10" bw="1" slack="1"/>
<pin id="517" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="12" bw="2" slack="1"/>
<pin id="519" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="14" bw="1" slack="1"/>
<pin id="521" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="522" dir="0" index="16" bw="2" slack="1"/>
<pin id="523" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="18" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="DetectState_load_1/2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="DetectState_flag_5_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="DetectState_flag_5 (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="DetectState_flag_5_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="4" bw="1" slack="0"/>
<pin id="540" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="6" bw="1" slack="0"/>
<pin id="542" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="8" bw="1" slack="0"/>
<pin id="544" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="545" dir="0" index="10" bw="1" slack="0"/>
<pin id="546" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="12" bw="1" slack="0"/>
<pin id="548" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="14" bw="1" slack="0"/>
<pin id="550" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="16" bw="1" slack="0"/>
<pin id="552" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="18" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="DetectState_flag_5/2 "/>
</bind>
</comp>

<comp id="562" class="1005" name="DetectState_new_5_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="564" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="DetectState_new_5 (phireg) "/>
</bind>
</comp>

<comp id="565" class="1004" name="DetectState_new_5_phi_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="0"/>
<pin id="567" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="570" dir="0" index="4" bw="1" slack="0"/>
<pin id="571" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="572" dir="0" index="6" bw="2" slack="0"/>
<pin id="573" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="8" bw="1" slack="0"/>
<pin id="575" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="10" bw="2" slack="0"/>
<pin id="577" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="578" dir="0" index="12" bw="1" slack="0"/>
<pin id="579" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="14" bw="2" slack="0"/>
<pin id="581" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="16" bw="2" slack="0"/>
<pin id="583" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="18" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="DetectState_new_5/2 "/>
</bind>
</comp>

<comp id="592" class="1005" name="reply_flag_4_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="594" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="reply_flag_4 (phireg) "/>
</bind>
</comp>

<comp id="595" class="1004" name="reply_flag_4_phi_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="600" dir="0" index="4" bw="1" slack="0"/>
<pin id="601" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="602" dir="0" index="6" bw="1" slack="0"/>
<pin id="603" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="604" dir="0" index="8" bw="1" slack="0"/>
<pin id="605" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="606" dir="0" index="10" bw="1" slack="0"/>
<pin id="607" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="608" dir="0" index="12" bw="1" slack="0"/>
<pin id="609" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="610" dir="0" index="14" bw="1" slack="0"/>
<pin id="611" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="612" dir="0" index="16" bw="1" slack="0"/>
<pin id="613" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="614" dir="1" index="18" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reply_flag_4/2 "/>
</bind>
</comp>

<comp id="624" class="1005" name="reply_new_4_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="626" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="reply_new_4 (phireg) "/>
</bind>
</comp>

<comp id="627" class="1004" name="reply_new_4_phi_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="632" dir="0" index="4" bw="1" slack="0"/>
<pin id="633" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="634" dir="0" index="6" bw="1" slack="0"/>
<pin id="635" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="636" dir="0" index="8" bw="1" slack="0"/>
<pin id="637" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="638" dir="0" index="10" bw="1" slack="0"/>
<pin id="639" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="12" bw="1" slack="0"/>
<pin id="641" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="642" dir="0" index="14" bw="1" slack="0"/>
<pin id="643" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="644" dir="0" index="16" bw="1" slack="0"/>
<pin id="645" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="646" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reply_new_4/2 "/>
</bind>
</comp>

<comp id="656" class="1005" name="prev_buff_data_V_flag_4_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="658" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="prev_buff_data_V_flag_4 (phireg) "/>
</bind>
</comp>

<comp id="659" class="1004" name="prev_buff_data_V_flag_4_phi_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="662" dir="0" index="2" bw="1" slack="0"/>
<pin id="663" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="664" dir="0" index="4" bw="1" slack="0"/>
<pin id="665" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="666" dir="0" index="6" bw="1" slack="0"/>
<pin id="667" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="668" dir="0" index="8" bw="1" slack="0"/>
<pin id="669" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="670" dir="0" index="10" bw="1" slack="0"/>
<pin id="671" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="672" dir="0" index="12" bw="1" slack="0"/>
<pin id="673" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="674" dir="0" index="14" bw="1" slack="0"/>
<pin id="675" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="676" dir="0" index="16" bw="1" slack="0"/>
<pin id="677" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="678" dir="1" index="18" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="prev_buff_data_V_flag_4/2 "/>
</bind>
</comp>

<comp id="688" class="1005" name="prev_buff_data_V_new_4_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="690" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="prev_buff_data_V_new_4 (phireg) "/>
</bind>
</comp>

<comp id="691" class="1004" name="prev_buff_data_V_new_4_phi_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="256" slack="0"/>
<pin id="693" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="694" dir="0" index="2" bw="256" slack="0"/>
<pin id="695" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="696" dir="0" index="4" bw="256" slack="0"/>
<pin id="697" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="698" dir="0" index="6" bw="256" slack="0"/>
<pin id="699" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="700" dir="0" index="8" bw="256" slack="0"/>
<pin id="701" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="702" dir="0" index="10" bw="256" slack="0"/>
<pin id="703" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="704" dir="0" index="12" bw="256" slack="0"/>
<pin id="705" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="706" dir="0" index="14" bw="256" slack="0"/>
<pin id="707" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="708" dir="0" index="16" bw="256" slack="0"/>
<pin id="709" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="710" dir="1" index="18" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="prev_buff_data_V_new_4/2 "/>
</bind>
</comp>

<comp id="716" class="1005" name="prev_buff_keep_V_new_4_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="718" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="prev_buff_keep_V_new_4 (phireg) "/>
</bind>
</comp>

<comp id="719" class="1004" name="prev_buff_keep_V_new_4_phi_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="722" dir="0" index="2" bw="32" slack="0"/>
<pin id="723" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="724" dir="0" index="4" bw="32" slack="0"/>
<pin id="725" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="726" dir="0" index="6" bw="32" slack="0"/>
<pin id="727" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="728" dir="0" index="8" bw="32" slack="0"/>
<pin id="729" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="730" dir="0" index="10" bw="32" slack="0"/>
<pin id="731" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="732" dir="0" index="12" bw="32" slack="0"/>
<pin id="733" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="734" dir="0" index="14" bw="32" slack="0"/>
<pin id="735" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="736" dir="0" index="16" bw="32" slack="0"/>
<pin id="737" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="738" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="prev_buff_keep_V_new_4/2 "/>
</bind>
</comp>

<comp id="744" class="1005" name="prev_buff_last_V_new_4_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="746" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="prev_buff_last_V_new_4 (phireg) "/>
</bind>
</comp>

<comp id="747" class="1004" name="prev_buff_last_V_new_4_phi_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="750" dir="0" index="2" bw="1" slack="0"/>
<pin id="751" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="752" dir="0" index="4" bw="1" slack="0"/>
<pin id="753" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="754" dir="0" index="6" bw="1" slack="0"/>
<pin id="755" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="756" dir="0" index="8" bw="1" slack="0"/>
<pin id="757" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="758" dir="0" index="10" bw="1" slack="0"/>
<pin id="759" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="760" dir="0" index="12" bw="1" slack="0"/>
<pin id="761" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="762" dir="0" index="14" bw="1" slack="0"/>
<pin id="763" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="764" dir="0" index="16" bw="1" slack="0"/>
<pin id="765" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="766" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="prev_buff_last_V_new_4/2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="prev_buff_id_V_new_4_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="774" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="prev_buff_id_V_new_4 (phireg) "/>
</bind>
</comp>

<comp id="775" class="1004" name="prev_buff_id_V_new_4_phi_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="3" slack="0"/>
<pin id="777" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="778" dir="0" index="2" bw="3" slack="0"/>
<pin id="779" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="780" dir="0" index="4" bw="3" slack="0"/>
<pin id="781" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="782" dir="0" index="6" bw="3" slack="0"/>
<pin id="783" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="784" dir="0" index="8" bw="3" slack="0"/>
<pin id="785" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="786" dir="0" index="10" bw="3" slack="0"/>
<pin id="787" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="788" dir="0" index="12" bw="3" slack="0"/>
<pin id="789" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="790" dir="0" index="14" bw="3" slack="0"/>
<pin id="791" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="792" dir="0" index="16" bw="3" slack="0"/>
<pin id="793" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="794" dir="1" index="18" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="prev_buff_id_V_new_4/2 "/>
</bind>
</comp>

<comp id="800" class="1005" name="prev_buff_user_V_new_4_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="802" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opset="prev_buff_user_V_new_4 (phireg) "/>
</bind>
</comp>

<comp id="803" class="1004" name="prev_buff_user_V_new_4_phi_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="12" slack="0"/>
<pin id="805" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="806" dir="0" index="2" bw="12" slack="0"/>
<pin id="807" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="808" dir="0" index="4" bw="12" slack="0"/>
<pin id="809" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="810" dir="0" index="6" bw="12" slack="0"/>
<pin id="811" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="812" dir="0" index="8" bw="12" slack="0"/>
<pin id="813" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="814" dir="0" index="10" bw="12" slack="0"/>
<pin id="815" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="816" dir="0" index="12" bw="12" slack="0"/>
<pin id="817" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="818" dir="0" index="14" bw="12" slack="0"/>
<pin id="819" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="820" dir="0" index="16" bw="12" slack="0"/>
<pin id="821" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="822" dir="1" index="18" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="prev_buff_user_V_new_4/2 "/>
</bind>
</comp>

<comp id="828" class="1004" name="stg_143_example_axi_stream_pass_alt_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="0" slack="0"/>
<pin id="830" dir="0" index="1" bw="256" slack="0"/>
<pin id="831" dir="0" index="2" bw="32" slack="0"/>
<pin id="832" dir="0" index="3" bw="1" slack="0"/>
<pin id="833" dir="0" index="4" bw="3" slack="0"/>
<pin id="834" dir="0" index="5" bw="12" slack="0"/>
<pin id="835" dir="0" index="6" bw="256" slack="0"/>
<pin id="836" dir="0" index="7" bw="32" slack="0"/>
<pin id="837" dir="0" index="8" bw="1" slack="0"/>
<pin id="838" dir="0" index="9" bw="3" slack="0"/>
<pin id="839" dir="0" index="10" bw="12" slack="0"/>
<pin id="840" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_143/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="grp_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="304" slack="0"/>
<pin id="854" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_8/1 tmp_data_V_7/1 tmp_data_V_6/1 "/>
</bind>
</comp>

<comp id="856" class="1004" name="grp_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="304" slack="0"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_8/1 tmp_keep_V_7/1 tmp_keep_V_6/1 "/>
</bind>
</comp>

<comp id="860" class="1004" name="grp_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="304" slack="0"/>
<pin id="862" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_8/1 tmp_last_V_7/1 tmp_last_V_6/1 "/>
</bind>
</comp>

<comp id="864" class="1004" name="grp_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="304" slack="0"/>
<pin id="866" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_8/1 tmp_id_V_7/1 tmp_id_V_6/1 "/>
</bind>
</comp>

<comp id="868" class="1004" name="grp_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="304" slack="0"/>
<pin id="870" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_8/1 tmp_user_V_7/1 tmp_user_V_6/1 "/>
</bind>
</comp>

<comp id="872" class="1004" name="grp_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="0" index="2" bw="2" slack="0"/>
<pin id="876" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 storemerge_i1/1 "/>
</bind>
</comp>

<comp id="880" class="1004" name="grp_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="304" slack="0"/>
<pin id="882" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_11/2 tmp_data_V_10/2 tmp_data_V_9/2 "/>
</bind>
</comp>

<comp id="886" class="1004" name="grp_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="304" slack="0"/>
<pin id="888" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_11/2 tmp_keep_V_10/2 tmp_keep_V_9/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="grp_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="304" slack="0"/>
<pin id="896" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_11/2 tmp_last_V_10/2 tmp_last_V_9/2 "/>
</bind>
</comp>

<comp id="902" class="1004" name="grp_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="304" slack="0"/>
<pin id="904" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_11/2 tmp_id_V_10/2 tmp_id_V_9/2 "/>
</bind>
</comp>

<comp id="910" class="1004" name="grp_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="304" slack="0"/>
<pin id="912" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_11/2 tmp_user_V_10/2 tmp_user_V_9/2 "/>
</bind>
</comp>

<comp id="918" class="1004" name="grp_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="0" index="2" bw="2" slack="0"/>
<pin id="922" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_DetectState_load_1/2 storemerge_i/2 "/>
</bind>
</comp>

<comp id="928" class="1005" name="reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="256" slack="1"/>
<pin id="930" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_8 tmp_data_V_6 "/>
</bind>
</comp>

<comp id="934" class="1005" name="reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_8 tmp_keep_V_7 tmp_keep_V_6 "/>
</bind>
</comp>

<comp id="942" class="1005" name="reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="3" slack="1"/>
<pin id="944" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_8 tmp_id_V_7 tmp_id_V_6 "/>
</bind>
</comp>

<comp id="950" class="1005" name="reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="12" slack="1"/>
<pin id="952" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_8 tmp_user_V_7 tmp_user_V_6 "/>
</bind>
</comp>

<comp id="958" class="1005" name="reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="2" slack="1"/>
<pin id="960" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_s storemerge_i1 "/>
</bind>
</comp>

<comp id="964" class="1004" name="DetectState_load_load_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2" slack="0"/>
<pin id="966" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DetectState_load/1 "/>
</bind>
</comp>

<comp id="968" class="1004" name="reply_load_load_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reply_load/1 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_data_V_load_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="256" slack="0"/>
<pin id="974" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_keep_V_load_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="0"/>
<pin id="980" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_last_V_load_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_id_V_load_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="3" slack="0"/>
<pin id="992" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_user_V_load_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="12" slack="0"/>
<pin id="998" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="p_Result_11_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="256" slack="0"/>
<pin id="1004" dir="0" index="1" bw="256" slack="0"/>
<pin id="1005" dir="0" index="2" bw="1" slack="0"/>
<pin id="1006" dir="0" index="3" bw="9" slack="0"/>
<pin id="1007" dir="0" index="4" bw="9" slack="0"/>
<pin id="1008" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="p_Result_12_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="256" slack="0"/>
<pin id="1016" dir="0" index="1" bw="256" slack="0"/>
<pin id="1017" dir="0" index="2" bw="10" slack="0"/>
<pin id="1018" dir="0" index="3" bw="9" slack="0"/>
<pin id="1019" dir="0" index="4" bw="9" slack="0"/>
<pin id="1020" dir="1" index="5" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="p_Result_s_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="0"/>
<pin id="1028" dir="0" index="1" bw="256" slack="0"/>
<pin id="1029" dir="0" index="2" bw="9" slack="0"/>
<pin id="1030" dir="0" index="3" bw="9" slack="0"/>
<pin id="1031" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_5_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="0"/>
<pin id="1038" dir="0" index="1" bw="13" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="p_Result_3_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="256" slack="0"/>
<pin id="1045" dir="0" index="2" bw="8" slack="0"/>
<pin id="1046" dir="0" index="3" bw="8" slack="0"/>
<pin id="1047" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_s_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="0" index="1" bw="6" slack="0"/>
<pin id="1055" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="p_Result_15_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="256" slack="0"/>
<pin id="1060" dir="0" index="1" bw="256" slack="0"/>
<pin id="1061" dir="0" index="2" bw="31" slack="0"/>
<pin id="1062" dir="0" index="3" bw="6" slack="0"/>
<pin id="1063" dir="0" index="4" bw="7" slack="0"/>
<pin id="1064" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="p_Result_16_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="256" slack="0"/>
<pin id="1072" dir="0" index="1" bw="256" slack="0"/>
<pin id="1073" dir="0" index="2" bw="95" slack="0"/>
<pin id="1074" dir="0" index="3" bw="9" slack="0"/>
<pin id="1075" dir="0" index="4" bw="9" slack="0"/>
<pin id="1076" dir="1" index="5" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="p_DetectState_flag_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_DetectState_flag/2 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="p_Result_13_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="256" slack="0"/>
<pin id="1091" dir="0" index="1" bw="256" slack="0"/>
<pin id="1092" dir="0" index="2" bw="1" slack="0"/>
<pin id="1093" dir="0" index="3" bw="9" slack="0"/>
<pin id="1094" dir="0" index="4" bw="9" slack="0"/>
<pin id="1095" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_13/2 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="p_Result_14_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="256" slack="0"/>
<pin id="1103" dir="0" index="1" bw="256" slack="0"/>
<pin id="1104" dir="0" index="2" bw="10" slack="0"/>
<pin id="1105" dir="0" index="3" bw="9" slack="0"/>
<pin id="1106" dir="0" index="4" bw="9" slack="0"/>
<pin id="1107" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_14/2 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="p_Result_9_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="16" slack="0"/>
<pin id="1116" dir="0" index="1" bw="256" slack="0"/>
<pin id="1117" dir="0" index="2" bw="9" slack="0"/>
<pin id="1118" dir="0" index="3" bw="9" slack="0"/>
<pin id="1119" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/2 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_8_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="16" slack="0"/>
<pin id="1126" dir="0" index="1" bw="13" slack="0"/>
<pin id="1127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="p_Result_s_24_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="0"/>
<pin id="1132" dir="0" index="1" bw="256" slack="0"/>
<pin id="1133" dir="0" index="2" bw="8" slack="0"/>
<pin id="1134" dir="0" index="3" bw="8" slack="0"/>
<pin id="1135" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_24/2 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="tmp_9_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="0"/>
<pin id="1142" dir="0" index="1" bw="6" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="p_Result_17_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="256" slack="0"/>
<pin id="1148" dir="0" index="1" bw="256" slack="0"/>
<pin id="1149" dir="0" index="2" bw="31" slack="0"/>
<pin id="1150" dir="0" index="3" bw="6" slack="0"/>
<pin id="1151" dir="0" index="4" bw="7" slack="0"/>
<pin id="1152" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_17/2 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="p_Result_18_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="256" slack="0"/>
<pin id="1160" dir="0" index="1" bw="256" slack="0"/>
<pin id="1161" dir="0" index="2" bw="95" slack="0"/>
<pin id="1162" dir="0" index="3" bw="9" slack="0"/>
<pin id="1163" dir="0" index="4" bw="9" slack="0"/>
<pin id="1164" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18/2 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="stg_145_store_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="12" slack="0"/>
<pin id="1173" dir="0" index="1" bw="12" slack="0"/>
<pin id="1174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_145/2 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="stg_146_store_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="3" slack="0"/>
<pin id="1179" dir="0" index="1" bw="3" slack="0"/>
<pin id="1180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_146/2 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="stg_147_store_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_147/2 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="stg_148_store_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="0"/>
<pin id="1191" dir="0" index="1" bw="32" slack="0"/>
<pin id="1192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_148/2 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="stg_149_store_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="256" slack="0"/>
<pin id="1197" dir="0" index="1" bw="256" slack="0"/>
<pin id="1198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_149/2 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="stg_152_store_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="0"/>
<pin id="1203" dir="0" index="1" bw="1" slack="0"/>
<pin id="1204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_152/2 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="stg_155_store_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="2" slack="0"/>
<pin id="1209" dir="0" index="1" bw="2" slack="0"/>
<pin id="1210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_155/2 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="DetectState_load_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="2" slack="1"/>
<pin id="1215" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="DetectState_load "/>
</bind>
</comp>

<comp id="1218" class="1005" name="reply_load_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="1"/>
<pin id="1220" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="reply_load "/>
</bind>
</comp>

<comp id="1229" class="1005" name="tmp_data_V_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="256" slack="1"/>
<pin id="1231" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="1238" class="1005" name="tmp_keep_V_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="1"/>
<pin id="1240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="1247" class="1005" name="tmp_last_V_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="1"/>
<pin id="1249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1256" class="1005" name="tmp_id_V_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="3" slack="1"/>
<pin id="1258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="1265" class="1005" name="tmp_user_V_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="12" slack="1"/>
<pin id="1267" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1277" class="1005" name="tmp_last_V_8_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="1"/>
<pin id="1279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_8 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="tmp_last_V_7_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="1"/>
<pin id="1288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_7 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="p_Result_12_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="256" slack="1"/>
<pin id="1293" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_last_V_6_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="1"/>
<pin id="1301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_6 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="p_Result_16_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="256" slack="1"/>
<pin id="1313" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="90" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="148" pin=5"/></net>

<net id="180"><net_src comp="90" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="167" pin=4"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="167" pin=5"/></net>

<net id="195"><net_src comp="92" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="201"><net_src comp="94" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="210"><net_src comp="96" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="225"><net_src comp="92" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="216" pin=5"/></net>

<net id="231"><net_src comp="94" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="240"><net_src comp="96" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="232" pin=4"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="232" pin=5"/></net>

<net id="249"><net_src comp="142" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="144" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="271"><net_src comp="246" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="272"><net_src comp="246" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="273"><net_src comp="246" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="274"><net_src comp="246" pin="1"/><net_sink comp="251" pin=6"/></net>

<net id="275"><net_src comp="246" pin="1"/><net_sink comp="251" pin=8"/></net>

<net id="276"><net_src comp="246" pin="1"/><net_sink comp="251" pin=10"/></net>

<net id="277"><net_src comp="246" pin="1"/><net_sink comp="251" pin=12"/></net>

<net id="278"><net_src comp="246" pin="1"/><net_sink comp="251" pin=14"/></net>

<net id="282"><net_src comp="142" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="144" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="304"><net_src comp="279" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="305"><net_src comp="279" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="306"><net_src comp="279" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="307"><net_src comp="279" pin="1"/><net_sink comp="284" pin=6"/></net>

<net id="308"><net_src comp="279" pin="1"/><net_sink comp="284" pin=8"/></net>

<net id="309"><net_src comp="279" pin="1"/><net_sink comp="284" pin=10"/></net>

<net id="310"><net_src comp="279" pin="1"/><net_sink comp="284" pin=12"/></net>

<net id="311"><net_src comp="279" pin="1"/><net_sink comp="284" pin=14"/></net>

<net id="312"><net_src comp="279" pin="1"/><net_sink comp="284" pin=16"/></net>

<net id="316"><net_src comp="142" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="144" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="338"><net_src comp="313" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="339"><net_src comp="313" pin="1"/><net_sink comp="318" pin=14"/></net>

<net id="343"><net_src comp="142" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="144" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="365"><net_src comp="340" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="366"><net_src comp="340" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="367"><net_src comp="340" pin="1"/><net_sink comp="345" pin=4"/></net>

<net id="368"><net_src comp="340" pin="1"/><net_sink comp="345" pin=6"/></net>

<net id="369"><net_src comp="340" pin="1"/><net_sink comp="345" pin=8"/></net>

<net id="370"><net_src comp="340" pin="1"/><net_sink comp="345" pin=10"/></net>

<net id="371"><net_src comp="340" pin="1"/><net_sink comp="345" pin=12"/></net>

<net id="372"><net_src comp="340" pin="1"/><net_sink comp="345" pin=14"/></net>

<net id="373"><net_src comp="340" pin="1"/><net_sink comp="345" pin=16"/></net>

<net id="397"><net_src comp="377" pin="18"/><net_sink comp="167" pin=6"/></net>

<net id="398"><net_src comp="377" pin="18"/><net_sink comp="148" pin=6"/></net>

<net id="422"><net_src comp="402" pin="18"/><net_sink comp="167" pin=7"/></net>

<net id="423"><net_src comp="402" pin="18"/><net_sink comp="148" pin=7"/></net>

<net id="447"><net_src comp="427" pin="18"/><net_sink comp="167" pin=8"/></net>

<net id="448"><net_src comp="427" pin="18"/><net_sink comp="148" pin=8"/></net>

<net id="472"><net_src comp="452" pin="18"/><net_sink comp="167" pin=9"/></net>

<net id="473"><net_src comp="452" pin="18"/><net_sink comp="148" pin=9"/></net>

<net id="497"><net_src comp="477" pin="18"/><net_sink comp="167" pin=10"/></net>

<net id="498"><net_src comp="477" pin="18"/><net_sink comp="148" pin=10"/></net>

<net id="502"><net_src comp="82" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="86" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="84" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="525"><net_src comp="499" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="526"><net_src comp="499" pin="1"/><net_sink comp="505" pin=4"/></net>

<net id="527"><net_src comp="499" pin="1"/><net_sink comp="505" pin=8"/></net>

<net id="528"><net_src comp="499" pin="1"/><net_sink comp="505" pin=10"/></net>

<net id="529"><net_src comp="499" pin="1"/><net_sink comp="505" pin=12"/></net>

<net id="530"><net_src comp="499" pin="1"/><net_sink comp="505" pin=14"/></net>

<net id="554"><net_src comp="251" pin="18"/><net_sink comp="534" pin=0"/></net>

<net id="555"><net_src comp="144" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="556"><net_src comp="251" pin="18"/><net_sink comp="534" pin=4"/></net>

<net id="557"><net_src comp="144" pin="0"/><net_sink comp="534" pin=6"/></net>

<net id="558"><net_src comp="144" pin="0"/><net_sink comp="534" pin=8"/></net>

<net id="559"><net_src comp="144" pin="0"/><net_sink comp="534" pin=10"/></net>

<net id="560"><net_src comp="251" pin="18"/><net_sink comp="534" pin=12"/></net>

<net id="561"><net_src comp="251" pin="18"/><net_sink comp="534" pin=16"/></net>

<net id="585"><net_src comp="505" pin="18"/><net_sink comp="565" pin=0"/></net>

<net id="586"><net_src comp="82" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="587"><net_src comp="82" pin="0"/><net_sink comp="565" pin=4"/></net>

<net id="588"><net_src comp="86" pin="0"/><net_sink comp="565" pin=6"/></net>

<net id="589"><net_src comp="84" pin="0"/><net_sink comp="565" pin=8"/></net>

<net id="590"><net_src comp="84" pin="0"/><net_sink comp="565" pin=12"/></net>

<net id="591"><net_src comp="86" pin="0"/><net_sink comp="565" pin=16"/></net>

<net id="615"><net_src comp="284" pin="18"/><net_sink comp="595" pin=0"/></net>

<net id="616"><net_src comp="144" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="617"><net_src comp="284" pin="18"/><net_sink comp="595" pin=4"/></net>

<net id="618"><net_src comp="284" pin="18"/><net_sink comp="595" pin=6"/></net>

<net id="619"><net_src comp="144" pin="0"/><net_sink comp="595" pin=8"/></net>

<net id="620"><net_src comp="284" pin="18"/><net_sink comp="595" pin=10"/></net>

<net id="621"><net_src comp="284" pin="18"/><net_sink comp="595" pin=12"/></net>

<net id="622"><net_src comp="284" pin="18"/><net_sink comp="595" pin=14"/></net>

<net id="623"><net_src comp="284" pin="18"/><net_sink comp="595" pin=16"/></net>

<net id="647"><net_src comp="345" pin="18"/><net_sink comp="627" pin=0"/></net>

<net id="648"><net_src comp="142" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="649"><net_src comp="345" pin="18"/><net_sink comp="627" pin=4"/></net>

<net id="650"><net_src comp="345" pin="18"/><net_sink comp="627" pin=6"/></net>

<net id="651"><net_src comp="144" pin="0"/><net_sink comp="627" pin=8"/></net>

<net id="652"><net_src comp="345" pin="18"/><net_sink comp="627" pin=10"/></net>

<net id="653"><net_src comp="345" pin="18"/><net_sink comp="627" pin=12"/></net>

<net id="654"><net_src comp="345" pin="18"/><net_sink comp="627" pin=14"/></net>

<net id="655"><net_src comp="345" pin="18"/><net_sink comp="627" pin=16"/></net>

<net id="679"><net_src comp="345" pin="18"/><net_sink comp="659" pin=0"/></net>

<net id="680"><net_src comp="345" pin="18"/><net_sink comp="659" pin=2"/></net>

<net id="681"><net_src comp="345" pin="18"/><net_sink comp="659" pin=4"/></net>

<net id="682"><net_src comp="144" pin="0"/><net_sink comp="659" pin=6"/></net>

<net id="683"><net_src comp="144" pin="0"/><net_sink comp="659" pin=8"/></net>

<net id="684"><net_src comp="144" pin="0"/><net_sink comp="659" pin=10"/></net>

<net id="685"><net_src comp="345" pin="18"/><net_sink comp="659" pin=12"/></net>

<net id="686"><net_src comp="144" pin="0"/><net_sink comp="659" pin=14"/></net>

<net id="687"><net_src comp="345" pin="18"/><net_sink comp="659" pin=16"/></net>

<net id="711"><net_src comp="377" pin="18"/><net_sink comp="691" pin=0"/></net>

<net id="712"><net_src comp="377" pin="18"/><net_sink comp="691" pin=2"/></net>

<net id="713"><net_src comp="377" pin="18"/><net_sink comp="691" pin=4"/></net>

<net id="714"><net_src comp="377" pin="18"/><net_sink comp="691" pin=12"/></net>

<net id="715"><net_src comp="377" pin="18"/><net_sink comp="691" pin=16"/></net>

<net id="739"><net_src comp="402" pin="18"/><net_sink comp="719" pin=0"/></net>

<net id="740"><net_src comp="402" pin="18"/><net_sink comp="719" pin=2"/></net>

<net id="741"><net_src comp="402" pin="18"/><net_sink comp="719" pin=4"/></net>

<net id="742"><net_src comp="402" pin="18"/><net_sink comp="719" pin=12"/></net>

<net id="743"><net_src comp="402" pin="18"/><net_sink comp="719" pin=16"/></net>

<net id="767"><net_src comp="427" pin="18"/><net_sink comp="747" pin=0"/></net>

<net id="768"><net_src comp="427" pin="18"/><net_sink comp="747" pin=2"/></net>

<net id="769"><net_src comp="427" pin="18"/><net_sink comp="747" pin=4"/></net>

<net id="770"><net_src comp="427" pin="18"/><net_sink comp="747" pin=12"/></net>

<net id="771"><net_src comp="427" pin="18"/><net_sink comp="747" pin=16"/></net>

<net id="795"><net_src comp="452" pin="18"/><net_sink comp="775" pin=0"/></net>

<net id="796"><net_src comp="452" pin="18"/><net_sink comp="775" pin=2"/></net>

<net id="797"><net_src comp="452" pin="18"/><net_sink comp="775" pin=4"/></net>

<net id="798"><net_src comp="452" pin="18"/><net_sink comp="775" pin=12"/></net>

<net id="799"><net_src comp="452" pin="18"/><net_sink comp="775" pin=16"/></net>

<net id="823"><net_src comp="477" pin="18"/><net_sink comp="803" pin=0"/></net>

<net id="824"><net_src comp="477" pin="18"/><net_sink comp="803" pin=2"/></net>

<net id="825"><net_src comp="477" pin="18"/><net_sink comp="803" pin=4"/></net>

<net id="826"><net_src comp="477" pin="18"/><net_sink comp="803" pin=12"/></net>

<net id="827"><net_src comp="477" pin="18"/><net_sink comp="803" pin=16"/></net>

<net id="841"><net_src comp="146" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="842"><net_src comp="40" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="843"><net_src comp="42" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="844"><net_src comp="44" pin="0"/><net_sink comp="828" pin=3"/></net>

<net id="845"><net_src comp="46" pin="0"/><net_sink comp="828" pin=4"/></net>

<net id="846"><net_src comp="48" pin="0"/><net_sink comp="828" pin=5"/></net>

<net id="847"><net_src comp="50" pin="0"/><net_sink comp="828" pin=6"/></net>

<net id="848"><net_src comp="52" pin="0"/><net_sink comp="828" pin=7"/></net>

<net id="849"><net_src comp="54" pin="0"/><net_sink comp="828" pin=8"/></net>

<net id="850"><net_src comp="56" pin="0"/><net_sink comp="828" pin=9"/></net>

<net id="851"><net_src comp="58" pin="0"/><net_sink comp="828" pin=10"/></net>

<net id="855"><net_src comp="202" pin="6"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="202" pin="6"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="202" pin="6"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="202" pin="6"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="202" pin="6"/><net_sink comp="868" pin=0"/></net>

<net id="877"><net_src comp="860" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="88" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="86" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="883"><net_src comp="232" pin="6"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="691" pin=14"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="691" pin=6"/></net>

<net id="889"><net_src comp="232" pin="6"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="719" pin=14"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="719" pin=10"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="719" pin=6"/></net>

<net id="893"><net_src comp="886" pin="1"/><net_sink comp="719" pin=8"/></net>

<net id="897"><net_src comp="232" pin="6"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="747" pin=14"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="747" pin=10"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="747" pin=6"/></net>

<net id="901"><net_src comp="894" pin="1"/><net_sink comp="747" pin=8"/></net>

<net id="905"><net_src comp="232" pin="6"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="775" pin=14"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="775" pin=10"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="775" pin=6"/></net>

<net id="909"><net_src comp="902" pin="1"/><net_sink comp="775" pin=8"/></net>

<net id="913"><net_src comp="232" pin="6"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="803" pin=14"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="803" pin=10"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="803" pin=6"/></net>

<net id="917"><net_src comp="910" pin="1"/><net_sink comp="803" pin=8"/></net>

<net id="923"><net_src comp="894" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="88" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="86" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="926"><net_src comp="918" pin="3"/><net_sink comp="565" pin=14"/></net>

<net id="927"><net_src comp="918" pin="3"/><net_sink comp="565" pin=10"/></net>

<net id="931"><net_src comp="852" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="377" pin=16"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="377" pin=12"/></net>

<net id="937"><net_src comp="856" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="402" pin=16"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="402" pin=6"/></net>

<net id="940"><net_src comp="934" pin="1"/><net_sink comp="402" pin=12"/></net>

<net id="941"><net_src comp="934" pin="1"/><net_sink comp="402" pin=14"/></net>

<net id="945"><net_src comp="864" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="452" pin=16"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="452" pin=6"/></net>

<net id="948"><net_src comp="942" pin="1"/><net_sink comp="452" pin=12"/></net>

<net id="949"><net_src comp="942" pin="1"/><net_sink comp="452" pin=14"/></net>

<net id="953"><net_src comp="868" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="477" pin=16"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="477" pin=6"/></net>

<net id="956"><net_src comp="950" pin="1"/><net_sink comp="477" pin=12"/></net>

<net id="957"><net_src comp="950" pin="1"/><net_sink comp="477" pin=14"/></net>

<net id="961"><net_src comp="872" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="505" pin=16"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="505" pin=6"/></net>

<net id="967"><net_src comp="60" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="62" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="64" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="148" pin=6"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="167" pin=6"/></net>

<net id="981"><net_src comp="66" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="148" pin=7"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="167" pin=7"/></net>

<net id="987"><net_src comp="68" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="148" pin=8"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="167" pin=8"/></net>

<net id="993"><net_src comp="70" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="148" pin=9"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="167" pin=9"/></net>

<net id="999"><net_src comp="72" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="148" pin=10"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="167" pin=10"/></net>

<net id="1009"><net_src comp="98" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="852" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1011"><net_src comp="100" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1012"><net_src comp="102" pin="0"/><net_sink comp="1002" pin=3"/></net>

<net id="1013"><net_src comp="104" pin="0"/><net_sink comp="1002" pin=4"/></net>

<net id="1021"><net_src comp="98" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1022"><net_src comp="1002" pin="5"/><net_sink comp="1014" pin=1"/></net>

<net id="1023"><net_src comp="106" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1024"><net_src comp="108" pin="0"/><net_sink comp="1014" pin=3"/></net>

<net id="1025"><net_src comp="110" pin="0"/><net_sink comp="1014" pin=4"/></net>

<net id="1032"><net_src comp="112" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="852" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1034"><net_src comp="114" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1035"><net_src comp="116" pin="0"/><net_sink comp="1026" pin=3"/></net>

<net id="1040"><net_src comp="1026" pin="4"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="118" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1048"><net_src comp="120" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="852" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1050"><net_src comp="122" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1051"><net_src comp="124" pin="0"/><net_sink comp="1042" pin=3"/></net>

<net id="1056"><net_src comp="1042" pin="4"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="126" pin="0"/><net_sink comp="1052" pin=1"/></net>

<net id="1065"><net_src comp="128" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1066"><net_src comp="852" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1067"><net_src comp="130" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1068"><net_src comp="132" pin="0"/><net_sink comp="1058" pin=3"/></net>

<net id="1069"><net_src comp="134" pin="0"/><net_sink comp="1058" pin=4"/></net>

<net id="1077"><net_src comp="136" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1078"><net_src comp="1058" pin="5"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="138" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1080"><net_src comp="140" pin="0"/><net_sink comp="1070" pin=3"/></net>

<net id="1081"><net_src comp="110" pin="0"/><net_sink comp="1070" pin=4"/></net>

<net id="1086"><net_src comp="894" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="251" pin="18"/><net_sink comp="1082" pin=1"/></net>

<net id="1088"><net_src comp="1082" pin="2"/><net_sink comp="534" pin=14"/></net>

<net id="1096"><net_src comp="98" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="880" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1098"><net_src comp="100" pin="0"/><net_sink comp="1089" pin=2"/></net>

<net id="1099"><net_src comp="102" pin="0"/><net_sink comp="1089" pin=3"/></net>

<net id="1100"><net_src comp="104" pin="0"/><net_sink comp="1089" pin=4"/></net>

<net id="1108"><net_src comp="98" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1109"><net_src comp="1089" pin="5"/><net_sink comp="1101" pin=1"/></net>

<net id="1110"><net_src comp="106" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1111"><net_src comp="108" pin="0"/><net_sink comp="1101" pin=3"/></net>

<net id="1112"><net_src comp="110" pin="0"/><net_sink comp="1101" pin=4"/></net>

<net id="1113"><net_src comp="1101" pin="5"/><net_sink comp="691" pin=10"/></net>

<net id="1120"><net_src comp="112" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="880" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1122"><net_src comp="114" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1123"><net_src comp="116" pin="0"/><net_sink comp="1114" pin=3"/></net>

<net id="1128"><net_src comp="1114" pin="4"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="118" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1136"><net_src comp="120" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="880" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1138"><net_src comp="122" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1139"><net_src comp="124" pin="0"/><net_sink comp="1130" pin=3"/></net>

<net id="1144"><net_src comp="1130" pin="4"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="126" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1153"><net_src comp="128" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1154"><net_src comp="880" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1155"><net_src comp="130" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1156"><net_src comp="132" pin="0"/><net_sink comp="1146" pin=3"/></net>

<net id="1157"><net_src comp="134" pin="0"/><net_sink comp="1146" pin=4"/></net>

<net id="1165"><net_src comp="136" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1166"><net_src comp="1146" pin="5"/><net_sink comp="1158" pin=1"/></net>

<net id="1167"><net_src comp="138" pin="0"/><net_sink comp="1158" pin=2"/></net>

<net id="1168"><net_src comp="140" pin="0"/><net_sink comp="1158" pin=3"/></net>

<net id="1169"><net_src comp="110" pin="0"/><net_sink comp="1158" pin=4"/></net>

<net id="1170"><net_src comp="1158" pin="5"/><net_sink comp="691" pin=8"/></net>

<net id="1175"><net_src comp="803" pin="18"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="72" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1181"><net_src comp="775" pin="18"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="70" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1187"><net_src comp="747" pin="18"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="68" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="719" pin="18"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="66" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="691" pin="18"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="64" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="627" pin="18"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="62" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="565" pin="18"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="60" pin="0"/><net_sink comp="1207" pin=1"/></net>

<net id="1216"><net_src comp="964" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1221"><net_src comp="968" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="1224"><net_src comp="1218" pin="1"/><net_sink comp="318" pin=6"/></net>

<net id="1225"><net_src comp="1218" pin="1"/><net_sink comp="318" pin=8"/></net>

<net id="1226"><net_src comp="1218" pin="1"/><net_sink comp="318" pin=10"/></net>

<net id="1227"><net_src comp="1218" pin="1"/><net_sink comp="318" pin=12"/></net>

<net id="1228"><net_src comp="1218" pin="1"/><net_sink comp="318" pin=16"/></net>

<net id="1232"><net_src comp="972" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1235"><net_src comp="1229" pin="1"/><net_sink comp="377" pin=4"/></net>

<net id="1236"><net_src comp="1229" pin="1"/><net_sink comp="377" pin=8"/></net>

<net id="1237"><net_src comp="1229" pin="1"/><net_sink comp="377" pin=10"/></net>

<net id="1241"><net_src comp="978" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1244"><net_src comp="1238" pin="1"/><net_sink comp="402" pin=4"/></net>

<net id="1245"><net_src comp="1238" pin="1"/><net_sink comp="402" pin=8"/></net>

<net id="1246"><net_src comp="1238" pin="1"/><net_sink comp="402" pin=10"/></net>

<net id="1250"><net_src comp="984" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1252"><net_src comp="1247" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="1253"><net_src comp="1247" pin="1"/><net_sink comp="427" pin=4"/></net>

<net id="1254"><net_src comp="1247" pin="1"/><net_sink comp="427" pin=8"/></net>

<net id="1255"><net_src comp="1247" pin="1"/><net_sink comp="427" pin=10"/></net>

<net id="1259"><net_src comp="990" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1262"><net_src comp="1256" pin="1"/><net_sink comp="452" pin=4"/></net>

<net id="1263"><net_src comp="1256" pin="1"/><net_sink comp="452" pin=8"/></net>

<net id="1264"><net_src comp="1256" pin="1"/><net_sink comp="452" pin=10"/></net>

<net id="1268"><net_src comp="996" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="1271"><net_src comp="1265" pin="1"/><net_sink comp="477" pin=4"/></net>

<net id="1272"><net_src comp="1265" pin="1"/><net_sink comp="477" pin=8"/></net>

<net id="1273"><net_src comp="1265" pin="1"/><net_sink comp="477" pin=10"/></net>

<net id="1280"><net_src comp="860" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="251" pin=16"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="427" pin=16"/></net>

<net id="1289"><net_src comp="860" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="427" pin=6"/></net>

<net id="1294"><net_src comp="1014" pin="5"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="377" pin=6"/></net>

<net id="1302"><net_src comp="860" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="427" pin=12"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="427" pin=14"/></net>

<net id="1314"><net_src comp="1070" pin="5"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="377" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sbu2prt_nw_V_data_V | {1 2 }
	Port: sbu2prt_nw_V_keep_V | {1 2 }
	Port: sbu2prt_nw_V_last_V | {1 2 }
	Port: sbu2prt_nw_V_id_V | {1 2 }
	Port: sbu2prt_nw_V_user_V | {1 2 }
	Port: sbu2prt_cx_V_data_V | {1 2 }
	Port: sbu2prt_cx_V_keep_V | {1 2 }
	Port: sbu2prt_cx_V_last_V | {1 2 }
	Port: sbu2prt_cx_V_id_V | {1 2 }
	Port: sbu2prt_cx_V_user_V | {1 2 }
	Port: sbu2mlx_V_data_V | {2 }
	Port: sbu2mlx_V_keep_V | {2 }
	Port: sbu2mlx_V_last_V | {2 }
	Port: sbu2mlx_V_id_V | {2 }
	Port: sbu2mlx_V_user_V | {2 }
	Port: DetectState | {2 }
	Port: reply | {2 }
	Port: prev_buff_data_V | {2 }
	Port: prev_buff_keep_V | {2 }
	Port: prev_buff_last_V | {2 }
	Port: prev_buff_id_V | {2 }
	Port: prev_buff_user_V | {2 }
 - Input state : 
	Port: example_Block__proc : prt_nw2sbu_V_data_V | {1 }
	Port: example_Block__proc : prt_nw2sbu_V_keep_V | {1 }
	Port: example_Block__proc : prt_nw2sbu_V_last_V | {1 }
	Port: example_Block__proc : prt_nw2sbu_V_id_V | {1 }
	Port: example_Block__proc : prt_nw2sbu_V_user_V | {1 }
	Port: example_Block__proc : prt_cx2sbu_V_data_V | {2 }
	Port: example_Block__proc : prt_cx2sbu_V_keep_V | {2 }
	Port: example_Block__proc : prt_cx2sbu_V_last_V | {2 }
	Port: example_Block__proc : prt_cx2sbu_V_id_V | {2 }
	Port: example_Block__proc : prt_cx2sbu_V_user_V | {2 }
	Port: example_Block__proc : mlx2sbu_V_data_V | {2 }
	Port: example_Block__proc : mlx2sbu_V_keep_V | {2 }
	Port: example_Block__proc : mlx2sbu_V_last_V | {2 }
	Port: example_Block__proc : mlx2sbu_V_id_V | {2 }
	Port: example_Block__proc : mlx2sbu_V_user_V | {2 }
	Port: example_Block__proc : DetectState | {1 }
	Port: example_Block__proc : reply | {1 }
	Port: example_Block__proc : prev_buff_data_V | {1 }
	Port: example_Block__proc : prev_buff_keep_V | {1 }
	Port: example_Block__proc : prev_buff_last_V | {1 }
	Port: example_Block__proc : prev_buff_id_V | {1 }
	Port: example_Block__proc : prev_buff_user_V | {1 }
  - Chain level:
	State 1
		stg_16 : 1
		stg_17 : 1
		stg_18 : 1
		stg_20 : 1
		stg_31 : 1
		stg_32 : 1
		stg_34 : 1
		p_s : 1
		p_Result_11 : 1
		p_Result_12 : 2
		stg_48 : 1
		storemerge_i1 : 1
		p_Result_s : 1
		tmp_5 : 2
		stg_61 : 3
		p_Result_3 : 1
		tmp_s : 2
		stg_64 : 3
		p_Result_15 : 1
		p_Result_16 : 2
	State 2
		stg_79 : 1
		stg_80 : 1
		stg_81 : 1
		stg_83 : 1
		stg_94 : 1
		stg_95 : 1
		stg_97 : 1
		p_DetectState_flag : 1
		p_DetectState_load_1 : 1
		p_Result_13 : 1
		p_Result_14 : 2
		stg_112 : 1
		storemerge_i : 1
		p_Result_9 : 1
		tmp_8 : 2
		stg_125 : 3
		p_Result_s_24 : 1
		tmp_9 : 2
		stg_128 : 3
		p_Result_17 : 1
		p_Result_18 : 2
		DetectState_flag_5 : 1
		DetectState_new_5 : 2
		reply_flag_4 : 1
		reply_new_4 : 1
		prev_buff_data_V_flag_4 : 1
		prev_buff_data_V_new_4 : 3
		prev_buff_keep_V_new_4 : 1
		prev_buff_last_V_new_4 : 1
		prev_buff_id_V_new_4 : 1
		prev_buff_user_V_new_4 : 1
		stg_144 : 2
		stg_145 : 2
		stg_146 : 2
		stg_147 : 2
		stg_148 : 2
		stg_149 : 4
		stg_151 : 2
		stg_152 : 2
		stg_154 : 2
		stg_155 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|          |                tmp_5_fu_1036               |    0    |    6    |
|   icmp   |                tmp_s_fu_1052               |    0    |    3    |
|          |                tmp_8_fu_1124               |    0    |    6    |
|          |                tmp_9_fu_1140               |    0    |    3    |
|----------|--------------------------------------------|---------|---------|
|  select  |                 grp_fu_872                 |    0    |    2    |
|          |                 grp_fu_918                 |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|    or    |         p_DetectState_flag_fu_1082         |    0    |    1    |
|----------|--------------------------------------------|---------|---------|
|   write  |              grp_write_fu_148              |    0    |    0    |
|          |              grp_write_fu_167              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
| nbreadreq|            grp_nbreadreq_fu_186            |    0    |    0    |
|          |            grp_nbreadreq_fu_216            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   read   |               grp_read_fu_202              |    0    |    0    |
|          |               grp_read_fu_232              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   call   | stg_143_example_axi_stream_pass_alt_fu_828 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                 grp_fu_852                 |    0    |    0    |
|          |                 grp_fu_856                 |    0    |    0    |
|          |                 grp_fu_860                 |    0    |    0    |
|          |                 grp_fu_864                 |    0    |    0    |
|extractvalue|                 grp_fu_868                 |    0    |    0    |
|          |                 grp_fu_880                 |    0    |    0    |
|          |                 grp_fu_886                 |    0    |    0    |
|          |                 grp_fu_894                 |    0    |    0    |
|          |                 grp_fu_902                 |    0    |    0    |
|          |                 grp_fu_910                 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |             p_Result_11_fu_1002            |    0    |    0    |
|          |             p_Result_12_fu_1014            |    0    |    0    |
|          |             p_Result_15_fu_1058            |    0    |    0    |
|  partset |             p_Result_16_fu_1070            |    0    |    0    |
|          |             p_Result_13_fu_1089            |    0    |    0    |
|          |             p_Result_14_fu_1101            |    0    |    0    |
|          |             p_Result_17_fu_1146            |    0    |    0    |
|          |             p_Result_18_fu_1158            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |             p_Result_s_fu_1026             |    0    |    0    |
|partselect|             p_Result_3_fu_1042             |    0    |    0    |
|          |             p_Result_9_fu_1114             |    0    |    0    |
|          |            p_Result_s_24_fu_1130           |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |    23   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   DetectState_flag_5_reg_531  |    1   |
|    DetectState_flag_reg_246   |    1   |
|   DetectState_load_1_reg_499  |    2   |
|   DetectState_load_reg_1213   |    2   |
|   DetectState_new_5_reg_562   |    2   |
|      p_Result_12_reg_1291     |   256  |
|      p_Result_16_reg_1311     |   256  |
|prev_buff_data_V_flag_4_reg_656|    1   |
| prev_buff_data_V_flag_reg_340 |    1   |
| prev_buff_data_V_new_4_reg_688|   256  |
|  prev_buff_id_V_new_4_reg_772 |    3   |
| prev_buff_keep_V_new_4_reg_716|   32   |
| prev_buff_last_V_new_4_reg_744|    1   |
| prev_buff_user_V_new_4_reg_800|   12   |
|            reg_928            |   256  |
|            reg_934            |   32   |
|            reg_942            |    3   |
|            reg_950            |   12   |
|            reg_958            |    2   |
|      reply_flag_1_reg_279     |    1   |
|      reply_flag_4_reg_592     |    1   |
|      reply_load_reg_1218      |    1   |
|      reply_loc_1_reg_313      |    1   |
|      reply_new_4_reg_624      |    1   |
|      tmp_data_V_4_reg_374     |   256  |
|      tmp_data_V_reg_1229      |   256  |
|       tmp_id_V_4_reg_449      |    3   |
|       tmp_id_V_reg_1256       |    3   |
|      tmp_keep_V_4_reg_399     |   32   |
|      tmp_keep_V_reg_1238      |   32   |
|      tmp_last_V_4_reg_424     |    1   |
|     tmp_last_V_6_reg_1299     |    1   |
|     tmp_last_V_7_reg_1286     |    1   |
|     tmp_last_V_8_reg_1277     |    1   |
|      tmp_last_V_reg_1247      |    1   |
|      tmp_user_V_4_reg_474     |   12   |
|      tmp_user_V_reg_1265      |   12   |
+-------------------------------+--------+
|             Total             |  1747  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|        grp_write_fu_148       |  p6  |   2  |  256 |   512  ||   256   |
|        grp_write_fu_148       |  p7  |   2  |  32  |   64   ||    32   |
|        grp_write_fu_148       |  p8  |   2  |   1  |    2   ||    1    |
|        grp_write_fu_148       |  p9  |   2  |   3  |    6   ||    3    |
|        grp_write_fu_148       |  p10 |   2  |  12  |   24   ||    12   |
|        grp_write_fu_167       |  p6  |   2  |  256 |   512  ||   256   |
|        grp_write_fu_167       |  p7  |   2  |  32  |   64   ||    32   |
|        grp_write_fu_167       |  p8  |   2  |   1  |    2   ||    1    |
|        grp_write_fu_167       |  p9  |   2  |   3  |    6   ||    3    |
|        grp_write_fu_167       |  p10 |   2  |  12  |   24   ||    12   |
|    DetectState_flag_reg_246   |  p0  |   2  |   1  |    2   |
|      reply_flag_1_reg_279     |  p0  |   2  |   1  |    2   |
|      reply_loc_1_reg_313      |  p0  |   2  |   1  |    2   |
| prev_buff_data_V_flag_reg_340 |  p0  |   2  |   1  |    2   |
|   DetectState_load_1_reg_499  |  p0  |   3  |   2  |    6   |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |  1230  ||  16.275 ||   608   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   23   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   16   |    -   |   608  |
|  Register |    -   |  1747  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |  1747  |   631  |
+-----------+--------+--------+--------+
