INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.srcs/sim_1/new/Eightbitwide_2to1_mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eightbitwide_2to1_mux_tb
