{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665356115881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665356115881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 16:55:15 2022 " "Processing started: Sun Oct 09 16:55:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665356115881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356115881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356115881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665356116597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665356116597 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contadorXY.sv(6) " "Verilog HDL information at contadorXY.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "contadorXY.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorXY.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665356131116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorXY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClk " "Found entity 1: divisorClk" {  } { { "divisorClk.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/divisorClk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineas.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineas " "Found entity 1: lineas" {  } { { "lineas.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/lineas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxseleccionador.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxseleccionador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxSeleccionador " "Found entity 1: muxSeleccionador" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131142 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile1x24b.sv(13) " "Verilog HDL information at regfile1x24b.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665356131145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile1x24b.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile1x24b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile1x24b " "Found entity 1: regfile1x24b" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controltop.sv 1 1 " "Found 1 design units, including 1 entities, in source file controltop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlTOP " "Found entity 1: controlTOP" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_9a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9a1 " "Found entity 1: mux_9a1" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spritecircle.sv 1 1 " "Found 1 design units, including 1 entities, in source file spritecircle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Circle " "Found entity 1: sprite_Circle" {  } { { "spriteCircle.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spriteCircle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_circle.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_circle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Circle " "Found entity 1: ROM_Circle" {  } { { "ROM_Circle.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteposition.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteposition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePosition " "Found entity 1: spritePosition" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_X " "Found entity 1: ROM_X" {  } { { "ROM_X.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_X " "Found entity 1: sprite_X" {  } { { "sprite_X.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turnos.sv 1 1 " "Found 1 design units, including 1 entities, in source file turnos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Turnos " "Found entity 1: Turnos" {  } { { "Turnos.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonbouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buttonbouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buttonBouncer " "Found entity 1: buttonBouncer" {  } { { "buttonBouncer.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/buttonBouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mover.sv 1 1 " "Found 1 design units, including 1 entities, in source file mover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mover " "Found entity 1: Mover" {  } { { "Mover.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Mover.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ganador " "Found entity 1: Ganador" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineaganadoragen.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineaganadoragen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineaGanadoraGen " "Found entity 1: lineaGanadoraGen" {  } { { "lineaGanadoraGen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/lineaGanadoraGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxseleccionadorganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxseleccionadorganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxSeleccionadorGanador " "Found entity 1: muxSeleccionadorGanador" {  } { { "muxSeleccionadorGanador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionadorGanador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_x_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_x_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_X_Ganador " "Found entity 1: sprite_X_Ganador" {  } { { "sprite_X_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteposition_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteposition_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePosition_Ganador " "Found entity 1: spritePosition_Ganador" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_x_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_X_Ganador " "Found entity 1: ROM_X_Ganador" {  } { { "ROM_X_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_circle_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_circle_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Circle_Ganador " "Found entity 1: sprite_Circle_Ganador" {  } { { "sprite_Circle_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Circle_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_circle_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_circle_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Circle_Ganador " "Found entity 1: ROM_Circle_Ganador" {  } { { "ROM_Circle_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131223 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "temporizador.sv(5) " "Verilog HDL information at temporizador.sv(5): always construct contains both blocking and non-blocking assignments" {  } { { "temporizador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/temporizador.sv" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665356131228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/temporizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_empate.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_empate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Empate " "Found entity 1: sprite_Empate" {  } { { "sprite_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Empate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_empate.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_empate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Empate " "Found entity 1: ROM_Empate" {  } { { "ROM_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Empate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteposition_empate.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteposition_empate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePosition_Empate " "Found entity 1: spritePosition_Empate" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Empate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testgato.sv 1 1 " "Found 1 design units, including 1 entities, in source file testgato.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestGato " "Found entity 1: TestGato" {  } { { "TestGato.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/TestGato.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356131265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boton_Sel_lo controlTOP.sv(7) " "Verilog HDL Implicit Net warning at controlTOP.sv(7): created implicit net for \"boton_Sel_lo\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131266 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boton_Casilla_lo controlTOP.sv(8) " "Verilog HDL Implicit Net warning at controlTOP.sv(8): created implicit net for \"boton_Casilla_lo\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131266 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "guardado controlTOP.sv(21) " "Verilog HDL Implicit Net warning at controlTOP.sv(21): created implicit net for \"guardado\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131266 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tiempo controlTOP.sv(25) " "Verilog HDL Implicit Net warning at controlTOP.sv(25): created implicit net for \"tiempo\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131266 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "posicion_ra controlTOP.sv(25) " "Verilog HDL Implicit Net warning at controlTOP.sv(25): created implicit net for \"posicion_ra\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131266 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "visblelineas controlTOP.sv(84) " "Verilog HDL Implicit Net warning at controlTOP.sv(84): created implicit net for \"visblelineas\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131267 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lineas controlTOP.sv(103) " "Verilog HDL Implicit Net warning at controlTOP.sv(103): created implicit net for \"lineas\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131267 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sq_on spritePosition.sv(9) " "Verilog HDL Implicit Net warning at spritePosition.sv(9): created implicit net for \"sq_on\"" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131267 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "level_out Turnos.sv(3) " "Verilog HDL Implicit Net warning at Turnos.sv(3): created implicit net for \"level_out\"" {  } { { "Turnos.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sq_on spritePosition_Ganador.sv(9) " "Verilog HDL Implicit Net warning at spritePosition_Ganador.sv(9): created implicit net for \"sq_on\"" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Ganador.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sq_on spritePosition_Empate.sv(9) " "Verilog HDL Implicit Net warning at spritePosition_Empate.sv(9): created implicit net for \"sq_on\"" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Empate.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131268 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controlTOP.sv(105) " "Verilog HDL Instantiation warning at controlTOP.sv(105): instance has no name" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1665356131281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665356131361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorClk divisorClk:dv " "Elaborating entity \"divisorClk\" for hierarchy \"divisorClk:dv\"" {  } { { "vga.sv" "dv" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA controladorVGA:cntVGA " "Elaborating entity \"controladorVGA\" for hierarchy \"controladorVGA:cntVGA\"" {  } { { "vga.sv" "cntVGA" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorXY controladorVGA:cntVGA\|contadorXY:CXY " "Elaborating entity \"contadorXY\" for hierarchy \"controladorVGA:cntVGA\|contadorXY:CXY\"" {  } { { "controladorVGA.sv" "CXY" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controladorVGA.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlTOP controlTOP:control " "Elaborating entity \"controlTOP\" for hierarchy \"controlTOP:control\"" {  } { { "vga.sv" "control" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonBouncer controlTOP:control\|buttonBouncer:bouncer_Sel " "Elaborating entity \"buttonBouncer\" for hierarchy \"controlTOP:control\|buttonBouncer:bouncer_Sel\"" {  } { { "controlTOP.sv" "bouncer_Sel" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131405 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 buttonBouncer.sv(59) " "Verilog HDL assignment warning at buttonBouncer.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "buttonBouncer.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/buttonBouncer.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131407 "|vga|controlTOP:control|buttonBouncer:bouncer_Sel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Turnos controlTOP:control\|Turnos:turno " "Elaborating entity \"Turnos\" for hierarchy \"controlTOP:control\|Turnos:turno\"" {  } { { "controlTOP.sv" "turno" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mover controlTOP:control\|Mover:move " "Elaborating entity \"Mover\" for hierarchy \"controlTOP:control\|Mover:move\"" {  } { { "controlTOP.sv" "move" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen controlTOP:control\|rectgen:seleccionador " "Elaborating entity \"rectgen\" for hierarchy \"controlTOP:control\|rectgen:seleccionador\"" {  } { { "controlTOP.sv" "seleccionador" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131415 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(9) " "Verilog HDL assignment warning at rectgen.sv(9): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131417 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(10) " "Verilog HDL assignment warning at rectgen.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131417 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(11) " "Verilog HDL assignment warning at rectgen.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131417 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(12) " "Verilog HDL assignment warning at rectgen.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131417 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(13) " "Verilog HDL assignment warning at rectgen.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131417 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(14) " "Verilog HDL assignment warning at rectgen.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131418 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(15) " "Verilog HDL assignment warning at rectgen.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131418 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(16) " "Verilog HDL assignment warning at rectgen.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131418 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(17) " "Verilog HDL assignment warning at rectgen.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131418 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(18) " "Verilog HDL assignment warning at rectgen.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131418 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador controlTOP:control\|temporizador:tempo " "Elaborating entity \"temporizador\" for hierarchy \"controlTOP:control\|temporizador:tempo\"" {  } { { "controlTOP.sv" "tempo" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR controlTOP:control\|temporizador:tempo\|LFSR:lfsr " "Elaborating entity \"LFSR\" for hierarchy \"controlTOP:control\|temporizador:tempo\|LFSR:lfsr\"" {  } { { "temporizador.sv" "lfsr" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/temporizador.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile1x24b controlTOP:control\|regfile1x24b:memoria_Casillas " "Elaborating entity \"regfile1x24b\" for hierarchy \"controlTOP:control\|regfile1x24b:memoria_Casillas\"" {  } { { "controlTOP.sv" "memoria_Casillas" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 regfile1x24b.sv(19) " "Verilog HDL assignment warning at regfile1x24b.sv(19): truncated value with size 32 to match size of target (2)" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131428 "|vga|controlTOP:control|regfile1x24b:memoria_Casillas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 regfile1x24b.sv(28) " "Verilog HDL assignment warning at regfile1x24b.sv(28): truncated value with size 32 to match size of target (2)" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131428 "|vga|controlTOP:control|regfile1x24b:memoria_Casillas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 regfile1x24b.sv(36) " "Verilog HDL assignment warning at regfile1x24b.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131428 "|vga|controlTOP:control|regfile1x24b:memoria_Casillas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSeleccionador controlTOP:control\|muxSeleccionador:casilla0 " "Elaborating entity \"muxSeleccionador\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\"" {  } { { "controlTOP.sv" "casilla0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_X controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1 " "Elaborating entity \"sprite_X\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\"" {  } { { "muxSeleccionador.sv" "Jugador1" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_X controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom " "Elaborating entity \"ROM_X\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\"" {  } { { "sprite_X.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePosition controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|spritePosition:position " "Elaborating entity \"spritePosition\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|spritePosition:position\"" {  } { { "sprite_X.sv" "position" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(5) " "Verilog HDL assignment warning at spritePosition.sv(5): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131439 "|vga|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(6) " "Verilog HDL assignment warning at spritePosition.sv(6): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131439 "|vga|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(7) " "Verilog HDL assignment warning at spritePosition.sv(7): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131439 "|vga|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(8) " "Verilog HDL assignment warning at spritePosition.sv(8): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131439 "|vga|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|spritePosition:position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Circle controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2 " "Elaborating entity \"sprite_Circle\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\"" {  } { { "muxSeleccionador.sv" "Jugador2" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Circle controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom " "Elaborating entity \"ROM_Circle\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\"" {  } { { "spriteCircle.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spriteCircle.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lineas controlTOP:control\|lineas:CuatroLineas " "Elaborating entity \"lineas\" for hierarchy \"controlTOP:control\|lineas:CuatroLineas\"" {  } { { "controlTOP.sv" "CuatroLineas" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lineas.sv(4) " "Verilog HDL assignment warning at lineas.sv(4): truncated value with size 32 to match size of target (1)" {  } { { "lineas.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/lineas.sv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131493 "|vga|controlTOP:control|lineas:CuatroLineas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ganador controlTOP:control\|Ganador:ganador_ " "Elaborating entity \"Ganador\" for hierarchy \"controlTOP:control\|Ganador:ganador_\"" {  } { { "controlTOP.sv" "ganador_" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131494 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxLinea Ganador.sv(12) " "Verilog HDL Always Construct warning at Ganador.sv(12): inferring latch(es) for variable \"auxLinea\", which holds its previous value in one or more paths through the always construct" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665356131496 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxGanador Ganador.sv(12) " "Verilog HDL Always Construct warning at Ganador.sv(12): inferring latch(es) for variable \"auxGanador\", which holds its previous value in one or more paths through the always construct" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665356131496 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Ganador.sv(64) " "Verilog HDL assignment warning at Ganador.sv(64): truncated value with size 4 to match size of target (3)" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131496 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxGanador\[0\] Ganador.sv(12) " "Inferred latch for \"auxGanador\[0\]\" at Ganador.sv(12)" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131496 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxGanador\[1\] Ganador.sv(12) " "Inferred latch for \"auxGanador\[1\]\" at Ganador.sv(12)" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131496 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxLinea\[0\] Ganador.sv(12) " "Inferred latch for \"auxLinea\[0\]\" at Ganador.sv(12)" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131496 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxLinea\[1\] Ganador.sv(12) " "Inferred latch for \"auxLinea\[1\]\" at Ganador.sv(12)" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131496 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxLinea\[2\] Ganador.sv(12) " "Inferred latch for \"auxLinea\[2\]\" at Ganador.sv(12)" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356131497 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lineaGanadoraGen controlTOP:control\|lineaGanadoraGen:lineaganadora " "Elaborating entity \"lineaGanadoraGen\" for hierarchy \"controlTOP:control\|lineaGanadoraGen:lineaganadora\"" {  } { { "controlTOP.sv" "lineaganadora" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSeleccionadorGanador controlTOP:control\|muxSeleccionadorGanador:texto_ganador " "Elaborating entity \"muxSeleccionadorGanador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\"" {  } { { "controlTOP.sv" "texto_ganador" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_X_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1 " "Elaborating entity \"sprite_X_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\"" {  } { { "muxSeleccionadorGanador.sv" "Jugador1" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionadorGanador.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_X_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\|ROM_X_Ganador:rom " "Elaborating entity \"ROM_X_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\|ROM_X_Ganador:rom\"" {  } { { "sprite_X_Ganador.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X_Ganador.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePosition_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\|spritePosition_Ganador:position " "Elaborating entity \"spritePosition_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\|spritePosition_Ganador:position\"" {  } { { "sprite_X_Ganador.sv" "position" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X_Ganador.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition_Ganador.sv(6) " "Verilog HDL assignment warning at spritePosition_Ganador.sv(6): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Ganador.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131513 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_X_Ganador:Jugador1|spritePosition_Ganador:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition_Ganador.sv(8) " "Verilog HDL assignment warning at spritePosition_Ganador.sv(8): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Ganador.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131514 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_X_Ganador:Jugador1|spritePosition_Ganador:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 spritePosition_Ganador.sv(12) " "Verilog HDL assignment warning at spritePosition_Ganador.sv(12): truncated value with size 10 to match size of target (4)" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Ganador.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131514 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_X_Ganador:Jugador1|spritePosition_Ganador:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 spritePosition_Ganador.sv(13) " "Verilog HDL assignment warning at spritePosition_Ganador.sv(13): truncated value with size 10 to match size of target (7)" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Ganador.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131514 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_X_Ganador:Jugador1|spritePosition_Ganador:position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Circle_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Circle_Ganador:Jugador2 " "Elaborating entity \"sprite_Circle_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Circle_Ganador:Jugador2\"" {  } { { "muxSeleccionadorGanador.sv" "Jugador2" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionadorGanador.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Circle_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Circle_Ganador:Jugador2\|ROM_Circle_Ganador:rom " "Elaborating entity \"ROM_Circle_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Circle_Ganador:Jugador2\|ROM_Circle_Ganador:rom\"" {  } { { "sprite_Circle_Ganador.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Circle_Ganador.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Empate controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados " "Elaborating entity \"sprite_Empate\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\"" {  } { { "muxSeleccionadorGanador.sv" "empatados" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionadorGanador.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Empate controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\|ROM_Empate:rom " "Elaborating entity \"ROM_Empate\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\|ROM_Empate:rom\"" {  } { { "sprite_Empate.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Empate.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePosition_Empate controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\|spritePosition_Empate:position " "Elaborating entity \"spritePosition_Empate\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\|spritePosition_Empate:position\"" {  } { { "sprite_Empate.sv" "position" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Empate.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131529 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition_Empate.sv(6) " "Verilog HDL assignment warning at spritePosition_Empate.sv(6): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Empate.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131530 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_Empate:empatados|spritePosition_Empate:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition_Empate.sv(8) " "Verilog HDL assignment warning at spritePosition_Empate.sv(8): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Empate.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131530 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_Empate:empatados|spritePosition_Empate:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 spritePosition_Empate.sv(12) " "Verilog HDL assignment warning at spritePosition_Empate.sv(12): truncated value with size 10 to match size of target (4)" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Empate.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131530 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_Empate:empatados|spritePosition_Empate:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 spritePosition_Empate.sv(13) " "Verilog HDL assignment warning at spritePosition_Empate.sv(13): truncated value with size 10 to match size of target (8)" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Empate.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665356131531 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_Empate:empatados|spritePosition_Empate:position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9a1 controlTOP:control\|mux_9a1:comb_40 " "Elaborating entity \"mux_9a1\" for hierarchy \"controlTOP:control\|mux_9a1:comb_40\"" {  } { { "controlTOP.sv" "comb_40" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356131532 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "visible_lineaganadora mux_9a1.sv(10) " "Verilog HDL Always Construct warning at mux_9a1.sv(10): variable \"visible_lineaganadora\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665356131535 "|vga|controlTOP:control|mux_9a1:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "visible_texto mux_9a1.sv(10) " "Verilog HDL Always Construct warning at mux_9a1.sv(10): variable \"visible_texto\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665356131535 "|vga|controlTOP:control|mux_9a1:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb_texto mux_9a1.sv(13) " "Verilog HDL Always Construct warning at mux_9a1.sv(13): variable \"rgb_texto\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665356131535 "|vga|controlTOP:control|mux_9a1:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 mux_9a1.sv(15) " "Verilog HDL Always Construct warning at mux_9a1.sv(15): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665356131536 "|vga|controlTOP:control|mux_9a1:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 mux_9a1.sv(16) " "Verilog HDL Always Construct warning at mux_9a1.sv(16): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665356131536 "|vga|controlTOP:control|mux_9a1:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 mux_9a1.sv(17) " "Verilog HDL Always Construct warning at mux_9a1.sv(17): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665356131536 "|vga|controlTOP:control|mux_9a1:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 mux_9a1.sv(18) " "Verilog HDL Always Construct warning at mux_9a1.sv(18): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665356131536 "|vga|controlTOP:control|mux_9a1:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 mux_9a1.sv(19) " "Verilog HDL Always Construct warning at mux_9a1.sv(19): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665356131536 "|vga|controlTOP:control|mux_9a1:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 mux_9a1.sv(20) " "Verilog HDL Always Construct warning at mux_9a1.sv(20): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665356131536 "|vga|controlTOP:control|mux_9a1:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 mux_9a1.sv(21) " "Verilog HDL Always Construct warning at mux_9a1.sv(21): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665356131536 "|vga|controlTOP:control|mux_9a1:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 mux_9a1.sv(22) " "Verilog HDL Always Construct warning at mux_9a1.sv(22): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665356131536 "|vga|controlTOP:control|mux_9a1:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 mux_9a1.sv(23) " "Verilog HDL Always Construct warning at mux_9a1.sv(23): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665356131536 "|vga|controlTOP:control|mux_9a1:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb_texto mux_9a1.sv(27) " "Verilog HDL Always Construct warning at mux_9a1.sv(27): variable \"rgb_texto\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665356131536 "|vga|controlTOP:control|mux_9a1:comb_7"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "18 " "Found 18 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla8\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla8\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla8\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla8\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla7\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla7\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla7\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla7\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla6\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla6\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla6\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla6\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla5\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla5\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla5\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla5\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla4\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla4\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla4\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla4\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla3\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla3\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla3\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla3\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla2\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla2\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla2\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla2\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla1\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla1\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla1\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla1\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665356132587 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1665356132587 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665356136223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665356138524 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665356139757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356139802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665356139920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356139920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "855 " "Implemented 855 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665356139994 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665356139994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "821 " "Implemented 821 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665356139994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665356139994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665356140021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 16:55:40 2022 " "Processing ended: Sun Oct 09 16:55:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665356140021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665356140021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665356140021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356140021 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665356141365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665356141366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 16:55:40 2022 " "Processing started: Sun Oct 09 16:55:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665356141366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665356141366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vgaController -c vgaController " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665356141367 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665356141531 ""}
{ "Info" "0" "" "Project  = vgaController" {  } {  } 0 0 "Project  = vgaController" 0 0 "Fitter" 0 0 1665356141532 ""}
{ "Info" "0" "" "Revision = vgaController" {  } {  } 0 0 "Revision = vgaController" 0 0 "Fitter" 0 0 1665356141532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665356141841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665356141841 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vgaController 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"vgaController\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665356141865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665356141953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665356141953 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665356143224 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665356143268 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665356143456 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1665356162333 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665356162370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665356162377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665356162377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665356162378 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665356162379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665356162379 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665356162379 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1665356163384 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaController.sdc " "Synopsys Design Constraints File file not found: 'vgaController.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665356163385 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665356163385 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665356163392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1665356163393 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665356163393 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665356163431 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665356163432 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665356163432 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665356163467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665356174437 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1665356174944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665356184509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665356189874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665356192967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665356192967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665356194651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y70 X44_Y81 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81" {  } { { "loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81"} { { 12 { 0 ""} 33 70 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665356203988 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665356203988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665356208198 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665356208198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665356208206 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.27 " "Total time spent on timing analysis during the Fitter is 2.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665356212399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665356212437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665356213446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665356213447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665356214791 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665356220119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.fit.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665356220798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6526 " "Peak virtual memory: 6526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665356222006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 16:57:02 2022 " "Processing ended: Sun Oct 09 16:57:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665356222006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665356222006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:01 " "Total CPU time (on all processors): 00:03:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665356222006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665356222006 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665356223987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665356223987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 16:57:03 2022 " "Processing started: Sun Oct 09 16:57:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665356223987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665356223987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vgaController -c vgaController " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665356223987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665356224744 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665356235043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665356235898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 16:57:15 2022 " "Processing ended: Sun Oct 09 16:57:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665356235898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665356235898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665356235898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665356235898 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665356236631 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665356237381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665356237382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 16:57:17 2022 " "Processing started: Sun Oct 09 16:57:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665356237382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665356237382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vgaController -c vgaController " "Command: quartus_sta vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665356237382 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665356237457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665356238308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665356238308 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356238397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356238397 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1665356239578 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaController.sdc " "Synopsys Design Constraints File file not found: 'vgaController.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665356239646 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356239646 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorClk:dv\|clock_25 divisorClk:dv\|clock_25 " "create_clock -period 1.000 -name divisorClk:dv\|clock_25 divisorClk:dv\|clock_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665356239652 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665356239652 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlTOP:control\|Ganador:ganador_\|estadoActual.1 controlTOP:control\|Ganador:ganador_\|estadoActual.1 " "create_clock -period 1.000 -name controlTOP:control\|Ganador:ganador_\|estadoActual.1 controlTOP:control\|Ganador:ganador_\|estadoActual.1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665356239652 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665356239652 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665356239661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665356239766 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665356239767 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665356239787 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665356239922 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665356239922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.984 " "Worst-case setup slack is -4.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.984            -417.308 divisorClk:dv\|clock_25  " "   -4.984            -417.308 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.669             -20.368 controlTOP:control\|Ganador:ganador_\|estadoActual.1  " "   -4.669             -20.368 controlTOP:control\|Ganador:ganador_\|estadoActual.1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.784              -1.384 clk  " "   -0.784              -1.384 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356239926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 divisorClk:dv\|clock_25  " "    0.245               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk  " "    0.373               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1  " "    0.929               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356239938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665356239947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665356239960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.854 " "Worst-case minimum pulse width slack is -0.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854              -4.417 clk  " "   -0.854              -4.417 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -67.884 divisorClk:dv\|clock_25  " "   -0.394             -67.884 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1  " "    0.411               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356239964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356239964 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665356239984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665356240058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665356242243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665356242374 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665356242391 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665356242391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.828 " "Worst-case setup slack is -4.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.828            -408.302 divisorClk:dv\|clock_25  " "   -4.828            -408.302 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.492             -19.830 controlTOP:control\|Ganador:ganador_\|estadoActual.1  " "   -4.492             -19.830 controlTOP:control\|Ganador:ganador_\|estadoActual.1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737              -1.291 clk  " "   -0.737              -1.291 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356242393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.224 " "Worst-case hold slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 divisorClk:dv\|clock_25  " "    0.224               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 clk  " "    0.349               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1  " "    0.803               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356242401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665356242406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665356242408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.871 " "Worst-case minimum pulse width slack is -0.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.871              -4.599 clk  " "   -0.871              -4.599 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -66.329 divisorClk:dv\|clock_25  " "   -0.394             -66.329 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1  " "    0.383               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356242413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356242413 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665356242424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665356242570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665356244758 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665356245042 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665356245050 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665356245050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.829 " "Worst-case setup slack is -2.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.829            -205.288 divisorClk:dv\|clock_25  " "   -2.829            -205.288 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.265              -9.668 controlTOP:control\|Ganador:ganador_\|estadoActual.1  " "   -2.265              -9.668 controlTOP:control\|Ganador:ganador_\|estadoActual.1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297              -0.297 clk  " "   -0.297              -0.297 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356245053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.065 " "Worst-case hold slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 divisorClk:dv\|clock_25  " "    0.065               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clk  " "    0.161               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1  " "    0.344               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356245066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665356245075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665356245085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.777 " "Worst-case minimum pulse width slack is -0.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.777              -3.614 clk  " "   -0.777              -3.614 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.066 divisorClk:dv\|clock_25  " "   -0.014              -0.066 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1  " "    0.440               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356245103 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665356245122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665356245579 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665356245590 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665356245590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.483 " "Worst-case setup slack is -2.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.483            -181.673 divisorClk:dv\|clock_25  " "   -2.483            -181.673 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.004              -8.507 controlTOP:control\|Ganador:ganador_\|estadoActual.1  " "   -2.004              -8.507 controlTOP:control\|Ganador:ganador_\|estadoActual.1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -0.205 clk  " "   -0.205              -0.205 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356245593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.013 " "Worst-case hold slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 divisorClk:dv\|clock_25  " "    0.013               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 clk  " "    0.133               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1  " "    0.258               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356245606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665356245615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665356245619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.746 " "Worst-case minimum pulse width slack is -0.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.746              -3.452 clk  " "   -0.746              -3.452 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 divisorClk:dv\|clock_25  " "    0.023               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1  " "    0.450               0.000 controlTOP:control\|Ganador:ganador_\|estadoActual.1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665356245629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665356245629 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665356248302 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665356248309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5147 " "Peak virtual memory: 5147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665356248374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 16:57:28 2022 " "Processing ended: Sun Oct 09 16:57:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665356248374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665356248374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665356248374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665356248374 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1665356249467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665356249468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 16:57:29 2022 " "Processing started: Sun Oct 09 16:57:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665356249468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665356249468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vgaController -c vgaController " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665356249468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1665356250863 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaController.svo C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/simulation/modelsim/ simulation " "Generated file vgaController.svo in folder \"C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665356251261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665356251346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 16:57:31 2022 " "Processing ended: Sun Oct 09 16:57:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665356251346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665356251346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665356251346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665356251346 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665356252080 ""}
