library ieee;
use ieee.std_logic_11564.all;
library work;
use work.Gates.all;
 entity nand_and is
 port(in1,in2 :in std_logic;
 out1 : out std_logic);
 end entity;
  architecture struct of nand_and  is
    signal sig1,sig2 :std_logic;
	 
	 begin
	 inst1:NAND_2 port map(A=>in1,B=>in2,Y=>sig1);
	 inst1:NAND_2 port map(A=>sig1,Y=>out1);	 
	 
	 end architecture;