{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603253733993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603253734004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 09:45:33 2020 " "Processing started: Wed Oct 21 09:45:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603253734004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253734004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_phase1 -c Processor_phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_phase1 -c Processor_phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253734004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603253734323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603253734323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_4.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_4 " "Found entity 1: phase_4" {  } { { "phase_4.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_2 " "Found entity 1: phase_2" {  } { { "phase_2.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_test_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_test_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_test_Clock_divider " "Found entity 1: clock_test_Clock_divider" {  } { { "clock_test_Clock_divider.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/clock_test_Clock_divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_z.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_z " "Found entity 1: reg_z" {  } { { "reg_z.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/reg_z.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer_8bit " "Found entity 1: read_buffer_8bit" {  } { { "read_buffer_8bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/read_buffer_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer_16bit " "Found entity 1: read_buffer_16bit" {  } { { "read_buffer_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/read_buffer_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wtr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file wtr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTR_Decoder " "Found entity 1: WTR_Decoder" {  } { { "WTR_Decoder.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/WTR_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wta_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wta_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTA_mux " "Found entity 1: WTA_mux" {  } { { "WTA_mux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/WTA_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RST_Decoder " "Found entity 1: RST_Decoder" {  } { { "RST_Decoder.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/RST_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file opr_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 OPR_demux " "Found entity 1: OPR_demux" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/OPR_demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 INC_Decoder " "Found entity 1: INC_Decoder" {  } { { "INC_Decoder.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/INC_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_8bit " "Found entity 1: reg_type3_8bit" {  } { { "reg_type3_8bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/reg_type3_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_16bit " "Found entity 1: reg_type3_16bit" {  } { { "reg_type3_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/reg_type3_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type2_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type2_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type2_16bit " "Found entity 1: reg_type2_16bit" {  } { { "reg_type2_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/reg_type2_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type1_8bit " "Found entity 1: reg_type1_8bit" {  } { { "reg_type1_8bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/reg_type1_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type1_16bit " "Found entity 1: reg_type1_16bit" {  } { { "reg_type1_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/reg_type1_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_SUM " "Found entity 1: reg_SUM" {  } { { "reg_SUM.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/reg_SUM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ac " "Found entity 1: reg_ac" {  } { { "reg_ac.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/reg_ac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_16bit_test.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_16bit_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_16bit_test " "Found entity 1: reg_type3_16bit_test" {  } { { "reg_type3_16bit_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/reg_type3_16bit_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dataout Dataout phase1.v(8) " "Verilog HDL Declaration information at phase1.v(8): object \"dataout\" differs only in case from object \"Dataout\" in the same scope" {  } { { "phase1.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603253751284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1.v 1 1 " "Found 1 design units, including 1 entities, in source file phase1.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase1 " "Found entity 1: phase1" {  } { { "phase1.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "alu_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/alu_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603253751284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253751284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phase_4 " "Elaborating entity \"phase_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603253751404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 phase_4.v(21) " "Verilog HDL assignment warning at phase_4.v(21): truncated value with size 8 to match size of target (4)" {  } { { "phase_4.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603253751424 "|phase_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 phase_4.v(22) " "Verilog HDL assignment warning at phase_4.v(22): truncated value with size 16 to match size of target (4)" {  } { { "phase_4.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603253751424 "|phase_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type3_16bit reg_type3_16bit:PC " "Elaborating entity \"reg_type3_16bit\" for hierarchy \"reg_type3_16bit:PC\"" {  } { { "phase_4.v" "PC" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603253751504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_type3_16bit.v(18) " "Verilog HDL assignment warning at reg_type3_16bit.v(18): truncated value with size 32 to match size of target (16)" {  } { { "reg_type3_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/reg_type3_16bit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603253751504 "|phase_2|reg_type3_16bit:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:IRAM " "Elaborating entity \"memory\" for hierarchy \"memory:IRAM\"" {  } { { "phase_4.v" "IRAM" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603253751504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 memory.v(18) " "Verilog HDL assignment warning at memory.v(18): truncated value with size 8 to match size of target (4)" {  } { { "memory.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/memory.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603253751584 "|phase_4|memory:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 memory.v(8) " "Net \"ram.data_a\" at memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603253751624 "|phase_4|memory:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 memory.v(8) " "Net \"ram.waddr_a\" at memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603253751624 "|phase_4|memory:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 memory.v(8) " "Net \"ram.we_a\" at memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603253751624 "|phase_4|memory:IRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS BUS:A_bus " "Elaborating entity \"BUS\" for hierarchy \"BUS:A_bus\"" {  } { { "phase_4.v" "A_bus" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603253751694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type1_8bit reg_type1_8bit:reg_DR " "Elaborating entity \"reg_type1_8bit\" for hierarchy \"reg_type1_8bit:reg_DR\"" {  } { { "phase_4.v" "reg_DR" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603253751694 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[7\] " "Net \"memout\[7\]\" is missing source, defaulting to GND" {  } { { "phase_4.v" "memout\[7\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603253751762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[6\] " "Net \"memout\[6\]\" is missing source, defaulting to GND" {  } { { "phase_4.v" "memout\[6\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603253751762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[5\] " "Net \"memout\[5\]\" is missing source, defaulting to GND" {  } { { "phase_4.v" "memout\[5\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603253751762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[4\] " "Net \"memout\[4\]\" is missing source, defaulting to GND" {  } { { "phase_4.v" "memout\[4\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603253751762 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603253751762 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[7\] " "Net \"memout\[7\]\" is missing source, defaulting to GND" {  } { { "phase_4.v" "memout\[7\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603253751762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[6\] " "Net \"memout\[6\]\" is missing source, defaulting to GND" {  } { { "phase_4.v" "memout\[6\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603253751762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[5\] " "Net \"memout\[5\]\" is missing source, defaulting to GND" {  } { { "phase_4.v" "memout\[5\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603253751762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[4\] " "Net \"memout\[4\]\" is missing source, defaulting to GND" {  } { { "phase_4.v" "memout\[4\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603253751762 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603253751762 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory:IRAM\|ram " "RAM logic \"memory:IRAM\|ram\" is uninferred due to inappropriate RAM size" {  } { { "memory.v" "ram" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/memory.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1603253752037 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603253752037 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 61 C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif " "Memory depth (64) in the design file differs from memory depth (61) in the Memory Initialization File \"C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1603253752037 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1603253752037 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603253752292 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DR_out\[2\] GND " "Pin \"DR_out\[2\]\" is stuck at GND" {  } { { "phase_4.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603253752327 "|phase_4|DR_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR_out\[3\] GND " "Pin \"DR_out\[3\]\" is stuck at GND" {  } { { "phase_4.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603253752327 "|phase_4|DR_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[2\] GND " "Pin \"bus_out\[2\]\" is stuck at GND" {  } { { "phase_4.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603253752327 "|phase_4|bus_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[3\] GND " "Pin \"bus_out\[3\]\" is stuck at GND" {  } { { "phase_4.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603253752327 "|phase_4|bus_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[2\] GND " "Pin \"dataout\[2\]\" is stuck at GND" {  } { { "phase_4.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603253752327 "|phase_4|dataout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[3\] GND " "Pin \"dataout\[3\]\" is stuck at GND" {  } { { "phase_4.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase_4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603253752327 "|phase_4|dataout[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603253752327 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603253752427 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603253752932 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/output_files/Processor_phase1.map.smsg " "Generated suppressed messages file C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/output_files/Processor_phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253752967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603253753237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603253753237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603253753332 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603253753332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603253753332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603253753332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603253753377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 09:45:53 2020 " "Processing ended: Wed Oct 21 09:45:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603253753377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603253753377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603253753377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603253753377 ""}
