#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d8789f43f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001d878a71380_0 .net "PC", 31 0, v000001d878a69d30_0;  1 drivers
v000001d878a71920_0 .var "clk", 0 0;
v000001d878a71f60_0 .net "clkout", 0 0, L_000001d878a72f50;  1 drivers
v000001d878a72a00_0 .net "cycles_consumed", 31 0, v000001d878a71100_0;  1 drivers
v000001d878a72140_0 .var "rst", 0 0;
S_000001d8789962a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001d8789f43f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001d878a0f560 .param/l "RType" 0 4 2, C4<000000>;
P_000001d878a0f598 .param/l "add" 0 4 5, C4<100000>;
P_000001d878a0f5d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d878a0f608 .param/l "addu" 0 4 5, C4<100001>;
P_000001d878a0f640 .param/l "and_" 0 4 5, C4<100100>;
P_000001d878a0f678 .param/l "andi" 0 4 8, C4<001100>;
P_000001d878a0f6b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d878a0f6e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d878a0f720 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d878a0f758 .param/l "j" 0 4 12, C4<000010>;
P_000001d878a0f790 .param/l "jal" 0 4 12, C4<000011>;
P_000001d878a0f7c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d878a0f800 .param/l "lw" 0 4 8, C4<100011>;
P_000001d878a0f838 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d878a0f870 .param/l "or_" 0 4 5, C4<100101>;
P_000001d878a0f8a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d878a0f8e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d878a0f918 .param/l "sll" 0 4 6, C4<000000>;
P_000001d878a0f950 .param/l "slt" 0 4 5, C4<101010>;
P_000001d878a0f988 .param/l "slti" 0 4 8, C4<101010>;
P_000001d878a0f9c0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d878a0f9f8 .param/l "sub" 0 4 5, C4<100010>;
P_000001d878a0fa30 .param/l "subu" 0 4 5, C4<100011>;
P_000001d878a0fa68 .param/l "sw" 0 4 8, C4<101011>;
P_000001d878a0faa0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d878a0fad8 .param/l "xori" 0 4 8, C4<001110>;
L_000001d878a73b90 .functor NOT 1, v000001d878a72140_0, C4<0>, C4<0>, C4<0>;
L_000001d878a72cb0 .functor NOT 1, v000001d878a72140_0, C4<0>, C4<0>, C4<0>;
L_000001d878a72ee0 .functor NOT 1, v000001d878a72140_0, C4<0>, C4<0>, C4<0>;
L_000001d878a72d20 .functor NOT 1, v000001d878a72140_0, C4<0>, C4<0>, C4<0>;
L_000001d878a73420 .functor NOT 1, v000001d878a72140_0, C4<0>, C4<0>, C4<0>;
L_000001d878a73880 .functor NOT 1, v000001d878a72140_0, C4<0>, C4<0>, C4<0>;
L_000001d878a72e00 .functor NOT 1, v000001d878a72140_0, C4<0>, C4<0>, C4<0>;
L_000001d878a73500 .functor NOT 1, v000001d878a72140_0, C4<0>, C4<0>, C4<0>;
L_000001d878a72f50 .functor OR 1, v000001d878a71920_0, v000001d8789facd0_0, C4<0>, C4<0>;
L_000001d878a73570 .functor OR 1, L_000001d878abd170, L_000001d878abcdb0, C4<0>, C4<0>;
L_000001d878a73490 .functor AND 1, L_000001d878abd2b0, L_000001d878abd350, C4<1>, C4<1>;
L_000001d878a739d0 .functor NOT 1, v000001d878a72140_0, C4<0>, C4<0>, C4<0>;
L_000001d878a73030 .functor OR 1, L_000001d878abd0d0, L_000001d878abdb70, C4<0>, C4<0>;
L_000001d878a73110 .functor OR 1, L_000001d878a73030, L_000001d878abcb30, C4<0>, C4<0>;
L_000001d878a730a0 .functor OR 1, L_000001d878abcef0, L_000001d878acf2d0, C4<0>, C4<0>;
L_000001d878a73180 .functor AND 1, L_000001d878abcd10, L_000001d878a730a0, C4<1>, C4<1>;
L_000001d878a73260 .functor OR 1, L_000001d878acf230, L_000001d878acea10, C4<0>, C4<0>;
L_000001d878a73650 .functor AND 1, L_000001d878ace010, L_000001d878a73260, C4<1>, C4<1>;
L_000001d878a731f0 .functor NOT 1, L_000001d878a72f50, C4<0>, C4<0>, C4<0>;
v000001d878a6a0f0_0 .net "ALUOp", 3 0, v000001d8789fb310_0;  1 drivers
v000001d878a6a230_0 .net "ALUResult", 31 0, v000001d878a69970_0;  1 drivers
v000001d878a6a2d0_0 .net "ALUSrc", 0 0, v000001d8789faff0_0;  1 drivers
v000001d878a2bd40_0 .net "ALUin2", 31 0, L_000001d878acfa50;  1 drivers
v000001d878a2c1a0_0 .net "MemReadEn", 0 0, v000001d8789f9a10_0;  1 drivers
v000001d878a2c4c0_0 .net "MemWriteEn", 0 0, v000001d8789faf50_0;  1 drivers
v000001d878a2daa0_0 .net "MemtoReg", 0 0, v000001d8789faaf0_0;  1 drivers
v000001d878a2d0a0_0 .net "PC", 31 0, v000001d878a69d30_0;  alias, 1 drivers
v000001d878a2d000_0 .net "PCPlus1", 31 0, L_000001d878abc9f0;  1 drivers
v000001d878a2cc40_0 .net "PCsrc", 0 0, v000001d878a68bb0_0;  1 drivers
v000001d878a2c100_0 .net "RegDst", 0 0, v000001d8789fac30_0;  1 drivers
v000001d878a2c2e0_0 .net "RegWriteEn", 0 0, v000001d8789f9dd0_0;  1 drivers
v000001d878a2bca0_0 .net "WriteRegister", 4 0, L_000001d878abbeb0;  1 drivers
v000001d878a2c6a0_0 .net *"_ivl_0", 0 0, L_000001d878a73b90;  1 drivers
L_000001d878a73cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d878a2bf20_0 .net/2u *"_ivl_10", 4 0, L_000001d878a73cc0;  1 drivers
L_000001d878a740b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a2c240_0 .net *"_ivl_101", 15 0, L_000001d878a740b0;  1 drivers
v000001d878a2c380_0 .net *"_ivl_102", 31 0, L_000001d878abc3b0;  1 drivers
L_000001d878a740f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a2d140_0 .net *"_ivl_105", 25 0, L_000001d878a740f8;  1 drivers
L_000001d878a74140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a2c9c0_0 .net/2u *"_ivl_106", 31 0, L_000001d878a74140;  1 drivers
v000001d878a2cba0_0 .net *"_ivl_108", 0 0, L_000001d878abd2b0;  1 drivers
L_000001d878a74188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d878a2cd80_0 .net/2u *"_ivl_110", 5 0, L_000001d878a74188;  1 drivers
v000001d878a2bc00_0 .net *"_ivl_112", 0 0, L_000001d878abd350;  1 drivers
v000001d878a2d3c0_0 .net *"_ivl_115", 0 0, L_000001d878a73490;  1 drivers
v000001d878a2d320_0 .net *"_ivl_116", 47 0, L_000001d878abd3f0;  1 drivers
L_000001d878a741d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a2be80_0 .net *"_ivl_119", 15 0, L_000001d878a741d0;  1 drivers
L_000001d878a73d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d878a2d8c0_0 .net/2u *"_ivl_12", 5 0, L_000001d878a73d08;  1 drivers
v000001d878a2bde0_0 .net *"_ivl_120", 47 0, L_000001d878abc270;  1 drivers
L_000001d878a74218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a2d780_0 .net *"_ivl_123", 15 0, L_000001d878a74218;  1 drivers
v000001d878a2c560_0 .net *"_ivl_125", 0 0, L_000001d878abd030;  1 drivers
v000001d878a2bfc0_0 .net *"_ivl_126", 31 0, L_000001d878abd490;  1 drivers
v000001d878a2cce0_0 .net *"_ivl_128", 47 0, L_000001d878abbd70;  1 drivers
v000001d878a2c060_0 .net *"_ivl_130", 47 0, L_000001d878abd990;  1 drivers
v000001d878a2cf60_0 .net *"_ivl_132", 47 0, L_000001d878abd530;  1 drivers
v000001d878a2ce20_0 .net *"_ivl_134", 47 0, L_000001d878abda30;  1 drivers
v000001d878a2c740_0 .net *"_ivl_14", 0 0, L_000001d878a72320;  1 drivers
v000001d878a2c600_0 .net *"_ivl_140", 0 0, L_000001d878a739d0;  1 drivers
L_000001d878a742a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a2d1e0_0 .net/2u *"_ivl_142", 31 0, L_000001d878a742a8;  1 drivers
L_000001d878a74380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d878a2d820_0 .net/2u *"_ivl_146", 5 0, L_000001d878a74380;  1 drivers
v000001d878a2c420_0 .net *"_ivl_148", 0 0, L_000001d878abd0d0;  1 drivers
L_000001d878a743c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d878a2c7e0_0 .net/2u *"_ivl_150", 5 0, L_000001d878a743c8;  1 drivers
v000001d878a2c880_0 .net *"_ivl_152", 0 0, L_000001d878abdb70;  1 drivers
v000001d878a2ca60_0 .net *"_ivl_155", 0 0, L_000001d878a73030;  1 drivers
L_000001d878a74410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d878a2d280_0 .net/2u *"_ivl_156", 5 0, L_000001d878a74410;  1 drivers
v000001d878a2c920_0 .net *"_ivl_158", 0 0, L_000001d878abcb30;  1 drivers
L_000001d878a73d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d878a2d460_0 .net/2u *"_ivl_16", 4 0, L_000001d878a73d50;  1 drivers
v000001d878a2cb00_0 .net *"_ivl_161", 0 0, L_000001d878a73110;  1 drivers
L_000001d878a74458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a2cec0_0 .net/2u *"_ivl_162", 15 0, L_000001d878a74458;  1 drivers
v000001d878a2d500_0 .net *"_ivl_164", 31 0, L_000001d878abc130;  1 drivers
v000001d878a2d960_0 .net *"_ivl_167", 0 0, L_000001d878abc590;  1 drivers
v000001d878a2d5a0_0 .net *"_ivl_168", 15 0, L_000001d878abcbd0;  1 drivers
v000001d878a2d640_0 .net *"_ivl_170", 31 0, L_000001d878abcc70;  1 drivers
v000001d878a2d6e0_0 .net *"_ivl_174", 31 0, L_000001d878abce50;  1 drivers
L_000001d878a744a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a2da00_0 .net *"_ivl_177", 25 0, L_000001d878a744a0;  1 drivers
L_000001d878a744e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a6f690_0 .net/2u *"_ivl_178", 31 0, L_000001d878a744e8;  1 drivers
v000001d878a6faf0_0 .net *"_ivl_180", 0 0, L_000001d878abcd10;  1 drivers
L_000001d878a74530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d878a6ed30_0 .net/2u *"_ivl_182", 5 0, L_000001d878a74530;  1 drivers
v000001d878a6ef10_0 .net *"_ivl_184", 0 0, L_000001d878abcef0;  1 drivers
L_000001d878a74578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d878a6f050_0 .net/2u *"_ivl_186", 5 0, L_000001d878a74578;  1 drivers
v000001d878a708b0_0 .net *"_ivl_188", 0 0, L_000001d878acf2d0;  1 drivers
v000001d878a6f730_0 .net *"_ivl_19", 4 0, L_000001d878a723c0;  1 drivers
v000001d878a6ff50_0 .net *"_ivl_191", 0 0, L_000001d878a730a0;  1 drivers
v000001d878a6fb90_0 .net *"_ivl_193", 0 0, L_000001d878a73180;  1 drivers
L_000001d878a745c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d878a70950_0 .net/2u *"_ivl_194", 5 0, L_000001d878a745c0;  1 drivers
v000001d878a6f7d0_0 .net *"_ivl_196", 0 0, L_000001d878acf050;  1 drivers
L_000001d878a74608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d878a6fc30_0 .net/2u *"_ivl_198", 31 0, L_000001d878a74608;  1 drivers
L_000001d878a73c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d878a6ec90_0 .net/2u *"_ivl_2", 5 0, L_000001d878a73c78;  1 drivers
v000001d878a709f0_0 .net *"_ivl_20", 4 0, L_000001d878a72460;  1 drivers
v000001d878a706d0_0 .net *"_ivl_200", 31 0, L_000001d878acf190;  1 drivers
v000001d878a6f230_0 .net *"_ivl_204", 31 0, L_000001d878acf410;  1 drivers
L_000001d878a74650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a703b0_0 .net *"_ivl_207", 25 0, L_000001d878a74650;  1 drivers
L_000001d878a74698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a6edd0_0 .net/2u *"_ivl_208", 31 0, L_000001d878a74698;  1 drivers
v000001d878a70b30_0 .net *"_ivl_210", 0 0, L_000001d878ace010;  1 drivers
L_000001d878a746e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d878a6f370_0 .net/2u *"_ivl_212", 5 0, L_000001d878a746e0;  1 drivers
v000001d878a6fcd0_0 .net *"_ivl_214", 0 0, L_000001d878acf230;  1 drivers
L_000001d878a74728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d878a70770_0 .net/2u *"_ivl_216", 5 0, L_000001d878a74728;  1 drivers
v000001d878a6f190_0 .net *"_ivl_218", 0 0, L_000001d878acea10;  1 drivers
v000001d878a70a90_0 .net *"_ivl_221", 0 0, L_000001d878a73260;  1 drivers
v000001d878a70810_0 .net *"_ivl_223", 0 0, L_000001d878a73650;  1 drivers
L_000001d878a74770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d878a6fe10_0 .net/2u *"_ivl_224", 5 0, L_000001d878a74770;  1 drivers
v000001d878a6f550_0 .net *"_ivl_226", 0 0, L_000001d878acf690;  1 drivers
v000001d878a6efb0_0 .net *"_ivl_228", 31 0, L_000001d878ace0b0;  1 drivers
v000001d878a6f910_0 .net *"_ivl_24", 0 0, L_000001d878a72ee0;  1 drivers
L_000001d878a73d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d878a6f2d0_0 .net/2u *"_ivl_26", 4 0, L_000001d878a73d98;  1 drivers
v000001d878a6f4b0_0 .net *"_ivl_29", 4 0, L_000001d878a72640;  1 drivers
v000001d878a6f5f0_0 .net *"_ivl_32", 0 0, L_000001d878a72d20;  1 drivers
L_000001d878a73de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d878a6ee70_0 .net/2u *"_ivl_34", 4 0, L_000001d878a73de0;  1 drivers
v000001d878a6fa50_0 .net *"_ivl_37", 4 0, L_000001d878a72780;  1 drivers
v000001d878a70630_0 .net *"_ivl_40", 0 0, L_000001d878a73420;  1 drivers
L_000001d878a73e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a70270_0 .net/2u *"_ivl_42", 15 0, L_000001d878a73e28;  1 drivers
v000001d878a6f0f0_0 .net *"_ivl_45", 15 0, L_000001d878abc630;  1 drivers
v000001d878a6f870_0 .net *"_ivl_48", 0 0, L_000001d878a73880;  1 drivers
v000001d878a6f410_0 .net *"_ivl_5", 5 0, L_000001d878a72aa0;  1 drivers
L_000001d878a73e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a70310_0 .net/2u *"_ivl_50", 36 0, L_000001d878a73e70;  1 drivers
L_000001d878a73eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a6fd70_0 .net/2u *"_ivl_52", 31 0, L_000001d878a73eb8;  1 drivers
v000001d878a6f9b0_0 .net *"_ivl_55", 4 0, L_000001d878abc6d0;  1 drivers
v000001d878a6fff0_0 .net *"_ivl_56", 36 0, L_000001d878abd7b0;  1 drivers
v000001d878a6feb0_0 .net *"_ivl_58", 36 0, L_000001d878abd850;  1 drivers
v000001d878a70090_0 .net *"_ivl_62", 0 0, L_000001d878a72e00;  1 drivers
L_000001d878a73f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d878a70130_0 .net/2u *"_ivl_64", 5 0, L_000001d878a73f00;  1 drivers
v000001d878a701d0_0 .net *"_ivl_67", 5 0, L_000001d878abc090;  1 drivers
v000001d878a70450_0 .net *"_ivl_70", 0 0, L_000001d878a73500;  1 drivers
L_000001d878a73f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a704f0_0 .net/2u *"_ivl_72", 57 0, L_000001d878a73f48;  1 drivers
L_000001d878a73f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a70590_0 .net/2u *"_ivl_74", 31 0, L_000001d878a73f90;  1 drivers
v000001d878a70f20_0 .net *"_ivl_77", 25 0, L_000001d878abbe10;  1 drivers
v000001d878a71880_0 .net *"_ivl_78", 57 0, L_000001d878abbcd0;  1 drivers
v000001d878a71a60_0 .net *"_ivl_8", 0 0, L_000001d878a72cb0;  1 drivers
v000001d878a716a0_0 .net *"_ivl_80", 57 0, L_000001d878abd670;  1 drivers
L_000001d878a73fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d878a70d40_0 .net/2u *"_ivl_84", 31 0, L_000001d878a73fd8;  1 drivers
L_000001d878a74020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d878a71b00_0 .net/2u *"_ivl_88", 5 0, L_000001d878a74020;  1 drivers
v000001d878a719c0_0 .net *"_ivl_90", 0 0, L_000001d878abd170;  1 drivers
L_000001d878a74068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d878a72000_0 .net/2u *"_ivl_92", 5 0, L_000001d878a74068;  1 drivers
v000001d878a71420_0 .net *"_ivl_94", 0 0, L_000001d878abcdb0;  1 drivers
v000001d878a70ca0_0 .net *"_ivl_97", 0 0, L_000001d878a73570;  1 drivers
v000001d878a72b40_0 .net *"_ivl_98", 47 0, L_000001d878abc950;  1 drivers
v000001d878a72820_0 .net "adderResult", 31 0, L_000001d878abc310;  1 drivers
v000001d878a71060_0 .net "address", 31 0, L_000001d878abc8b0;  1 drivers
v000001d878a711a0_0 .net "clk", 0 0, L_000001d878a72f50;  alias, 1 drivers
v000001d878a71100_0 .var "cycles_consumed", 31 0;
v000001d878a71240_0 .net "extImm", 31 0, L_000001d878abcf90;  1 drivers
v000001d878a72500_0 .net "funct", 5 0, L_000001d878abd8f0;  1 drivers
v000001d878a71ba0_0 .net "hlt", 0 0, v000001d8789facd0_0;  1 drivers
v000001d878a71c40_0 .net "imm", 15 0, L_000001d878abca90;  1 drivers
v000001d878a72280_0 .net "immediate", 31 0, L_000001d878ace290;  1 drivers
v000001d878a71740_0 .net "input_clk", 0 0, v000001d878a71920_0;  1 drivers
v000001d878a71560_0 .net "instruction", 31 0, L_000001d878abdad0;  1 drivers
v000001d878a71ce0_0 .net "memoryReadData", 31 0, v000001d878a6a190_0;  1 drivers
v000001d878a70de0_0 .net "nextPC", 31 0, L_000001d878abc770;  1 drivers
v000001d878a72960_0 .net "opcode", 5 0, L_000001d878a71ec0;  1 drivers
v000001d878a720a0_0 .net "rd", 4 0, L_000001d878a725a0;  1 drivers
v000001d878a721e0_0 .net "readData1", 31 0, L_000001d878a72d90;  1 drivers
v000001d878a717e0_0 .net "readData1_w", 31 0, L_000001d878acf730;  1 drivers
v000001d878a71d80_0 .net "readData2", 31 0, L_000001d878a72fc0;  1 drivers
v000001d878a728c0_0 .net "rs", 4 0, L_000001d878a726e0;  1 drivers
v000001d878a70e80_0 .net "rst", 0 0, v000001d878a72140_0;  1 drivers
v000001d878a70fc0_0 .net "rt", 4 0, L_000001d878abd210;  1 drivers
v000001d878a71e20_0 .net "shamt", 31 0, L_000001d878abc810;  1 drivers
v000001d878a71600_0 .net "wire_instruction", 31 0, L_000001d878a736c0;  1 drivers
v000001d878a712e0_0 .net "writeData", 31 0, L_000001d878acf550;  1 drivers
v000001d878a714c0_0 .net "zero", 0 0, L_000001d878acec90;  1 drivers
L_000001d878a72aa0 .part L_000001d878abdad0, 26, 6;
L_000001d878a71ec0 .functor MUXZ 6, L_000001d878a72aa0, L_000001d878a73c78, L_000001d878a73b90, C4<>;
L_000001d878a72320 .cmp/eq 6, L_000001d878a71ec0, L_000001d878a73d08;
L_000001d878a723c0 .part L_000001d878abdad0, 11, 5;
L_000001d878a72460 .functor MUXZ 5, L_000001d878a723c0, L_000001d878a73d50, L_000001d878a72320, C4<>;
L_000001d878a725a0 .functor MUXZ 5, L_000001d878a72460, L_000001d878a73cc0, L_000001d878a72cb0, C4<>;
L_000001d878a72640 .part L_000001d878abdad0, 21, 5;
L_000001d878a726e0 .functor MUXZ 5, L_000001d878a72640, L_000001d878a73d98, L_000001d878a72ee0, C4<>;
L_000001d878a72780 .part L_000001d878abdad0, 16, 5;
L_000001d878abd210 .functor MUXZ 5, L_000001d878a72780, L_000001d878a73de0, L_000001d878a72d20, C4<>;
L_000001d878abc630 .part L_000001d878abdad0, 0, 16;
L_000001d878abca90 .functor MUXZ 16, L_000001d878abc630, L_000001d878a73e28, L_000001d878a73420, C4<>;
L_000001d878abc6d0 .part L_000001d878abdad0, 6, 5;
L_000001d878abd7b0 .concat [ 5 32 0 0], L_000001d878abc6d0, L_000001d878a73eb8;
L_000001d878abd850 .functor MUXZ 37, L_000001d878abd7b0, L_000001d878a73e70, L_000001d878a73880, C4<>;
L_000001d878abc810 .part L_000001d878abd850, 0, 32;
L_000001d878abc090 .part L_000001d878abdad0, 0, 6;
L_000001d878abd8f0 .functor MUXZ 6, L_000001d878abc090, L_000001d878a73f00, L_000001d878a72e00, C4<>;
L_000001d878abbe10 .part L_000001d878abdad0, 0, 26;
L_000001d878abbcd0 .concat [ 26 32 0 0], L_000001d878abbe10, L_000001d878a73f90;
L_000001d878abd670 .functor MUXZ 58, L_000001d878abbcd0, L_000001d878a73f48, L_000001d878a73500, C4<>;
L_000001d878abc8b0 .part L_000001d878abd670, 0, 32;
L_000001d878abc9f0 .arith/sum 32, v000001d878a69d30_0, L_000001d878a73fd8;
L_000001d878abd170 .cmp/eq 6, L_000001d878a71ec0, L_000001d878a74020;
L_000001d878abcdb0 .cmp/eq 6, L_000001d878a71ec0, L_000001d878a74068;
L_000001d878abc950 .concat [ 32 16 0 0], L_000001d878abc8b0, L_000001d878a740b0;
L_000001d878abc3b0 .concat [ 6 26 0 0], L_000001d878a71ec0, L_000001d878a740f8;
L_000001d878abd2b0 .cmp/eq 32, L_000001d878abc3b0, L_000001d878a74140;
L_000001d878abd350 .cmp/eq 6, L_000001d878abd8f0, L_000001d878a74188;
L_000001d878abd3f0 .concat [ 32 16 0 0], L_000001d878a72d90, L_000001d878a741d0;
L_000001d878abc270 .concat [ 32 16 0 0], v000001d878a69d30_0, L_000001d878a74218;
L_000001d878abd030 .part L_000001d878abca90, 15, 1;
LS_000001d878abd490_0_0 .concat [ 1 1 1 1], L_000001d878abd030, L_000001d878abd030, L_000001d878abd030, L_000001d878abd030;
LS_000001d878abd490_0_4 .concat [ 1 1 1 1], L_000001d878abd030, L_000001d878abd030, L_000001d878abd030, L_000001d878abd030;
LS_000001d878abd490_0_8 .concat [ 1 1 1 1], L_000001d878abd030, L_000001d878abd030, L_000001d878abd030, L_000001d878abd030;
LS_000001d878abd490_0_12 .concat [ 1 1 1 1], L_000001d878abd030, L_000001d878abd030, L_000001d878abd030, L_000001d878abd030;
LS_000001d878abd490_0_16 .concat [ 1 1 1 1], L_000001d878abd030, L_000001d878abd030, L_000001d878abd030, L_000001d878abd030;
LS_000001d878abd490_0_20 .concat [ 1 1 1 1], L_000001d878abd030, L_000001d878abd030, L_000001d878abd030, L_000001d878abd030;
LS_000001d878abd490_0_24 .concat [ 1 1 1 1], L_000001d878abd030, L_000001d878abd030, L_000001d878abd030, L_000001d878abd030;
LS_000001d878abd490_0_28 .concat [ 1 1 1 1], L_000001d878abd030, L_000001d878abd030, L_000001d878abd030, L_000001d878abd030;
LS_000001d878abd490_1_0 .concat [ 4 4 4 4], LS_000001d878abd490_0_0, LS_000001d878abd490_0_4, LS_000001d878abd490_0_8, LS_000001d878abd490_0_12;
LS_000001d878abd490_1_4 .concat [ 4 4 4 4], LS_000001d878abd490_0_16, LS_000001d878abd490_0_20, LS_000001d878abd490_0_24, LS_000001d878abd490_0_28;
L_000001d878abd490 .concat [ 16 16 0 0], LS_000001d878abd490_1_0, LS_000001d878abd490_1_4;
L_000001d878abbd70 .concat [ 16 32 0 0], L_000001d878abca90, L_000001d878abd490;
L_000001d878abd990 .arith/sum 48, L_000001d878abc270, L_000001d878abbd70;
L_000001d878abd530 .functor MUXZ 48, L_000001d878abd990, L_000001d878abd3f0, L_000001d878a73490, C4<>;
L_000001d878abda30 .functor MUXZ 48, L_000001d878abd530, L_000001d878abc950, L_000001d878a73570, C4<>;
L_000001d878abc310 .part L_000001d878abda30, 0, 32;
L_000001d878abc770 .functor MUXZ 32, L_000001d878abc9f0, L_000001d878abc310, v000001d878a68bb0_0, C4<>;
L_000001d878abdad0 .functor MUXZ 32, L_000001d878a736c0, L_000001d878a742a8, L_000001d878a739d0, C4<>;
L_000001d878abd0d0 .cmp/eq 6, L_000001d878a71ec0, L_000001d878a74380;
L_000001d878abdb70 .cmp/eq 6, L_000001d878a71ec0, L_000001d878a743c8;
L_000001d878abcb30 .cmp/eq 6, L_000001d878a71ec0, L_000001d878a74410;
L_000001d878abc130 .concat [ 16 16 0 0], L_000001d878abca90, L_000001d878a74458;
L_000001d878abc590 .part L_000001d878abca90, 15, 1;
LS_000001d878abcbd0_0_0 .concat [ 1 1 1 1], L_000001d878abc590, L_000001d878abc590, L_000001d878abc590, L_000001d878abc590;
LS_000001d878abcbd0_0_4 .concat [ 1 1 1 1], L_000001d878abc590, L_000001d878abc590, L_000001d878abc590, L_000001d878abc590;
LS_000001d878abcbd0_0_8 .concat [ 1 1 1 1], L_000001d878abc590, L_000001d878abc590, L_000001d878abc590, L_000001d878abc590;
LS_000001d878abcbd0_0_12 .concat [ 1 1 1 1], L_000001d878abc590, L_000001d878abc590, L_000001d878abc590, L_000001d878abc590;
L_000001d878abcbd0 .concat [ 4 4 4 4], LS_000001d878abcbd0_0_0, LS_000001d878abcbd0_0_4, LS_000001d878abcbd0_0_8, LS_000001d878abcbd0_0_12;
L_000001d878abcc70 .concat [ 16 16 0 0], L_000001d878abca90, L_000001d878abcbd0;
L_000001d878abcf90 .functor MUXZ 32, L_000001d878abcc70, L_000001d878abc130, L_000001d878a73110, C4<>;
L_000001d878abce50 .concat [ 6 26 0 0], L_000001d878a71ec0, L_000001d878a744a0;
L_000001d878abcd10 .cmp/eq 32, L_000001d878abce50, L_000001d878a744e8;
L_000001d878abcef0 .cmp/eq 6, L_000001d878abd8f0, L_000001d878a74530;
L_000001d878acf2d0 .cmp/eq 6, L_000001d878abd8f0, L_000001d878a74578;
L_000001d878acf050 .cmp/eq 6, L_000001d878a71ec0, L_000001d878a745c0;
L_000001d878acf190 .functor MUXZ 32, L_000001d878abcf90, L_000001d878a74608, L_000001d878acf050, C4<>;
L_000001d878ace290 .functor MUXZ 32, L_000001d878acf190, L_000001d878abc810, L_000001d878a73180, C4<>;
L_000001d878acf410 .concat [ 6 26 0 0], L_000001d878a71ec0, L_000001d878a74650;
L_000001d878ace010 .cmp/eq 32, L_000001d878acf410, L_000001d878a74698;
L_000001d878acf230 .cmp/eq 6, L_000001d878abd8f0, L_000001d878a746e0;
L_000001d878acea10 .cmp/eq 6, L_000001d878abd8f0, L_000001d878a74728;
L_000001d878acf690 .cmp/eq 6, L_000001d878a71ec0, L_000001d878a74770;
L_000001d878ace0b0 .functor MUXZ 32, L_000001d878a72d90, v000001d878a69d30_0, L_000001d878acf690, C4<>;
L_000001d878acf730 .functor MUXZ 32, L_000001d878ace0b0, L_000001d878a72fc0, L_000001d878a73650, C4<>;
S_000001d878996430 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001d8789962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d878a027d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d878a735e0 .functor NOT 1, v000001d8789faff0_0, C4<0>, C4<0>, C4<0>;
v000001d8789f9650_0 .net *"_ivl_0", 0 0, L_000001d878a735e0;  1 drivers
v000001d8789fb270_0 .net "in1", 31 0, L_000001d878a72fc0;  alias, 1 drivers
v000001d8789fa730_0 .net "in2", 31 0, L_000001d878ace290;  alias, 1 drivers
v000001d8789f9510_0 .net "out", 31 0, L_000001d878acfa50;  alias, 1 drivers
v000001d8789fa9b0_0 .net "s", 0 0, v000001d8789faff0_0;  alias, 1 drivers
L_000001d878acfa50 .functor MUXZ 32, L_000001d878ace290, L_000001d878a72fc0, L_000001d878a735e0, C4<>;
S_000001d8789269c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001d8789962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d878a680a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d878a680d8 .param/l "add" 0 4 5, C4<100000>;
P_000001d878a68110 .param/l "addi" 0 4 8, C4<001000>;
P_000001d878a68148 .param/l "addu" 0 4 5, C4<100001>;
P_000001d878a68180 .param/l "and_" 0 4 5, C4<100100>;
P_000001d878a681b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d878a681f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d878a68228 .param/l "bne" 0 4 10, C4<000101>;
P_000001d878a68260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d878a68298 .param/l "j" 0 4 12, C4<000010>;
P_000001d878a682d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d878a68308 .param/l "jr" 0 4 6, C4<001000>;
P_000001d878a68340 .param/l "lw" 0 4 8, C4<100011>;
P_000001d878a68378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d878a683b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d878a683e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d878a68420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d878a68458 .param/l "sll" 0 4 6, C4<000000>;
P_000001d878a68490 .param/l "slt" 0 4 5, C4<101010>;
P_000001d878a684c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d878a68500 .param/l "srl" 0 4 6, C4<000010>;
P_000001d878a68538 .param/l "sub" 0 4 5, C4<100010>;
P_000001d878a68570 .param/l "subu" 0 4 5, C4<100011>;
P_000001d878a685a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d878a685e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d878a68618 .param/l "xori" 0 4 8, C4<001110>;
v000001d8789fb310_0 .var "ALUOp", 3 0;
v000001d8789faff0_0 .var "ALUSrc", 0 0;
v000001d8789f9a10_0 .var "MemReadEn", 0 0;
v000001d8789faf50_0 .var "MemWriteEn", 0 0;
v000001d8789faaf0_0 .var "MemtoReg", 0 0;
v000001d8789fac30_0 .var "RegDst", 0 0;
v000001d8789f9dd0_0 .var "RegWriteEn", 0 0;
v000001d8789f9f10_0 .net "funct", 5 0, L_000001d878abd8f0;  alias, 1 drivers
v000001d8789facd0_0 .var "hlt", 0 0;
v000001d8789fb090_0 .net "opcode", 5 0, L_000001d878a71ec0;  alias, 1 drivers
v000001d8789fb3b0_0 .net "rst", 0 0, v000001d878a72140_0;  alias, 1 drivers
E_000001d878a02c90 .event anyedge, v000001d8789fb3b0_0, v000001d8789fb090_0, v000001d8789f9f10_0;
S_000001d878926b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001d8789962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001d878a034d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001d878a736c0 .functor BUFZ 32, L_000001d878abd5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d8789fad70_0 .net "Data_Out", 31 0, L_000001d878a736c0;  alias, 1 drivers
v000001d8789fa0f0 .array "InstMem", 0 1023, 31 0;
v000001d8789f9ab0_0 .net *"_ivl_0", 31 0, L_000001d878abd5d0;  1 drivers
v000001d8789f96f0_0 .net *"_ivl_3", 9 0, L_000001d878abc1d0;  1 drivers
v000001d8789fa190_0 .net *"_ivl_4", 11 0, L_000001d878abbf50;  1 drivers
L_000001d878a74260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d8789fa410_0 .net *"_ivl_7", 1 0, L_000001d878a74260;  1 drivers
v000001d8789f9790_0 .net "addr", 31 0, v000001d878a69d30_0;  alias, 1 drivers
v000001d8789fa370_0 .var/i "i", 31 0;
L_000001d878abd5d0 .array/port v000001d8789fa0f0, L_000001d878abbf50;
L_000001d878abc1d0 .part v000001d878a69d30_0, 0, 10;
L_000001d878abbf50 .concat [ 10 2 0 0], L_000001d878abc1d0, L_000001d878a74260;
S_000001d878994950 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001d8789962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001d878a72d90 .functor BUFZ 32, L_000001d878abd710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d878a72fc0 .functor BUFZ 32, L_000001d878abc4f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d8789fa4b0_0 .net *"_ivl_0", 31 0, L_000001d878abd710;  1 drivers
v000001d8789fa550_0 .net *"_ivl_10", 6 0, L_000001d878abbff0;  1 drivers
L_000001d878a74338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d8789d8330_0 .net *"_ivl_13", 1 0, L_000001d878a74338;  1 drivers
v000001d8789d9190_0 .net *"_ivl_2", 6 0, L_000001d878abc450;  1 drivers
L_000001d878a742f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d878a696f0_0 .net *"_ivl_5", 1 0, L_000001d878a742f0;  1 drivers
v000001d878a686b0_0 .net *"_ivl_8", 31 0, L_000001d878abc4f0;  1 drivers
v000001d878a687f0_0 .net "clk", 0 0, L_000001d878a72f50;  alias, 1 drivers
v000001d878a69dd0_0 .var/i "i", 31 0;
v000001d878a690b0_0 .net "readData1", 31 0, L_000001d878a72d90;  alias, 1 drivers
v000001d878a689d0_0 .net "readData2", 31 0, L_000001d878a72fc0;  alias, 1 drivers
v000001d878a68750_0 .net "readRegister1", 4 0, L_000001d878a726e0;  alias, 1 drivers
v000001d878a68a70_0 .net "readRegister2", 4 0, L_000001d878abd210;  alias, 1 drivers
v000001d878a69470 .array "registers", 31 0, 31 0;
v000001d878a68b10_0 .net "rst", 0 0, v000001d878a72140_0;  alias, 1 drivers
v000001d878a693d0_0 .net "we", 0 0, v000001d8789f9dd0_0;  alias, 1 drivers
v000001d878a68890_0 .net "writeData", 31 0, L_000001d878acf550;  alias, 1 drivers
v000001d878a68930_0 .net "writeRegister", 4 0, L_000001d878abbeb0;  alias, 1 drivers
E_000001d878a02910/0 .event negedge, v000001d8789fb3b0_0;
E_000001d878a02910/1 .event posedge, v000001d878a687f0_0;
E_000001d878a02910 .event/or E_000001d878a02910/0, E_000001d878a02910/1;
L_000001d878abd710 .array/port v000001d878a69470, L_000001d878abc450;
L_000001d878abc450 .concat [ 5 2 0 0], L_000001d878a726e0, L_000001d878a742f0;
L_000001d878abc4f0 .array/port v000001d878a69470, L_000001d878abbff0;
L_000001d878abbff0 .concat [ 5 2 0 0], L_000001d878abd210, L_000001d878a74338;
S_000001d878994ae0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001d878994950;
 .timescale 0 0;
v000001d8789f9bf0_0 .var/i "i", 31 0;
S_000001d87897eda0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001d8789962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d878a02dd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d878a72e70 .functor NOT 1, v000001d8789fac30_0, C4<0>, C4<0>, C4<0>;
v000001d878a695b0_0 .net *"_ivl_0", 0 0, L_000001d878a72e70;  1 drivers
v000001d878a68c50_0 .net "in1", 4 0, L_000001d878abd210;  alias, 1 drivers
v000001d878a69150_0 .net "in2", 4 0, L_000001d878a725a0;  alias, 1 drivers
v000001d878a6a410_0 .net "out", 4 0, L_000001d878abbeb0;  alias, 1 drivers
v000001d878a69510_0 .net "s", 0 0, v000001d8789fac30_0;  alias, 1 drivers
L_000001d878abbeb0 .functor MUXZ 5, L_000001d878a725a0, L_000001d878abd210, L_000001d878a72e70, C4<>;
S_000001d87897ef30 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001d8789962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d878a02710 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d878a73730 .functor NOT 1, v000001d8789faaf0_0, C4<0>, C4<0>, C4<0>;
v000001d878a6a370_0 .net *"_ivl_0", 0 0, L_000001d878a73730;  1 drivers
v000001d878a6a050_0 .net "in1", 31 0, v000001d878a69970_0;  alias, 1 drivers
v000001d878a698d0_0 .net "in2", 31 0, v000001d878a6a190_0;  alias, 1 drivers
v000001d878a68cf0_0 .net "out", 31 0, L_000001d878acf550;  alias, 1 drivers
v000001d878a69c90_0 .net "s", 0 0, v000001d8789faaf0_0;  alias, 1 drivers
L_000001d878acf550 .functor MUXZ 32, v000001d878a6a190_0, v000001d878a69970_0, L_000001d878a73730, C4<>;
S_000001d8789c4790 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001d8789962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d8789c4920 .param/l "ADD" 0 9 12, C4<0000>;
P_000001d8789c4958 .param/l "AND" 0 9 12, C4<0010>;
P_000001d8789c4990 .param/l "NOR" 0 9 12, C4<0101>;
P_000001d8789c49c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001d8789c4a00 .param/l "SGT" 0 9 12, C4<0111>;
P_000001d8789c4a38 .param/l "SLL" 0 9 12, C4<1000>;
P_000001d8789c4a70 .param/l "SLT" 0 9 12, C4<0110>;
P_000001d8789c4aa8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001d8789c4ae0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001d8789c4b18 .param/l "XOR" 0 9 12, C4<0100>;
P_000001d8789c4b50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001d8789c4b88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001d878a747b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d878a69830_0 .net/2u *"_ivl_0", 31 0, L_000001d878a747b8;  1 drivers
v000001d878a69650_0 .net "opSel", 3 0, v000001d8789fb310_0;  alias, 1 drivers
v000001d878a69330_0 .net "operand1", 31 0, L_000001d878acf730;  alias, 1 drivers
v000001d878a69790_0 .net "operand2", 31 0, L_000001d878acfa50;  alias, 1 drivers
v000001d878a69970_0 .var "result", 31 0;
v000001d878a69290_0 .net "zero", 0 0, L_000001d878acec90;  alias, 1 drivers
E_000001d878a02890 .event anyedge, v000001d8789fb310_0, v000001d878a69330_0, v000001d8789f9510_0;
L_000001d878acec90 .cmp/eq 32, v000001d878a69970_0, L_000001d878a747b8;
S_000001d8789afe40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001d8789962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001d878a6a670 .param/l "RType" 0 4 2, C4<000000>;
P_000001d878a6a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001d878a6a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d878a6a718 .param/l "addu" 0 4 5, C4<100001>;
P_000001d878a6a750 .param/l "and_" 0 4 5, C4<100100>;
P_000001d878a6a788 .param/l "andi" 0 4 8, C4<001100>;
P_000001d878a6a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d878a6a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d878a6a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d878a6a868 .param/l "j" 0 4 12, C4<000010>;
P_000001d878a6a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d878a6a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d878a6a910 .param/l "lw" 0 4 8, C4<100011>;
P_000001d878a6a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d878a6a980 .param/l "or_" 0 4 5, C4<100101>;
P_000001d878a6a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d878a6a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d878a6aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001d878a6aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001d878a6aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001d878a6aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d878a6ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001d878a6ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001d878a6ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001d878a6abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d878a6abe8 .param/l "xori" 0 4 8, C4<001110>;
v000001d878a68bb0_0 .var "PCsrc", 0 0;
v000001d878a68d90_0 .net "funct", 5 0, L_000001d878abd8f0;  alias, 1 drivers
v000001d878a691f0_0 .net "opcode", 5 0, L_000001d878a71ec0;  alias, 1 drivers
v000001d878a69a10_0 .net "operand1", 31 0, L_000001d878a72d90;  alias, 1 drivers
v000001d878a69fb0_0 .net "operand2", 31 0, L_000001d878acfa50;  alias, 1 drivers
v000001d878a69ab0_0 .net "rst", 0 0, v000001d878a72140_0;  alias, 1 drivers
E_000001d878a02f10/0 .event anyedge, v000001d8789fb3b0_0, v000001d8789fb090_0, v000001d878a690b0_0, v000001d8789f9510_0;
E_000001d878a02f10/1 .event anyedge, v000001d8789f9f10_0;
E_000001d878a02f10 .event/or E_000001d878a02f10/0, E_000001d878a02f10/1;
S_000001d8789affd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001d8789962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d878a6a550 .array "DataMem", 0 1023, 31 0;
v000001d878a69b50_0 .net "address", 31 0, v000001d878a69970_0;  alias, 1 drivers
v000001d878a68e30_0 .net "clock", 0 0, L_000001d878a731f0;  1 drivers
v000001d878a69bf0_0 .net "data", 31 0, L_000001d878a72fc0;  alias, 1 drivers
v000001d878a68ed0_0 .var/i "i", 31 0;
v000001d878a6a190_0 .var "q", 31 0;
v000001d878a68f70_0 .net "rden", 0 0, v000001d8789f9a10_0;  alias, 1 drivers
v000001d878a6a4b0_0 .net "wren", 0 0, v000001d8789faf50_0;  alias, 1 drivers
E_000001d878a03050 .event posedge, v000001d878a68e30_0;
S_000001d8789a8be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001d8789962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d878a02590 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001d878a69f10_0 .net "PCin", 31 0, L_000001d878abc770;  alias, 1 drivers
v000001d878a69d30_0 .var "PCout", 31 0;
v000001d878a69e70_0 .net "clk", 0 0, L_000001d878a72f50;  alias, 1 drivers
v000001d878a69010_0 .net "rst", 0 0, v000001d878a72140_0;  alias, 1 drivers
    .scope S_000001d8789afe40;
T_0 ;
    %wait E_000001d878a02f10;
    %load/vec4 v000001d878a69ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d878a68bb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d878a691f0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001d878a69a10_0;
    %load/vec4 v000001d878a69fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001d878a691f0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001d878a69a10_0;
    %load/vec4 v000001d878a69fb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001d878a691f0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001d878a691f0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001d878a691f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001d878a68d90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001d878a68bb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d8789a8be0;
T_1 ;
    %wait E_000001d878a02910;
    %load/vec4 v000001d878a69010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d878a69d30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d878a69f10_0;
    %assign/vec4 v000001d878a69d30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d878926b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8789fa370_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d8789fa370_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d8789fa370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %load/vec4 v000001d8789fa370_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d8789fa370_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8789fa0f0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d8789269c0;
T_3 ;
    %wait E_000001d878a02c90;
    %load/vec4 v000001d8789fb3b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d8789facd0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d8789faff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d8789f9dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d8789faf50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d8789faaf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d8789f9a10_0, 0;
    %assign/vec4 v000001d8789fac30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d8789facd0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d8789fb310_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d8789faff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8789f9dd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8789faf50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8789faaf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8789f9a10_0, 0, 1;
    %store/vec4 v000001d8789fac30_0, 0, 1;
    %load/vec4 v000001d8789fb090_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789facd0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789fac30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789f9dd0_0, 0;
    %load/vec4 v000001d8789f9f10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789faff0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789faff0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789f9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789fac30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789faff0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789f9dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d8789fac30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789faff0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789f9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789faff0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789f9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789faff0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789f9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789faff0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789f9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789faff0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789f9a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789f9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789faff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789faaf0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789faf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8789faff0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d8789fb310_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d878994950;
T_4 ;
    %wait E_000001d878a02910;
    %fork t_1, S_000001d878994ae0;
    %jmp t_0;
    .scope S_000001d878994ae0;
t_1 ;
    %load/vec4 v000001d878a68b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8789f9bf0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d8789f9bf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d8789f9bf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a69470, 0, 4;
    %load/vec4 v000001d8789f9bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d8789f9bf0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d878a693d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d878a68890_0;
    %load/vec4 v000001d878a68930_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a69470, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a69470, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d878994950;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d878994950;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d878a69dd0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d878a69dd0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d878a69dd0_0;
    %ix/getv/s 4, v000001d878a69dd0_0;
    %load/vec4a v000001d878a69470, 4;
    %ix/getv/s 4, v000001d878a69dd0_0;
    %load/vec4a v000001d878a69470, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d878a69dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d878a69dd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d8789c4790;
T_6 ;
    %wait E_000001d878a02890;
    %load/vec4 v000001d878a69650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d878a69970_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d878a69330_0;
    %load/vec4 v000001d878a69790_0;
    %add;
    %assign/vec4 v000001d878a69970_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d878a69330_0;
    %load/vec4 v000001d878a69790_0;
    %sub;
    %assign/vec4 v000001d878a69970_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d878a69330_0;
    %load/vec4 v000001d878a69790_0;
    %and;
    %assign/vec4 v000001d878a69970_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d878a69330_0;
    %load/vec4 v000001d878a69790_0;
    %or;
    %assign/vec4 v000001d878a69970_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d878a69330_0;
    %load/vec4 v000001d878a69790_0;
    %xor;
    %assign/vec4 v000001d878a69970_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d878a69330_0;
    %load/vec4 v000001d878a69790_0;
    %or;
    %inv;
    %assign/vec4 v000001d878a69970_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d878a69330_0;
    %load/vec4 v000001d878a69790_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d878a69970_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d878a69790_0;
    %load/vec4 v000001d878a69330_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d878a69970_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d878a69330_0;
    %ix/getv 4, v000001d878a69790_0;
    %shiftl 4;
    %assign/vec4 v000001d878a69970_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d878a69330_0;
    %ix/getv 4, v000001d878a69790_0;
    %shiftr 4;
    %assign/vec4 v000001d878a69970_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d8789affd0;
T_7 ;
    %wait E_000001d878a03050;
    %load/vec4 v000001d878a68f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d878a69b50_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d878a6a550, 4;
    %assign/vec4 v000001d878a6a190_0, 0;
T_7.0 ;
    %load/vec4 v000001d878a6a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d878a69bf0_0;
    %ix/getv 3, v000001d878a69b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d8789affd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d878a68ed0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001d878a68ed0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d878a68ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %load/vec4 v000001d878a68ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d878a68ed0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d878a6a550, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001d8789affd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d878a68ed0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d878a68ed0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001d878a68ed0_0;
    %load/vec4a v000001d878a6a550, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001d878a68ed0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d878a68ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d878a68ed0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d8789962a0;
T_10 ;
    %wait E_000001d878a02910;
    %load/vec4 v000001d878a70e80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d878a71100_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d878a71100_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d878a71100_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d8789f43f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d878a71920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d878a72140_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d8789f43f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001d878a71920_0;
    %inv;
    %assign/vec4 v000001d878a71920_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d8789f43f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d878a72140_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d878a72140_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001d878a72a00_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
