version 1.2

schematic invx0.sch_out
compare_directory run_details/compare
milkyway_database ./XTROUT
ndb_path run_details/.ndb

layout_power VDD VDD12 VDD22 VDD2 VDDG VDDH VDDL VDDIO
layout_ground VSS VSS12 VDD22 VSSIO
schematic_power VDD VDD12 VDD22 VDD2 VDDG VDDH VDDL VDDIO
schematic_ground VSS VSS12 VDD22 VDD2 VDDH VDDL VDDIO

device PMOS p105
pins {psd DRN TERMINAL} {pgate_12 GATE TERMINAL} {psd SRC TERMINAL} {nwnr BULK BULK} 
x_card FALSE

device PMOS p25
pins {psd DRN TERMINAL} {pgate_25 GATE TERMINAL} {psd SRC TERMINAL} {nwnr BULK BULK} 
x_card FALSE

device PMOS p18
pins {psd DRN TERMINAL} {pgate_18 GATE TERMINAL} {psd SRC TERMINAL} {nwnr BULK BULK} 
x_card FALSE

device PMOS p105_lvt
pins {psd DRN TERMINAL} {pgate_12_lvt GATE TERMINAL} {psd SRC TERMINAL} {nwnr BULK BULK} 
x_card FALSE

device PMOS p105_hvt
pins {psd DRN TERMINAL} {pgate_12_hvt GATE TERMINAL} {psd SRC TERMINAL} {nwnr BULK BULK} 
x_card FALSE

device NMOS n105
pins {nsd DRN TERMINAL} {ngate_12 GATE TERMINAL} {nsd SRC TERMINAL} {pwell BULK BULK} 
x_card FALSE

device NMOS n25
pins {nsd DRN TERMINAL} {ngate_25 GATE TERMINAL} {nsd SRC TERMINAL} {pwell BULK BULK} 
x_card FALSE

device NMOS n18
pins {nsd DRN TERMINAL} {ngate_18 GATE TERMINAL} {nsd SRC TERMINAL} {pwell BULK BULK} 
x_card FALSE

device NMOS n105_lvt
pins {nsd DRN TERMINAL} {ngate_12_lvt GATE TERMINAL} {nsd SRC TERMINAL} {pwell BULK BULK} 
x_card FALSE

device NMOS n105_hvt
pins {nsd DRN TERMINAL} {ngate_12_hvt GATE TERMINAL} {nsd SRC TERMINAL} {pwell BULK BULK} 
x_card FALSE

device RESISTOR rpdiff
pins {psdr A TERMINAL} {psdr B TERMINAL} 
body pdores
x_card TRUE
schematic_devices {rpdiff A B} 

device RESISTOR rndiff
pins {nsdr A TERMINAL} {nsdr B TERMINAL} 
body ndores 
x_card TRUE
schematic_devices {rndiff A B} 

device RESISTOR rppoly
pins {ponr A TERMINAL} {ponr B TERMINAL} 
body ppores
x_card TRUE
schematic_devices {rppoly A B} 

device RESISTOR rnpoly
pins {ponr A TERMINAL} {ponr B TERMINAL} 
body npores
x_card TRUE
schematic_devices {rnpoly A B} 

device RESISTOR rppoly_wos
pins {ponr A TERMINAL} {ponr B TERMINAL} 
body ppores_sblk
x_card TRUE
schematic_devices {rppoly_wos A B} 

device RESISTOR rnpoly_wos
pins {ponr A TERMINAL} {ponr B TERMINAL} 
body npores_sblk
x_card TRUE
schematic_devices {rnpoly_wos A B} 

device NP nd
pins {nsd ANODE TERMINAL} {pwell CATHODE TERMINAL} 
body ndiffdio
x_card FALSE

device PN pd
pins {nwnr ANODE TERMINAL} {psd CATHODE TERMINAL} 
body pdiffdio
x_card FALSE

device PNP vpnp
pins {l_0V_BJT_COLL COLL TERMINAL} {l_0V_BJT_BASE BASE TERMINAL} {l_0V_BJT_EMIT EMIT TERMINAL} 
x_card TRUE

device NPN hnpn
pins {l_0V_BJT_COLL_NPN COLL TERMINAL} {l_0V_BJT_BASE_NPN BASE TERMINAL} {l_0V_BJT_EMIT_NPN EMIT TERMINAL} 
x_card TRUE

device CAPACITOR ccap
pins {term1 A TERMINAL} {term1 B TERMINAL} 
body body_1
x_card FALSE
schematic_devices {ccap a b} 

device CAPACITOR ccap
pins {term2 A TERMINAL} {term2 B TERMINAL} 
body body_2
x_card FALSE
schematic_devices {ccap a b} 

device CAPACITOR ccap
pins {term3 A TERMINAL} {term3 B TERMINAL} 
body body_3
x_card FALSE
schematic_devices {ccap a b} 

device CAPACITOR ccap
pins {term4 A TERMINAL} {term4 B TERMINAL} 
body body_4
x_card FALSE
schematic_devices {ccap a b} 

connect ptap pwell by pwell_cont
connect ntap nwnr by nwell_cont
connect m1 nsd by codiff
connect m1 psd by codiff
connect m1 ntap by codiff
connect m1 ptap by codiff
connect m1 nsdr by codiff
connect m1 psdr by codiff
connect m1 nsdv by codiff
connect m1 psdv by codiff
connect m1 ngatepl by copoly
connect m1 pgatepl by copoly
connect ngate_12 by ponr
connect pgate_12 by ponr
connect ngate_25 by ponr
connect pgate_25 by ponr
connect ngate_18 by ponr
connect pgate_18 by ponr
connect ngate_12_lvt by ponr
connect pgate_12_lvt by ponr
connect ngate_12_hvt by ponr
connect pgate_12_hvt by ponr
connect m1 ponr by copoly
connect m2 m1 by via1
connect m3 m2 by via2
connect m4 m3 by via3
connect m5 m4 by via4
connect m6 m5 by via5
connect m7 m6 by via6
connect m8 m7 by via7
connect m9 m8 by via8
connect mrdl m9 by viardl
connect l_0V_BJT_BASE m1 by l_0V_BJT_BASE_cont
connect l_0V_BJT_COLL m1 by l_0V_BJT_COLL_cont
connect l_0V_BJT_EMIT m1 by l_0V_BJT_EMIT_cont
connect l_0V_BJT_COLL_NPN m1 by l_0V_BJT_COLL_cont_NPN
connect l_0V_BJT_EMIT_NPN m1 by codiff
connect l_0V_BJT_BASE_NPN m1 by l_0V_BJT_BASE_cont_NPN
connect m3 term1 by via2
connect m2 term1 by m2
connect m1 term1 by via1
connect m4 term2 by via3
connect m3 term2 by m3
connect m2 term2 by via2
connect m5 term3 by via4
connect m4 term3 by m4
connect m3 term3 by via3
connect m6 term4 by via5
connect m5 term4 by m5
connect m4 term4 by via4
connect subtie psub by subtie_scon 
connect m1pin_marker by m1
connect m2pin_marker by m2
connect m3pin_marker by m3
connect m4pin_marker by m4
connect m5pin_marker by m5
connect m6pin_marker by m6
connect m7pin_marker by m7
connect m8pin_marker by m8
connect m9pin_marker by m9

compare
detect_permutable_ports FALSE
memory_array_comparison FALSE
end compare

process_map_file pex_process_map_file

lpp_map_file pex_lpp_map_file

pex_tagname_required TRUE
