{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/first_nios2_system.qsys " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/first_nios2_system.qsys has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.vhd " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764629 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1575059764629 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/first_nios2_system.qsys " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/first_nios2_system.qsys has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.vhd " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764648 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1575059764648 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/first_nios2_system.qsys " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/first_nios2_system.qsys has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.vhd " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v " "Source file: /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575059764666 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1575059764666 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575059765742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575059765742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 17:36:05 2019 " "Processing started: Fri Nov 29 17:36:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575059765742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059765742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059765743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575059766011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575059766011 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "first_nios2_system.qsys " "Elaborating Platform Designer system entity \"first_nios2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575059776702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:21 Progress: Loading nios2_quartus2_project_restored/first_nios2_system.qsys " "2019.11.29.18:36:21 Progress: Loading nios2_quartus2_project_restored/first_nios2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059781337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:21 Progress: Reading input file " "2019.11.29.18:36:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059781716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:21 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.11.29.18:36:21 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059781830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:22 Progress: Parameterizing module clk_0 " "2019.11.29.18:36:22 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059782790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:22 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2019.11.29.18:36:22 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059782791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Parameterizing module cpu " "2019.11.29.18:36:23 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2019.11.29.18:36:23 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Parameterizing module jtag_uart " "2019.11.29.18:36:23 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\] " "2019.11.29.18:36:23 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Parameterizing module lcd " "2019.11.29.18:36:23 Progress: Parameterizing module lcd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2019.11.29.18:36:23 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Parameterizing module led_pio " "2019.11.29.18:36:23 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2019.11.29.18:36:23 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Parameterizing module onchip_mem " "2019.11.29.18:36:23 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Adding sw_pio \[altera_avalon_pio 18.1\] " "2019.11.29.18:36:23 Progress: Adding sw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Parameterizing module sw_pio " "2019.11.29.18:36:23 Progress: Parameterizing module sw_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2019.11.29.18:36:23 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Parameterizing module sys_clk_timer " "2019.11.29.18:36:23 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2019.11.29.18:36:23 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Parameterizing module sysid " "2019.11.29.18:36:23 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Building connections " "2019.11.29.18:36:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Parameterizing connections " "2019.11.29.18:36:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:23 Progress: Validating " "2019.11.29.18:36:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059783724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.18:36:24 Progress: Done reading input file " "2019.11.29.18:36:24 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059784264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "First_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059784624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release. " "First_nios2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059784624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "First_nios2_system.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059784625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "First_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059784625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sysid: Time stamp will be automatically updated when this component is generated. " "First_nios2_system.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059784626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system: Generating first_nios2_system \"first_nios2_system\" for QUARTUS_SYNTH " "First_nios2_system: Generating first_nios2_system \"first_nios2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059785464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"first_nios2_system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"first_nios2_system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059789841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059789867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=/tmp/alt8229_1920368311575107504.dir/0002_jtag_uart_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_1920368311575107504.dir/0002_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=/tmp/alt8229_1920368311575107504.dir/0002_jtag_uart_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_1920368311575107504.dir/0002_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059789868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"first_nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"first_nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Starting RTL generation for module 'first_nios2_system_lcd' " "Lcd: Starting RTL generation for module 'first_nios2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=first_nios2_system_lcd --dir=/tmp/alt8229_1920368311575107504.dir/0003_lcd_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_1920368311575107504.dir/0003_lcd_gen//first_nios2_system_lcd_component_configuration.pl  --do_build_sim=0  \] " "Lcd:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=first_nios2_system_lcd --dir=/tmp/alt8229_1920368311575107504.dir/0003_lcd_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_1920368311575107504.dir/0003_lcd_gen//first_nios2_system_lcd_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Done RTL generation for module 'first_nios2_system_lcd' " "Lcd: Done RTL generation for module 'first_nios2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: \"first_nios2_system\" instantiated altera_avalon_lcd_16207 \"lcd\" " "Lcd: \"first_nios2_system\" instantiated altera_avalon_lcd_16207 \"lcd\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'first_nios2_system_led_pio' " "Led_pio: Starting RTL generation for module 'first_nios2_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_led_pio --dir=/tmp/alt8229_1920368311575107504.dir/0004_led_pio_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_1920368311575107504.dir/0004_led_pio_gen//first_nios2_system_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_led_pio --dir=/tmp/alt8229_1920368311575107504.dir/0004_led_pio_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_1920368311575107504.dir/0004_led_pio_gen//first_nios2_system_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'first_nios2_system_led_pio' " "Led_pio: Done RTL generation for module 'first_nios2_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"first_nios2_system\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"first_nios2_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'first_nios2_system_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'first_nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_nios2_system_onchip_mem --dir=/tmp/alt8229_1920368311575107504.dir/0005_onchip_mem_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_1920368311575107504.dir/0005_onchip_mem_gen//first_nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_nios2_system_onchip_mem --dir=/tmp/alt8229_1920368311575107504.dir/0005_onchip_mem_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_1920368311575107504.dir/0005_onchip_mem_gen//first_nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'first_nios2_system_onchip_mem' " "Onchip_mem: Done RTL generation for module 'first_nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"first_nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"first_nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio: Starting RTL generation for module 'first_nios2_system_sw_pio' " "Sw_pio: Starting RTL generation for module 'first_nios2_system_sw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_sw_pio --dir=/tmp/alt8229_1920368311575107504.dir/0006_sw_pio_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_1920368311575107504.dir/0006_sw_pio_gen//first_nios2_system_sw_pio_component_configuration.pl  --do_build_sim=0  \] " "Sw_pio:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_sw_pio --dir=/tmp/alt8229_1920368311575107504.dir/0006_sw_pio_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_1920368311575107504.dir/0006_sw_pio_gen//first_nios2_system_sw_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio: Done RTL generation for module 'first_nios2_system_sw_pio' " "Sw_pio: Done RTL generation for module 'first_nios2_system_sw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio: \"first_nios2_system\" instantiated altera_avalon_pio \"sw_pio\" " "Sw_pio: \"first_nios2_system\" instantiated altera_avalon_pio \"sw_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=/tmp/alt8229_1920368311575107504.dir/0007_sys_clk_timer_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_1920368311575107504.dir/0007_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=/tmp/alt8229_1920368311575107504.dir/0007_sys_clk_timer_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_1920368311575107504.dir/0007_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"first_nios2_system\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"first_nios2_system\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"first_nios2_system\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"first_nios2_system\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059790800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059791472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059791541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059791609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059791671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059791722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059791779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059791835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059791898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"first_nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"first_nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059792457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"first_nios2_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"first_nios2_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059792462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"first_nios2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"first_nios2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059792465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'first_nios2_system_cpu_cpu' " "Cpu: Starting RTL generation for module 'first_nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059792476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=first_nios2_system_cpu_cpu --dir=/tmp/alt8229_1920368311575107504.dir/0011_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8229_1920368311575107504.dir/0011_cpu_gen//first_nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=first_nios2_system_cpu_cpu --dir=/tmp/alt8229_1920368311575107504.dir/0011_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8229_1920368311575107504.dir/0011_cpu_gen//first_nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059792477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:32 (*) Starting Nios II generation " "Cpu: # 2019.11.29 17:36:32 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:32 (*)   Checking for plaintext license. " "Cpu: # 2019.11.29 17:36:32 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:33 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA/18.1/quartus/linux64/ " "Cpu: # 2019.11.29 17:36:33 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.11.29 17:36:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:33 (*)   Plaintext license not found. " "Cpu: # 2019.11.29 17:36:33 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:33 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.11.29 17:36:33 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:33 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA/18.1/quartus/linux64/ " "Cpu: # 2019.11.29 17:36:33 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.11.29 17:36:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:44 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2019.11.29 17:36:44 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:44 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.11.29 17:36:44 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:44 (*)   Creating all objects for CPU " "Cpu: # 2019.11.29 17:36:44 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:44 (*)     Testbench " "Cpu: # 2019.11.29 17:36:44 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:44 (*)     Instruction decoding " "Cpu: # 2019.11.29 17:36:44 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:44 (*)       Instruction fields " "Cpu: # 2019.11.29 17:36:44 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:44 (*)       Instruction decodes " "Cpu: # 2019.11.29 17:36:44 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:45 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.11.29 17:36:45 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:45 (*)       Instruction controls " "Cpu: # 2019.11.29 17:36:45 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:45 (*)     Pipeline frontend " "Cpu: # 2019.11.29 17:36:45 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:45 (*)     Pipeline backend " "Cpu: # 2019.11.29 17:36:45 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:47 (*)   Generating RTL from CPU objects " "Cpu: # 2019.11.29 17:36:47 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:48 (*)   Creating encrypted RTL " "Cpu: # 2019.11.29 17:36:48 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 17:36:49 (*) Done Nios II generation " "Cpu: # 2019.11.29 17:36:49 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'first_nios2_system_cpu_cpu' " "Cpu: Done RTL generation for module 'first_nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\" " "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system: Done \"first_nios2_system\" with 33 modules, 52 files " "First_nios2_system: Done \"first_nios2_system\" with 33 modules, 52 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059809392 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "first_nios2_system.qsys " "Finished elaborating Platform Designer system entity \"first_nios2_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575059810518 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"lcd_external_RS\";  expecting \")\", or \",\" nios2_quartus2_project.vhd(68) " "VHDL syntax error at nios2_quartus2_project.vhd(68) near text \"lcd_external_RS\";  expecting \")\", or \",\"" {  } { { "nios2_quartus2_project.vhd" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.vhd" 68 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_quartus2_project.vhd 0 0 " "Found 0 design units, including 0 entities, in source file nios2_quartus2_project.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/first_nios2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/first_nios2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system " "Found entity 1: first_nios2_system" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811019 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811024 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_controller.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu " "Found entity 1: first_nios2_system_cpu" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059811031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059811031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_cpu_ic_data_module " "Found entity 1: first_nios2_system_cpu_cpu_ic_data_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_cpu_cpu_ic_tag_module " "Found entity 2: first_nios2_system_cpu_cpu_ic_tag_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_cpu_cpu_bht_module " "Found entity 3: first_nios2_system_cpu_cpu_bht_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_cpu_cpu_register_bank_a_module " "Found entity 4: first_nios2_system_cpu_cpu_register_bank_a_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_cpu_cpu_register_bank_b_module " "Found entity 5: first_nios2_system_cpu_cpu_register_bank_b_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "6 first_nios2_system_cpu_cpu_nios2_oci_debug " "Found entity 6: first_nios2_system_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "7 first_nios2_system_cpu_cpu_nios2_oci_break " "Found entity 7: first_nios2_system_cpu_cpu_nios2_oci_break" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "8 first_nios2_system_cpu_cpu_nios2_oci_xbrk " "Found entity 8: first_nios2_system_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "9 first_nios2_system_cpu_cpu_nios2_oci_dbrk " "Found entity 9: first_nios2_system_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "10 first_nios2_system_cpu_cpu_nios2_oci_itrace " "Found entity 10: first_nios2_system_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "11 first_nios2_system_cpu_cpu_nios2_oci_td_mode " "Found entity 11: first_nios2_system_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "12 first_nios2_system_cpu_cpu_nios2_oci_dtrace " "Found entity 12: first_nios2_system_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "13 first_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: first_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "14 first_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: first_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "15 first_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: first_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "16 first_nios2_system_cpu_cpu_nios2_oci_fifo " "Found entity 16: first_nios2_system_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "17 first_nios2_system_cpu_cpu_nios2_oci_pib " "Found entity 17: first_nios2_system_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "18 first_nios2_system_cpu_cpu_nios2_oci_im " "Found entity 18: first_nios2_system_cpu_cpu_nios2_oci_im" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "19 first_nios2_system_cpu_cpu_nios2_performance_monitors " "Found entity 19: first_nios2_system_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "20 first_nios2_system_cpu_cpu_nios2_avalon_reg " "Found entity 20: first_nios2_system_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "21 first_nios2_system_cpu_cpu_ociram_sp_ram_module " "Found entity 21: first_nios2_system_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "22 first_nios2_system_cpu_cpu_nios2_ocimem " "Found entity 22: first_nios2_system_cpu_cpu_nios2_ocimem" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "23 first_nios2_system_cpu_cpu_nios2_oci " "Found entity 23: first_nios2_system_cpu_cpu_nios2_oci" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""} { "Info" "ISGN_ENTITY_NAME" "24 first_nios2_system_cpu_cpu " "Found entity 24: first_nios2_system_cpu_cpu" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: first_nios2_system_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_cpu_debug_slave_tck " "Found entity 1: first_nios2_system_cpu_cpu_debug_slave_tck" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_tck.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: first_nios2_system_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_cpu_mult_cell " "Found entity 1: first_nios2_system_cpu_cpu_mult_cell" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_mult_cell.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_cpu_test_bench " "Found entity 1: first_nios2_system_cpu_cpu_test_bench" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_test_bench.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_irq_mapper " "Found entity 1: first_nios2_system_irq_mapper" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: first_nios2_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821853 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_jtag_uart_scfifo_w " "Found entity 2: first_nios2_system_jtag_uart_scfifo_w" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821853 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: first_nios2_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821853 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_jtag_uart_scfifo_r " "Found entity 4: first_nios2_system_jtag_uart_scfifo_r" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821853 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_jtag_uart " "Found entity 5: first_nios2_system_jtag_uart" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_lcd " "Found entity 1: first_nios2_system_lcd" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_lcd.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_led_pio " "Found entity 1: first_nios2_system_led_pio" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0 " "Found entity 1: first_nios2_system_mm_interconnect_0" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_demux " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_mux " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575059821866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575059821866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821867 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router " "Found entity 2: first_nios2_system_mm_interconnect_0_router" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575059821867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575059821867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821868 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router_001 " "Found entity 2: first_nios2_system_mm_interconnect_0_router_001" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575059821868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575059821868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821869 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router_002 " "Found entity 2: first_nios2_system_mm_interconnect_0_router_002" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_005.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575059821869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_005.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575059821869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_005.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821870 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router_005 " "Found entity 2: first_nios2_system_mm_interconnect_0_router_005" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_005.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_demux " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_mux " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_onchip_mem " "Found entity 1: first_nios2_system_onchip_mem" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_sw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sw_pio " "Found entity 1: first_nios2_system_sw_pio" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sw_pio.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_sw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sys_clk_timer " "Found entity 1: first_nios2_system_sys_clk_timer" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sysid " "Found entity 1: first_nios2_system_sysid" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575059821877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059821947 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "985 " "Peak virtual memory: 985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575059822003 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 29 17:37:01 2019 " "Processing ended: Fri Nov 29 17:37:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575059822003 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575059822003 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575059822003 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059822003 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575059822149 ""}
