
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.25+1 (git sha1 d3216593d, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Parsing `top.sv' using frontend ` -sv' --

1. Executing Verilog-2005 frontend: top.sv
Parsing SystemVerilog input from `top.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

-- Parsing `konami.sv' using frontend ` -sv' --

2. Executing Verilog-2005 frontend: konami.sv
Parsing SystemVerilog input from `konami.sv' to AST representation.
Storing AST representation for module `$abstract\konami'.
Successfully finished Verilog frontend.

-- Parsing `debouncer.sv' using frontend ` -sv' --

3. Executing Verilog-2005 frontend: debouncer.sv
Parsing SystemVerilog input from `debouncer.sv' to AST representation.
Storing AST representation for module `$abstract\debouncer'.
Successfully finished Verilog frontend.

-- Parsing `edgedetector.sv' using frontend ` -sv' --

4. Executing Verilog-2005 frontend: edgedetector.sv
Parsing SystemVerilog input from `edgedetector.sv' to AST representation.
Storing AST representation for module `$abstract\edgedetector'.
Successfully finished Verilog frontend.

-- Parsing `../../part2/shift/shift.sv' using frontend ` -sv' --

5. Executing Verilog-2005 frontend: ../../part2/shift/shift.sv
Parsing SystemVerilog input from `../../part2/shift/shift.sv' to AST representation.
Storing AST representation for module `$abstract\shift'.
Successfully finished Verilog frontend.

-- Parsing `../../part2/counter/counter.sv' using frontend ` -sv' --

6. Executing Verilog-2005 frontend: ../../part2/counter/counter.sv
Parsing SystemVerilog input from `../../part2/counter/counter.sv' to AST representation.
Storing AST representation for module `$abstract\counter'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/inv.sv' using frontend ` -sv' --

7. Executing Verilog-2005 frontend: ../../provided_modules/inv.sv
Parsing SystemVerilog input from `../../provided_modules/inv.sv' to AST representation.
Storing AST representation for module `$abstract\inv'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/dff.sv' using frontend ` -sv' --

8. Executing Verilog-2005 frontend: ../../provided_modules/dff.sv
Parsing SystemVerilog input from `../../provided_modules/dff.sv' to AST representation.
Storing AST representation for module `$abstract\dff'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/jstk/PmodJSTK.sv' using frontend ` -sv' --

9. Executing Verilog-2005 frontend: ../../provided_modules/jstk/PmodJSTK.sv
Parsing SystemVerilog input from `../../provided_modules/jstk/PmodJSTK.sv' to AST representation.
Storing AST representation for module `$abstract\PmodJSTK'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/jstk/spiCtrl.v' using frontend ` -vlog2k' --

10. Executing Verilog-2005 frontend: ../../provided_modules/jstk/spiCtrl.v
Parsing Verilog input from `../../provided_modules/jstk/spiCtrl.v' to AST representation.
Storing AST representation for module `$abstract\spiCtrl'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/jstk/ClkDiv_20Hz.sv' using frontend ` -sv' --

11. Executing Verilog-2005 frontend: ../../provided_modules/jstk/ClkDiv_20Hz.sv
Parsing SystemVerilog input from `../../provided_modules/jstk/ClkDiv_20Hz.sv' to AST representation.
Storing AST representation for module `$abstract\ClkDiv_20Hz'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/jstk/ClkDiv_66_67kHz.sv' using frontend ` -sv' --

12. Executing Verilog-2005 frontend: ../../provided_modules/jstk/ClkDiv_66_67kHz.sv
Parsing SystemVerilog input from `../../provided_modules/jstk/ClkDiv_66_67kHz.sv' to AST representation.
Storing AST representation for module `$abstract\ClkDiv_66_67kHz'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/jstk/spiMode0.sv' using frontend ` -sv' --

13. Executing Verilog-2005 frontend: ../../provided_modules/jstk/spiMode0.sv
Parsing SystemVerilog input from `../../provided_modules/jstk/spiMode0.sv' to AST representation.
Storing AST representation for module `$abstract\spiMode0'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json top.json' --

14. Executing SYNTH_ICE40 pass.

14.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

14.2. Executing HIERARCHY pass (managing design hierarchy).

14.3. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

14.3.1. Analyzing design hierarchy..
Top module:  \top

14.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\konami'.
Generating RTLIL representation for module `\konami'.
Parameter 1 (\width_p) = 22

14.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter 1 (\width_p) = 22
Generating RTLIL representation for module `$paramod\counter\width_p=s32'00000000000000000000000000010110'.

14.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\debouncer'.
Generating RTLIL representation for module `\debouncer'.

14.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\PmodJSTK'.
Generating RTLIL representation for module `\PmodJSTK'.

14.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\dff'.
Generating RTLIL representation for module `\dff'.

14.3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\inv'.
Generating RTLIL representation for module `\inv'.

14.3.8. Analyzing design hierarchy..
Top module:  \top
Used module:     \konami
Used module:     $paramod\counter\width_p=s32'00000000000000000000000000010110
Used module:     \debouncer
Used module:         \dff
Used module:     \PmodJSTK
Used module:     \inv

14.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ClkDiv_20Hz'.
Generating RTLIL representation for module `\ClkDiv_20Hz'.

14.3.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ClkDiv_66_67kHz'.
Generating RTLIL representation for module `\ClkDiv_66_67kHz'.

14.3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\spiMode0'.
Generating RTLIL representation for module `\spiMode0'.

14.3.12. Executing AST frontend in derive mode using pre-parsed AST for module `\spiCtrl'.
Generating RTLIL representation for module `\spiCtrl'.
Parameter 1 (\depth_p) = 11

14.3.13. Executing AST frontend in derive mode using pre-parsed AST for module `\shift'.
Parameter 1 (\depth_p) = 11
Generating RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.
Parameter 1 (\depth_p) = 11
Found cached RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.
Parameter 1 (\depth_p) = 11
Found cached RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.
Parameter 1 (\depth_p) = 11
Found cached RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.
Parameter 1 (\depth_p) = 11
Found cached RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.
Parameter 1 (\depth_p) = 11
Found cached RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.
Parameter 1 (\depth_p) = 11
Found cached RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.
Reprocessing module konami because instantiated module $paramod\shift\depth_p=s32'00000000000000000000000000001011 has become available.
Generating RTLIL representation for module `\konami'.
Warning: Replacing memory \reg_o with list of registers. See konami.sv:0

14.3.14. Analyzing design hierarchy..
Top module:  \top
Used module:     \konami
Used module:     $paramod\counter\width_p=s32'00000000000000000000000000010110
Used module:     \debouncer
Used module:         \dff
Used module:     \PmodJSTK
Used module:         \ClkDiv_20Hz
Used module:         \ClkDiv_66_67kHz
Used module:         \spiMode0
Used module:         \spiCtrl
Used module:     \inv
Parameter 1 (\depth_p) = 11
Found cached RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.
Parameter 1 (\depth_p) = 11
Found cached RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.
Parameter 1 (\depth_p) = 11
Found cached RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.
Parameter 1 (\depth_p) = 11
Found cached RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.
Parameter 1 (\depth_p) = 11
Found cached RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.
Parameter 1 (\depth_p) = 11
Found cached RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.
Parameter 1 (\depth_p) = 11
Found cached RTLIL representation for module `$paramod\shift\depth_p=s32'00000000000000000000000000001011'.

14.3.15. Analyzing design hierarchy..
Top module:  \top
Used module:     \konami
Used module:         $paramod\shift\depth_p=s32'00000000000000000000000000001011
Used module:     $paramod\counter\width_p=s32'00000000000000000000000000010110
Used module:     \debouncer
Used module:         \dff
Used module:     \PmodJSTK
Used module:         \ClkDiv_20Hz
Used module:         \ClkDiv_66_67kHz
Used module:         \spiMode0
Used module:         \spiCtrl
Used module:     \inv

14.3.16. Analyzing design hierarchy..
Top module:  \top
Used module:     \konami
Used module:         $paramod\shift\depth_p=s32'00000000000000000000000000001011
Used module:     $paramod\counter\width_p=s32'00000000000000000000000000010110
Used module:     \debouncer
Used module:         \dff
Used module:     \PmodJSTK
Used module:         \ClkDiv_20Hz
Used module:         \ClkDiv_66_67kHz
Used module:         \spiMode0
Used module:         \spiCtrl
Used module:     \inv
Removing unused module `$abstract\spiMode0'.
Removing unused module `$abstract\ClkDiv_66_67kHz'.
Removing unused module `$abstract\ClkDiv_20Hz'.
Removing unused module `$abstract\spiCtrl'.
Removing unused module `$abstract\PmodJSTK'.
Removing unused module `$abstract\dff'.
Removing unused module `$abstract\inv'.
Removing unused module `$abstract\counter'.
Removing unused module `$abstract\shift'.
Removing unused module `$abstract\edgedetector'.
Removing unused module `$abstract\debouncer'.
Removing unused module `$abstract\konami'.
Removing unused module `$abstract\top'.
Removed 13 unused modules.

14.4. Executing PROC pass (convert processes to netlists).

14.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

14.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$242 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$235 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$231 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$224 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$221 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$218 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$215 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$212 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$204 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$197 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$193 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$186 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$183 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$180 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$177 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$174 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$konami.sv:85$550 in module konami.
Marked 3 switch rules as full_case in process $proc$konami.sv:0$539 in module konami.
Marked 7 switch rules as full_case in process $proc$../../provided_modules/jstk/spiCtrl.v:60$498 in module spiCtrl.
Removed 1 dead cases from process $proc$../../provided_modules/jstk/spiMode0.sv:137$488 in module spiMode0.
Marked 5 switch rules as full_case in process $proc$../../provided_modules/jstk/spiMode0.sv:137$488 in module spiMode0.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/jstk/spiMode0.sv:103$485 in module spiMode0.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/jstk/spiMode0.sv:67$482 in module spiMode0.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:17$474 in module ClkDiv_66_67kHz.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/jstk/ClkDiv_20Hz.sv:14$467 in module ClkDiv_20Hz.
Marked 1 switch rules as full_case in process $proc$../../provided_modules/dff.sv:21$465 in module dff.
Marked 2 switch rules as full_case in process $proc$../../part2/counter/counter.sv:0$459 in module $paramod\counter\width_p=s32'00000000000000000000000000010110.
Marked 1 switch rules as full_case in process $proc$../../part2/counter/counter.sv:30$458 in module $paramod\counter\width_p=s32'00000000000000000000000000010110.
Marked 1 switch rules as full_case in process $proc$../../part2/shift/shift.sv:35$514 in module $paramod\shift\depth_p=s32'00000000000000000000000000001011.
Removed a total of 1 dead cases.

14.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 19 redundant assignments.
Promoted 50 assignments to connections.

14.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$245'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$241'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$234'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$230'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$220'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$217'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$214'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$211'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$209'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$207'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$203'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$196'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$192'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$185'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$182'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$179'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$176'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$173'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$171'.
  Set init value: \Q = 1'0
Found init rule in `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:53$513'.
  Set init value: \tmpSRsend = 40'0000000000000000000000000000000000000000
Found init rule in `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:51$512'.
  Set init value: \tmpSR = 40'0000000000000000000000000000000000000000
Found init rule in `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:49$511'.
  Set init value: \byteCnt = 3'000
Found init rule in `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:47$510'.
  Set init value: \pState = 3'000
Found init rule in `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:37$509'.
  Set init value: \DOUT = 40'0000000000000000000000000000000000000000
Found init rule in `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:36$508'.
  Set init value: \sndData = 8'00000000
Found init rule in `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:35$507'.
  Set init value: \getByte = 1'0
Found init rule in `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:34$506'.
  Set init value: \SS = 1'1
Found init rule in `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:47$497'.
  Set init value: \CE = 1'0
Found init rule in `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:45$496'.
  Set init value: \pState = 2'00
Found init rule in `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:44$495'.
  Set init value: \wSR = 8'00000000
Found init rule in `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:43$494'.
  Set init value: \rSR = 8'00000000
Found init rule in `\ClkDiv_66_67kHz.$proc$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:15$479'.
  Set init value: \count_r = 7'0000000
Found init rule in `\ClkDiv_66_67kHz.$proc$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:10$478'.
  Set init value: \clk_r = 1'1
Found init rule in `\ClkDiv_20Hz.$proc$../../provided_modules/jstk/ClkDiv_20Hz.sv:10$473'.
  Set init value: \count_r = 19'0000000000000000000
Found init rule in `\ClkDiv_20Hz.$proc$../../provided_modules/jstk/ClkDiv_20Hz.sv:7$472'.
  Set init value: \clk_r = 1'1

14.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$242'.
Found async reset \R in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$231'.
Found async reset \S in `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$221'.
Found async reset \R in `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$215'.
Found async reset \S in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$204'.
Found async reset \R in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$193'.
Found async reset \S in `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$183'.
Found async reset \R in `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$177'.

14.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~49 debug messages>

14.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$245'.
Creating decoders for process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$242'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$241'.
Creating decoders for process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$235'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$234'.
Creating decoders for process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$231'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$230'.
Creating decoders for process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$223'.
Creating decoders for process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$221'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$220'.
Creating decoders for process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$217'.
Creating decoders for process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$215'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$214'.
Creating decoders for process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$212'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$211'.
Creating decoders for process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$210'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$209'.
Creating decoders for process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$208'.
Creating decoders for process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$207'.
Creating decoders for process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$204'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$203'.
Creating decoders for process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$197'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$196'.
Creating decoders for process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$193'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$192'.
Creating decoders for process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$185'.
Creating decoders for process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$183'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$182'.
Creating decoders for process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$180'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$179'.
Creating decoders for process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$177'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$176'.
Creating decoders for process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$174'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$173'.
Creating decoders for process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$172'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$171'.
Creating decoders for process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$170'.
Creating decoders for process `\konami.$proc$konami.sv:0$558'.
Creating decoders for process `\konami.$proc$konami.sv:85$550'.
     1/1: $0\state[1:0]
Creating decoders for process `\konami.$proc$konami.sv:0$539'.
     1/6: $3\next_state[1:0]
     2/6: $2\match_l[0:0]
     3/6: $2\next_state[1:0]
     4/6: $1\next_state[1:0]
     5/6: $1\sum_o[0:0]
     6/6: $1\match_l[0:0]
Creating decoders for process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:53$513'.
Creating decoders for process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:51$512'.
Creating decoders for process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:49$511'.
Creating decoders for process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:47$510'.
Creating decoders for process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:37$509'.
Creating decoders for process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:36$508'.
Creating decoders for process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:35$507'.
Creating decoders for process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:34$506'.
Creating decoders for process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:60$498'.
     1/8: $0\pState[2:0]
     2/8: $0\tmpSRsend[39:0]
     3/8: $0\tmpSR[39:0]
     4/8: $0\byteCnt[2:0]
     5/8: $0\DOUT[39:0]
     6/8: $0\sndData[7:0]
     7/8: $0\getByte[0:0]
     8/8: $0\SS[0:0]
Creating decoders for process `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:47$497'.
Creating decoders for process `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:45$496'.
Creating decoders for process `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:44$495'.
Creating decoders for process `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:43$494'.
Creating decoders for process `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:137$488'.
     1/4: $0\pState[1:0]
     2/4: $0\bitCount[4:0]
     3/4: $0\BUSY[0:0]
     4/4: $0\CE[0:0]
Creating decoders for process `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:103$485'.
     1/1: $0\rSR[7:0]
Creating decoders for process `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:67$482'.
     1/1: $0\wSR[7:0]
Creating decoders for process `\ClkDiv_66_67kHz.$proc$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:15$479'.
Creating decoders for process `\ClkDiv_66_67kHz.$proc$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:10$478'.
Creating decoders for process `\ClkDiv_66_67kHz.$proc$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:17$474'.
     1/2: $0\count_r[6:0]
     2/2: $0\clk_r[0:0]
Creating decoders for process `\ClkDiv_20Hz.$proc$../../provided_modules/jstk/ClkDiv_20Hz.sv:10$473'.
Creating decoders for process `\ClkDiv_20Hz.$proc$../../provided_modules/jstk/ClkDiv_20Hz.sv:7$472'.
Creating decoders for process `\ClkDiv_20Hz.$proc$../../provided_modules/jstk/ClkDiv_20Hz.sv:14$467'.
     1/2: $0\count_r[18:0]
     2/2: $0\clk_r[0:0]
Creating decoders for process `\dff.$proc$../../provided_modules/dff.sv:21$465'.
     1/1: $0\q_r[0:0]
Creating decoders for process `$paramod\counter\width_p=s32'00000000000000000000000000010110.$proc$../../part2/counter/counter.sv:0$459'.
     1/2: $2\counter_valn[21:0]
     2/2: $1\counter_valn[21:0]
Creating decoders for process `$paramod\counter\width_p=s32'00000000000000000000000000010110.$proc$../../part2/counter/counter.sv:30$458'.
     1/1: $0\counter_valc[21:0]
Creating decoders for process `$paramod\shift\depth_p=s32'00000000000000000000000000001011.$proc$../../part2/shift/shift.sv:0$515'.
Creating decoders for process `$paramod\shift\depth_p=s32'00000000000000000000000000001011.$proc$../../part2/shift/shift.sv:35$514'.
     1/1: $0\data_c[10:0]

14.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\konami.\reg_o[0]' from process `\konami.$proc$konami.sv:0$558'.
No latch inferred for signal `\konami.\reg_o[1]' from process `\konami.$proc$konami.sv:0$558'.
No latch inferred for signal `\konami.\reg_o[2]' from process `\konami.$proc$konami.sv:0$558'.
No latch inferred for signal `\konami.\reg_o[3]' from process `\konami.$proc$konami.sv:0$558'.
No latch inferred for signal `\konami.\reg_o[4]' from process `\konami.$proc$konami.sv:0$558'.
No latch inferred for signal `\konami.\reg_o[5]' from process `\konami.$proc$konami.sv:0$558'.
No latch inferred for signal `\konami.\reg_o[6]' from process `\konami.$proc$konami.sv:0$558'.
No latch inferred for signal `\konami.\match_l' from process `\konami.$proc$konami.sv:0$539'.
No latch inferred for signal `\konami.\sum_o' from process `\konami.$proc$konami.sv:0$539'.
No latch inferred for signal `\konami.\next_state' from process `\konami.$proc$konami.sv:0$539'.
No latch inferred for signal `$paramod\counter\width_p=s32'00000000000000000000000000010110.\counter_valn' from process `$paramod\counter\width_p=s32'00000000000000000000000000010110.$proc$../../part2/counter/counter.sv:0$459'.
No latch inferred for signal `$paramod\shift\depth_p=s32'00000000000000000000000000001011.\data_n' from process `$paramod\shift\depth_p=s32'00000000000000000000000000001011.$proc$../../part2/shift/shift.sv:0$515'.

14.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$242'.
  created $adff cell `$procdff$822' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$235'.
  created $dff cell `$procdff$823' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$231'.
  created $adff cell `$procdff$824' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$224'.
  created $dff cell `$procdff$825' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$221'.
  created $adff cell `$procdff$826' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$218'.
  created $dff cell `$procdff$827' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$215'.
  created $adff cell `$procdff$828' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$212'.
  created $dff cell `$procdff$829' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$210'.
  created $dff cell `$procdff$830' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$208'.
  created $dff cell `$procdff$831' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$204'.
  created $adff cell `$procdff$832' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$197'.
  created $dff cell `$procdff$833' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$193'.
  created $adff cell `$procdff$834' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$186'.
  created $dff cell `$procdff$835' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$183'.
  created $adff cell `$procdff$836' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$180'.
  created $dff cell `$procdff$837' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$177'.
  created $adff cell `$procdff$838' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$174'.
  created $dff cell `$procdff$839' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$172'.
  created $dff cell `$procdff$840' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$170'.
  created $dff cell `$procdff$841' with positive edge clock.
Creating register for signal `\konami.\state' using process `\konami.$proc$konami.sv:85$550'.
  created $dff cell `$procdff$842' with positive edge clock.
Creating register for signal `\spiCtrl.\SS' using process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:60$498'.
  created $dff cell `$procdff$843' with negative edge clock.
Creating register for signal `\spiCtrl.\getByte' using process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:60$498'.
  created $dff cell `$procdff$844' with negative edge clock.
Creating register for signal `\spiCtrl.\sndData' using process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:60$498'.
  created $dff cell `$procdff$845' with negative edge clock.
Creating register for signal `\spiCtrl.\DOUT' using process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:60$498'.
  created $dff cell `$procdff$846' with negative edge clock.
Creating register for signal `\spiCtrl.\pState' using process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:60$498'.
  created $dff cell `$procdff$847' with negative edge clock.
Creating register for signal `\spiCtrl.\byteCnt' using process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:60$498'.
  created $dff cell `$procdff$848' with negative edge clock.
Creating register for signal `\spiCtrl.\tmpSR' using process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:60$498'.
  created $dff cell `$procdff$849' with negative edge clock.
Creating register for signal `\spiCtrl.\tmpSRsend' using process `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:60$498'.
  created $dff cell `$procdff$850' with negative edge clock.
Creating register for signal `\spiMode0.\CE' using process `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:137$488'.
  created $dff cell `$procdff$851' with negative edge clock.
Creating register for signal `\spiMode0.\BUSY' using process `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:137$488'.
  created $dff cell `$procdff$852' with negative edge clock.
Creating register for signal `\spiMode0.\bitCount' using process `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:137$488'.
  created $dff cell `$procdff$853' with negative edge clock.
Creating register for signal `\spiMode0.\pState' using process `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:137$488'.
  created $dff cell `$procdff$854' with negative edge clock.
Creating register for signal `\spiMode0.\rSR' using process `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:103$485'.
  created $dff cell `$procdff$855' with positive edge clock.
Creating register for signal `\spiMode0.\wSR' using process `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:67$482'.
  created $dff cell `$procdff$856' with negative edge clock.
Creating register for signal `\ClkDiv_66_67kHz.\clk_r' using process `\ClkDiv_66_67kHz.$proc$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:17$474'.
  created $dff cell `$procdff$857' with positive edge clock.
Creating register for signal `\ClkDiv_66_67kHz.\count_r' using process `\ClkDiv_66_67kHz.$proc$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:17$474'.
  created $dff cell `$procdff$858' with positive edge clock.
Creating register for signal `\ClkDiv_20Hz.\clk_r' using process `\ClkDiv_20Hz.$proc$../../provided_modules/jstk/ClkDiv_20Hz.sv:14$467'.
  created $dff cell `$procdff$859' with positive edge clock.
Creating register for signal `\ClkDiv_20Hz.\count_r' using process `\ClkDiv_20Hz.$proc$../../provided_modules/jstk/ClkDiv_20Hz.sv:14$467'.
  created $dff cell `$procdff$860' with positive edge clock.
Creating register for signal `\dff.\q_r' using process `\dff.$proc$../../provided_modules/dff.sv:21$465'.
  created $dff cell `$procdff$861' with positive edge clock.
Creating register for signal `$paramod\counter\width_p=s32'00000000000000000000000000010110.\counter_valc' using process `$paramod\counter\width_p=s32'00000000000000000000000000010110.$proc$../../part2/counter/counter.sv:30$458'.
  created $dff cell `$procdff$862' with positive edge clock.
Creating register for signal `$paramod\shift\depth_p=s32'00000000000000000000000000001011.\data_c' using process `$paramod\shift\depth_p=s32'00000000000000000000000000001011.$proc$../../part2/shift/shift.sv:35$514'.
  created $dff cell `$procdff$863' with positive edge clock.

14.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

14.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$245'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$242'.
Removing empty process `SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$242'.
Removing empty process `SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$241'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$235'.
Removing empty process `SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$235'.
Removing empty process `SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$234'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$231'.
Removing empty process `SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$231'.
Removing empty process `SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$230'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$224'.
Removing empty process `SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$224'.
Removing empty process `SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$223'.
Removing empty process `SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$221'.
Removing empty process `SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$220'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$218'.
Removing empty process `SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$218'.
Removing empty process `SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$217'.
Removing empty process `SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$215'.
Removing empty process `SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$214'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$212'.
Removing empty process `SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$212'.
Removing empty process `SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$211'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$210'.
Removing empty process `SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$210'.
Removing empty process `SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$209'.
Removing empty process `SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$208'.
Removing empty process `SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$207'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$204'.
Removing empty process `SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$204'.
Removing empty process `SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$203'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$197'.
Removing empty process `SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$197'.
Removing empty process `SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$196'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$193'.
Removing empty process `SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$193'.
Removing empty process `SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$192'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$186'.
Removing empty process `SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$186'.
Removing empty process `SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$185'.
Removing empty process `SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$183'.
Removing empty process `SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$182'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$180'.
Removing empty process `SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$180'.
Removing empty process `SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$179'.
Removing empty process `SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$177'.
Removing empty process `SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$176'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$174'.
Removing empty process `SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$174'.
Removing empty process `SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$173'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$172'.
Removing empty process `SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$172'.
Removing empty process `SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$171'.
Removing empty process `SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$170'.
Removing empty process `konami.$proc$konami.sv:0$558'.
Found and cleaned up 1 empty switch in `\konami.$proc$konami.sv:85$550'.
Removing empty process `konami.$proc$konami.sv:85$550'.
Found and cleaned up 3 empty switches in `\konami.$proc$konami.sv:0$539'.
Removing empty process `konami.$proc$konami.sv:0$539'.
Removing empty process `spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:53$513'.
Removing empty process `spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:51$512'.
Removing empty process `spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:49$511'.
Removing empty process `spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:47$510'.
Removing empty process `spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:37$509'.
Removing empty process `spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:36$508'.
Removing empty process `spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:35$507'.
Removing empty process `spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:34$506'.
Found and cleaned up 7 empty switches in `\spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:60$498'.
Removing empty process `spiCtrl.$proc$../../provided_modules/jstk/spiCtrl.v:60$498'.
Removing empty process `spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:47$497'.
Removing empty process `spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:45$496'.
Removing empty process `spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:44$495'.
Removing empty process `spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:43$494'.
Found and cleaned up 5 empty switches in `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:137$488'.
Removing empty process `spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:137$488'.
Found and cleaned up 3 empty switches in `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:103$485'.
Removing empty process `spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:103$485'.
Found and cleaned up 3 empty switches in `\spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:67$482'.
Removing empty process `spiMode0.$proc$../../provided_modules/jstk/spiMode0.sv:67$482'.
Removing empty process `ClkDiv_66_67kHz.$proc$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:15$479'.
Removing empty process `ClkDiv_66_67kHz.$proc$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:10$478'.
Found and cleaned up 2 empty switches in `\ClkDiv_66_67kHz.$proc$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:17$474'.
Removing empty process `ClkDiv_66_67kHz.$proc$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:17$474'.
Removing empty process `ClkDiv_20Hz.$proc$../../provided_modules/jstk/ClkDiv_20Hz.sv:10$473'.
Removing empty process `ClkDiv_20Hz.$proc$../../provided_modules/jstk/ClkDiv_20Hz.sv:7$472'.
Found and cleaned up 2 empty switches in `\ClkDiv_20Hz.$proc$../../provided_modules/jstk/ClkDiv_20Hz.sv:14$467'.
Removing empty process `ClkDiv_20Hz.$proc$../../provided_modules/jstk/ClkDiv_20Hz.sv:14$467'.
Found and cleaned up 1 empty switch in `\dff.$proc$../../provided_modules/dff.sv:21$465'.
Removing empty process `dff.$proc$../../provided_modules/dff.sv:21$465'.
Found and cleaned up 2 empty switches in `$paramod\counter\width_p=s32'00000000000000000000000000010110.$proc$../../part2/counter/counter.sv:0$459'.
Removing empty process `$paramod\counter\width_p=s32'00000000000000000000000000010110.$proc$../../part2/counter/counter.sv:0$459'.
Found and cleaned up 1 empty switch in `$paramod\counter\width_p=s32'00000000000000000000000000010110.$proc$../../part2/counter/counter.sv:30$458'.
Removing empty process `$paramod\counter\width_p=s32'00000000000000000000000000010110.$proc$../../part2/counter/counter.sv:30$458'.
Removing empty process `$paramod\shift\depth_p=s32'00000000000000000000000000001011.$proc$../../part2/shift/shift.sv:0$515'.
Found and cleaned up 1 empty switch in `$paramod\shift\depth_p=s32'00000000000000000000000000001011.$proc$../../part2/shift/shift.sv:35$514'.
Removing empty process `$paramod\shift\depth_p=s32'00000000000000000000000000001011.$proc$../../part2/shift/shift.sv:35$514'.
Cleaned up 49 empty switches.

14.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module konami.
Optimizing module spiCtrl.
<suppressed ~14 debug messages>
Optimizing module spiMode0.
<suppressed ~12 debug messages>
Optimizing module ClkDiv_66_67kHz.
Optimizing module ClkDiv_20Hz.
<suppressed ~1 debug messages>
Optimizing module inv.
Optimizing module dff.
Optimizing module PmodJSTK.
Optimizing module debouncer.
Optimizing module $paramod\counter\width_p=s32'00000000000000000000000000010110.
Optimizing module $paramod\shift\depth_p=s32'00000000000000000000000000001011.
Optimizing module top.

14.5. Executing FLATTEN pass (flatten design).
Deleting now unused module konami.
Deleting now unused module spiCtrl.
Deleting now unused module spiMode0.
Deleting now unused module ClkDiv_66_67kHz.
Deleting now unused module ClkDiv_20Hz.
Deleting now unused module inv.
Deleting now unused module dff.
Deleting now unused module PmodJSTK.
Deleting now unused module debouncer.
Deleting now unused module $paramod\counter\width_p=s32'00000000000000000000000000010110.
Deleting now unused module $paramod\shift\depth_p=s32'00000000000000000000000000001011.
<suppressed ~26 debug messages>

14.6. Executing TRIBUF pass.

14.7. Executing DEMINOUT pass (demote inout ports to input or output).

14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~21 debug messages>

14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 5 unused cells and 243 unused wires.
<suppressed ~20 debug messages>

14.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

14.11. Executing OPT pass (performing simple optimizations).

14.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~135 debug messages>
Removed a total of 45 cells.

14.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\statemachine.$procmux$609.
    dead port 2/2 on $mux $flatten\statemachine.$procmux$615.
    dead port 2/2 on $mux $flatten\statemachine.$procmux$622.
Removed 3 multiplexer ports.
<suppressed ~29 debug messages>

14.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\jstk_i.\SPI_Ctrl.$procmux$695: { $flatten\jstk_i.\SPI_Ctrl.$procmux$651_CMP $auto$opt_reduce.cc:134:opt_pmux$867 }
    New ctrl vector for $pmux cell $flatten\jstk_i.\SPI_Ctrl.$procmux$703: { $flatten\jstk_i.\SPI_Ctrl.$procmux$651_CMP $auto$opt_reduce.cc:134:opt_pmux$869 }
    New ctrl vector for $pmux cell $flatten\jstk_i.\SPI_Ctrl.$procmux$713: { $auto$opt_reduce.cc:134:opt_pmux$873 $auto$opt_reduce.cc:134:opt_pmux$871 }
    New ctrl vector for $pmux cell $flatten\jstk_i.\SPI_Int.$procmux$736: { $flatten\jstk_i.\SPI_Int.$procmux$727_CMP $auto$opt_reduce.cc:134:opt_pmux$875 }
    New ctrl vector for $pmux cell $flatten\jstk_i.\SPI_Int.$procmux$744: { $flatten\jstk_i.\SPI_Int.$procmux$732_CMP $auto$opt_reduce.cc:134:opt_pmux$877 }
    New ctrl vector for $pmux cell $flatten\jstk_i.\SPI_Int.$procmux$752: { $flatten\jstk_i.\SPI_Int.$procmux$727_CMP $auto$opt_reduce.cc:134:opt_pmux$879 }
    New ctrl vector for $pmux cell $flatten\statemachine.$procmux$625: $flatten\statemachine.$procmux$623_CMP
  Optimizing cells in module \top.
Performed a total of 7 changes.

14.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

14.11.6. Executing OPT_DFF pass (perform DFF optimizations).

14.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 44 unused wires.
<suppressed ~1 debug messages>

14.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.11.9. Rerunning OPT passes. (Maybe there is more to do..)

14.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

14.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

14.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.11.13. Executing OPT_DFF pass (perform DFF optimizations).

14.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.11.16. Finished OPT passes. (There is nothing left to do.)

14.12. Executing FSM pass (extract and optimize FSM).

14.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.jstk_i.SPI_Ctrl.pState as FSM state register:
    Register has an initialization value.
Not marking top.jstk_i.SPI_Int.pState as FSM state register:
    Register has an initialization value.
Found FSM state register top.statemachine.state.

14.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\statemachine.state' from module `\top'.
  found $dff cell for state register: $flatten\statemachine.$procdff$842
  root of input selection tree: $flatten\statemachine.$0\state[1:0]
  found reset state: 2'01 (guessed from mux tree)
  found ctrl input: \sync_b.q_r
  found ctrl input: $flatten\statemachine.$procmux$623_CMP
  found state code: 2'01
  found ctrl input: \btnStart_debounce.debounced_o
  found state code: 2'10
  found ctrl output: $flatten\statemachine.$procmux$623_CMP
  found ctrl output: $flatten\statemachine.$procmux$610_CMP
  ctrl inputs: { \btnStart_debounce.debounced_o \sync_b.q_r }
  ctrl outputs: { $flatten\statemachine.$0\state[1:0] $flatten\statemachine.$procmux$610_CMP $flatten\statemachine.$procmux$623_CMP }
  transition:       2'10 2'-0 ->       2'01 4'0110
  transition:       2'10 2'-1 ->       2'01 4'0110
  transition:       2'01 2'00 ->       2'01 4'0101
  transition:       2'01 2'10 ->       2'10 4'1001
  transition:       2'01 2'-1 ->       2'01 4'0101

14.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\statemachine.state$880' from module `\top'.
  Merging pattern 2'-0 and 2'-1 from group (0 1 4'0110).
  Merging pattern 2'-1 and 2'-0 from group (0 1 4'0110).

14.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 6 unused cells and 6 unused wires.
<suppressed ~8 debug messages>

14.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\statemachine.state$880' from module `\top'.
  Removing unused output signal $flatten\statemachine.$procmux$623_CMP.
  Removing unused output signal $flatten\statemachine.$0\state[1:0] [0].
  Removing unused output signal $flatten\statemachine.$0\state[1:0] [1].

14.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\statemachine.state$880' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10 -> 1-
  01 -> -1

14.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\statemachine.state$880' from module `top':
-------------------------------------

  Information on FSM $fsm$\statemachine.state$880 (\statemachine.state):

  Number of input signals:    2
  Number of output signals:   1
  Number of state bits:       2

  Input signals:
    0: \sync_b.q_r
    1: \btnStart_debounce.debounced_o

  Output signals:
    0: $flatten\statemachine.$procmux$610_CMP

  State encoding:
    0:       2'1-
    1:       2'-1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'--   ->     1 1'1
      1:     1 2'10   ->     0 1'0
      2:     1 2'00   ->     1 1'0
      3:     1 2'-1   ->     1 1'0

-------------------------------------

14.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\statemachine.state$880' from module `\top'.

14.13. Executing OPT pass (performing simple optimizations).

14.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

14.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

14.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

14.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\statemachine.\genblk1[6].inputreg.$procdff$863 ($dff) from module top (D = { \statemachine.genblk1[6].inputreg.data_c [9:0] \Upsafe_debounce.debounced_o }, Q = \statemachine.genblk1[6].inputreg.data_c, rval = 11'00000000000).
Adding SRST signal on $flatten\statemachine.\genblk1[5].inputreg.$procdff$863 ($dff) from module top (D = { \statemachine.genblk1[5].inputreg.data_c [9:0] \Downsafe_deboucne.debounced_o }, Q = \statemachine.genblk1[5].inputreg.data_c, rval = 11'00000000000).
Adding SRST signal on $flatten\statemachine.\genblk1[4].inputreg.$procdff$863 ($dff) from module top (D = { \statemachine.genblk1[4].inputreg.data_c [9:0] \Leftsafe_debounce.debounced_o }, Q = \statemachine.genblk1[4].inputreg.data_c, rval = 11'00000000000).
Adding SRST signal on $flatten\statemachine.\genblk1[3].inputreg.$procdff$863 ($dff) from module top (D = { \statemachine.genblk1[3].inputreg.data_c [9:0] \Rightsafe_debounce.debounced_o }, Q = \statemachine.genblk1[3].inputreg.data_c, rval = 11'00000000000).
Adding SRST signal on $flatten\statemachine.\genblk1[2].inputreg.$procdff$863 ($dff) from module top (D = { \statemachine.genblk1[2].inputreg.data_c [9:0] \btnB_debounce.debounced_o }, Q = \statemachine.genblk1[2].inputreg.data_c, rval = 11'00000000000).
Adding SRST signal on $flatten\statemachine.\genblk1[1].inputreg.$procdff$863 ($dff) from module top (D = { \statemachine.genblk1[1].inputreg.data_c [9:0] \btnA_debounce.debounced_o }, Q = \statemachine.genblk1[1].inputreg.data_c, rval = 11'00000000000).
Adding SRST signal on $flatten\statemachine.\genblk1[0].inputreg.$procdff$863 ($dff) from module top (D = { \statemachine.genblk1[0].inputreg.data_c [9:0] \btnStart_debounce.debounced_o }, Q = \statemachine.genblk1[0].inputreg.data_c, rval = 11'00000000000).
Adding SRST signal on $flatten\jstk_i.\genSndRec.$procdff$860 ($dff) from module top (D = $flatten\jstk_i.\genSndRec.$add$../../provided_modules/jstk/ClkDiv_20Hz.sv:26$471_Y, Q = \jstk_i.genSndRec.count_r, rval = 19'0000000000000000000).
Adding SRST signal on $flatten\jstk_i.\genSndRec.$procdff$859 ($dff) from module top (D = $flatten\jstk_i.\genSndRec.$procmux$799_Y, Q = \jstk_i.genSndRec.clk_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$907 ($sdff) from module top (D = $flatten\jstk_i.\genSndRec.$not$../../provided_modules/jstk/ClkDiv_20Hz.sv:22$470_Y, Q = \jstk_i.genSndRec.clk_r).
Adding SRST signal on $flatten\jstk_i.\SerialClock.$procdff$858 ($dff) from module top (D = $flatten\jstk_i.\SerialClock.$add$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:27$477_Y, Q = \jstk_i.SerialClock.count_r, rval = 7'0000000).
Adding SRST signal on $flatten\jstk_i.\SerialClock.$procdff$857 ($dff) from module top (D = $flatten\jstk_i.\SerialClock.$procmux$787_Y, Q = \jstk_i.SerialClock.clk_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$912 ($sdff) from module top (D = $flatten\jstk_i.\SerialClock.$not$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:23$476_Y, Q = \jstk_i.SerialClock.clk_r).
Adding SRST signal on $flatten\jstk_i.\SPI_Int.$procdff$856 ($dff) from module top (D = $flatten\jstk_i.\SPI_Int.$procmux$774_Y, Q = \jstk_i.SPI_Int.wSR, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$914 ($sdff) from module top (D = $flatten\jstk_i.\SPI_Int.$procmux$774_Y, Q = \jstk_i.SPI_Int.wSR).
Adding SRST signal on $flatten\jstk_i.\SPI_Int.$procdff$855 ($dff) from module top (D = $flatten\jstk_i.\SPI_Int.$procmux$766_Y, Q = \jstk_i.SPI_Int.rSR, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$922 ($sdff) from module top (D = { \jstk_i.SPI_Int.rSR [6:0] \spi_sd_i }, Q = \jstk_i.SPI_Int.rSR).
Adding SRST signal on $flatten\jstk_i.\SPI_Int.$procdff$854 ($dff) from module top (D = $flatten\jstk_i.\SPI_Int.$procmux$722_Y, Q = \jstk_i.SPI_Int.pState, rval = 2'00).
Adding SRST signal on $flatten\jstk_i.\SPI_Int.$procdff$853 ($dff) from module top (D = $flatten\jstk_i.\SPI_Int.$procmux$736_Y, Q = \jstk_i.SPI_Int.bitCount, rval = 5'00000).
Adding SRST signal on $flatten\jstk_i.\SPI_Int.$procdff$852 ($dff) from module top (D = $flatten\jstk_i.\SPI_Int.$procmux$744_Y, Q = \jstk_i.SPI_Int.BUSY, rval = 1'0).
Adding SRST signal on $flatten\jstk_i.\SPI_Int.$procdff$851 ($dff) from module top (D = $flatten\jstk_i.\SPI_Int.$procmux$752_Y, Q = \jstk_i.SPI_Int.CE, rval = 1'0).
Adding SRST signal on $flatten\jstk_i.\SPI_Ctrl.$procdff$850 ($dff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y, Q = \jstk_i.SPI_Ctrl.tmpSRsend, rval = 40'0000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$930 ($sdff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y, Q = \jstk_i.SPI_Ctrl.tmpSRsend).
Adding SRST signal on $flatten\jstk_i.\SPI_Ctrl.$procdff$849 ($dff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$669_Y, Q = \jstk_i.SPI_Ctrl.tmpSR, rval = 40'0000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$934 ($sdff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$669_Y, Q = \jstk_i.SPI_Ctrl.tmpSR).
Adding SRST signal on $flatten\jstk_i.\SPI_Ctrl.$procdff$848 ($dff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$682_Y, Q = \jstk_i.SPI_Ctrl.byteCnt, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$938 ($sdff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$682_Y, Q = \jstk_i.SPI_Ctrl.byteCnt).
Adding SRST signal on $flatten\jstk_i.\SPI_Ctrl.$procdff$847 ($dff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$638_Y, Q = \jstk_i.SPI_Ctrl.pState, rval = 3'000).
Adding SRST signal on $flatten\jstk_i.\SPI_Ctrl.$procdff$846 ($dff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$689_Y, Q = \jstk_i.SPI_Ctrl.DOUT, rval = 40'0000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$947 ($sdff) from module top (D = \jstk_i.SPI_Ctrl.tmpSR, Q = \jstk_i.SPI_Ctrl.DOUT).
Adding SRST signal on $flatten\jstk_i.\SPI_Ctrl.$procdff$845 ($dff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$695_Y, Q = \jstk_i.SPI_Ctrl.sndData, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$949 ($sdff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$695_Y, Q = \jstk_i.SPI_Ctrl.sndData).
Adding SRST signal on $flatten\jstk_i.\SPI_Ctrl.$procdff$844 ($dff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$703_Y, Q = \jstk_i.SPI_Ctrl.getByte, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$953 ($sdff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$703_Y, Q = \jstk_i.SPI_Ctrl.getByte).
Adding SRST signal on $flatten\jstk_i.\SPI_Ctrl.$procdff$843 ($dff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$713_Y, Q = \jstk_i.SPI_Ctrl.SS, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$957 ($sdff) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$713_Y, Q = \jstk_i.SPI_Ctrl.SS).
Adding SRST signal on $flatten\debouncer.$procdff$862 ($dff) from module top (D = \debouncer.counter_valn, Q = \debouncer.counter_valc, rval = 22'0000000000000000000000).

14.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 33 unused cells and 39 unused wires.
<suppressed ~34 debug messages>

14.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~7 debug messages>

14.13.9. Rerunning OPT passes. (Maybe there is more to do..)

14.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

14.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

14.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

14.13.13. Executing OPT_DFF pass (perform DFF optimizations).

14.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

14.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.13.16. Rerunning OPT passes. (Maybe there is more to do..)

14.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

14.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

14.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.13.20. Executing OPT_DFF pass (perform DFF optimizations).

14.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.13.23. Finished OPT passes. (There is nothing left to do.)

14.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 bits (of 32) from port B of cell top.$gt$top.sv:161$382 ($gt).
Removed top 23 bits (of 32) from port B of cell top.$lt$top.sv:167$383 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$gt$top.sv:173$384 ($gt).
Removed top 23 bits (of 32) from port B of cell top.$lt$top.sv:179$385 ($lt).
Removed top 1 bits (of 2) from mux cell top.$flatten\jstk_i.\SPI_Int.$procmux$725 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\jstk_i.\SPI_Int.$procmux$728_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell top.$flatten\jstk_i.\SPI_Int.$procmux$730 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\jstk_i.\SPI_Ctrl.$add$../../provided_modules/jstk/spiCtrl.v:109$502 ($add).
Removed top 29 bits (of 32) from port Y of cell top.$flatten\jstk_i.\SPI_Ctrl.$add$../../provided_modules/jstk/spiCtrl.v:109$502 ($add).
Removed top 1 bits (of 3) from port B of cell top.$flatten\jstk_i.\SPI_Ctrl.$procmux$643_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell top.$flatten\jstk_i.\SPI_Ctrl.$procmux$645 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\jstk_i.\SPI_Ctrl.$procmux$647_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell top.$flatten\jstk_i.\SPI_Ctrl.$procmux$649 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\jstk_i.\SPI_Ctrl.$procmux$651_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell top.$flatten\jstk_i.\SPI_Ctrl.$procmux$653 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\debouncer.$add$../../part2/counter/counter.sv:0$461 ($add).
Removed top 10 bits (of 32) from port Y of cell top.$flatten\debouncer.$add$../../part2/counter/counter.sv:0$461 ($add).
Removed top 1 bits (of 11) from FF cell top.$auto$ff.cc:266:slice$898 ($sdff).
Removed top 1 bits (of 11) from FF cell top.$auto$ff.cc:266:slice$899 ($sdff).
Removed top 1 bits (of 11) from FF cell top.$auto$ff.cc:266:slice$900 ($sdff).
Removed top 1 bits (of 11) from FF cell top.$auto$ff.cc:266:slice$901 ($sdff).
Removed top 1 bits (of 11) from FF cell top.$auto$ff.cc:266:slice$902 ($sdff).
Removed top 1 bits (of 11) from FF cell top.$auto$ff.cc:266:slice$903 ($sdff).
Removed top 1 bits (of 10) from FF cell top.$auto$ff.cc:266:slice$898 ($sdff).
Removed top 1 bits (of 10) from FF cell top.$auto$ff.cc:266:slice$899 ($sdff).
Removed top 1 bits (of 10) from FF cell top.$auto$ff.cc:266:slice$900 ($sdff).
Removed top 1 bits (of 10) from FF cell top.$auto$ff.cc:266:slice$901 ($sdff).
Removed top 1 bits (of 10) from FF cell top.$auto$ff.cc:266:slice$902 ($sdff).
Removed top 1 bits (of 10) from FF cell top.$auto$ff.cc:266:slice$903 ($sdff).
Removed top 1 bits (of 9) from FF cell top.$auto$ff.cc:266:slice$899 ($sdff).
Removed top 1 bits (of 9) from FF cell top.$auto$ff.cc:266:slice$900 ($sdff).
Removed top 1 bits (of 9) from FF cell top.$auto$ff.cc:266:slice$901 ($sdff).
Removed top 1 bits (of 9) from FF cell top.$auto$ff.cc:266:slice$902 ($sdff).
Removed top 1 bits (of 9) from FF cell top.$auto$ff.cc:266:slice$903 ($sdff).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:266:slice$899 ($sdff).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:266:slice$900 ($sdff).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:266:slice$901 ($sdff).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:266:slice$902 ($sdff).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:266:slice$903 ($sdff).
Removed top 1 bits (of 7) from FF cell top.$auto$ff.cc:266:slice$900 ($sdff).
Removed top 1 bits (of 7) from FF cell top.$auto$ff.cc:266:slice$901 ($sdff).
Removed top 1 bits (of 7) from FF cell top.$auto$ff.cc:266:slice$902 ($sdff).
Removed top 1 bits (of 7) from FF cell top.$auto$ff.cc:266:slice$903 ($sdff).
Removed top 1 bits (of 6) from FF cell top.$auto$ff.cc:266:slice$901 ($sdff).
Removed top 1 bits (of 6) from FF cell top.$auto$ff.cc:266:slice$902 ($sdff).
Removed top 1 bits (of 6) from FF cell top.$auto$ff.cc:266:slice$903 ($sdff).
Removed top 1 bits (of 5) from FF cell top.$auto$ff.cc:266:slice$901 ($sdff).
Removed top 1 bits (of 5) from FF cell top.$auto$ff.cc:266:slice$902 ($sdff).
Removed top 1 bits (of 5) from FF cell top.$auto$ff.cc:266:slice$903 ($sdff).
Removed top 1 bits (of 4) from FF cell top.$auto$ff.cc:266:slice$901 ($sdff).
Removed top 1 bits (of 4) from FF cell top.$auto$ff.cc:266:slice$902 ($sdff).
Removed top 1 bits (of 4) from FF cell top.$auto$ff.cc:266:slice$903 ($sdff).
Removed top 1 bits (of 3) from FF cell top.$auto$ff.cc:266:slice$902 ($sdff).
Removed top 1 bits (of 3) from FF cell top.$auto$ff.cc:266:slice$903 ($sdff).
Removed top 1 bits (of 2) from FF cell top.$auto$ff.cc:266:slice$903 ($sdff).
Removed top 29 bits (of 32) from wire top.$flatten\jstk_i.\SPI_Ctrl.$add$../../provided_modules/jstk/spiCtrl.v:109$502_Y.
Removed top 1 bits (of 2) from wire top.$flatten\jstk_i.\SPI_Int.$procmux$725_Y.
Removed top 1 bits (of 2) from wire top.$flatten\jstk_i.\SPI_Int.$procmux$730_Y.

14.15. Executing PEEPOPT pass (run peephole optimizers).

14.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

14.17. Executing SHARE pass (SAT-based resource sharing).

14.18. Executing TECHMAP pass (map to technology primitives).

14.18.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

14.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~88 debug messages>

14.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.21. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\debouncer.$add$../../part2/counter/counter.sv:0$461 ($add).
  creating $macc model for $flatten\jstk_i.\SPI_Ctrl.$add$../../provided_modules/jstk/spiCtrl.v:109$502 ($add).
  creating $macc model for $flatten\jstk_i.\SPI_Int.$add$../../provided_modules/jstk/spiMode0.sv:183$491 ($add).
  creating $macc model for $flatten\jstk_i.\SerialClock.$add$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:27$477 ($add).
  creating $macc model for $flatten\jstk_i.\genSndRec.$add$../../provided_modules/jstk/ClkDiv_20Hz.sv:26$471 ($add).
  creating $alu model for $macc $flatten\jstk_i.\genSndRec.$add$../../provided_modules/jstk/ClkDiv_20Hz.sv:26$471.
  creating $alu model for $macc $flatten\jstk_i.\SerialClock.$add$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:27$477.
  creating $alu model for $macc $flatten\jstk_i.\SPI_Int.$add$../../provided_modules/jstk/spiMode0.sv:183$491.
  creating $alu model for $macc $flatten\jstk_i.\SPI_Ctrl.$add$../../provided_modules/jstk/spiCtrl.v:109$502.
  creating $alu model for $macc $flatten\debouncer.$add$../../part2/counter/counter.sv:0$461.
  creating $alu model for $flatten\jstk_i.\SPI_Int.$ge$../../provided_modules/jstk/spiMode0.sv:186$492 ($ge): new $alu
  creating $alu model for $gt$top.sv:161$382 ($gt): new $alu
  creating $alu model for $gt$top.sv:173$384 ($gt): new $alu
  creating $alu model for $lt$top.sv:167$383 ($lt): new $alu
  creating $alu model for $lt$top.sv:179$385 ($lt): new $alu
  creating $alu model for $flatten\jstk_i.\SPI_Int.$eq$../../provided_modules/jstk/spiMode0.sv:195$493 ($eq): merged with $flatten\jstk_i.\SPI_Int.$ge$../../provided_modules/jstk/spiMode0.sv:186$492.
  creating $alu cell for $lt$top.sv:179$385: $auto$alumacc.cc:485:replace_alu$971
  creating $alu cell for $lt$top.sv:167$383: $auto$alumacc.cc:485:replace_alu$982
  creating $alu cell for $gt$top.sv:173$384: $auto$alumacc.cc:485:replace_alu$993
  creating $alu cell for $gt$top.sv:161$382: $auto$alumacc.cc:485:replace_alu$998
  creating $alu cell for $flatten\jstk_i.\SPI_Int.$ge$../../provided_modules/jstk/spiMode0.sv:186$492, $flatten\jstk_i.\SPI_Int.$eq$../../provided_modules/jstk/spiMode0.sv:195$493: $auto$alumacc.cc:485:replace_alu$1003
  creating $alu cell for $flatten\debouncer.$add$../../part2/counter/counter.sv:0$461: $auto$alumacc.cc:485:replace_alu$1012
  creating $alu cell for $flatten\jstk_i.\SPI_Ctrl.$add$../../provided_modules/jstk/spiCtrl.v:109$502: $auto$alumacc.cc:485:replace_alu$1015
  creating $alu cell for $flatten\jstk_i.\SPI_Int.$add$../../provided_modules/jstk/spiMode0.sv:183$491: $auto$alumacc.cc:485:replace_alu$1018
  creating $alu cell for $flatten\jstk_i.\SerialClock.$add$../../provided_modules/jstk/ClkDiv_66_67kHz.sv:27$477: $auto$alumacc.cc:485:replace_alu$1021
  creating $alu cell for $flatten\jstk_i.\genSndRec.$add$../../provided_modules/jstk/ClkDiv_20Hz.sv:26$471: $auto$alumacc.cc:485:replace_alu$1024
  created 10 $alu and 0 $macc cells.

14.22. Executing OPT pass (performing simple optimizations).

14.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

14.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

14.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.22.6. Executing OPT_DFF pass (perform DFF optimizations).

14.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

14.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.22.9. Rerunning OPT passes. (Maybe there is more to do..)

14.22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

14.22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

14.22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.22.13. Executing OPT_DFF pass (perform DFF optimizations).

14.22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.22.16. Finished OPT passes. (There is nothing left to do.)

14.23. Executing MEMORY pass.

14.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

14.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

14.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

14.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

14.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

14.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

14.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

14.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

14.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).

14.26. Executing TECHMAP pass (map to technology primitives).

14.26.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

14.26.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

14.26.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

14.27. Executing ICE40_BRAMINIT pass.

14.28. Executing OPT pass (performing simple optimizations).

14.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~52 debug messages>

14.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$929 ($sdff) from module top (D = $flatten\jstk_i.\SPI_Int.$procmux$755_Y, Q = \jstk_i.SPI_Int.CE, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$927 ($sdff) from module top (D = $flatten\jstk_i.\SPI_Int.$add$../../provided_modules/jstk/spiMode0.sv:183$491_Y, Q = \jstk_i.SPI_Int.bitCount, rval = 5'00000).

14.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 10 unused wires.
<suppressed ~3 debug messages>

14.28.5. Rerunning OPT passes. (Removed registers in this run.)

14.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

14.28.8. Executing OPT_DFF pass (perform DFF optimizations).

14.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

14.28.10. Finished fast OPT passes.

14.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

14.30. Executing OPT pass (performing simple optimizations).

14.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

14.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$1049: { $flatten\jstk_i.\SPI_Int.$procmux$732_CMP $flatten\jstk_i.\SPI_Int.$procmux$728_CMP $flatten\jstk_i.\SPI_Int.$procmux$723_CMP \sync_b.q_r }
    Consolidated identical input bits for $mux cell $flatten\jstk_i.\SPI_Ctrl.$procmux$636:
      Old ports: A=3'000, B=3'100, Y=$flatten\jstk_i.\SPI_Ctrl.$procmux$636_Y
      New ports: A=1'0, B=1'1, Y=$flatten\jstk_i.\SPI_Ctrl.$procmux$636_Y [2]
      New connections: $flatten\jstk_i.\SPI_Ctrl.$procmux$636_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\jstk_i.\SPI_Ctrl.$procmux$641:
      Old ports: A=3'001, B=3'100, Y=$flatten\jstk_i.\SPI_Ctrl.$procmux$641_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\jstk_i.\SPI_Ctrl.$procmux$641_Y [2] $flatten\jstk_i.\SPI_Ctrl.$procmux$641_Y [0] }
      New connections: $flatten\jstk_i.\SPI_Ctrl.$procmux$641_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\jstk_i.\SPI_Ctrl.$procmux$661:
      Old ports: A=40'1000010011111111000000000000000000000000, B={ \jstk_i.SPI_Ctrl.tmpSRsend [31:0] 8'00000000 }, Y=$flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y
      New ports: A=32'10000100111111110000000000000000, B=\jstk_i.SPI_Ctrl.tmpSRsend [31:0], Y=$flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [39:8]
      New connections: $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [7:0] = 8'00000000
  Optimizing cells in module \top.
Performed a total of 4 changes.

14.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.30.6. Executing OPT_DFF pass (perform DFF optimizations).

14.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

14.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.30.9. Rerunning OPT passes. (Maybe there is more to do..)

14.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

14.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

14.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.30.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$931 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$931 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$931 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$931 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$931 ($sdffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$931 ($sdffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$931 ($sdffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$931 ($sdffe) from module top.

14.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.30.16. Rerunning OPT passes. (Maybe there is more to do..)

14.30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

14.30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\jstk_i.\SPI_Ctrl.$procmux$661:
      Old ports: A=32'10000100111111110000000000000000, B={ \jstk_i.SPI_Ctrl.tmpSRsend [31:8] 8'00000000 }, Y=$flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [39:8]
      New ports: A=24'100001001111111100000000, B=\jstk_i.SPI_Ctrl.tmpSRsend [31:8], Y=$flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [39:16]
      New connections: $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [15:8] = 8'00000000
  Optimizing cells in module \top.
Performed a total of 1 changes.

14.30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.30.20. Executing OPT_DFF pass (perform DFF optimizations).

14.30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.30.23. Rerunning OPT passes. (Maybe there is more to do..)

14.30.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

14.30.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

14.30.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.30.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1053 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1053 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1053 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1053 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1053 ($sdffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1053 ($sdffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1053 ($sdffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1053 ($sdffe) from module top.

14.30.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.30.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.30.30. Rerunning OPT passes. (Maybe there is more to do..)

14.30.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

14.30.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\jstk_i.\SPI_Ctrl.$procmux$661:
      Old ports: A=24'100001001111111100000000, B={ \jstk_i.SPI_Ctrl.tmpSRsend [31:16] 8'00000000 }, Y=$flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [39:16]
      New ports: A=16'1000010011111111, B=\jstk_i.SPI_Ctrl.tmpSRsend [31:16], Y=$flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [39:24]
      New connections: $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [23:16] = 8'00000000
  Optimizing cells in module \top.
Performed a total of 1 changes.

14.30.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.30.34. Executing OPT_DFF pass (perform DFF optimizations).

14.30.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.30.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.30.37. Rerunning OPT passes. (Maybe there is more to do..)

14.30.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

14.30.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

14.30.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.30.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1054 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1054 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1054 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1054 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1054 ($sdffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1054 ($sdffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1054 ($sdffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1054 ($sdffe) from module top.

14.30.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.30.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.30.44. Rerunning OPT passes. (Maybe there is more to do..)

14.30.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

14.30.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\jstk_i.\SPI_Ctrl.$procmux$661:
      Old ports: A=16'1000010011111111, B={ \jstk_i.SPI_Ctrl.tmpSRsend [31:24] 8'00000000 }, Y=$flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [39:24]
      New ports: A=9'100001001, B={ \jstk_i.SPI_Ctrl.tmpSRsend [31:24] 1'0 }, Y={ $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [39:32] $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [24] }
      New connections: $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [31:25] = { $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [24] $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [24] $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [24] $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [24] $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [24] $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [24] $flatten\jstk_i.\SPI_Ctrl.$procmux$661_Y [24] }
  Optimizing cells in module \top.
Performed a total of 1 changes.

14.30.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.30.48. Executing OPT_DFF pass (perform DFF optimizations).

14.30.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.30.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.30.51. Rerunning OPT passes. (Maybe there is more to do..)

14.30.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

14.30.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

14.30.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.30.55. Executing OPT_DFF pass (perform DFF optimizations).

14.30.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.30.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.30.58. Finished OPT passes. (There is nothing left to do.)

14.31. Executing ICE40_WRAPCARRY pass (wrap carries).

14.32. Executing TECHMAP pass (map to technology primitives).

14.32.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

14.32.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

14.32.3. Continuing TECHMAP pass.
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_80_ice40_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ice40_alu for cells of type $alu.
Using template $paramod$49641a5ace7a8dbedd31c417f5a1b54fcecf6c7d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$20b1d0597707d55efcb9664e40f63985956d7680\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$080e6a70eb8bfa1ccf22d9718e795074645029a4\_80_ice40_alu for cells of type $alu.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~461 debug messages>

14.33. Executing OPT pass (performing simple optimizations).

14.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~397 debug messages>

14.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~255 debug messages>
Removed a total of 85 cells.

14.33.3. Executing OPT_DFF pass (perform DFF optimizations).

14.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 57 unused cells and 280 unused wires.
<suppressed ~58 debug messages>

14.33.5. Finished fast OPT passes.

14.34. Executing ICE40_OPT pass (performing simple optimizations).

14.34.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1003.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1003.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1012.slice[0].carry: CO=\debouncer.counter_valc [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1015.slice[0].carry: CO=\jstk_i.SPI_Ctrl.byteCnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1018.slice[0].carry: CO=\jstk_i.SPI_Int.bitCount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1021.slice[0].carry: CO=\jstk_i.SerialClock.count_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1024.slice[0].carry: CO=\jstk_i.genSndRec.count_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$971.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$971.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$982.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$982.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$993.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$971.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$998.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$982.BB [0]

14.34.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~20 debug messages>

14.34.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

14.34.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1305 ($_SDFF_NP0_) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$638.Y_B [2], Q = \jstk_i.SPI_Ctrl.pState [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1304 ($_SDFF_NP0_) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$638.Y_B [1], Q = \jstk_i.SPI_Ctrl.pState [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1303 ($_SDFF_NP0_) from module top (D = $flatten\jstk_i.\SPI_Ctrl.$procmux$638.Y_B [0], Q = \jstk_i.SPI_Ctrl.pState [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1287 ($_SDFF_NP0_) from module top (D = $flatten\jstk_i.\SPI_Int.$procmux$722.Y_B [1], Q = \jstk_i.SPI_Int.pState [1], rval = 1'0).

14.34.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 7 unused cells and 5 unused wires.
<suppressed ~8 debug messages>

14.34.6. Rerunning OPT passes. (Removed registers in this run.)

14.34.7. Running ICE40 specific optimizations.

14.34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.34.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

14.34.10. Executing OPT_DFF pass (perform DFF optimizations).

14.34.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

14.34.12. Rerunning OPT passes. (Removed registers in this run.)

14.34.13. Running ICE40 specific optimizations.

14.34.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.34.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.34.16. Executing OPT_DFF pass (perform DFF optimizations).

14.34.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.34.18. Finished OPT passes. (There is nothing left to do.)

14.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

14.36. Executing TECHMAP pass (map to technology primitives).

14.36.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

14.36.2. Continuing TECHMAP pass.
Using template \$_SDFF_NP0_ for cells of type $_SDFF_NP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_NP0P_ for cells of type $_SDFFCE_NP0P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~227 debug messages>

14.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

14.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$1012.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1015.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1018.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1021.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1024.slice[0].carry ($lut).

14.39. Executing ICE40_OPT pass (performing simple optimizations).

14.39.1. Running ICE40 specific optimizations.

14.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~74 debug messages>

14.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~303 debug messages>
Removed a total of 101 cells.

14.39.4. Executing OPT_DFF pass (perform DFF optimizations).

14.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1216 unused wires.
<suppressed ~1 debug messages>

14.39.6. Rerunning OPT passes. (Removed registers in this run.)

14.39.7. Running ICE40 specific optimizations.

14.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.39.10. Executing OPT_DFF pass (perform DFF optimizations).

14.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.39.12. Finished OPT passes. (There is nothing left to do.)

14.40. Executing TECHMAP pass (map to technology primitives).

14.40.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

14.40.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

14.41. Executing ABC pass (technology mapping using ABC).

14.41.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 294 gates and 450 wires to a netlist network with 155 inputs and 128 outputs.

14.41.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =     135.
ABC: Participating nodes from both networks       =     290.
ABC: Participating nodes from the first network   =     137. (  87.82 % of nodes)
ABC: Participating nodes from the second network  =     153. (  98.08 % of nodes)
ABC: Node pairs (any polarity)                    =     137. (  87.82 % of names can be moved)
ABC: Node pairs (same polarity)                   =     137. (  87.82 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

14.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      155
ABC RESULTS:        internal signals:      167
ABC RESULTS:           input signals:      155
ABC RESULTS:          output signals:      128
Removing temp directory.

14.42. Executing ICE40_WRAPCARRY pass (wrap carries).

14.43. Executing TECHMAP pass (map to technology primitives).

14.43.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

14.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 54 unused cells and 365 unused wires.

14.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      201
  1-LUT               34
  2-LUT               66
  3-LUT               66
  4-LUT               35
  with \SB_CARRY    (#0)   43
  with \SB_CARRY    (#1)   43

Eliminating LUTs.
Number of LUTs:      201
  1-LUT               34
  2-LUT               66
  3-LUT               66
  4-LUT               35
  with \SB_CARRY    (#0)   43
  with \SB_CARRY    (#1)   43

Combining LUTs.
Number of LUTs:      200
  1-LUT               34
  2-LUT               65
  3-LUT               65
  4-LUT               36
  with \SB_CARRY    (#0)   43
  with \SB_CARRY    (#1)   43

Eliminated 0 LUTs.
Combined 1 LUTs.
<suppressed ~671 debug messages>

14.45. Executing TECHMAP pass (map to technology primitives).

14.45.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

14.45.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$97f21fc6caedb01e3e413e66042b2fa0473d00e4\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$12e9049d8709286a770fe60b59ec4d94c39ce3c9\$lut for cells of type $lut.
Using template $paramod$eb198fdd2a364fc5fc99493bddad777e7186425f\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
No more expansions possible.
<suppressed ~658 debug messages>
Removed 0 unused cells and 411 unused wires.

14.46. Executing AUTONAME pass.
Renamed 3000 objects in module top (20 iterations).
<suppressed ~604 debug messages>

14.47. Executing HIERARCHY pass (managing design hierarchy).

14.47.1. Analyzing design hierarchy..
Top module:  \top

14.47.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

14.48. Printing statistics.

=== top ===

   Number of wires:                382
   Number of wire bits:           1433
   Number of public wires:         382
   Number of public wire bits:    1433
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                485
     SB_CARRY                       83
     SB_DFF                         18
     SB_DFFESR                       8
     SB_DFFESS                       2
     SB_DFFNESR                     78
     SB_DFFNSR                      12
     SB_DFFSR                       84
     SB_LUT4                       200

14.49. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

14.50. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 9c6e2be016, CPU: user 1.43s system 0.02s, MEM: 26.10 MB peak
Yosys 0.25+1 (git sha1 d3216593d, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 32% 37x read_verilog (0 sec), 13% 30x opt_clean (0 sec), ...
