{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512080073954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512080073955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 20:14:33 2017 " "Processing started: Thu Nov 30 20:14:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512080073955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512080073955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modulo_saida -c modulo_saida " "Command: quartus_map --read_settings_files=on --write_settings_files=off modulo_saida -c modulo_saida" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512080073955 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512080076286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-arch " "Found design unit 1: Display-arch" {  } { { "Display.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077557 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080077557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_F-arch " "Found design unit 1: Display_F-arch" {  } { { "Display_F.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_F.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077563 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_F " "Found entity 1: Display_F" {  } { { "Display_F.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_F.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080077563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_E-arch " "Found design unit 1: Display_E-arch" {  } { { "Display_E.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_E.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077570 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_E " "Found entity 1: Display_E" {  } { { "Display_E.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080077570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_B-arch " "Found design unit 1: Display_B-arch" {  } { { "Display_B.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_B.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_B " "Found entity 1: Display_B" {  } { { "Display_B.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080077575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_C-arch " "Found design unit 1: Display_C-arch" {  } { { "Display_C.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_C.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077579 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_C " "Found entity 1: Display_C" {  } { { "Display_C.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_C.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080077579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_G-arch " "Found design unit 1: Display_G-arch" {  } { { "Display_G.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_G.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077582 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_G " "Found entity 1: Display_G" {  } { { "Display_G.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_G.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080077582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_D-arch " "Found design unit 1: Display_D-arch" {  } { { "Display_D.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_D.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077586 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_D " "Found entity 1: Display_D" {  } { { "Display_D.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080077586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_A-arch " "Found design unit 1: Display_A-arch" {  } { { "Display_A.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_A.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077592 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_A " "Found entity 1: Display_A" {  } { { "Display_A.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080077592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_saida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulo_saida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_saida-arch " "Found design unit 1: modulo_saida-arch" {  } { { "modulo_saida.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/modulo_saida.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077596 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_saida " "Found entity 1: modulo_saida" {  } { { "modulo_saida.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/modulo_saida.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080077596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080077596 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "saida modulo_saida.vhd(41) " "VHDL error at modulo_saida.vhd(41): object \"saida\" is used but not declared" {  } { { "modulo_saida.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/modulo_saida.vhd" 41 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1512080077904 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512080078713 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 30 20:14:38 2017 " "Processing ended: Thu Nov 30 20:14:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512080078713 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512080078713 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512080078713 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512080078713 ""}
