pr_debug	,	F_4
pmbase	,	V_3
"Intel(R) SpeedStep(TM) for this chipset not "	,	L_12
"change to %u MHz succeeded\n"	,	L_5
speedstep_get	,	F_19
speedstep_detect_chipset	,	F_15
PCI_DEVICE_ID_INTEL_82815_MC	,	V_18
local_irq_save	,	F_6
speedstep_get_freqs	,	F_25
SPEEDSTEP_HIGH	,	V_35
pci_read_config_dword	,	F_2
frequency	,	V_34
SPEEDSTEP_LOW	,	V_33
"writing 0x%x to pmbase 0x%x + 0x50\n"	,	L_4
transition_latency	,	V_37
speedstep_find_register	,	F_1
cpu_online_mask	,	V_28
cpufreq_register_driver	,	F_34
PCI_VENDOR_ID_INTEL	,	V_11
state	,	V_4
policy_cpu	,	V_26
PCI_DEVICE_ID_INTEL_82801CA_12	,	V_14
speedstep_activate	,	F_12
hostbridge	,	V_17
cpuinfo	,	V_36
ret	,	V_31
"read at pmbase 0x%x + 0x50 returned 0x%x\n"	,	L_3
cpufreq_unregister_driver	,	F_36
get_freq_data	,	F_18
cpumask_any_and	,	F_23
speedstep_init	,	F_31
cpu	,	V_22
index	,	V_25
speedstep_target	,	F_22
speedstep_processor	,	V_8
_speedstep_set_state	,	F_11
revision	,	V_19
_get_freqs	,	V_29
pci_dev	,	V_16
CONFIG_SMP	,	F_27
_state	,	V_9
pr_err	,	F_3
get_freqs_on_cpu	,	F_24
pci_read_config_word	,	F_13
ENODEV	,	V_2
x86_match_cpu	,	F_32
"hostbridge does not support speedstep\n"	,	L_8
cpufreq_table_validate_and_show	,	F_30
ss_smi_ids	,	V_39
smp_call_function_single	,	F_20
pci_write_config_word	,	F_14
"detected %u kHz as current frequency\n"	,	L_9
flags	,	V_7
speedstep_chipset_dev	,	V_1
"(yet) available.\n"	,	L_13
speed	,	V_21
pm2_blk	,	V_5
pci_get_subsys	,	F_16
speedstep_exit	,	F_35
local_irq_restore	,	F_9
BUG	,	F_21
u16	,	T_2
inb	,	F_7
value	,	V_6
speedstep_set_state	,	F_5
policy	,	V_24
gf	,	V_38
outb	,	F_8
speedstep_get_frequency	,	F_10
u8	,	T_1
"could not find speedstep register\n"	,	L_1
speedstep_cpu_init	,	F_26
cpus	,	V_27
"activating SpeedStep (TM) registers\n"	,	L_7
PCI_DEVICE_ID_INTEL_82801DB_12	,	V_12
_speed	,	V_20
cpufreq_policy	,	V_23
EINVAL	,	V_10
PCI_DEVICE_ID_INTEL_82801BA_10	,	V_15
get_freqs	,	V_30
cpumask_copy	,	F_28
"change failed - I/O error\n"	,	L_6
PCI_ANY_ID	,	V_13
pci_dev_put	,	F_17
topology_sibling_cpumask	,	F_29
"not found\n"	,	L_11
__init	,	T_3
__exit	,	T_4
speedstep_freqs	,	V_32
speedstep_driver	,	V_40
speedstep_detect_processor	,	F_33
"pmbase is 0x%x\n"	,	L_2
"Intel(R) SpeedStep(TM) capable processor "	,	L_10
