#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 19 17:42:05 2020
# Process ID: 15876
# Current directory: C:/Users/jc170/Documents/Vivado Projects/VGA_Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15140 C:\Users\jc170\Documents\Vivado Projects\VGA_Controller\VGA_Controller.xpr
# Log file: C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vivado.log
# Journal file: C:/Users/jc170/Documents/Vivado Projects/VGA_Controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.xpr}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
current_wave_config {vga_controller_testbench_behav.wcfg}
add_wave {{/vga_controller_testbench}} 
current_wave_config {vga_controller_testbench_behav.wcfg}
add_wave {{/vga_controller_testbench/atop}} 
save_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
close [ open {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/clock_divider.v} w ]
add_files {{C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/clock_divider.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
current_wave_config {vga_controller_testbench_behav.wcfg}
add_wave {{/vga_controller_testbench/sys_clk}} 
save_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
current_wave_config {vga_controller_testbench_behav.wcfg}
add_wave {{/vga_controller_testbench/atop/div/flop_1_out}} 
save_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/clock_divider.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/clock_divider.v}}
file delete -force {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/clock_divider.v}
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/clock_divider.v}}
add_files -norecurse {{C:/Users/jc170/Documents/Vivado Projects/clock_divider/clock_divider.srcs/sources_1/new/clock_divider.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/jc170/Documents/Vivado Projects/16bit_counter/16bit_counter.srcs/sources_1/new/16bit_counter.v}}
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
update_compile_order -fileset sources_1
current_wave_config {vga_controller_testbench_behav.wcfg}
add_wave {{/vga_controller_testbench/atop/div/counter_output}} 
current_wave_config {vga_controller_testbench_behav.wcfg}
add_wave {{/vga_controller_testbench/atop/div/clk_output}} 
save_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
export_ip_user_files -of_objects  [get_files {{C:/Users/jc170/Documents/Vivado Projects/16bit_counter/16bit_counter.srcs/sources_1/new/16bit_counter.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/16bit_counter/16bit_counter.srcs/sources_1/new/16bit_counter.v}}
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/16bit_counter/16bit_counter.srcs/sources_1/new/16bit_counter.v}}
close [ open {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/clock_div.v} w ]
add_files {{C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/clock_div.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jc170/Documents/Vivado Projects/clock_divider/clock_divider.srcs/sources_1/new/clock_divider.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/clock_divider/clock_divider.srcs/sources_1/new/clock_divider.v}}
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/clock_divider/clock_divider.srcs/sources_1/new/clock_divider.v}}
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
synth_design -rtl -name rtl_1
close_sim
