Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Oct 26 17:06:20 2022
| Host         : DESKTOP-6LNBR6U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_Controller_timing_summary_routed.rpt -pb VGA_Controller_timing_summary_routed.pb -rpx VGA_Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_Controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  106         
DPIR-1     Warning           Asynchronous driver check    6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (579)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: freq_div/Q1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: freq_div/Q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: freq_div/Q3_reg/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: freq_div/Q4_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (579)
--------------------------------------------------
 There are 579 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.526        0.000                      0                    1        0.389        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.526        0.000                      0                    1        0.389        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 freq_div/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.642ns (42.349%)  route 0.874ns (57.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     5.085    freq_div/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  freq_div/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  freq_div/Q1_reg/Q
                         net (fo=2, routed)           0.874     6.477    Q1
    SLICE_X34Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.601 r  Q1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.601    freq_div/lopt
    SLICE_X34Y46         FDRE                                         r  freq_div/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.444    14.785    freq_div/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  freq_div/Q1_reg/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.077    15.127    freq_div/Q1_reg
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  8.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 freq_div/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.064%)  route 0.300ns (58.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.562     1.445    freq_div/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  freq_div/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  freq_div/Q1_reg/Q
                         net (fo=2, routed)           0.300     1.909    Q1
    SLICE_X34Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.954 r  Q1_reg_i_1/O
                         net (fo=1, routed)           0.000     1.954    freq_div/lopt
    SLICE_X34Y46         FDRE                                         r  freq_div/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.831     1.958    freq_div/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  freq_div/Q1_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.565    freq_div/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.389    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   freq_div/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   freq_div/Q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   freq_div/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   freq_div/Q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   freq_div/Q1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           593 Endpoints
Min Delay           593 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnts/Q2_value_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.571ns  (logic 5.281ns (33.916%)  route 10.290ns (66.084%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[4]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[4]/Q
                         net (fo=10, routed)          1.267     1.723    cnts/Q2_value_reg_n_0_[4]
    SLICE_X56Y21         LUT4 (Prop_lut4_I3_O)        0.152     1.875 r  cnts/H_V_index_i_17/O
                         net (fo=3, routed)           1.021     2.896    cnts/H_V_index_i_17_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.377     3.273 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.271     4.545    V_counter_addressable[10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[15])
                                                      4.048     8.593 f  H_V_index/P[15]
                         net (fo=4, routed)           0.799     9.392    cnts/P[15]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.516 f  cnts/img_mem_i_2/O
                         net (fo=27, routed)          4.416    13.931    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[15]
    SLICE_X8Y32          LUT3 (Prop_lut3_I0_O)        0.124    14.055 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena/O
                         net (fo=2, routed)           1.516    15.571    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB18_X0Y24         RAMB18E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.523ns  (logic 5.281ns (34.020%)  route 10.242ns (65.980%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[4]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[4]/Q
                         net (fo=10, routed)          1.267     1.723    cnts/Q2_value_reg_n_0_[4]
    SLICE_X56Y21         LUT4 (Prop_lut4_I3_O)        0.152     1.875 r  cnts/H_V_index_i_17/O
                         net (fo=3, routed)           1.021     2.896    cnts/H_V_index_i_17_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.377     3.273 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.271     4.545    V_counter_addressable[10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[15])
                                                      4.048     8.593 f  H_V_index/P[15]
                         net (fo=4, routed)           0.799     9.392    cnts/P[15]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.516 f  cnts/img_mem_i_2/O
                         net (fo=27, routed)          4.416    13.931    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[15]
    SLICE_X8Y32          LUT3 (Prop_lut3_I0_O)        0.124    14.055 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena/O
                         net (fo=2, routed)           1.468    15.523    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB36_X0Y11         RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.372ns  (logic 5.309ns (34.536%)  route 10.063ns (65.464%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT2=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[4]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[4]/Q
                         net (fo=10, routed)          1.267     1.723    cnts/Q2_value_reg_n_0_[4]
    SLICE_X56Y21         LUT4 (Prop_lut4_I3_O)        0.152     1.875 r  cnts/H_V_index_i_17/O
                         net (fo=3, routed)           1.021     2.896    cnts/H_V_index_i_17_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.377     3.273 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.271     4.545    V_counter_addressable[10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[15])
                                                      4.048     8.593 f  H_V_index/P[15]
                         net (fo=4, routed)           0.799     9.392    cnts/P[15]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.516 f  cnts/img_mem_i_2/O
                         net (fo=27, routed)          4.613    14.129    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y32          LUT5 (Prop_lut5_I0_O)        0.152    14.281 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__16/O
                         net (fo=1, routed)           1.091    15.372    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.340ns  (logic 5.281ns (34.427%)  route 10.059ns (65.573%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT2=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[4]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[4]/Q
                         net (fo=10, routed)          1.267     1.723    cnts/Q2_value_reg_n_0_[4]
    SLICE_X56Y21         LUT4 (Prop_lut4_I3_O)        0.152     1.875 r  cnts/H_V_index_i_17/O
                         net (fo=3, routed)           1.021     2.896    cnts/H_V_index_i_17_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.377     3.273 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.271     4.545    V_counter_addressable[10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[15])
                                                      4.048     8.593 f  H_V_index/P[15]
                         net (fo=4, routed)           0.799     9.392    cnts/P[15]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.516 f  cnts/img_mem_i_2/O
                         net (fo=27, routed)          4.613    14.129    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y32          LUT5 (Prop_lut5_I0_O)        0.124    14.253 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__15/O
                         net (fo=1, routed)           1.087    15.340    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.052ns  (logic 5.183ns (34.434%)  route 9.869ns (65.566%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[4]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[4]/Q
                         net (fo=10, routed)          1.267     1.723    cnts/Q2_value_reg_n_0_[4]
    SLICE_X56Y21         LUT4 (Prop_lut4_I3_O)        0.152     1.875 r  cnts/H_V_index_i_17/O
                         net (fo=3, routed)           1.021     2.896    cnts/H_V_index_i_17_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.377     3.273 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.271     4.545    V_counter_addressable[10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      4.048     8.593 r  H_V_index/P[0]
                         net (fo=1, routed)           0.985     9.578    cnts/P[0]
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.150     9.728 r  cnts/img_mem_i_17/O
                         net (fo=27, routed)          5.324    15.052    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y10         RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.867ns  (logic 5.187ns (34.889%)  route 9.680ns (65.111%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[4]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[4]/Q
                         net (fo=10, routed)          1.267     1.723    cnts/Q2_value_reg_n_0_[4]
    SLICE_X56Y21         LUT4 (Prop_lut4_I3_O)        0.152     1.875 r  cnts/H_V_index_i_17/O
                         net (fo=3, routed)           1.021     2.896    cnts/H_V_index_i_17_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.377     3.273 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.271     4.545    V_counter_addressable[10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.048     8.593 r  H_V_index/P[2]
                         net (fo=1, routed)           0.994     9.587    cnts/P[2]
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.154     9.741 r  cnts/img_mem_i_15/O
                         net (fo=27, routed)          5.126    14.867    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y10         RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.781ns  (logic 5.508ns (37.264%)  route 9.273ns (62.736%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT2=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[4]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[4]/Q
                         net (fo=10, routed)          1.267     1.723    cnts/Q2_value_reg_n_0_[4]
    SLICE_X56Y21         LUT4 (Prop_lut4_I3_O)        0.152     1.875 r  cnts/H_V_index_i_17/O
                         net (fo=3, routed)           1.021     2.896    cnts/H_V_index_i_17_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.377     3.273 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.271     4.545    V_counter_addressable[10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.048     8.593 r  H_V_index/P[12]
                         net (fo=1, routed)           0.734     9.327    cnts/P[12]
    SLICE_X55Y23         LUT2 (Prop_lut2_I0_O)        0.119     9.446 r  cnts/img_mem_i_5/O
                         net (fo=28, routed)          4.087    13.533    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X8Y11          LUT5 (Prop_lut5_I3_O)        0.356    13.889 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=1, routed)           0.892    14.781    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.738ns  (logic 5.281ns (35.832%)  route 9.457ns (64.168%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT2=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[4]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[4]/Q
                         net (fo=10, routed)          1.267     1.723    cnts/Q2_value_reg_n_0_[4]
    SLICE_X56Y21         LUT4 (Prop_lut4_I3_O)        0.152     1.875 r  cnts/H_V_index_i_17/O
                         net (fo=3, routed)           1.021     2.896    cnts/H_V_index_i_17_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.377     3.273 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.271     4.545    V_counter_addressable[10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[15])
                                                      4.048     8.593 f  H_V_index/P[15]
                         net (fo=4, routed)           0.799     9.392    cnts/P[15]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.516 f  cnts/img_mem_i_2/O
                         net (fo=27, routed)          4.081    13.597    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y32          LUT5 (Prop_lut5_I0_O)        0.124    13.721 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__14/O
                         net (fo=1, routed)           1.018    14.738    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y9          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.714ns  (logic 5.183ns (35.225%)  route 9.531ns (64.775%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[4]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[4]/Q
                         net (fo=10, routed)          1.267     1.723    cnts/Q2_value_reg_n_0_[4]
    SLICE_X56Y21         LUT4 (Prop_lut4_I3_O)        0.152     1.875 r  cnts/H_V_index_i_17/O
                         net (fo=3, routed)           1.021     2.896    cnts/H_V_index_i_17_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.377     3.273 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.271     4.545    V_counter_addressable[10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      4.048     8.593 r  H_V_index/P[0]
                         net (fo=1, routed)           0.985     9.578    cnts/P[0]
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.150     9.728 r  cnts/img_mem_i_17/O
                         net (fo=27, routed)          4.986    14.714    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y9          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.697ns  (logic 5.484ns (37.313%)  route 9.213ns (62.687%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT2=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[4]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[4]/Q
                         net (fo=10, routed)          1.267     1.723    cnts/Q2_value_reg_n_0_[4]
    SLICE_X56Y21         LUT4 (Prop_lut4_I3_O)        0.152     1.875 r  cnts/H_V_index_i_17/O
                         net (fo=3, routed)           1.021     2.896    cnts/H_V_index_i_17_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.377     3.273 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.271     4.545    V_counter_addressable[10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.048     8.593 f  H_V_index/P[12]
                         net (fo=1, routed)           0.734     9.327    cnts/P[12]
    SLICE_X55Y23         LUT2 (Prop_lut2_I0_O)        0.119     9.446 f  cnts/img_mem_i_5/O
                         net (fo=28, routed)          4.230    13.676    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I3_O)        0.332    14.008 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__3/O
                         net (fo=1, routed)           0.689    14.697    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE                         0.000     0.000 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.176     0.317    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y29         FDRE                                         r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE                         0.000     0.000 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176     0.340    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X12Y31         FDRE                                         r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            freq_div/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.159%)  route 0.168ns (46.841%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  freq_div/Q2_reg/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  freq_div/Q2_reg/Q
                         net (fo=2, routed)           0.168     0.314    Q2
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  Q2_reg_i_1/O
                         net (fo=1, routed)           0.000     0.359    freq_div/lopt_1
    SLICE_X35Y46         FDRE                                         r  freq_div/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_div/Q4_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            freq_div/Q4_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.159%)  route 0.168ns (46.841%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  freq_div/Q4_reg/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  freq_div/Q4_reg/Q
                         net (fo=2, routed)           0.168     0.314    freq_div/clk_6Mhz
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  freq_div/Q4_i_1/O
                         net (fo=1, routed)           0.000     0.359    freq_div/D4
    SLICE_X37Y46         FDRE                                         r  freq_div/Q4_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q1_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q1_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE                         0.000     0.000 r  cnts/Q1_value_reg[0]/C
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnts/Q1_value_reg[0]/Q
                         net (fo=4, routed)           0.161     0.325    cnts/C[0]
    SLICE_X56Y20         LUT5 (Prop_lut5_I0_O)        0.045     0.370 r  cnts/Q1_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    cnts/Q1_value[0]
    SLICE_X56Y20         FDCE                                         r  cnts/Q1_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.128ns (31.941%)  route 0.273ns (68.059%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.273     0.401    cnts/TC
    SLICE_X59Y27         FDCE                                         r  cnts/Q2_value_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.128ns (31.941%)  route 0.273ns (68.059%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.273     0.401    cnts/TC
    SLICE_X59Y27         FDCE                                         r  cnts/Q2_value_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[31]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.128ns (31.941%)  route 0.273ns (68.059%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.273     0.401    cnts/TC
    SLICE_X59Y27         FDCE                                         r  cnts/Q2_value_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.128ns (27.041%)  route 0.345ns (72.959%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.345     0.473    cnts/TC
    SLICE_X59Y26         FDCE                                         r  cnts/Q2_value_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.128ns (27.041%)  route 0.345ns (72.959%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.345     0.473    cnts/TC
    SLICE_X59Y26         FDCE                                         r  cnts/Q2_value_reg[26]/CE
  -------------------------------------------------------------------    -------------------





