14500_system
=====

[Open this project in 8bitworkshop](http://8bitworkshop.com/redir.html?platform=verilog&githubURL=https%3A%2F%2Fgithub.com%2Fexperimentech%2F14500_system&file=14500_system.v).
