#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Mar 10 17:24:41 2025
# Process ID: 27508
# Current directory: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8360 C:\Users\lny\Downloads\Nexys-Video-HDMI-2018.2-2\vivado_proj\Nexys-Video-HDMI.xpr
# Log file: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/vivado.log
# Journal file: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.xpr
INFO: [Project 1-313] Project file moved from 'C:/git/Nexys-Video-HDMI/proj/.Xil/Vivado-2448-elodlt-ro/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.ip_user_files', nor could it be found using path 'C:/git/Nexys-Video-HDMI/proj/.Xil/Vivado-2448-elodlt-ro/PrjAr/_X_/Nexys-Video-HDMI.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'hdmi.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
hdmi_auto_us_0
hdmi_axi_vdma_0_0
hdmi_axi_gpio_video_0
hdmi_dvi2rgb_0_0
hdmi_auto_rs_w_2
hdmi_axi_mem_intercon_0
hdmi_microblaze_0_axi_intc_0
hdmi_xbar_0
hdmi_axi_timer_0_0
hdmi_axi_uartlite_0_0
hdmi_mdm_1_0
hdmi_microblaze_0_0
hdmi_microblaze_0_axi_periph_0
hdmi_mig_7series_0_0
hdmi_auto_rs_w_1
hdmi_rst_mig_7series_0_100M_0
hdmi_rst_mig_7series_0_pxl_0
hdmi_v_axi4s_vid_out_0_0
hdmi_s01_regslice_0
hdmi_v_tc_0_0
hdmi_s00_regslice_0
hdmi_v_tc_1_0
hdmi_v_vid_in_axi4s_0_0
hdmi_xlconstant_0_0
hdmi_lmb_bram_0
hdmi_xbar_1
hdmi_m00_regslice_0
hdmi_auto_ds_0
hdmi_auto_rs_w_0
hdmi_s03_regslice_0
hdmi_s02_regslice_0
hdmi_auto_us_1

open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 935.977 ; gain = 261.355
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {hdmi_rst_mig_7series_0_pxl_0 hdmi_axi_timer_0_0 hdmi_v_axi4s_vid_out_0_0 hdmi_dvi2rgb_0_0 hdmi_axi_gpio_video_0 hdmi_v_tc_0_0 hdmi_xlconstant_0_0 hdmi_axi_mem_intercon_0 hdmi_mdm_1_0 hdmi_lmb_bram_0 hdmi_axi_vdma_0_0 hdmi_microblaze_0_axi_periph_0 hdmi_microblaze_0_axi_intc_0 hdmi_v_vid_in_axi4s_0_0 hdmi_rst_mig_7series_0_100M_0 hdmi_axi_uartlite_0_0 hdmi_v_tc_1_0 hdmi_microblaze_0_0 hdmi_mig_7series_0_0}] -log ip_upgrade.log
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_pxl
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_1
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/mmcm_locked(undef) and /dvi2rgb_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Successfully read diagram <hdmi> from BD file <C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/hdmi.bd>
Upgrading 'C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/hdmi.bd'
INFO: [IP_Flow 19-3422] Upgraded hdmi_axi_gpio_video_0 (AXI GPIO 2.0) from revision 19 to revision 20
INFO: [IP_Flow 19-3422] Upgraded hdmi_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 18 to revision 19
INFO: [IP_Flow 19-3422] Upgraded hdmi_axi_timer_0_0 (AXI Timer 2.0) from revision 19 to revision 20
INFO: [IP_Flow 19-3422] Upgraded hdmi_axi_uartlite_0_0 (AXI Uartlite 2.0) from revision 21 to revision 22
INFO: [IP_Flow 19-3422] Upgraded hdmi_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 5 to revision 6
INFO: [IP_Flow 19-1972] Upgraded hdmi_dvi2rgb_0_0 from DVI to RGB Video Decoder (Sink) 2.0 to DVI to RGB Video Decoder (Sink) 2.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/mmcm_locked(undef) and /dvi2rgb_0_upgraded_ipi/aRst_n(rst)
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [IP_Flow 19-3422] Upgraded hdmi_lmb_bram_0 (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded hdmi_mdm_1_0 (MicroBlaze Debug Module (MDM) 3.2) from revision 14 to revision 15
INFO: [IP_Flow 19-1972] Upgraded hdmi_microblaze_0_0 from MicroBlaze 10.0 to MicroBlaze 11.0
INFO: [IP_Flow 19-3422] Upgraded hdmi_microblaze_0_axi_intc_0 (AXI Interrupt Controller 4.1) from revision 11 to revision 12
INFO: [IP_Flow 19-3422] Upgraded hdmi_microblaze_0_axi_periph_0 (AXI Interconnect 2.1) from revision 18 to revision 19
INFO: [IP_Flow 19-1972] Upgraded hdmi_mig_7series_0_0 from Memory Interface Generator (MIG 7 Series) 4.1 to Memory Interface Generator (MIG 7 Series) 4.2
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/aRst_n(rst) and /mig_7series_0_upgraded_ipi/mmcm_locked(undef)
INFO: [IP_Flow 19-3422] Upgraded hdmi_rst_mig_7series_0_100M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded hdmi_rst_mig_7series_0_pxl_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded hdmi_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 9 to revision 10
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fifo_read_level'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'hdmi_v_axi4s_vid_out_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded hdmi_v_tc_0_0 (Video Timing Controller 6.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded hdmi_v_tc_1_0 (Video Timing Controller 6.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded hdmi_v_vid_in_axi4s_0_0 (Video In to AXI4-Stream 4.0) from revision 8 to revision 9
INFO: [IP_Flow 19-1972] Upgraded hdmi_xlconstant_0_0 from Constant 1.1 to Constant 1.1
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'hdmi_v_axi4s_vid_out_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\lny\Downloads\Nexys-Video-HDMI-2018.2-2\vivado_proj\Nexys-Video-HDMI.srcs\sources_1\bd\hdmi\hdmi.bd> 
INFO: [BD 41-2124] The block design file <C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/hdmi.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ui/bd_8da6e6f8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1880.598 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {hdmi_rst_mig_7series_0_pxl_0 hdmi_axi_timer_0_0 hdmi_v_axi4s_vid_out_0_0 hdmi_dvi2rgb_0_0 hdmi_axi_gpio_video_0 hdmi_v_tc_0_0 hdmi_xlconstant_0_0 hdmi_axi_mem_intercon_0 hdmi_mdm_1_0 hdmi_lmb_bram_0 hdmi_axi_vdma_0_0 hdmi_microblaze_0_axi_periph_0 hdmi_microblaze_0_axi_intc_0 hdmi_v_vid_in_axi4s_0_0 hdmi_rst_mig_7series_0_100M_0 hdmi_axi_uartlite_0_0 hdmi_v_tc_1_0 hdmi_microblaze_0_0 hdmi_mig_7series_0_0}] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(128) on '/axi_vdma_0' with propagated value(64). Command ignored
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_vdma:6.3-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:axi_vdma:6.3-155] /axi_vdma_0 
                    To get the better performance, ensure AXI Memory Map clock frequency is greater than equal to AXI Streaming clock frequency.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_mig_7series_0_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_mig_7series_0_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_mig_7series_0_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_dvi2rgb_0_0_PixelClk 
Wrote  : <C:\Users\lny\Downloads\Nexys-Video-HDMI-2018.2-2\vivado_proj\Nexys-Video-HDMI.srcs\sources_1\bd\hdmi\hdmi.bd> 
VHDL Output written to : C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.v
VHDL Output written to : C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/sim/hdmi.v
VHDL Output written to : C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/hdl/hdmi_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-3422] Upgraded ila_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 8
INFO: [IP_Flow 19-3422] Upgraded ila_pixclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 8
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_pxl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_0/hdmi_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_1/hdmi_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/s02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/s03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_auto_ds_0/hdmi_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_rs_w .
Exporting to file C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/hw_handoff/hdmi.hwh
Generated Block Design Tcl file C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/hw_handoff/hdmi_bd.tcl
Generated Hardware Definition File C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/synth/hdmi.hwdef
[Mon Mar 10 17:28:33 2025] Launched hdmi_axi_gpio_video_0_synth_1, hdmi_axi_timer_0_0_synth_1, hdmi_axi_uartlite_0_0_synth_1, hdmi_axi_vdma_0_0_synth_1, hdmi_dvi2rgb_0_0_synth_1, hdmi_axi_dynclk_0_0_synth_1, hdmi_v_tc_1_0_synth_1, hdmi_microblaze_0_0_synth_1, hdmi_mdm_1_0_synth_1, hdmi_lmb_bram_0_synth_1, hdmi_v_axi4s_vid_out_0_0_synth_1, hdmi_rgb2dvi_0_0_synth_1, hdmi_ilmb_v10_0_synth_1, hdmi_ilmb_bram_if_cntlr_0_synth_1, hdmi_microblaze_0_axi_intc_0_synth_1, hdmi_v_vid_in_axi4s_0_0_synth_1, hdmi_rst_mig_7series_0_pxl_0_synth_1, hdmi_v_tc_0_0_synth_1, hdmi_dlmb_v10_0_synth_1, hdmi_dlmb_bram_if_cntlr_0_synth_1, hdmi_rst_mig_7series_0_100M_0_synth_1, hdmi_mig_7series_0_0_synth_1, hdmi_xbar_0_synth_1, hdmi_auto_us_0_synth_1, hdmi_xbar_1_synth_1, hdmi_s00_regslice_0_synth_1, hdmi_auto_rs_w_1_synth_1, hdmi_auto_us_1_synth_1, hdmi_auto_rs_w_2_synth_1, hdmi_s03_regslice_0_synth_1, hdmi_m00_regslice_0_synth_1, hdmi_auto_ds_0_synth_1, hdmi_s01_regslice_0_synth_1, hdmi_auto_rs_w_0_synth_1, hdmi_s02_regslice_0_synth_1, synth_1...
Run output will be captured here:
hdmi_axi_gpio_video_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_axi_gpio_video_0_synth_1/runme.log
hdmi_axi_timer_0_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_axi_timer_0_0_synth_1/runme.log
hdmi_axi_uartlite_0_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_axi_uartlite_0_0_synth_1/runme.log
hdmi_axi_vdma_0_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_axi_vdma_0_0_synth_1/runme.log
hdmi_dvi2rgb_0_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_dvi2rgb_0_0_synth_1/runme.log
hdmi_axi_dynclk_0_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_axi_dynclk_0_0_synth_1/runme.log
hdmi_v_tc_1_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_v_tc_1_0_synth_1/runme.log
hdmi_microblaze_0_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_microblaze_0_0_synth_1/runme.log
hdmi_mdm_1_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_mdm_1_0_synth_1/runme.log
hdmi_lmb_bram_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_lmb_bram_0_synth_1/runme.log
hdmi_v_axi4s_vid_out_0_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_v_axi4s_vid_out_0_0_synth_1/runme.log
hdmi_rgb2dvi_0_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_rgb2dvi_0_0_synth_1/runme.log
hdmi_ilmb_v10_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_ilmb_v10_0_synth_1/runme.log
hdmi_ilmb_bram_if_cntlr_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_ilmb_bram_if_cntlr_0_synth_1/runme.log
hdmi_microblaze_0_axi_intc_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_microblaze_0_axi_intc_0_synth_1/runme.log
hdmi_v_vid_in_axi4s_0_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_v_vid_in_axi4s_0_0_synth_1/runme.log
hdmi_rst_mig_7series_0_pxl_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_rst_mig_7series_0_pxl_0_synth_1/runme.log
hdmi_v_tc_0_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_v_tc_0_0_synth_1/runme.log
hdmi_dlmb_v10_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_dlmb_v10_0_synth_1/runme.log
hdmi_dlmb_bram_if_cntlr_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_dlmb_bram_if_cntlr_0_synth_1/runme.log
hdmi_rst_mig_7series_0_100M_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_rst_mig_7series_0_100M_0_synth_1/runme.log
hdmi_mig_7series_0_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_mig_7series_0_0_synth_1/runme.log
hdmi_xbar_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_xbar_0_synth_1/runme.log
hdmi_auto_us_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_auto_us_0_synth_1/runme.log
hdmi_xbar_1_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_xbar_1_synth_1/runme.log
hdmi_s00_regslice_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_s00_regslice_0_synth_1/runme.log
hdmi_auto_rs_w_1_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_auto_rs_w_1_synth_1/runme.log
hdmi_auto_us_1_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_auto_us_1_synth_1/runme.log
hdmi_auto_rs_w_2_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_auto_rs_w_2_synth_1/runme.log
hdmi_s03_regslice_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_s03_regslice_0_synth_1/runme.log
hdmi_m00_regslice_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_m00_regslice_0_synth_1/runme.log
hdmi_auto_ds_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_auto_ds_0_synth_1/runme.log
hdmi_s01_regslice_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_s01_regslice_0_synth_1/runme.log
hdmi_auto_rs_w_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_auto_rs_w_0_synth_1/runme.log
hdmi_s02_regslice_0_synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/hdmi_s02_regslice_0_synth_1/runme.log
synth_1: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/synth_1/runme.log
[Mon Mar 10 17:28:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:45 ; elapsed = 00:02:11 . Memory (MB): peak = 2223.086 ; gain = 342.488
open_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 2782 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 3141.762 ; gain = 625.211
INFO: [Common 17-344] 'open_run' was cancelled
file mkdir C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.sdk
file copy -force C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.runs/impl_1/hdmi_wrapper.sysdef C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.sdk/hdmi_wrapper.hdf

launch_sdk -workspace C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.sdk -hwspec C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.sdk/hdmi_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.sdk -hwspec C:/Users/lny/Downloads/Nexys-Video-HDMI-2018.2-2/vivado_proj/Nexys-Video-HDMI.sdk/hdmi_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 10 18:01:44 2025...
