module cntr8(clk,reset_n,inc,load,d_in,d_out,o_state);
	input clk,reset_n,inc,load;
	input [7:0] d_in;
	output [7:0] d_out;
	output [2:0] o_state;
	
	wire [2:0] next_state;
	wire [2:0] state;
	
	assign o_state=state;
	
	
	
endmodule //End of module