

================================================================
== Vitis HLS Report for 'mat_mul_2'
================================================================
* Date:           Sat Jan 14 11:19:24 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        NeuralNetworkKernel
* Solution:       NN_kernel (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.354 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      323|      323|  3.230 us|  3.230 us|  323|  323|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_1   |      322|      322|       161|          -|          -|     2|        no|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    208|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     548|   3324|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    352|    -|
|Register         |        -|    -|     787|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|    1335|   4140|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U80  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U81  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U82  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U83  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                  |        0|   0|  548| 3324|    0|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer9_weights_U  |mat_mul_2_layer9_weights  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                          |        1|  0|   0|    0|   256|   32|     1|         8192|
    +------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln66_fu_553_p2       |         +|   0|  0|  12|           4|           3|
    |add_ln70_1_fu_387_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln70_2_fu_440_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln70_3_fu_509_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln70_fu_317_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln72_1_fu_530_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln72_fu_408_p2       |         +|   0|  0|  15|           8|           8|
    |grp_fu_362_p2            |      icmp|   0|  0|  10|           6|           7|
    |grp_fu_423_p2            |      icmp|   0|  0|  10|           6|           7|
    |grp_fu_484_p2            |      icmp|   0|  0|  10|           6|           7|
    |grp_fu_545_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln66_fu_303_p2      |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln70_1_fu_393_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln70_2_fu_446_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln70_3_fu_515_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln70_fu_323_p2      |      icmp|   0|  0|  10|           6|           7|
    |or_ln66_1_fu_431_p2      |        or|   0|  0|   3|           3|           2|
    |or_ln66_2_fu_492_p2      |        or|   0|  0|   3|           3|           2|
    |or_ln66_fu_370_p2        |        or|   0|  0|   3|           3|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 208|         117|         101|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter7       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter7       |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter7       |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_191_p4  |   9|          2|    6|         12|
    |ap_phi_mux_j_1_phi_fu_215_p4  |   9|          2|    6|         12|
    |ap_phi_mux_j_2_phi_fu_239_p4  |   9|          2|    6|         12|
    |ap_phi_mux_j_3_phi_fu_263_p4  |   9|          2|    6|         12|
    |i_0_reg_175                   |   9|          2|    4|          8|
    |input_r_address0              |  26|          5|   11|         55|
    |j_0_reg_187                   |   9|          2|    6|         12|
    |j_1_reg_211                   |   9|          2|    6|         12|
    |j_2_reg_235                   |   9|          2|    6|         12|
    |j_3_reg_259                   |   9|          2|    6|         12|
    |layer9_weights_address0       |  26|          5|    8|         40|
    |output_r_address0             |  26|          5|   11|         55|
    |output_r_d0                   |  26|          5|   32|        160|
    |sum_0_reg_198                 |   9|          2|   32|         64|
    |sum_19_reg_222                |   9|          2|   32|         64|
    |sum_2_reg_246                 |   9|          2|   32|         64|
    |sum_3_reg_270                 |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 352|         73|  251|        697|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln70_1_reg_615       |   6|   0|    6|          0|
    |add_ln70_2_reg_655       |   6|   0|    6|          0|
    |add_ln70_3_reg_695       |   6|   0|    6|          0|
    |add_ln70_reg_575         |   6|   0|    6|          0|
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7  |   1|   0|    1|          0|
    |i_0_reg_175              |   4|   0|    4|          0|
    |icmp_ln70_1_reg_621      |   1|   0|    1|          0|
    |icmp_ln70_2_reg_661      |   1|   0|    1|          0|
    |icmp_ln70_3_reg_701      |   1|   0|    1|          0|
    |icmp_ln70_reg_581        |   1|   0|    1|          0|
    |j_0_reg_187              |   6|   0|    6|          0|
    |j_1_reg_211              |   6|   0|    6|          0|
    |j_2_reg_235              |   6|   0|    6|          0|
    |j_3_reg_259              |   6|   0|    6|          0|
    |or_ln66_1_reg_645        |   2|   0|    3|          1|
    |or_ln66_3_cast6_reg_650  |   2|   0|   64|         62|
    |or_ln66_4_cast8_reg_685  |   1|   0|   64|         63|
    |or_ln66_cast4_reg_605    |   2|   0|   64|         62|
    |reg_299                  |  32|   0|   32|          0|
    |sum_0_reg_198            |  32|   0|   32|          0|
    |sum_19_reg_222           |  32|   0|   32|          0|
    |sum_2_reg_246            |  32|   0|   32|          0|
    |sum_3_reg_270            |  32|   0|   32|          0|
    |tmp_1_reg_610            |   2|   0|    8|          6|
    |tmp_2_reg_690            |   1|   0|    8|          7|
    |trunc_ln66_reg_568       |   3|   0|    3|          0|
    |zext_ln66_reg_563        |   4|   0|   64|         60|
    |add_ln70_1_reg_615       |  64|  32|    6|          0|
    |add_ln70_2_reg_655       |  64|  32|    6|          0|
    |add_ln70_3_reg_695       |  64|  32|    6|          0|
    |add_ln70_reg_575         |  64|  32|    6|          0|
    |icmp_ln70_1_reg_621      |  64|  32|    1|          0|
    |icmp_ln70_2_reg_661      |  64|  32|    1|          0|
    |icmp_ln70_3_reg_701      |  64|  32|    1|          0|
    |icmp_ln70_reg_581        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 787| 256|  564|        261|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|     mat_mul.2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|     mat_mul.2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|     mat_mul.2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|     mat_mul.2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|     mat_mul.2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|     mat_mul.2|  return value|
|grp_fu_35017_p_din0   |  out|   32|  ap_ctrl_hs|     mat_mul.2|  return value|
|grp_fu_35017_p_din1   |  out|   32|  ap_ctrl_hs|     mat_mul.2|  return value|
|grp_fu_35017_p_dout0  |   in|   32|  ap_ctrl_hs|     mat_mul.2|  return value|
|grp_fu_35017_p_ce     |  out|    1|  ap_ctrl_hs|     mat_mul.2|  return value|
|input_r_address0      |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0     |  out|   11|   ap_memory|      output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|      output_r|         array|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 1, depth = 8
  * Pipeline-2: initiation interval (II) = 1, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 4
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 8, States = { 12 13 14 15 16 17 18 19 }
  Pipeline-2 : II = 1, D = 8, States = { 21 22 23 24 25 26 27 28 }
  Pipeline-3 : II = 1, D = 8, States = { 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 12 
12 --> 20 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 12 
20 --> 21 
21 --> 29 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 21 
29 --> 30 
30 --> 38 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 30 
38 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%br_ln66 = br void" [../src/matmul.cpp:66]   --->   Operation 39 'br' 'br_ln66' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_0 = phi i4 %add_ln66, void %._crit_edge.loopexit.3, i4 0, void %.lr.ph7" [../src/matmul.cpp:66]   --->   Operation 40 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.88ns)   --->   "%icmp_ln66 = icmp_eq  i4 %i_0, i4 8" [../src/matmul.cpp:66]   --->   Operation 41 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split2.0, void %._crit_edge8.loopexit" [../src/matmul.cpp:66]   --->   Operation 43 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i4 %i_0" [../src/matmul.cpp:66]   --->   Operation 44 'zext' 'zext_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i4 %i_0" [../src/matmul.cpp:66]   --->   Operation 45 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/matmul.cpp:66]   --->   Operation 46 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 47 'br' 'br_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [../src/matmul.cpp:76]   --->   Operation 48 'ret' 'ret_ln76' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j_0 = phi i6 %add_ln70, void %.split.0, i6 0, void %.split2.0" [../src/matmul.cpp:70]   --->   Operation 49 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 %tmp_3, void %.split.0, i32 0, void %.split2.0" [../src/matmul.cpp:72]   --->   Operation 50 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.88ns)   --->   "%add_ln70 = add i6 %j_0, i6 1" [../src/matmul.cpp:70]   --->   Operation 51 'add' 'add_ln70' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.87ns)   --->   "%icmp_ln70 = icmp_eq  i6 %j_0, i6 32" [../src/matmul.cpp:70]   --->   Operation 53 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_87 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 54 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split.0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:70]   --->   Operation 55 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%j_0_cast3 = zext i6 %j_0" [../src/matmul.cpp:70]   --->   Operation 56 'zext' 'j_0_cast3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_0, i32 1, i32 2" [../src/matmul.cpp:72]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %tmp, i6 %j_0" [../src/matmul.cpp:72]   --->   Operation 58 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i8 %add_ln" [../src/matmul.cpp:72]   --->   Operation 59 'zext' 'zext_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%layer9_weights_addr = getelementptr i32 %layer9_weights, i64 0, i64 %zext_ln72" [../src/matmul.cpp:72]   --->   Operation 60 'getelementptr' 'layer9_weights_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (1.35ns)   --->   "%layer9_weights_load = load i8 %layer9_weights_addr" [../src/matmul.cpp:72]   --->   Operation 61 'load' 'layer9_weights_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %j_0_cast3" [../src/matmul.cpp:72]   --->   Operation 62 'getelementptr' 'input_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.35ns)   --->   "%input_load = load i11 %input_addr" [../src/matmul.cpp:72]   --->   Operation 63 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 4 <SV = 3> <Delay = 6.02>
ST_4 : Operation 64 [1/2] (1.35ns)   --->   "%layer9_weights_load = load i8 %layer9_weights_addr" [../src/matmul.cpp:72]   --->   Operation 64 'load' 'layer9_weights_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_4 : Operation 65 [1/2] (1.35ns)   --->   "%input_load = load i11 %input_addr" [../src/matmul.cpp:72]   --->   Operation 65 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_4 : Operation 66 [4/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer9_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 66 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.67>
ST_5 : Operation 67 [3/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer9_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 67 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 68 [2/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer9_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 68 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 69 [1/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer9_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 69 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.35>
ST_8 : Operation 70 [1/1] (0.87ns)   --->   "%icmp_ln72 = icmp_eq  i6 %add_ln70, i6 32" [../src/matmul.cpp:72]   --->   Operation 70 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [3/3] (5.48ns)   --->   "%tmp_3 = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 71 'facc' 'tmp_3' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.48>
ST_9 : Operation 72 [2/3] (5.48ns)   --->   "%tmp_3 = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 72 'facc' 'tmp_3' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.48>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 73 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 74 [1/3] (5.48ns)   --->   "%tmp_3 = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 74 'facc' 'tmp_3' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 1.35>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln66" [../src/matmul.cpp:74]   --->   Operation 76 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_0, i11 %output_addr" [../src/matmul.cpp:74]   --->   Operation 77 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln66 = or i3 %trunc_ln66, i3 1" [../src/matmul.cpp:66]   --->   Operation 78 'or' 'or_ln66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln66_cast4 = zext i3 %or_ln66" [../src/matmul.cpp:66]   --->   Operation 79 'zext' 'or_ln66_cast4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %or_ln66, i5 0" [../src/matmul.cpp:66]   --->   Operation 80 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 81 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 12 <SV = 4> <Delay = 2.25>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %add_ln70_1, void %.split.1, i6 0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:70]   --->   Operation 82 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%sum_19 = phi i32 %tmp_4, void %.split.1, i32 0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:72]   --->   Operation 83 'phi' 'sum_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.88ns)   --->   "%add_ln70_1 = add i6 %j_1, i6 1" [../src/matmul.cpp:70]   --->   Operation 84 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.87ns)   --->   "%icmp_ln70_1 = icmp_eq  i6 %j_1, i6 32" [../src/matmul.cpp:70]   --->   Operation 86 'icmp' 'icmp_ln70_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 87 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_1, void %.split.1, void %._crit_edge.loopexit.1" [../src/matmul.cpp:70]   --->   Operation 88 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%j_1_cast5 = zext i6 %j_1" [../src/matmul.cpp:70]   --->   Operation 89 'zext' 'j_1_cast5' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%j_1_cast = zext i6 %j_1" [../src/matmul.cpp:70]   --->   Operation 90 'zext' 'j_1_cast' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.90ns)   --->   "%add_ln72 = add i8 %j_1_cast, i8 %tmp_1" [../src/matmul.cpp:72]   --->   Operation 91 'add' 'add_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i8 %add_ln72" [../src/matmul.cpp:72]   --->   Operation 92 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%layer9_weights_addr_1 = getelementptr i32 %layer9_weights, i64 0, i64 %zext_ln72_1" [../src/matmul.cpp:72]   --->   Operation 93 'getelementptr' 'layer9_weights_addr_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 94 [2/2] (1.35ns)   --->   "%layer9_weights_load_1 = load i8 %layer9_weights_addr_1" [../src/matmul.cpp:72]   --->   Operation 94 'load' 'layer9_weights_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %j_1_cast5" [../src/matmul.cpp:72]   --->   Operation 95 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 96 [2/2] (1.35ns)   --->   "%input_load_1 = load i11 %input_addr_2" [../src/matmul.cpp:72]   --->   Operation 96 'load' 'input_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 13 <SV = 5> <Delay = 6.02>
ST_13 : Operation 97 [1/2] (1.35ns)   --->   "%layer9_weights_load_1 = load i8 %layer9_weights_addr_1" [../src/matmul.cpp:72]   --->   Operation 97 'load' 'layer9_weights_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_13 : Operation 98 [1/2] (1.35ns)   --->   "%input_load_1 = load i11 %input_addr_2" [../src/matmul.cpp:72]   --->   Operation 98 'load' 'input_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_13 : Operation 99 [4/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer9_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 99 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 4.67>
ST_14 : Operation 100 [3/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer9_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 100 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 4.67>
ST_15 : Operation 101 [2/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer9_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 101 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 4.67>
ST_16 : Operation 102 [1/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer9_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 102 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 6.35>
ST_17 : Operation 103 [1/1] (0.87ns)   --->   "%icmp_ln72_2 = icmp_eq  i6 %add_ln70_1, i6 32" [../src/matmul.cpp:72]   --->   Operation 103 'icmp' 'icmp_ln72_2' <Predicate = (!icmp_ln70_1)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 104 [3/3] (5.48ns)   --->   "%tmp_4 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_2" [../src/matmul.cpp:72]   --->   Operation 104 'facc' 'tmp_4' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 10> <Delay = 5.48>
ST_18 : Operation 105 [2/3] (5.48ns)   --->   "%tmp_4 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_2" [../src/matmul.cpp:72]   --->   Operation 105 'facc' 'tmp_4' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 5.48>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 106 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_19 : Operation 107 [1/3] (5.48ns)   --->   "%tmp_4 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_2" [../src/matmul.cpp:72]   --->   Operation 107 'facc' 'tmp_4' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 1.35>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr i32 %output_r, i64 0, i64 %or_ln66_cast4" [../src/matmul.cpp:74]   --->   Operation 109 'getelementptr' 'output_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_19, i11 %output_addr_3" [../src/matmul.cpp:74]   --->   Operation 110 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln66_1 = or i3 %trunc_ln66, i3 2" [../src/matmul.cpp:66]   --->   Operation 111 'or' 'or_ln66_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln66_3_cast6 = zext i3 %or_ln66_1" [../src/matmul.cpp:66]   --->   Operation 112 'zext' 'or_ln66_3_cast6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 113 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 21 <SV = 6> <Delay = 1.35>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%j_2 = phi i6 %add_ln70_2, void %.split.2, i6 0, void %._crit_edge.loopexit.1" [../src/matmul.cpp:70]   --->   Operation 114 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%sum_2 = phi i32 %tmp_5, void %.split.2, i32 0, void %._crit_edge.loopexit.1" [../src/matmul.cpp:72]   --->   Operation 115 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.88ns)   --->   "%add_ln70_2 = add i6 %j_2, i6 1" [../src/matmul.cpp:70]   --->   Operation 116 'add' 'add_ln70_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 117 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.87ns)   --->   "%icmp_ln70_2 = icmp_eq  i6 %j_2, i6 32" [../src/matmul.cpp:70]   --->   Operation 118 'icmp' 'icmp_ln70_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 119 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_2, void %.split.2, void %._crit_edge.loopexit.2" [../src/matmul.cpp:70]   --->   Operation 120 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%j_2_cast7 = zext i6 %j_2" [../src/matmul.cpp:70]   --->   Operation 121 'zext' 'j_2_cast7' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %or_ln66_1, i32 1, i32 2" [../src/matmul.cpp:72]   --->   Operation 122 'partselect' 'tmp_s' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%add_ln72_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %tmp_s, i6 %j_2" [../src/matmul.cpp:72]   --->   Operation 123 'bitconcatenate' 'add_ln72_5' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i8 %add_ln72_5" [../src/matmul.cpp:72]   --->   Operation 124 'zext' 'zext_ln72_2' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%layer9_weights_addr_2 = getelementptr i32 %layer9_weights, i64 0, i64 %zext_ln72_2" [../src/matmul.cpp:72]   --->   Operation 125 'getelementptr' 'layer9_weights_addr_2' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 126 [2/2] (1.35ns)   --->   "%layer9_weights_load_2 = load i8 %layer9_weights_addr_2" [../src/matmul.cpp:72]   --->   Operation 126 'load' 'layer9_weights_load_2' <Predicate = (!icmp_ln70_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %j_2_cast7" [../src/matmul.cpp:72]   --->   Operation 127 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 128 [2/2] (1.35ns)   --->   "%input_load_2 = load i11 %input_addr_3" [../src/matmul.cpp:72]   --->   Operation 128 'load' 'input_load_2' <Predicate = (!icmp_ln70_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 22 <SV = 7> <Delay = 6.02>
ST_22 : Operation 129 [1/2] (1.35ns)   --->   "%layer9_weights_load_2 = load i8 %layer9_weights_addr_2" [../src/matmul.cpp:72]   --->   Operation 129 'load' 'layer9_weights_load_2' <Predicate = (!icmp_ln70_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_22 : Operation 130 [1/2] (1.35ns)   --->   "%input_load_2 = load i11 %input_addr_3" [../src/matmul.cpp:72]   --->   Operation 130 'load' 'input_load_2' <Predicate = (!icmp_ln70_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_22 : Operation 131 [4/4] (4.67ns)   --->   "%mul4_2 = fmul i32 %layer9_weights_load_2, i32 %input_load_2" [../src/matmul.cpp:72]   --->   Operation 131 'fmul' 'mul4_2' <Predicate = (!icmp_ln70_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 4.67>
ST_23 : Operation 132 [3/4] (4.67ns)   --->   "%mul4_2 = fmul i32 %layer9_weights_load_2, i32 %input_load_2" [../src/matmul.cpp:72]   --->   Operation 132 'fmul' 'mul4_2' <Predicate = (!icmp_ln70_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 4.67>
ST_24 : Operation 133 [2/4] (4.67ns)   --->   "%mul4_2 = fmul i32 %layer9_weights_load_2, i32 %input_load_2" [../src/matmul.cpp:72]   --->   Operation 133 'fmul' 'mul4_2' <Predicate = (!icmp_ln70_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 4.67>
ST_25 : Operation 134 [1/4] (4.67ns)   --->   "%mul4_2 = fmul i32 %layer9_weights_load_2, i32 %input_load_2" [../src/matmul.cpp:72]   --->   Operation 134 'fmul' 'mul4_2' <Predicate = (!icmp_ln70_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 6.35>
ST_26 : Operation 135 [1/1] (0.87ns)   --->   "%icmp_ln72_3 = icmp_eq  i6 %add_ln70_2, i6 32" [../src/matmul.cpp:72]   --->   Operation 135 'icmp' 'icmp_ln72_3' <Predicate = (!icmp_ln70_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 136 [3/3] (5.48ns)   --->   "%tmp_5 = facc i32 @_ssdm_op_FACC, i32 %mul4_2, i1 %icmp_ln72_3" [../src/matmul.cpp:72]   --->   Operation 136 'facc' 'tmp_5' <Predicate = (!icmp_ln70_2)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 5.48>
ST_27 : Operation 137 [2/3] (5.48ns)   --->   "%tmp_5 = facc i32 @_ssdm_op_FACC, i32 %mul4_2, i1 %icmp_ln72_3" [../src/matmul.cpp:72]   --->   Operation 137 'facc' 'tmp_5' <Predicate = (!icmp_ln70_2)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 5.48>
ST_28 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 138 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_28 : Operation 139 [1/3] (5.48ns)   --->   "%tmp_5 = facc i32 @_ssdm_op_FACC, i32 %mul4_2, i1 %icmp_ln72_3" [../src/matmul.cpp:72]   --->   Operation 139 'facc' 'tmp_5' <Predicate = (!icmp_ln70_2)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>

State 29 <SV = 7> <Delay = 1.35>
ST_29 : Operation 141 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr i32 %output_r, i64 0, i64 %or_ln66_3_cast6" [../src/matmul.cpp:74]   --->   Operation 141 'getelementptr' 'output_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 142 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_2, i11 %output_addr_4" [../src/matmul.cpp:74]   --->   Operation 142 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_29 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln66_2 = or i3 %trunc_ln66, i3 3" [../src/matmul.cpp:66]   --->   Operation 143 'or' 'or_ln66_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln66_4_cast8 = zext i3 %or_ln66_2" [../src/matmul.cpp:66]   --->   Operation 144 'zext' 'or_ln66_4_cast8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %or_ln66_2, i5 0" [../src/matmul.cpp:66]   --->   Operation 145 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 146 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 146 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 30 <SV = 8> <Delay = 2.25>
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln70_3, void %.split.3, i6 0, void %._crit_edge.loopexit.2" [../src/matmul.cpp:70]   --->   Operation 147 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 148 [1/1] (0.00ns)   --->   "%sum_3 = phi i32 %tmp_6, void %.split.3, i32 0, void %._crit_edge.loopexit.2" [../src/matmul.cpp:72]   --->   Operation 148 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 149 [1/1] (0.88ns)   --->   "%add_ln70_3 = add i6 %j_3, i6 1" [../src/matmul.cpp:70]   --->   Operation 149 'add' 'add_ln70_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 150 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 151 [1/1] (0.87ns)   --->   "%icmp_ln70_3 = icmp_eq  i6 %j_3, i6 32" [../src/matmul.cpp:70]   --->   Operation 151 'icmp' 'icmp_ln70_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 152 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 152 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_3, void %.split.3, void %._crit_edge.loopexit.3" [../src/matmul.cpp:70]   --->   Operation 153 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 154 [1/1] (0.00ns)   --->   "%j_3_cast9 = zext i6 %j_3" [../src/matmul.cpp:70]   --->   Operation 154 'zext' 'j_3_cast9' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "%j_3_cast = zext i6 %j_3" [../src/matmul.cpp:70]   --->   Operation 155 'zext' 'j_3_cast' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 156 [1/1] (0.90ns)   --->   "%add_ln72_1 = add i8 %j_3_cast, i8 %tmp_2" [../src/matmul.cpp:72]   --->   Operation 156 'add' 'add_ln72_1' <Predicate = (!icmp_ln70_3)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i8 %add_ln72_1" [../src/matmul.cpp:72]   --->   Operation 157 'zext' 'zext_ln72_3' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 158 [1/1] (0.00ns)   --->   "%layer9_weights_addr_3 = getelementptr i32 %layer9_weights, i64 0, i64 %zext_ln72_3" [../src/matmul.cpp:72]   --->   Operation 158 'getelementptr' 'layer9_weights_addr_3' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 159 [2/2] (1.35ns)   --->   "%layer9_weights_load_3 = load i8 %layer9_weights_addr_3" [../src/matmul.cpp:72]   --->   Operation 159 'load' 'layer9_weights_load_3' <Predicate = (!icmp_ln70_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_30 : Operation 160 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %j_3_cast9" [../src/matmul.cpp:72]   --->   Operation 160 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 161 [2/2] (1.35ns)   --->   "%input_load_3 = load i11 %input_addr_4" [../src/matmul.cpp:72]   --->   Operation 161 'load' 'input_load_3' <Predicate = (!icmp_ln70_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 31 <SV = 9> <Delay = 6.02>
ST_31 : Operation 162 [1/2] (1.35ns)   --->   "%layer9_weights_load_3 = load i8 %layer9_weights_addr_3" [../src/matmul.cpp:72]   --->   Operation 162 'load' 'layer9_weights_load_3' <Predicate = (!icmp_ln70_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_31 : Operation 163 [1/2] (1.35ns)   --->   "%input_load_3 = load i11 %input_addr_4" [../src/matmul.cpp:72]   --->   Operation 163 'load' 'input_load_3' <Predicate = (!icmp_ln70_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_31 : Operation 164 [4/4] (4.67ns)   --->   "%mul4_3 = fmul i32 %layer9_weights_load_3, i32 %input_load_3" [../src/matmul.cpp:72]   --->   Operation 164 'fmul' 'mul4_3' <Predicate = (!icmp_ln70_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 4.67>
ST_32 : Operation 165 [3/4] (4.67ns)   --->   "%mul4_3 = fmul i32 %layer9_weights_load_3, i32 %input_load_3" [../src/matmul.cpp:72]   --->   Operation 165 'fmul' 'mul4_3' <Predicate = (!icmp_ln70_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 4.67>
ST_33 : Operation 166 [2/4] (4.67ns)   --->   "%mul4_3 = fmul i32 %layer9_weights_load_3, i32 %input_load_3" [../src/matmul.cpp:72]   --->   Operation 166 'fmul' 'mul4_3' <Predicate = (!icmp_ln70_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 12> <Delay = 4.67>
ST_34 : Operation 167 [1/4] (4.67ns)   --->   "%mul4_3 = fmul i32 %layer9_weights_load_3, i32 %input_load_3" [../src/matmul.cpp:72]   --->   Operation 167 'fmul' 'mul4_3' <Predicate = (!icmp_ln70_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 13> <Delay = 6.35>
ST_35 : Operation 168 [1/1] (0.87ns)   --->   "%icmp_ln72_4 = icmp_eq  i6 %add_ln70_3, i6 32" [../src/matmul.cpp:72]   --->   Operation 168 'icmp' 'icmp_ln72_4' <Predicate = (!icmp_ln70_3)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 169 [3/3] (5.48ns)   --->   "%tmp_6 = facc i32 @_ssdm_op_FACC, i32 %mul4_3, i1 %icmp_ln72_4" [../src/matmul.cpp:72]   --->   Operation 169 'facc' 'tmp_6' <Predicate = (!icmp_ln70_3)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 14> <Delay = 5.48>
ST_36 : Operation 170 [2/3] (5.48ns)   --->   "%tmp_6 = facc i32 @_ssdm_op_FACC, i32 %mul4_3, i1 %icmp_ln72_4" [../src/matmul.cpp:72]   --->   Operation 170 'facc' 'tmp_6' <Predicate = (!icmp_ln70_3)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 5.48>
ST_37 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 171 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_37 : Operation 172 [1/3] (5.48ns)   --->   "%tmp_6 = facc i32 @_ssdm_op_FACC, i32 %mul4_3, i1 %icmp_ln72_4" [../src/matmul.cpp:72]   --->   Operation 172 'facc' 'tmp_6' <Predicate = (!icmp_ln70_3)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>

State 38 <SV = 9> <Delay = 1.35>
ST_38 : Operation 174 [1/1] (0.86ns)   --->   "%add_ln66 = add i4 %i_0, i4 4" [../src/matmul.cpp:66]   --->   Operation 174 'add' 'add_ln66' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 175 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr i32 %output_r, i64 0, i64 %or_ln66_4_cast8" [../src/matmul.cpp:74]   --->   Operation 175 'getelementptr' 'output_addr_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 176 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_3, i11 %output_addr_5" [../src/matmul.cpp:74]   --->   Operation 176 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_38 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer9_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln66               (br               ) [ 011111111111111111111111111111111111111]
i_0                   (phi              ) [ 001111111111111111111111111111111111111]
icmp_ln66             (icmp             ) [ 001111111111111111111111111111111111111]
empty                 (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln66               (br               ) [ 000000000000000000000000000000000000000]
zext_ln66             (zext             ) [ 000111111111000000000000000000000000000]
trunc_ln66            (trunc            ) [ 000111111111111111111111111111000000000]
specloopname_ln66     (specloopname     ) [ 000000000000000000000000000000000000000]
br_ln70               (br               ) [ 001111111111111111111111111111111111111]
ret_ln76              (ret              ) [ 000000000000000000000000000000000000000]
j_0                   (phi              ) [ 000100000000000000000000000000000000000]
sum_0                 (phi              ) [ 000100000001000000000000000000000000000]
add_ln70              (add              ) [ 001111111111111111111111111111111111111]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000000000]
icmp_ln70             (icmp             ) [ 001111111111111111111111111111111111111]
empty_87              (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln70               (br               ) [ 000000000000000000000000000000000000000]
j_0_cast3             (zext             ) [ 000000000000000000000000000000000000000]
tmp                   (partselect       ) [ 000000000000000000000000000000000000000]
add_ln                (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln72             (zext             ) [ 000000000000000000000000000000000000000]
layer9_weights_addr   (getelementptr    ) [ 000110000000000000000000000000000000000]
input_addr            (getelementptr    ) [ 000110000000000000000000000000000000000]
layer9_weights_load   (load             ) [ 000101110000000000000000000000000000000]
input_load            (load             ) [ 000101110000000000000000000000000000000]
mul4                  (fmul             ) [ 000100001110000000000000000000000000000]
icmp_ln72             (icmp             ) [ 000100000110000000000000000000000000000]
specloopname_ln65     (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_3                 (facc             ) [ 001111111111111111111111111111111111111]
br_ln0                (br               ) [ 001111111111111111111111111111111111111]
output_addr           (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln74            (store            ) [ 000000000000000000000000000000000000000]
or_ln66               (or               ) [ 000000000000000000000000000000000000000]
or_ln66_cast4         (zext             ) [ 000000000000111111111000000000000000000]
tmp_1                 (bitconcatenate   ) [ 000000000000111111110000000000000000000]
br_ln70               (br               ) [ 001111111111111111111111111111111111111]
j_1                   (phi              ) [ 000000000000100000000000000000000000000]
sum_19                (phi              ) [ 000000000000100000001000000000000000000]
add_ln70_1            (add              ) [ 001111111111111111111111111111111111111]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000000000]
icmp_ln70_1           (icmp             ) [ 001111111111111111111111111111111111111]
empty_88              (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln70               (br               ) [ 000000000000000000000000000000000000000]
j_1_cast5             (zext             ) [ 000000000000000000000000000000000000000]
j_1_cast              (zext             ) [ 000000000000000000000000000000000000000]
add_ln72              (add              ) [ 000000000000000000000000000000000000000]
zext_ln72_1           (zext             ) [ 000000000000000000000000000000000000000]
layer9_weights_addr_1 (getelementptr    ) [ 000000000000110000000000000000000000000]
input_addr_2          (getelementptr    ) [ 000000000000110000000000000000000000000]
layer9_weights_load_1 (load             ) [ 000000000000101110000000000000000000000]
input_load_1          (load             ) [ 000000000000101110000000000000000000000]
mul4_1                (fmul             ) [ 000000000000100001110000000000000000000]
icmp_ln72_2           (icmp             ) [ 000000000000100000110000000000000000000]
specloopname_ln65     (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_4                 (facc             ) [ 001111111111111111111111111111111111111]
br_ln0                (br               ) [ 001111111111111111111111111111111111111]
output_addr_3         (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln74            (store            ) [ 000000000000000000000000000000000000000]
or_ln66_1             (or               ) [ 000000000000000000000111111110000000000]
or_ln66_3_cast6       (zext             ) [ 000000000000000000000111111111000000000]
br_ln70               (br               ) [ 001111111111111111111111111111111111111]
j_2                   (phi              ) [ 000000000000000000000100000000000000000]
sum_2                 (phi              ) [ 000000000000000000000100000001000000000]
add_ln70_2            (add              ) [ 001111111111111111111111111111111111111]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000000000]
icmp_ln70_2           (icmp             ) [ 001111111111111111111111111111111111111]
empty_89              (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln70               (br               ) [ 000000000000000000000000000000000000000]
j_2_cast7             (zext             ) [ 000000000000000000000000000000000000000]
tmp_s                 (partselect       ) [ 000000000000000000000000000000000000000]
add_ln72_5            (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln72_2           (zext             ) [ 000000000000000000000000000000000000000]
layer9_weights_addr_2 (getelementptr    ) [ 000000000000000000000110000000000000000]
input_addr_3          (getelementptr    ) [ 000000000000000000000110000000000000000]
layer9_weights_load_2 (load             ) [ 000000000000000000000101110000000000000]
input_load_2          (load             ) [ 000000000000000000000101110000000000000]
mul4_2                (fmul             ) [ 000000000000000000000100001110000000000]
icmp_ln72_3           (icmp             ) [ 000000000000000000000100000110000000000]
specloopname_ln65     (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_5                 (facc             ) [ 001111111111111111111111111111111111111]
br_ln0                (br               ) [ 001111111111111111111111111111111111111]
output_addr_4         (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln74            (store            ) [ 000000000000000000000000000000000000000]
or_ln66_2             (or               ) [ 000000000000000000000000000000000000000]
or_ln66_4_cast8       (zext             ) [ 000000000000000000000000000000111111111]
tmp_2                 (bitconcatenate   ) [ 000000000000000000000000000000111111110]
br_ln70               (br               ) [ 001111111111111111111111111111111111111]
j_3                   (phi              ) [ 000000000000000000000000000000100000000]
sum_3                 (phi              ) [ 000000000000000000000000000000100000001]
add_ln70_3            (add              ) [ 001111111111111111111111111111111111111]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000000000]
icmp_ln70_3           (icmp             ) [ 001111111111111111111111111111111111111]
empty_90              (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln70               (br               ) [ 000000000000000000000000000000000000000]
j_3_cast9             (zext             ) [ 000000000000000000000000000000000000000]
j_3_cast              (zext             ) [ 000000000000000000000000000000000000000]
add_ln72_1            (add              ) [ 000000000000000000000000000000000000000]
zext_ln72_3           (zext             ) [ 000000000000000000000000000000000000000]
layer9_weights_addr_3 (getelementptr    ) [ 000000000000000000000000000000110000000]
input_addr_4          (getelementptr    ) [ 000000000000000000000000000000110000000]
layer9_weights_load_3 (load             ) [ 000000000000000000000000000000101110000]
input_load_3          (load             ) [ 000000000000000000000000000000101110000]
mul4_3                (fmul             ) [ 000000000000000000000000000000100001110]
icmp_ln72_4           (icmp             ) [ 000000000000000000000000000000100000110]
specloopname_ln65     (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_6                 (facc             ) [ 001111111111111111111111111111111111111]
br_ln0                (br               ) [ 001111111111111111111111111111111111111]
add_ln66              (add              ) [ 011111111111111111111111111111111111111]
output_addr_5         (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln74            (store            ) [ 000000000000000000000000000000000000000]
br_ln0                (br               ) [ 011111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer9_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer9_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FACC"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="layer9_weights_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer9_weights_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer9_weights_load/3 layer9_weights_load_1/12 layer9_weights_load_2/21 layer9_weights_load_3/30 "/>
</bind>
</comp>

<comp id="77" class="1004" name="input_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="6" slack="0"/>
<pin id="81" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 input_load_1/12 input_load_2/21 input_load_3/30 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="2"/>
<pin id="94" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/11 store_ln74/20 store_ln74/29 store_ln74/38 "/>
</bind>
</comp>

<comp id="103" class="1004" name="layer9_weights_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer9_weights_addr_1/12 "/>
</bind>
</comp>

<comp id="111" class="1004" name="input_addr_2_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/12 "/>
</bind>
</comp>

<comp id="119" class="1004" name="output_addr_3_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="3" slack="2"/>
<pin id="123" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/20 "/>
</bind>
</comp>

<comp id="127" class="1004" name="layer9_weights_addr_2_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer9_weights_addr_2/21 "/>
</bind>
</comp>

<comp id="135" class="1004" name="input_addr_3_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="6" slack="0"/>
<pin id="139" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/21 "/>
</bind>
</comp>

<comp id="143" class="1004" name="output_addr_4_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="2"/>
<pin id="147" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_4/29 "/>
</bind>
</comp>

<comp id="151" class="1004" name="layer9_weights_addr_3_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer9_weights_addr_3/30 "/>
</bind>
</comp>

<comp id="159" class="1004" name="input_addr_4_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/30 "/>
</bind>
</comp>

<comp id="167" class="1004" name="output_addr_5_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="3" slack="2"/>
<pin id="171" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_5/38 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="1"/>
<pin id="177" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="j_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="1"/>
<pin id="189" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="j_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="sum_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="sum_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="32" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="j_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="1"/>
<pin id="213" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="j_1_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/12 "/>
</bind>
</comp>

<comp id="222" class="1005" name="sum_19_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_19 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="sum_19_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="32" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_19/12 "/>
</bind>
</comp>

<comp id="235" class="1005" name="j_2_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="j_2_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/21 "/>
</bind>
</comp>

<comp id="246" class="1005" name="sum_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="sum_2_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/21 "/>
</bind>
</comp>

<comp id="259" class="1005" name="j_3_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="1"/>
<pin id="261" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="j_3_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/30 "/>
</bind>
</comp>

<comp id="270" class="1005" name="sum_3_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="sum_3_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_3/30 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/4 mul4_1/13 mul4_2/22 mul4_3/31 "/>
</bind>
</comp>

<comp id="289" class="1005" name="reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer9_weights_load layer9_weights_load_1 layer9_weights_load_2 layer9_weights_load_3 "/>
</bind>
</comp>

<comp id="294" class="1005" name="reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_1 input_load_2 input_load_3 "/>
</bind>
</comp>

<comp id="299" class="1005" name="reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 mul4_1 mul4_2 mul4_3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln66_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln66_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln66_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln70_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln70_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="6" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="j_0_cast3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_cast3/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="1"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="0" index="3" bw="3" slack="0"/>
<pin id="339" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln72_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln72_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="5"/>
<pin id="359" dir="0" index="1" bw="6" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="1"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="or_ln66_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="2"/>
<pin id="372" dir="0" index="1" bw="3" slack="0"/>
<pin id="373" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln66_cast4_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="or_ln66_cast4/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="3" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln70_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/12 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln70_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="0" index="1" bw="6" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_1/12 "/>
</bind>
</comp>

<comp id="399" class="1004" name="j_1_cast5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast5/12 "/>
</bind>
</comp>

<comp id="404" class="1004" name="j_1_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="0"/>
<pin id="406" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/12 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln72_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="1"/>
<pin id="411" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/12 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln72_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/12 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln72_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="5"/>
<pin id="420" dir="0" index="1" bw="6" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_2/17 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="1"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp_4/17 "/>
</bind>
</comp>

<comp id="431" class="1004" name="or_ln66_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="3" slack="4"/>
<pin id="433" dir="0" index="1" bw="3" slack="0"/>
<pin id="434" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_1/20 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_ln66_3_cast6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="or_ln66_3_cast6/20 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln70_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_2/21 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln70_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="6" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_2/21 "/>
</bind>
</comp>

<comp id="452" class="1004" name="j_2_cast7_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast7/21 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_s_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="0" index="1" bw="3" slack="1"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="0" index="3" bw="3" slack="0"/>
<pin id="462" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/21 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln72_5_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="2" slack="0"/>
<pin id="469" dir="0" index="2" bw="6" slack="0"/>
<pin id="470" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln72_5/21 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln72_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_2/21 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln72_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="5"/>
<pin id="481" dir="0" index="1" bw="6" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_3/26 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp_5/26 "/>
</bind>
</comp>

<comp id="492" class="1004" name="or_ln66_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="6"/>
<pin id="494" dir="0" index="1" bw="3" slack="0"/>
<pin id="495" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_2/29 "/>
</bind>
</comp>

<comp id="497" class="1004" name="or_ln66_4_cast8_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="or_ln66_4_cast8/29 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="3" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/29 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln70_3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_3/30 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln70_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="0" index="1" bw="6" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_3/30 "/>
</bind>
</comp>

<comp id="521" class="1004" name="j_3_cast9_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_3_cast9/30 "/>
</bind>
</comp>

<comp id="526" class="1004" name="j_3_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_3_cast/30 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln72_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="0" index="1" bw="8" slack="1"/>
<pin id="533" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/30 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln72_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_3/30 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln72_4_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="5"/>
<pin id="542" dir="0" index="1" bw="6" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_4/35 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="1"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp_6/35 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln66_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="8"/>
<pin id="555" dir="0" index="1" bw="4" slack="0"/>
<pin id="556" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/38 "/>
</bind>
</comp>

<comp id="559" class="1005" name="icmp_ln66_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="563" class="1005" name="zext_ln66_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="2"/>
<pin id="565" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln66 "/>
</bind>
</comp>

<comp id="568" class="1005" name="trunc_ln66_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="2"/>
<pin id="570" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln66 "/>
</bind>
</comp>

<comp id="575" class="1005" name="add_ln70_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="581" class="1005" name="icmp_ln70_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="585" class="1005" name="layer9_weights_addr_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="1"/>
<pin id="587" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer9_weights_addr "/>
</bind>
</comp>

<comp id="590" class="1005" name="input_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="1"/>
<pin id="592" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="595" class="1005" name="icmp_ln72_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_3_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="605" class="1005" name="or_ln66_cast4_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="2"/>
<pin id="607" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="or_ln66_cast4 "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="add_ln70_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="0"/>
<pin id="617" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="icmp_ln70_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="layer9_weights_addr_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer9_weights_addr_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="input_addr_2_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="1"/>
<pin id="632" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="635" class="1005" name="icmp_ln72_2_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln72_2 "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_4_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="645" class="1005" name="or_ln66_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="1"/>
<pin id="647" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="or_ln66_1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="or_ln66_3_cast6_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="2"/>
<pin id="652" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="or_ln66_3_cast6 "/>
</bind>
</comp>

<comp id="655" class="1005" name="add_ln70_2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="6" slack="0"/>
<pin id="657" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70_2 "/>
</bind>
</comp>

<comp id="661" class="1005" name="icmp_ln70_2_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70_2 "/>
</bind>
</comp>

<comp id="665" class="1005" name="layer9_weights_addr_2_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer9_weights_addr_2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="input_addr_3_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="1"/>
<pin id="672" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="675" class="1005" name="icmp_ln72_3_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln72_3 "/>
</bind>
</comp>

<comp id="680" class="1005" name="tmp_5_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="685" class="1005" name="or_ln66_4_cast8_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="2"/>
<pin id="687" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="or_ln66_4_cast8 "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp_2_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="695" class="1005" name="add_ln70_3_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="6" slack="0"/>
<pin id="697" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70_3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="icmp_ln70_3_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70_3 "/>
</bind>
</comp>

<comp id="705" class="1005" name="layer9_weights_addr_3_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer9_weights_addr_3 "/>
</bind>
</comp>

<comp id="710" class="1005" name="input_addr_4_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="11" slack="1"/>
<pin id="712" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="715" class="1005" name="icmp_ln72_4_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln72_4 "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmp_6_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="725" class="1005" name="add_ln66_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="1"/>
<pin id="727" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="44" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="44" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="209"><net_src comp="198" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="233"><net_src comp="222" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="257"><net_src comp="246" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="281"><net_src comp="270" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="287"><net_src comp="71" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="84" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="71" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="297"><net_src comp="84" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="302"><net_src comp="283" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="179" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="8" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="179" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="179" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="191" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="22" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="191" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="191" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="175" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="30" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="334" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="191" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="299" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="357" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="50" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="370" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="370" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="54" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="215" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="22" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="215" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="215" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="407"><net_src comp="215" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="422"><net_src comp="34" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="299" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="418" pin="2"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="239" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="22" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="239" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="34" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="239" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="463"><net_src comp="58" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="30" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="465"><net_src comp="40" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="471"><net_src comp="42" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="457" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="239" pin="4"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="483"><net_src comp="34" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="46" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="299" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="479" pin="2"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="60" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="492" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="52" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="492" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="54" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="263" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="22" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="263" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="34" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="263" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="529"><net_src comp="263" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="544"><net_src comp="34" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="46" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="299" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="540" pin="2"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="175" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="62" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="303" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="309" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="571"><net_src comp="313" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="578"><net_src comp="317" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="584"><net_src comp="323" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="64" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="593"><net_src comp="77" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="598"><net_src comp="357" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="603"><net_src comp="362" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="608"><net_src comp="375" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="613"><net_src comp="379" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="618"><net_src comp="387" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="624"><net_src comp="393" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="103" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="633"><net_src comp="111" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="638"><net_src comp="418" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="643"><net_src comp="423" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="648"><net_src comp="431" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="653"><net_src comp="436" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="658"><net_src comp="440" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="664"><net_src comp="446" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="127" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="673"><net_src comp="135" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="678"><net_src comp="479" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="683"><net_src comp="484" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="688"><net_src comp="497" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="693"><net_src comp="501" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="698"><net_src comp="509" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="704"><net_src comp="515" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="151" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="713"><net_src comp="159" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="718"><net_src comp="540" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="723"><net_src comp="545" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="728"><net_src comp="553" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="179" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 20 29 38 }
	Port: layer9_weights | {}
 - Input state : 
	Port: mat_mul.2 : input_r | {3 4 12 13 21 22 30 31 }
	Port: mat_mul.2 : layer9_weights | {3 4 12 13 21 22 30 31 }
  - Chain level:
	State 1
	State 2
		icmp_ln66 : 1
		br_ln66 : 2
		zext_ln66 : 1
		trunc_ln66 : 1
	State 3
		add_ln70 : 1
		icmp_ln70 : 1
		br_ln70 : 2
		j_0_cast3 : 1
		add_ln : 1
		zext_ln72 : 2
		layer9_weights_addr : 3
		layer9_weights_load : 4
		input_addr : 2
		input_load : 3
	State 4
		mul4 : 1
	State 5
	State 6
	State 7
	State 8
		tmp_3 : 1
	State 9
	State 10
	State 11
		store_ln74 : 1
	State 12
		add_ln70_1 : 1
		icmp_ln70_1 : 1
		br_ln70 : 2
		j_1_cast5 : 1
		j_1_cast : 1
		add_ln72 : 2
		zext_ln72_1 : 3
		layer9_weights_addr_1 : 4
		layer9_weights_load_1 : 5
		input_addr_2 : 2
		input_load_1 : 3
	State 13
		mul4_1 : 1
	State 14
	State 15
	State 16
	State 17
		tmp_4 : 1
	State 18
	State 19
	State 20
		store_ln74 : 1
	State 21
		add_ln70_2 : 1
		icmp_ln70_2 : 1
		br_ln70 : 2
		j_2_cast7 : 1
		add_ln72_5 : 1
		zext_ln72_2 : 2
		layer9_weights_addr_2 : 3
		layer9_weights_load_2 : 4
		input_addr_3 : 2
		input_load_2 : 3
	State 22
		mul4_2 : 1
	State 23
	State 24
	State 25
	State 26
		tmp_5 : 1
	State 27
	State 28
	State 29
		store_ln74 : 1
	State 30
		add_ln70_3 : 1
		icmp_ln70_3 : 1
		br_ln70 : 2
		j_3_cast9 : 1
		j_3_cast : 1
		add_ln72_1 : 2
		zext_ln72_3 : 3
		layer9_weights_addr_3 : 4
		layer9_weights_load_3 : 5
		input_addr_4 : 2
		input_load_3 : 3
	State 31
		mul4_3 : 1
	State 32
	State 33
	State 34
	State 35
		tmp_6 : 1
	State 36
	State 37
	State 38
		store_ln74 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_362       |    0    |   137   |   831   |
|   facc   |       grp_fu_423       |    0    |   137   |   831   |
|          |       grp_fu_484       |    0    |   137   |   831   |
|          |       grp_fu_545       |    0    |   137   |   831   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_283       |    3    |   143   |   140   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln70_fu_317    |    0    |    0    |    13   |
|          |    add_ln70_1_fu_387   |    0    |    0    |    13   |
|          |     add_ln72_fu_408    |    0    |    0    |    15   |
|    add   |    add_ln70_2_fu_440   |    0    |    0    |    13   |
|          |    add_ln70_3_fu_509   |    0    |    0    |    13   |
|          |    add_ln72_1_fu_530   |    0    |    0    |    15   |
|          |     add_ln66_fu_553    |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln66_fu_303    |    0    |    0    |    9    |
|          |    icmp_ln70_fu_323    |    0    |    0    |    10   |
|          |    icmp_ln72_fu_357    |    0    |    0    |    10   |
|          |   icmp_ln70_1_fu_393   |    0    |    0    |    10   |
|   icmp   |   icmp_ln72_2_fu_418   |    0    |    0    |    10   |
|          |   icmp_ln70_2_fu_446   |    0    |    0    |    10   |
|          |   icmp_ln72_3_fu_479   |    0    |    0    |    10   |
|          |   icmp_ln70_3_fu_515   |    0    |    0    |    10   |
|          |   icmp_ln72_4_fu_540   |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln66_fu_309    |    0    |    0    |    0    |
|          |    j_0_cast3_fu_329    |    0    |    0    |    0    |
|          |    zext_ln72_fu_352    |    0    |    0    |    0    |
|          |  or_ln66_cast4_fu_375  |    0    |    0    |    0    |
|          |    j_1_cast5_fu_399    |    0    |    0    |    0    |
|          |     j_1_cast_fu_404    |    0    |    0    |    0    |
|   zext   |   zext_ln72_1_fu_413   |    0    |    0    |    0    |
|          | or_ln66_3_cast6_fu_436 |    0    |    0    |    0    |
|          |    j_2_cast7_fu_452    |    0    |    0    |    0    |
|          |   zext_ln72_2_fu_474   |    0    |    0    |    0    |
|          | or_ln66_4_cast8_fu_497 |    0    |    0    |    0    |
|          |    j_3_cast9_fu_521    |    0    |    0    |    0    |
|          |     j_3_cast_fu_526    |    0    |    0    |    0    |
|          |   zext_ln72_3_fu_535   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln66_fu_313   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|       tmp_fu_334       |    0    |    0    |    0    |
|          |      tmp_s_fu_457      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      add_ln_fu_344     |    0    |    0    |    0    |
|bitconcatenate|      tmp_1_fu_379      |    0    |    0    |    0    |
|          |    add_ln72_5_fu_466   |    0    |    0    |    0    |
|          |      tmp_2_fu_501      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln66_fu_370     |    0    |    0    |    0    |
|    or    |    or_ln66_1_fu_431    |    0    |    0    |    0    |
|          |    or_ln66_2_fu_492    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |   691   |   3647  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln66_reg_725      |    4   |
|      add_ln70_1_reg_615     |    6   |
|      add_ln70_2_reg_655     |    6   |
|      add_ln70_3_reg_695     |    6   |
|       add_ln70_reg_575      |    6   |
|         i_0_reg_175         |    4   |
|      icmp_ln66_reg_559      |    1   |
|     icmp_ln70_1_reg_621     |    1   |
|     icmp_ln70_2_reg_661     |    1   |
|     icmp_ln70_3_reg_701     |    1   |
|      icmp_ln70_reg_581      |    1   |
|     icmp_ln72_2_reg_635     |    1   |
|     icmp_ln72_3_reg_675     |    1   |
|     icmp_ln72_4_reg_715     |    1   |
|      icmp_ln72_reg_595      |    1   |
|     input_addr_2_reg_630    |   11   |
|     input_addr_3_reg_670    |   11   |
|     input_addr_4_reg_710    |   11   |
|      input_addr_reg_590     |   11   |
|         j_0_reg_187         |    6   |
|         j_1_reg_211         |    6   |
|         j_2_reg_235         |    6   |
|         j_3_reg_259         |    6   |
|layer9_weights_addr_1_reg_625|    8   |
|layer9_weights_addr_2_reg_665|    8   |
|layer9_weights_addr_3_reg_705|    8   |
| layer9_weights_addr_reg_585 |    8   |
|      or_ln66_1_reg_645      |    3   |
|   or_ln66_3_cast6_reg_650   |   64   |
|   or_ln66_4_cast8_reg_685   |   64   |
|    or_ln66_cast4_reg_605    |   64   |
|           reg_289           |   32   |
|           reg_294           |   32   |
|           reg_299           |   32   |
|        sum_0_reg_198        |   32   |
|        sum_19_reg_222       |   32   |
|        sum_2_reg_246        |   32   |
|        sum_3_reg_270        |   32   |
|        tmp_1_reg_610        |    8   |
|        tmp_2_reg_690        |    8   |
|        tmp_3_reg_600        |   32   |
|        tmp_4_reg_640        |   32   |
|        tmp_5_reg_680        |   32   |
|        tmp_6_reg_720        |   32   |
|      trunc_ln66_reg_568     |    3   |
|      zext_ln66_reg_563      |   64   |
+-----------------------------+--------+
|            Total            |   771  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   8  |   8  |   64   ||    43   |
| grp_access_fu_84 |  p0  |   8  |  11  |   88   ||    43   |
| grp_access_fu_97 |  p0  |   4  |  11  |   44   ||    20   |
| grp_access_fu_97 |  p1  |   4  |  32  |   128  ||    20   |
|    i_0_reg_175   |  p0  |   2  |   4  |    8   ||    9    |
|   sum_0_reg_198  |  p0  |   2  |  32  |   64   ||    9    |
|  sum_19_reg_222  |  p0  |   2  |  32  |   64   ||    9    |
|   sum_2_reg_246  |  p0  |   2  |  32  |   64   ||    9    |
|   sum_3_reg_270  |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_283    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_283    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_362    |  p2  |   2  |   1  |    2   ||    9    |
|    grp_fu_423    |  p2  |   2  |   1  |    2   ||    9    |
|    grp_fu_484    |  p2  |   2  |   1  |    2   ||    9    |
|    grp_fu_545    |  p2  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   724  ||  8.263  ||   225   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   691  |  3647  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   225  |
|  Register |    -   |    -   |   771  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    8   |  1462  |  3872  |
+-----------+--------+--------+--------+--------+
