# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Wed Oct 19 20:12:59 2022
# 
# Allegro PCB Router v17-4-0 made 2021/02/21 at 12:48:59
# Running on: thinkpad1, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name D:/Work/GitHub/PowerOverFiber/PCB\PoFA1-4.dsn
# Batch File Name: pasde.do
# Did File Name: D:/Work/GitHub/PowerOverFiber/PCB/specctra.did
# Current time = Wed Oct 19 20:12:59 2022
# PCB D:/Work/GitHub/PowerOverFiber/PCB
# Master Unit set up as: MM 100000
# PCB Limits xlo=-41.8550 ylo=-41.8550 xhi= 41.8550 yhi= 41.8550
# Total 120 Images Consolidated.
# Via VIA0D3_0D15 z=1, 6 xlo= -0.1500 ylo= -0.1500 xhi=  0.1500 yhi=  0.1500
# 
#      VIA        TOP      'GND-1'     'SIGNAL'          VCC      'GND-2'       BOTTOM  
# 
#      TOP  -----------  VIA0D3_0D15  VIA0D3_0D15  VIA0D3_0D15  VIA0D3_0D15  VIA0D3_0D15
#  'GND-1'  VIA0D3_0D15  -----------  VIA0D3_0D15  VIA0D3_0D15  VIA0D3_0D15  VIA0D3_0D15
# 'SIGNAL'  VIA0D3_0D15  VIA0D3_0D15  -----------  VIA0D3_0D15  VIA0D3_0D15  VIA0D3_0D15
#      VCC  VIA0D3_0D15  VIA0D3_0D15  VIA0D3_0D15  -----------  VIA0D3_0D15  VIA0D3_0D15
#  'GND-2'  VIA0D3_0D15  VIA0D3_0D15  VIA0D3_0D15  VIA0D3_0D15  -----------  VIA0D3_0D15
#   BOTTOM  VIA0D3_0D15  VIA0D3_0D15  VIA0D3_0D15  VIA0D3_0D15  VIA0D3_0D15  -----------
# 
# <<WARNING:>> Net GND is defined as a signal net and contains 118 pins.
# This is more pins than most signal nets contain.
# Please verify whether net GND should be a signal net or a power net.
# Note that a signal net will be routed as starburst or daisy chain.
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 6
# Components Placed 147, Images Processed 177, Padstacks Processed 32
# Nets Processed 166, Net Terminals 574
# PCB Area= 5791.210  EIC=45  Area/EIC=128.694  SMDs=133
# Total Pin Count: 642
# Signal Connections Created 408
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1000
# Layer 'GND-1' Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1000
# Layer 'SIGNAL' Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1000
# Layer VCC Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1000
# Layer 'GND-2' Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1000, Clearance= 0.1000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/Work/GitHub/PowerOverFiber/PCB\PoFA1-4.dsn
# Nets 166 Connections 408 Unroutes 408
# Signal Layers 6 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 4422.2900 Horizontal 2189.7080 Vertical 2232.5820
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 4422.2900 Horizontal 2127.5023 Vertical 2294.7877
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File D:/Work/GitHub/PowerOverFiber/PCB\PoFA1-4_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaabi01108.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U8 Selected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction 'GND-1' vertical
select layer 'GND-1'
unprotect layer_wires 'GND-1'
# Wires on layer 'GND-1' were Unprotected.
direction SIGNAL horizontal
# <<ERROR:>> Unrecognized layer SIGNAL
# <<ERROR:>> Syntax error in command: token 2 = SIGNAL
# (content): direction SIGNAL horizontal
# <<ERROR:>> Bad command not executed!
# Loading Do File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaabp01108.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U8 Selected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction 'GND-1' vertical
select layer 'GND-1'
unprotect layer_wires 'GND-1'
# Wires on layer 'GND-1' were Unprotected.
direction SIGNAL horizontal
# <<ERROR:>> Unrecognized layer SIGNAL
# <<ERROR:>> Syntax error in command: token 2 = SIGNAL
# (content): direction SIGNAL horizontal
# <<ERROR:>> Bad command not executed!
quit
