Running: U:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o T:/fucking uni/CAD/hw2/multiplier/Multit_isim_beh.exe -prj T:/fucking uni/CAD/hw2/multiplier/Multit_beh.prj work.Multit work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "T:/fucking uni/CAD/hw2/multiplier/Multi88.v" into library work
Analyzing Verilog file "T:/fucking uni/CAD/hw2/multiplier/Multit.v" into library work
Analyzing Verilog file "U:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Adder
Compiling module Multi4
Compiling module Multi8
Compiling module Multit
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable T:/fucking uni/CAD/hw2/multiplier/Multit_isim_beh.exe
Fuse Memory Usage: 30340 KB
Fuse CPU Usage: 453 ms
