Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri May 31 11:43:30 2019
| Host         : travis-job-177def8f-aa1b-4551-a049-acf17097ef93 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   178 |
| Unused register locations in slices containing registers |   328 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             232 |          128 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             953 |          322 |
| Yes          | No                    | No                     |             442 |          145 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1833 |          607 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
| Clock Signal |                                 Enable Signal                                 |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  sys_clk     | serial_tx_i_1_n_0                                                             | sys_rst                                               |                1 |              1 |
|  clk200_clk  |                                                                               |                                                       |                1 |              1 |
|  sys_clk     | soc_basesoc_sdram_tfawcon_ready_reg019_in                                     | soc_basesoc_sdram_tfawcon_ready_i_1_n_0               |                1 |              1 |
|  sys_clk     | soc_spiflash_i_i_1_n_0                                                        | sys_rst                                               |                1 |              1 |
|  sys_clk     |                                                                               | soc_basesoc_sdram_tccdcon_ready_i_1_n_0               |                1 |              1 |
|  clk200_clk  |                                                                               | vns_xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |
|  sys_clk     |                                                                               | vns_xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |
|  sys_clk     | vns_bankmachine2_next_state                                                   | sys_rst                                               |                3 |              4 |
|  sys_clk     | vns_bankmachine4_next_state                                                   | sys_rst                                               |                3 |              4 |
|  sys_clk     | vns_bankmachine1_next_state                                                   | sys_rst                                               |                2 |              4 |
|  sys_clk     | vns_bankmachine3_next_state                                                   | sys_rst                                               |                1 |              4 |
|  sys_clk     | soc_basesoc_uart_phy_sink_ready1338_out                                       | soc_basesoc_uart_phy_tx_bitcount[3]_i_1_n_0           |                1 |              4 |
|  sys_clk     | soc_a7ddrphy_half_sys8x_taps_storage_full[3]_i_1_n_0                          | sys_rst                                               |                1 |              4 |
|  sys_clk     | vns_bankmachine0_next_state                                                   | sys_rst                                               |                2 |              4 |
|  sys_clk     | picorv32/mem_addr[31]_i_1_n_0                                                 | picorv32/mem_wstrb[3]_i_1_n_0                         |                1 |              4 |
|  sys_clk     | vns_bankmachine7_next_state                                                   | sys_rst                                               |                2 |              4 |
|  sys_clk     | soc_basesoc_uart_rx_fifo_wrport_we                                            | sys_rst                                               |                1 |              4 |
|  sys_clk     | vns_bankmachine6_next_state                                                   | sys_rst                                               |                2 |              4 |
|  sys_clk     | vns_bankmachine5_next_state                                                   | sys_rst                                               |                3 |              4 |
|  sys_clk     | vns_multiplexer_next_state                                                    | sys_rst                                               |                1 |              4 |
|  sys_clk     | soc_spiflash_bitbang_storage_full[3]_i_1_n_0                                  | sys_rst                                               |                3 |              4 |
|  sys_clk     | soc_basesoc_uart_phy_rx_bitcount                                              | soc_basesoc_uart_phy_rx_bitcount[3]_i_1_n_0           |                1 |              4 |
|  sys_clk     | soc_basesoc_uart_tx_fifo_syncfifo_re                                          | sys_rst                                               |                1 |              4 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                               |                2 |              4 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                               |                2 |              4 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                               |                2 |              4 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                               |                2 |              4 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                               |                1 |              4 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                               |                2 |              4 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                               |                1 |              4 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                               |                2 |              4 |
|  sys_clk     | soc_basesoc_uart_tx_fifo_wrport_we                                            | sys_rst                                               |                1 |              4 |
|  sys_clk     | picorv32/sel                                                                  | picorv32/pcpi_mul/SS[0]                               |                1 |              4 |
|  sys_clk     | soc_basesoc_uart_rx_fifo_syncfifo_re                                          | sys_rst                                               |                1 |              4 |
|  clk200_clk  | soc_reset_counter[3]_i_1_n_0                                                  | clk200_rst                                            |                1 |              4 |
|  sys_clk     |                                                                               | vns_basesoc_interface4_bank_bus_dat_r[3]_i_1_n_0      |                3 |              4 |
|  sys_clk     |                                                                               | picorv32/pcpi_div/instr_rem_i_1_n_0                   |                1 |              4 |
|  sys_clk     | soc_basesoc_sdram_time1[3]_i_1_n_0                                            | sys_rst                                               |                2 |              4 |
|  sys_clk     |                                                                               | picorv32/pcpi_mul/instr_mulhu_i_1_n_0                 |                1 |              4 |
|  sys_clk     |                                                                               | vns_basesoc_interface1_bank_bus_dat_r[3]_i_1_n_0      |                1 |              4 |
|  sys_clk     | soc_basesoc_uart_tx_fifo_level0[4]_i_1_n_0                                    | sys_rst                                               |                2 |              5 |
|  sys_clk     | soc_basesoc_sdram_storage_full[3]_i_1_n_0                                     | sys_rst                                               |                3 |              5 |
|  sys_clk     | soc_basesoc_uart_rx_fifo_level0[4]_i_1_n_0                                    | sys_rst                                               |                2 |              5 |
|  sys_clk     | picorv32/instr_lui0                                                           | picorv32/decoded_rs1[0]_i_1_n_0                       |                1 |              5 |
|  sys_clk     | soc_basesoc_sdram_generator_counter[4]_i_1_n_0                                | sys_rst                                               |                1 |              5 |
|  sys_clk     | soc_basesoc_sdram_time0[4]_i_1_n_0                                            | sys_rst                                               |                2 |              5 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector0_address_storage_full[13]_i_1_n_0             | sys_rst                                               |                2 |              6 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector3_address_storage_full[13]_i_1_n_0             | sys_rst                                               |                2 |              6 |
|  sys_clk     | vns_basesoc_csrbank3_dfii_pi3_command0_re                                     | sys_rst                                               |                5 |              6 |
|  sys_clk     | picorv32/latched_rd[5]_i_1_n_0                                                |                                                       |                2 |              6 |
|  sys_clk     | vns_basesoc_csrbank3_dfii_pi1_command0_re                                     | sys_rst                                               |                2 |              6 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector1_address_storage_full[13]_i_1_n_0             | sys_rst                                               |                2 |              6 |
|  sys_clk     | vns_basesoc_csrbank3_dfii_pi0_command0_re                                     | sys_rst                                               |                4 |              6 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector2_address_storage_full[13]_i_1_n_0             | sys_rst                                               |                3 |              6 |
|  sys_clk     | vns_basesoc_csrbank3_dfii_pi2_command0_re                                     | sys_rst                                               |                2 |              6 |
|  sys_clk     | soc_dna_cnt[6]_i_1_n_0                                                        | sys_rst                                               |                3 |              7 |
|  sys_clk     | picorv32/pcpi_div/E[0]                                                        |                                                       |                2 |              7 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0               | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0              | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector2_address_storage_full[7]_i_1_n_0              | sys_rst                                               |                2 |              8 |
|  sys_clk     | picorv32/E[0]                                                                 | sys_rst                                               |                3 |              8 |
|  sys_clk     | p_3_out[7]                                                                    | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_uart_phy_source_payload_data[7]_i_1_n_0                           | sys_rst                                               |                1 |              8 |
|  sys_clk     | soc_basesoc_ctrl_storage_full[7]_i_1_n_0                                      | sys_rst                                               |                3 |              8 |
|  sys_clk     | p_3_out[23]                                                                   | sys_rst                                               |                1 |              8 |
|  sys_clk     | soc_basesoc_timer0_load_storage_full[15]_i_1_n_0                              | sys_rst                                               |                7 |              8 |
|  sys_clk     | soc_basesoc_timer0_load_storage_full[23]_i_1_n_0                              | sys_rst                                               |                3 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0              | sys_rst                                               |                2 |              8 |
|  sys_clk     |                                                                               | vns_basesoc_interface2_bank_bus_dat_r[7]_i_1_n_0      |                5 |              8 |
|  sys_clk     | soc_basesoc_uart_rx_fifo_syncfifo_re                                          |                                                       |                2 |              8 |
|  sys_clk     | soc_basesoc_ctrl_storage_full[31]_i_1_n_0                                     | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_spiflash_i                                                                | sys_rst                                               |                3 |              8 |
|  sys_clk     |                                                                               | vns_basesoc_interface7_bank_bus_dat_r[7]_i_1_n_0      |                3 |              8 |
|  sys_clk     |                                                                               | vns_basesoc_interface5_bank_bus_dat_r[7]_i_1_n_0      |                4 |              8 |
|  sys_clk     |                                                                               | vns_basesoc_interface6_bank_bus_dat_r[7]_i_1_n_0      |                3 |              8 |
|  sys_clk     |                                                                               | vns_basesoc_interface0_bank_bus_dat_r[7]_i_1_n_0      |                5 |              8 |
|  sys_clk     |                                                                               | vns_basesoc_interface3_bank_bus_dat_r[7]_i_1_n_0      |                7 |              8 |
|  sys_clk     | soc_basesoc_uart_phy_tx_reg[7]_i_1_n_0                                        | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_uart_tx_fifo_syncfifo_re                                          |                                                       |                2 |              8 |
|  sys_clk     | soc_basesoc_timer0_reload_storage_full[7]_i_1_n_0                             | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector0_address_storage_full[7]_i_1_n_0              | sys_rst                                               |                3 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0              | sys_rst                                               |                3 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0              | sys_rst                                               |                5 |              8 |
|  sys_clk     | soc_basesoc_ctrl_storage_full[15]_i_1_n_0                                     | sys_rst                                               |                4 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0              | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0              | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0               | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector1_address_storage_full[7]_i_1_n_0              | sys_rst                                               |                3 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0              | sys_rst                                               |                3 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector3_address_storage_full[7]_i_1_n_0              | sys_rst                                               |                4 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0              | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0              | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_ctrl_storage_full[23]_i_1_n_0                                     | sys_rst                                               |                3 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0               | sys_rst                                               |                3 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0              | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_uart_phy_rx_reg                                                   | sys_rst                                               |                1 |              8 |
|  sys_clk     | soc_basesoc_timer0_reload_storage_full[31]_i_1_n_0                            | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_timer0_reload_storage_full[15]_i_1_n_0                            | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_timer0_reload_storage_full[23]_i_1_n_0                            | sys_rst                                               |                3 |              8 |
|  sys_clk     | p_3_out[15]                                                                   | sys_rst                                               |                2 |              8 |
|  sys_clk     | p_3_out[31]                                                                   | sys_rst                                               |                1 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0              | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_timer0_load_storage_full[31]_i_1_n_0                              | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0              | sys_rst                                               |                2 |              8 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                                  | picorv32/decoded_imm[19]_i_1_n_0                      |                5 |              8 |
|  sys_clk     | soc_basesoc_timer0_load_storage_full[7]_i_1_n_0                               | sys_rst                                               |                3 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0               | sys_rst                                               |                4 |              8 |
|  sys_clk     | soc_basesoc_sdram_timer_count[9]_i_2_n_0                                      | soc_basesoc_sdram_timer_count[9]_i_1_n_0              |                3 |             10 |
|  sys_clk     | soc_vccaux_status                                                             | sys_rst                                               |                4 |             12 |
|  sys_clk     | soc_vccbram_status                                                            | sys_rst                                               |                4 |             12 |
|  sys_clk     | soc_temperature_status                                                        | sys_rst                                               |                5 |             12 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                                  | picorv32/decoded_imm[31]_i_1_n_0                      |                2 |             12 |
|  sys_clk     | soc_vccint_status                                                             | sys_rst                                               |                3 |             12 |
|  sys_clk     | soc_basesoc_sdram_bankmachine2_row                                            | sys_rst                                               |                3 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine5_row                                            | sys_rst                                               |                4 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine1_row                                            | sys_rst                                               |                3 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine3_row                                            | sys_rst                                               |                4 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine4_row                                            | sys_rst                                               |                3 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine6_row                                            | sys_rst                                               |                3 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine7_row                                            | sys_rst                                               |                4 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine0_row[13]_i_1_n_0                                | sys_rst                                               |                3 |             14 |
|  sys_clk     | soc_basesoc_uart_tx_fifo_wrport_we                                            |                                                       |                2 |             16 |
|  sys_clk     | soc_basesoc_uart_rx_fifo_wrport_we                                            |                                                       |                2 |             16 |
|  sys_clk     | picorv32/mem_rdata_q[24]_i_2_n_0                                              | picorv32/mem_rdata_q[24]_i_1_n_0                      |                9 |             18 |
|  sys_clk     | picorv32/mem_rdata_q_reg[24]_0                                                | picorv32/vns_basesoc_count_reg_19_sn_1                |                5 |             20 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                                  | picorv32/pcpi_mul/mem_state2                          |                7 |             22 |
|  sys_clk     | soc_spiflash_sr[31]_i_1_n_0                                                   | sys_rst                                               |               12 |             22 |
|  sys_clk     | soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce                             | sys_rst                                               |                7 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce                             | sys_rst                                               |                6 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce                             | sys_rst                                               |                5 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce                             | sys_rst                                               |                7 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce                             | sys_rst                                               |                7 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce                             | sys_rst                                               |                6 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce                             | sys_rst                                               |                7 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce                             | sys_rst                                               |                6 |             23 |
|  sys_clk     | soc_basesoc_sdram_bandwidth_nreads                                            | soc_basesoc_sdram_bandwidth_nwrites                   |                6 |             24 |
|  sys_clk     | soc_a7ddrphy_bitslip0_value                                                   | soc_a7ddrphy_bitslip7_value                           |               10 |             24 |
|  sys_clk     | soc_basesoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                | soc_basesoc_sdram_bandwidth_nwrites                   |                6 |             24 |
|  sys_clk     | soc_a7ddrphy_bitslip8_value                                                   | soc_a7ddrphy_bitslip15_value                          |               10 |             24 |
|  sys_clk     | picorv32/pcpi_mul/rs1_reg[32]_1                                               | picorv32/pcpi_mul/rs1[62]_i_1_n_0                     |                5 |             31 |
|  sys_clk     | picorv32/pcpi_div/divisor                                                     | picorv32/pcpi_div/divisor[30]_i_1_n_0                 |               10 |             31 |
|  sys_clk     |                                                                               | soc_basesoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0 |                8 |             31 |
|  sys_clk     | picorv32/pcpi_div/dividend                                                    |                                                       |                9 |             32 |
|  sys_clk     | picorv32/pcpi_div/quotient                                                    | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0            |               14 |             32 |
|  sys_clk     | picorv32/pcpi_div/quotient_msk[31]_i_2_n_0                                    | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0            |                7 |             32 |
|  sys_clk     | picorv32/pcpi_div/divisor                                                     |                                                       |               11 |             32 |
|  sys_clk     | picorv32/reg_op1[31]_i_1_n_0                                                  |                                                       |               16 |             32 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0     |                                                       |                4 |             32 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0     |                                                       |                4 |             32 |
|  sys_clk     | picorv32/pcpi_mul/pcpi_wr0                                                    |                                                       |               13 |             32 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0     |                                                       |                4 |             32 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0     |                                                       |                4 |             32 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0     |                                                       |                4 |             32 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0     |                                                       |                4 |             32 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0     |                                                       |                4 |             32 |
|  sys_clk     | picorv32/soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[2]_0 |                                                       |                4 |             32 |
|  sys_clk     | picorv32/reg_op2[31]_i_1_n_0                                                  |                                                       |               13 |             32 |
|  sys_clk     | picorv32/irq_mask                                                             | picorv32/pcpi_mul/mem_state2                          |                7 |             32 |
|  sys_clk     | soc_basesoc_timer0_value_status[31]_i_1_n_0                                   | sys_rst                                               |                7 |             32 |
|  sys_clk     | picorv32/timer                                                                | picorv32/pcpi_mul/mem_state2                          |               17 |             32 |
|  sys_clk     |                                                                               | soc_basesoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0 |                8 |             32 |
|  sys_clk     | picorv32/mem_wdata[31]_i_1_n_0                                                |                                                       |                9 |             32 |
|  sys_clk     | soc_basesoc_ctrl_bus_errors                                                   | sys_rst                                               |                8 |             32 |
|  sys_clk     | picorv32/instr_lui0                                                           |                                                       |               11 |             35 |
|  sys_clk     | picorv32/mem_addr[31]_i_1_n_0                                                 |                                                       |               18 |             37 |
|  sys_clk     | soc_basesoc_sdram_bandwidth_period                                            | sys_rst                                               |                8 |             48 |
|  sys_clk     | soc_basesoc_sdram_bandwidth_update_re                                         | sys_rst                                               |               12 |             48 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                                  |                                                       |               19 |             52 |
|  sys_clk     | soc_dna_status                                                                | sys_rst                                               |               16 |             57 |
|  sys_clk     | picorv32/cpu_state_reg_n_0_[6]                                                | picorv32/pcpi_mul/mem_state2                          |               26 |             64 |
|  sys_clk     | picorv32/irq_delay                                                            | picorv32/pcpi_mul/mem_state2                          |               17 |             65 |
|  sys_clk     |                                                                               | picorv32/pcpi_mul/mem_state2                          |               31 |             85 |
|  sys_clk     | picorv32/pcpi_mul/rs1_reg[32]_1                                               | picorv32/pcpi_mul/mul_counter[6]                      |               32 |             85 |
|  sys_clk     | picorv32/p_0_in__1                                                            |                                                       |               22 |             88 |
|  sys_clk     | picorv32/pcpi_mul/rs1_reg[32]_1                                               |                                                       |               18 |             97 |
|  sys_clk     | soc_basesoc_sdram_inti_p0_rddata_valid                                        | sys_rst                                               |               61 |            128 |
|  sys_clk     |                                                                               |                                                       |              128 |            233 |
|  sys_clk     |                                                                               | sys_rst                                               |              241 |            740 |
+--------------+-------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     2 |
| 4      |                    33 |
| 5      |                     6 |
| 6      |                     9 |
| 7      |                     2 |
| 8      |                    50 |
| 10     |                     1 |
| 12     |                     5 |
| 14     |                     8 |
| 16+    |                    57 |
+--------+-----------------------+


