// Seed: 3486347201
module module_0;
  wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    output wor id_6,
    input tri0 id_7
);
  wire [-1 : -1] id_9, id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input supply0 id_1,
    input uwire id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    output logic id_6,
    input tri0 id_7
);
  always @(-1 or posedge id_5)
    if (1) begin : LABEL_0
      id_6 <= id_2;
    end else id_0 <= -1 ==? -1;
  module_0 modCall_1 ();
endmodule
