

================================================================
== Vivado HLS Report for 'Reshape'
================================================================
* Date:           Tue Dec  4 09:54:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.463|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  361|  361|  361|  361|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  360|  360|        30|          -|          -|    12|    no    |
        | + Loop 1.1      |   28|   28|         7|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |    4|    4|         2|          1|          1|     4|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     129|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      75|
|Register         |        -|      -|      50|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      50|     204|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_173_p2            |     +    |      0|  0|  12|           3|           1|
    |index_fu_179_p2          |     +    |      0|  0|  15|           8|           8|
    |j_1_fu_136_p2            |     +    |      0|  0|  12|           3|           1|
    |n_1_fu_112_p2            |     +    |      0|  0|  13|           4|           1|
    |tmp_60_fu_188_p2         |     +    |      0|  0|  15|           7|           7|
    |tmp_61_fu_201_p2         |     +    |      0|  0|  16|           9|           9|
    |tmp_s_fu_146_p2          |     +    |      0|  0|  15|           6|           6|
    |exitcond2_fu_130_p2      |   icmp   |      0|  0|   9|           3|           4|
    |exitcond3_fu_106_p2      |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_167_p2       |   icmp   |      0|  0|   9|           3|           4|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 129|          53|          48|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_95                 |   9|          2|    3|          6|
    |j_reg_84                 |   9|          2|    3|          6|
    |n_reg_73                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         15|   12|         29|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |exitcond_reg_252         |  1|   0|    1|          0|
    |i_reg_95                 |  3|   0|    3|          0|
    |index_reg_261            |  8|   0|    8|          0|
    |j_1_reg_237              |  3|   0|    3|          0|
    |j_reg_84                 |  3|   0|    3|          0|
    |n_1_reg_218              |  4|   0|    4|          0|
    |n_reg_73                 |  4|   0|    4|          0|
    |tmp_57_reg_242           |  6|   0|    8|          2|
    |tmp_62_cast_reg_247      |  3|   0|    9|          6|
    |tmp_70_cast_reg_228      |  4|   0|    7|          3|
    |tmp_reg_223              |  4|   0|    6|          2|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 50|   0|   63|         13|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    Reshape   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    Reshape   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    Reshape   | return value |
|ap_done             | out |    1| ap_ctrl_hs |    Reshape   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    Reshape   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    Reshape   | return value |
|src_val_V_address0  | out |    8|  ap_memory |   src_val_V  |     array    |
|src_val_V_ce0       | out |    1|  ap_memory |   src_val_V  |     array    |
|src_val_V_q0        |  in |   32|  ap_memory |   src_val_V  |     array    |
|dst_V_address0      | out |    8|  ap_memory |     dst_V    |     array    |
|dst_V_ce0           | out |    1|  ap_memory |     dst_V    |     array    |
|dst_V_we0           | out |    1|  ap_memory |     dst_V    |     array    |
|dst_V_d0            | out |   32|  ap_memory |     dst_V    |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

