Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto aefa0d39500b4439b38cfaf33b8d01a2 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot gray2binarization_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.gray2binarization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'gray2binarization' does not have a parameter named Threshold [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/gray2binarization/gray2binarization.srcs/sim_1/new/gray2binarization_tb.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "gray2binarization_tb_time_synth.sdf", for root module "gray2binarization_tb/inst_gray2binarization".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "gray2binarization_tb_time_synth.sdf", for root module "gray2binarization_tb/inst_gray2binarization".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT5(INIT=32'b111111110111111100...
Compiling module simprims_ver.LUT4(INIT=16'b0111111111111111)
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.gray2binarization
Compiling module xil_defaultlib.gray2binarization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gray2binarization_tb_time_synth
