###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Thu Mar 23 06:19:02 2023
#  Design:            miniMIPS_chip
#  Command:           time_design -pre_place
###############################################################
Path 1: MET (0.190 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          4.810
            Slack:=          0.190
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                  -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q      -      A->Q    R     AND2X1         33  0.000   0.000    0.000  
  minimips_core_instance/U2_ei_rc_gclk                     -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q    R     DFRQX1          2  0.000   0.255    0.255  
  minimips_core_instance/EI_instr[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                          -      D->Q    R     OR4X1           2  0.085   0.145    0.400  
  minimips_core_instance/n_669                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q    F     NO2X1           6  0.104   0.096    0.496  
  minimips_core_instance/U3_di_n_22478                     -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q    R     NA2I1X1         3  0.130   0.128    0.624  
  minimips_core_instance/U3_di_n_22471                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q    F     INX1            4  0.164   0.063    0.687  
  minimips_core_instance/U3_di_n_22472                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9112/Q                     -      A->Q    R     AN21X0          5  0.072   0.434    1.121  
  minimips_core_instance/U3_di_n_22440                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9164/Q                     -      A->Q    F     INX1            8  0.722   0.209    1.330  
  minimips_core_instance/U3_di_n_22441                     -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U3_di_g9076/Q                     -      B->Q    R     NA2X1           2  0.274   0.140    1.469  
  minimips_core_instance/U3_di_n_22395                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9061/Q                     -      C->Q    F     ON21X1          3  0.137   0.101    1.570  
  minimips_core_instance/U3_di_n_22371                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9054/Q                     -      A->Q    R     INX1            3  0.124   0.080    1.650  
  minimips_core_instance/U3_di_n_22372                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9011/Q                     -      B->Q    F     NO3X1           2  0.093   0.066    1.716  
  minimips_core_instance/U3_di_n_9582                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36179/Q                          -      F->Q    F     AO321X2         1  0.114   0.271    1.986  
  minimips_core_instance/n_667                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8973/Q                     -      C->Q    R     NO3X1           3  0.079   0.182    2.168  
  minimips_core_instance/U3_di_n_22217                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g8971/Q                     -      A->Q    F     INX1            9  0.249   0.135    2.303  
  minimips_core_instance/U3_di_n_14757                     -      -       -     (net)           9      -       -        -  
  minimips_core_instance/U3_di_g8963/Q                     -      A->Q    R     NO2X1           5  0.162   0.166    2.469  
  minimips_core_instance/U3_di_n_12333                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8947/Q                     -      AN->Q   R     NO2I1X1         9  0.240   0.248    2.717  
  minimips_core_instance/U3_di_n_13350                     -      -       -     (net)           9      -       -        -  
  minimips_core_instance/U3_di_g8925/Q                     -      B->Q    R     OR2X1           2  0.309   0.167    2.884  
  minimips_core_instance/U3_di_n_9843                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                     -      A->Q    R     AND2X2          5  0.096   0.145    3.029  
  minimips_core_instance/adr_reg2[5]                       -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q    F     EN2X1           1  0.126   0.145    3.174  
  minimips_core_instance/U6_renvoi_n_3257                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q    F     AND6X1          3  0.079   0.174    3.348  
  minimips_core_instance/U6_renvoi_n_3223                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2712/Q                 -      C->Q    R     NO3I1X1        35  0.095   0.602    3.949  
  minimips_core_instance/U6_renvoi_n_589                   -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2709/Q                 -      A->Q    F     NO2X1           1  1.015   0.030    3.980  
  minimips_core_instance/U6_renvoi_n_3204                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2707/Q                 -      A->Q    R     NO2X1           1  0.166   0.082    4.062  
  minimips_core_instance/U6_renvoi_n_3202                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      B->Q    R     OR3X1           4  0.096   0.171    4.233  
  minimips_core_instance/alea                              -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g2732/Q                           -      B->Q    F     NO2I1X1         2  0.139   0.056    4.288  
  minimips_core_instance/n_147                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g2678/Q                           -      B->Q    F     AO221X0         1  0.059   0.367    4.655  
  minimips_core_instance/U1_pf_n_936                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q    F     OR2X1           1  0.125   0.155    4.810  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D       F     DLLQX1          1  0.053   0.000    4.810  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.372 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          4.628
            Slack:=          0.372
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                  -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q      -      A->Q    R     AND2X1         33  0.000   0.000    0.000  
  minimips_core_instance/U2_ei_rc_gclk                     -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q    R     DFRQX1          2  0.000   0.255    0.255  
  minimips_core_instance/EI_instr[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                          -      D->Q    R     OR4X1           2  0.085   0.145    0.400  
  minimips_core_instance/n_669                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q    F     NO2X1           6  0.104   0.096    0.496  
  minimips_core_instance/U3_di_n_22478                     -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q    R     NA2I1X1         3  0.130   0.128    0.624  
  minimips_core_instance/U3_di_n_22471                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q    F     INX1            4  0.164   0.063    0.687  
  minimips_core_instance/U3_di_n_22472                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9112/Q                     -      A->Q    R     AN21X0          5  0.072   0.434    1.121  
  minimips_core_instance/U3_di_n_22440                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9164/Q                     -      A->Q    F     INX1            8  0.722   0.209    1.330  
  minimips_core_instance/U3_di_n_22441                     -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U3_di_g9076/Q                     -      B->Q    R     NA2X1           2  0.274   0.140    1.469  
  minimips_core_instance/U3_di_n_22395                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9061/Q                     -      C->Q    F     ON21X1          3  0.137   0.101    1.570  
  minimips_core_instance/U3_di_n_22371                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9054/Q                     -      A->Q    R     INX1            3  0.124   0.080    1.650  
  minimips_core_instance/U3_di_n_22372                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9011/Q                     -      B->Q    F     NO3X1           2  0.093   0.066    1.716  
  minimips_core_instance/U3_di_n_9582                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36179/Q                          -      F->Q    F     AO321X2         1  0.114   0.271    1.986  
  minimips_core_instance/n_667                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8973/Q                     -      C->Q    R     NO3X1           3  0.079   0.182    2.168  
  minimips_core_instance/U3_di_n_22217                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g8971/Q                     -      A->Q    F     INX1            9  0.249   0.135    2.303  
  minimips_core_instance/U3_di_n_14757                     -      -       -     (net)           9      -       -        -  
  minimips_core_instance/U3_di_g8963/Q                     -      A->Q    R     NO2X1           5  0.162   0.166    2.469  
  minimips_core_instance/U3_di_n_12333                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8947/Q                     -      AN->Q   R     NO2I1X1         9  0.240   0.248    2.717  
  minimips_core_instance/U3_di_n_13350                     -      -       -     (net)           9      -       -        -  
  minimips_core_instance/U3_di_g8925/Q                     -      B->Q    R     OR2X1           2  0.309   0.167    2.884  
  minimips_core_instance/U3_di_n_9843                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                     -      A->Q    R     AND2X2          5  0.096   0.145    3.029  
  minimips_core_instance/adr_reg2[5]                       -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q    F     EN2X1           1  0.126   0.145    3.174  
  minimips_core_instance/U6_renvoi_n_3257                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q    F     AND6X1          3  0.079   0.174    3.348  
  minimips_core_instance/U6_renvoi_n_3223                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2712/Q                 -      C->Q    R     NO3I1X1        35  0.095   0.602    3.949  
  minimips_core_instance/U6_renvoi_n_589                   -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2709/Q                 -      A->Q    F     NO2X1           1  1.015   0.030    3.980  
  minimips_core_instance/U6_renvoi_n_3204                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2707/Q                 -      A->Q    R     NO2X1           1  0.166   0.082    4.062  
  minimips_core_instance/U6_renvoi_n_3202                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      B->Q    R     OR3X1           4  0.096   0.171    4.233  
  minimips_core_instance/alea                              -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g2731/Q                           -      C->Q    F     AN21X1          1  0.139   0.042    4.275  
  minimips_core_instance/n_145                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2680/Q                           -      C->Q    F     AO31X1          1  0.242   0.214    4.489  
  minimips_core_instance/U2_ei_n_1262                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q    F     OR2X1           1  0.060   0.140    4.628  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D       F     DLLQX1          1  0.053   0.000    4.628  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.438 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          4.562
            Slack:=          0.438
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                  -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q      -      A->Q    R     AND2X1         33  0.000   0.000    0.000  
  minimips_core_instance/U2_ei_rc_gclk                     -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q    R     DFRQX1          2  0.000   0.255    0.255  
  minimips_core_instance/EI_instr[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                          -      D->Q    R     OR4X1           2  0.085   0.145    0.400  
  minimips_core_instance/n_669                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q    F     NO2X1           6  0.104   0.096    0.496  
  minimips_core_instance/U3_di_n_22478                     -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q    R     NA2I1X1         3  0.130   0.128    0.624  
  minimips_core_instance/U3_di_n_22471                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q    F     INX1            4  0.164   0.063    0.687  
  minimips_core_instance/U3_di_n_22472                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9112/Q                     -      A->Q    R     AN21X0          5  0.072   0.434    1.121  
  minimips_core_instance/U3_di_n_22440                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9164/Q                     -      A->Q    F     INX1            8  0.722   0.209    1.330  
  minimips_core_instance/U3_di_n_22441                     -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U3_di_g9076/Q                     -      B->Q    R     NA2X1           2  0.274   0.140    1.469  
  minimips_core_instance/U3_di_n_22395                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9061/Q                     -      C->Q    F     ON21X1          3  0.137   0.101    1.570  
  minimips_core_instance/U3_di_n_22371                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9054/Q                     -      A->Q    R     INX1            3  0.124   0.080    1.650  
  minimips_core_instance/U3_di_n_22372                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9011/Q                     -      B->Q    F     NO3X1           2  0.093   0.066    1.716  
  minimips_core_instance/U3_di_n_9582                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36179/Q                          -      F->Q    F     AO321X2         1  0.114   0.271    1.986  
  minimips_core_instance/n_667                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8973/Q                     -      C->Q    R     NO3X1           3  0.079   0.182    2.168  
  minimips_core_instance/U3_di_n_22217                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g8971/Q                     -      A->Q    F     INX1            9  0.249   0.135    2.303  
  minimips_core_instance/U3_di_n_14757                     -      -       -     (net)           9      -       -        -  
  minimips_core_instance/U3_di_g8963/Q                     -      A->Q    R     NO2X1           5  0.162   0.166    2.469  
  minimips_core_instance/U3_di_n_12333                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8947/Q                     -      AN->Q   R     NO2I1X1         9  0.240   0.248    2.717  
  minimips_core_instance/U3_di_n_13350                     -      -       -     (net)           9      -       -        -  
  minimips_core_instance/U3_di_g8925/Q                     -      B->Q    R     OR2X1           2  0.309   0.167    2.884  
  minimips_core_instance/U3_di_n_9843                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                     -      A->Q    R     AND2X2          5  0.096   0.145    3.029  
  minimips_core_instance/adr_reg2[5]                       -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q    F     EN2X1           1  0.126   0.145    3.174  
  minimips_core_instance/U6_renvoi_n_3257                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q    F     AND6X1          3  0.079   0.174    3.348  
  minimips_core_instance/U6_renvoi_n_3223                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2712/Q                 -      C->Q    R     NO3I1X1        35  0.095   0.602    3.949  
  minimips_core_instance/U6_renvoi_n_589                   -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2709/Q                 -      A->Q    F     NO2X1           1  1.015   0.030    3.980  
  minimips_core_instance/U6_renvoi_n_3204                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2707/Q                 -      A->Q    R     NO2X1           1  0.166   0.082    4.062  
  minimips_core_instance/U6_renvoi_n_3202                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      B->Q    R     OR3X1           4  0.096   0.171    4.233  
  minimips_core_instance/alea                              -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g2732/Q                           -      B->Q    F     NO2I1X1         2  0.139   0.056    4.288  
  minimips_core_instance/n_147                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g2681/Q                           -      A->Q    F     OR2X1           1  0.059   0.136    4.425  
  minimips_core_instance/U2_ei_n_1260                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q    F     OR2X1           1  0.050   0.137    4.562  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D       F     DLLQX1          1  0.053   0.000    4.562  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 4: MET (1.390 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[31]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_mode_reg/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_adresse_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.091
    Required Time:=          9.909
     Launch Clock:-          0.000
        Data Path:-          8.519
            Slack:=          1.390
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_mode_reg/Q           -      C->Q    R     DFRQX4         33  0.000   0.402    0.402  
  minimips_core_instance/DI_mode                       -      -       -     (net)          33      -       -        -  
  minimips_core_instance/g2850/Q                       -      A->Q    F     INX1            2  0.320   0.065    0.467  
  minimips_core_instance/n_322                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35737/Q                      -      D->Q    F     AO22X2          2  0.089   0.171    0.638  
  minimips_core_instance/n_646                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1466/Q      -      A->Q    F     AND2X1          2  0.062   0.174    0.812  
  minimips_core_instance/U4_ex_add_178_53_n_1004       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                     -      A->CO   F     FAX1            2  0.138   0.252    1.064  
  minimips_core_instance/n_636                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                      -      C->Q    R     ON21X1          1  0.097   0.071    1.136  
  minimips_core_instance/n_648                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q      -      B->Q    F     NA2I1X1         1  0.132   0.082    1.218  
  minimips_core_instance/U4_ex_add_178_53_n_987        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO     -      CI->CO  F     FAX1            1  0.109   0.234    1.453  
  minimips_core_instance/U4_ex_add_178_53_n_986        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO     -      CI->CO  F     FAX1            1  0.116   0.236    1.689  
  minimips_core_instance/U4_ex_add_178_53_n_984        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO     -      CI->CO  F     FAX1            1  0.116   0.236    1.925  
  minimips_core_instance/U4_ex_add_178_53_n_982        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.161  
  minimips_core_instance/U4_ex_add_178_53_n_980        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.397  
  minimips_core_instance/U4_ex_add_178_53_n_978        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.633  
  minimips_core_instance/U4_ex_add_178_53_n_976        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.869  
  minimips_core_instance/U4_ex_add_178_53_n_974        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.105  
  minimips_core_instance/U4_ex_add_178_53_n_972        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.341  
  minimips_core_instance/U4_ex_add_178_53_n_970        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.577  
  minimips_core_instance/U4_ex_add_178_53_n_968        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.814  
  minimips_core_instance/U4_ex_add_178_53_n_966        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.050  
  minimips_core_instance/U4_ex_add_178_53_n_964        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.286  
  minimips_core_instance/U4_ex_add_178_53_n_962        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.522  
  minimips_core_instance/U4_ex_add_178_53_n_960        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.758  
  minimips_core_instance/U4_ex_add_178_53_n_958        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.994  
  minimips_core_instance/U4_ex_add_178_53_n_956        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.230  
  minimips_core_instance/U4_ex_add_178_53_n_954        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.466  
  minimips_core_instance/U4_ex_add_178_53_n_952        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.702  
  minimips_core_instance/U4_ex_add_178_53_n_950        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.939  
  minimips_core_instance/U4_ex_add_178_53_n_948        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.175  
  minimips_core_instance/U4_ex_add_178_53_n_946        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.411  
  minimips_core_instance/U4_ex_add_178_53_n_944        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.647  
  minimips_core_instance/U4_ex_add_178_53_n_942        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.883  
  minimips_core_instance/U4_ex_add_178_53_n_940        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/CO     -      CI->CO  F     FAX1            1  0.116   0.236    7.119  
  minimips_core_instance/U4_ex_add_178_53_n_938        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1425/CO     -      CI->CO  F     FAX1            1  0.116   0.217    7.336  
  minimips_core_instance/U4_ex_add_178_53_n_936        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1424/CO     -      A->CO   F     FAX0            1  0.092   0.320    7.656  
  minimips_core_instance/U4_ex_add_178_53_n_934        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1423/CO     -      A->CO   F     FAX0            1  0.178   0.389    8.045  
  minimips_core_instance/U4_ex_add_178_53_n_932        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g36223/S     -      A->S    R     FAX1            1  0.250   0.354    8.399  
  minimips_core_instance/U4_ex_n_516                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2623/Q                       -      A->Q    R     AND3X1          1  0.067   0.120    8.519  
  minimips_core_instance/n_355                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[31]/D    -      D       R     DFRQX0          1  0.075   0.000    8.519  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[31]/C     -      C       R     DFRQX0        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 5: MET (1.641 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[30]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_mode_reg/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_adresse_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.121
    Required Time:=          9.879
     Launch Clock:-          0.000
        Data Path:-          8.237
            Slack:=          1.641
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_mode_reg/Q           -      C->Q    R     DFRQX4         33  0.000   0.402    0.402  
  minimips_core_instance/DI_mode                       -      -       -     (net)          33      -       -        -  
  minimips_core_instance/g2850/Q                       -      A->Q    F     INX1            2  0.320   0.065    0.467  
  minimips_core_instance/n_322                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35737/Q                      -      D->Q    F     AO22X2          2  0.089   0.171    0.638  
  minimips_core_instance/n_646                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1466/Q      -      A->Q    F     AND2X1          2  0.062   0.174    0.812  
  minimips_core_instance/U4_ex_add_178_53_n_1004       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                     -      A->CO   F     FAX1            2  0.138   0.252    1.064  
  minimips_core_instance/n_636                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                      -      C->Q    R     ON21X1          1  0.097   0.071    1.136  
  minimips_core_instance/n_648                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q      -      B->Q    F     NA2I1X1         1  0.132   0.082    1.218  
  minimips_core_instance/U4_ex_add_178_53_n_987        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO     -      CI->CO  F     FAX1            1  0.109   0.234    1.453  
  minimips_core_instance/U4_ex_add_178_53_n_986        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO     -      CI->CO  F     FAX1            1  0.116   0.236    1.689  
  minimips_core_instance/U4_ex_add_178_53_n_984        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO     -      CI->CO  F     FAX1            1  0.116   0.236    1.925  
  minimips_core_instance/U4_ex_add_178_53_n_982        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.161  
  minimips_core_instance/U4_ex_add_178_53_n_980        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.397  
  minimips_core_instance/U4_ex_add_178_53_n_978        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.633  
  minimips_core_instance/U4_ex_add_178_53_n_976        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.869  
  minimips_core_instance/U4_ex_add_178_53_n_974        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.105  
  minimips_core_instance/U4_ex_add_178_53_n_972        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.341  
  minimips_core_instance/U4_ex_add_178_53_n_970        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.577  
  minimips_core_instance/U4_ex_add_178_53_n_968        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.814  
  minimips_core_instance/U4_ex_add_178_53_n_966        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.050  
  minimips_core_instance/U4_ex_add_178_53_n_964        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.286  
  minimips_core_instance/U4_ex_add_178_53_n_962        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.522  
  minimips_core_instance/U4_ex_add_178_53_n_960        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.758  
  minimips_core_instance/U4_ex_add_178_53_n_958        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.994  
  minimips_core_instance/U4_ex_add_178_53_n_956        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.230  
  minimips_core_instance/U4_ex_add_178_53_n_954        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.466  
  minimips_core_instance/U4_ex_add_178_53_n_952        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.702  
  minimips_core_instance/U4_ex_add_178_53_n_950        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.939  
  minimips_core_instance/U4_ex_add_178_53_n_948        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.175  
  minimips_core_instance/U4_ex_add_178_53_n_946        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.411  
  minimips_core_instance/U4_ex_add_178_53_n_944        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.647  
  minimips_core_instance/U4_ex_add_178_53_n_942        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.883  
  minimips_core_instance/U4_ex_add_178_53_n_940        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/CO     -      CI->CO  F     FAX1            1  0.116   0.236    7.119  
  minimips_core_instance/U4_ex_add_178_53_n_938        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1425/CO     -      CI->CO  F     FAX1            1  0.116   0.217    7.336  
  minimips_core_instance/U4_ex_add_178_53_n_936        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1424/CO     -      A->CO   F     FAX0            1  0.092   0.320    7.656  
  minimips_core_instance/U4_ex_add_178_53_n_934        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1423/S      -      A->S    R     FAX0            1  0.178   0.448    8.104  
  minimips_core_instance/U4_ex_n_515                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2626/Q                       -      A->Q    R     AND3X1          1  0.133   0.133    8.237  
  minimips_core_instance/n_369                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[30]/D    -      D       R     DFRQX1          1  0.080   0.000    8.237  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[30]/C     -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 6: MET (1.888 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.978
            Slack:=          1.888
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.156  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.921  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.971  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.019  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.060   0.054    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q         -      A->Q    F     NA2X2           1  0.087   0.049    7.121  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q         -      A->Q    R     NA2X4           2  0.060   0.050    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q         -      A->Q    F     NA2X2           1  0.082   0.048    7.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q         -      A->Q    R     NA2X4           2  0.065   0.051    7.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.318  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q         -      A->Q    R     NA2X4           2  0.065   0.051    7.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36130/Q         -      A->Q    F     NA2X2           1  0.082   0.048    7.417  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1690           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36128/Q         -      A->Q    R     NA2X4           2  0.064   0.048    7.465  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1691           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36125/Q         -      A->Q    F     NA2X2           1  0.076   0.047    7.512  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1693           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36121/Q         -      A->Q    R     NA2X4           2  0.066   0.050    7.562  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1695           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36117/Q         -      A->Q    F     AN21X1          1  0.080   0.074    7.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1697           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38246/Q         -      A->Q    F     EN2X1           1  0.092   0.148    7.784  
  minimips_core_instance/U4_ex_U1_alu_n_906                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21027/Q                    -      E->Q    R     AN222X1         1  0.095   0.146    7.930  
  minimips_core_instance/U4_ex_U1_alu_n_23669                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20880/Q                    -      A->Q    F     NO2X1           1  0.265   0.048    7.978  
  minimips_core_instance/U4_ex_U1_alu_n_23447                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/D              -      D       F     DFRQX1          1  0.069   0.000    7.978  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 7: MET (1.910 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.956
            Slack:=          1.910
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.156  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.921  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.971  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.019  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.060   0.054    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q         -      A->Q    F     NA2X2           1  0.087   0.049    7.121  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q         -      A->Q    R     NA2X4           2  0.060   0.050    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q         -      A->Q    F     NA2X2           1  0.082   0.048    7.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q         -      A->Q    R     NA2X4           2  0.065   0.051    7.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.318  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q         -      A->Q    R     NA2X4           2  0.065   0.051    7.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36130/Q         -      A->Q    F     NA2X2           1  0.082   0.048    7.417  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1690           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36128/Q         -      A->Q    R     NA2X4           2  0.064   0.048    7.465  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1691           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36125/Q         -      A->Q    F     NA2X2           1  0.076   0.047    7.512  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1693           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36121/Q         -      A->Q    R     NA2X4           2  0.066   0.050    7.562  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1695           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38245/Q         -      A->Q    F     EO2X1           1  0.080   0.169    7.731  
  minimips_core_instance/U4_ex_U1_alu_n_904                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21029/Q                    -      D->Q    R     AN222X1         1  0.084   0.177    7.908  
  minimips_core_instance/U4_ex_U1_alu_n_23671                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20883/Q                    -      A->Q    F     NO2X1           1  0.266   0.048    7.956  
  minimips_core_instance/U4_ex_U1_alu_n_23450                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/D              -      D       F     DFRQX1          1  0.069   0.000    7.956  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 8: MET (1.958 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.121
    Required Time:=          9.879
     Launch Clock:-          0.000
        Data Path:-          7.921
            Slack:=          1.958
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.156  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.921  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.971  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.019  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.060   0.054    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q         -      A->Q    F     NA2X2           1  0.087   0.049    7.121  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q         -      A->Q    R     NA2X4           2  0.060   0.050    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q         -      A->Q    F     NA2X2           1  0.082   0.048    7.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q         -      A->Q    R     NA2X4           2  0.065   0.051    7.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.318  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q         -      A->Q    R     NA2X4           2  0.065   0.051    7.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36130/Q         -      A->Q    F     NA2X2           1  0.082   0.048    7.417  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1690           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36128/Q         -      A->Q    R     NA2X4           2  0.064   0.048    7.465  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1691           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38196/Q         -      A->Q    R     EN2X0           1  0.076   0.214    7.679  
  minimips_core_instance/U4_ex_U1_alu_n_902                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21034/Q                    -      D->Q    F     AN222X1         1  0.295   0.137    7.817  
  minimips_core_instance/U4_ex_U1_alu_n_23676                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20889/Q                    -      A->Q    R     NO2X1           1  0.270   0.104    7.921  
  minimips_core_instance/U4_ex_U1_alu_n_23456                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/D              -      D       R     DFRX1           1  0.111   0.000    7.921  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/C          -      C       R     DFRX1          32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 9: MET (1.965 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.900
            Slack:=          1.965
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.156  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.921  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.971  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.019  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.060   0.054    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q         -      A->Q    F     INX2            2  0.087   0.036    7.109  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q         -      A->Q    R     NO2X1           1  0.040   0.057    7.166  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q         -      A->Q    F     NO2X1           2  0.093   0.058    7.223  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36143/Q         -      A->Q    R     NO2X1           1  0.141   0.094    7.317  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1683           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36140/Q         -      A->Q    F     NO2X2           2  0.121   0.049    7.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1685           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36136/Q         -      A->Q    R     NO2X2           1  0.072   0.058    7.425  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1687           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36132/Q         -      A->Q    F     NO2X2           2  0.084   0.044    7.469  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1689           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36126/Q         -      A->Q    R     NO2X2           1  0.063   0.056    7.526  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1692           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36123/Q         -      A->Q    F     NO2X2           2  0.082   0.041    7.566  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1694           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38251/Q         -      A->Q    F     EN2X1           1  0.059   0.140    7.706  
  minimips_core_instance/U4_ex_U1_alu_n_914                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21023/Q                    -      E->Q    R     AN222X1         1  0.095   0.146    7.852  
  minimips_core_instance/U4_ex_U1_alu_n_23662                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20876/Q                    -      A->Q    F     NO2X1           1  0.275   0.048    7.900  
  minimips_core_instance/U4_ex_U1_alu_n_23442                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/D              -      D       F     DFRQX1          1  0.071   0.000    7.900  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 10: MET (1.978 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[29]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_mode_reg/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_adresse_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.121
    Required Time:=          9.879
     Launch Clock:-          0.000
        Data Path:-          7.901
            Slack:=          1.978
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_mode_reg/Q           -      C->Q    R     DFRQX4         33  0.000   0.402    0.402  
  minimips_core_instance/DI_mode                       -      -       -     (net)          33      -       -        -  
  minimips_core_instance/g2850/Q                       -      A->Q    F     INX1            2  0.320   0.065    0.467  
  minimips_core_instance/n_322                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35737/Q                      -      D->Q    F     AO22X2          2  0.089   0.171    0.638  
  minimips_core_instance/n_646                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1466/Q      -      A->Q    F     AND2X1          2  0.062   0.174    0.812  
  minimips_core_instance/U4_ex_add_178_53_n_1004       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                     -      A->CO   F     FAX1            2  0.138   0.252    1.064  
  minimips_core_instance/n_636                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                      -      C->Q    R     ON21X1          1  0.097   0.071    1.136  
  minimips_core_instance/n_648                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q      -      B->Q    F     NA2I1X1         1  0.132   0.082    1.218  
  minimips_core_instance/U4_ex_add_178_53_n_987        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO     -      CI->CO  F     FAX1            1  0.109   0.234    1.453  
  minimips_core_instance/U4_ex_add_178_53_n_986        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO     -      CI->CO  F     FAX1            1  0.116   0.236    1.689  
  minimips_core_instance/U4_ex_add_178_53_n_984        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO     -      CI->CO  F     FAX1            1  0.116   0.236    1.925  
  minimips_core_instance/U4_ex_add_178_53_n_982        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.161  
  minimips_core_instance/U4_ex_add_178_53_n_980        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.397  
  minimips_core_instance/U4_ex_add_178_53_n_978        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.633  
  minimips_core_instance/U4_ex_add_178_53_n_976        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.869  
  minimips_core_instance/U4_ex_add_178_53_n_974        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.105  
  minimips_core_instance/U4_ex_add_178_53_n_972        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.341  
  minimips_core_instance/U4_ex_add_178_53_n_970        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.577  
  minimips_core_instance/U4_ex_add_178_53_n_968        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.814  
  minimips_core_instance/U4_ex_add_178_53_n_966        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.050  
  minimips_core_instance/U4_ex_add_178_53_n_964        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.286  
  minimips_core_instance/U4_ex_add_178_53_n_962        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.522  
  minimips_core_instance/U4_ex_add_178_53_n_960        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.758  
  minimips_core_instance/U4_ex_add_178_53_n_958        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.994  
  minimips_core_instance/U4_ex_add_178_53_n_956        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.230  
  minimips_core_instance/U4_ex_add_178_53_n_954        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.466  
  minimips_core_instance/U4_ex_add_178_53_n_952        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.702  
  minimips_core_instance/U4_ex_add_178_53_n_950        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.939  
  minimips_core_instance/U4_ex_add_178_53_n_948        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.175  
  minimips_core_instance/U4_ex_add_178_53_n_946        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.411  
  minimips_core_instance/U4_ex_add_178_53_n_944        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.647  
  minimips_core_instance/U4_ex_add_178_53_n_942        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.883  
  minimips_core_instance/U4_ex_add_178_53_n_940        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/CO     -      CI->CO  F     FAX1            1  0.116   0.236    7.119  
  minimips_core_instance/U4_ex_add_178_53_n_938        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1425/CO     -      CI->CO  F     FAX1            1  0.116   0.217    7.336  
  minimips_core_instance/U4_ex_add_178_53_n_936        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1424/S      -      A->S    R     FAX0            1  0.092   0.432    7.768  
  minimips_core_instance/U4_ex_n_514                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2625/Q                       -      A->Q    R     AND3X1          1  0.133   0.133    7.901  
  minimips_core_instance/n_368                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[29]/D    -      D       R     DFRQX1          1  0.080   0.000    7.901  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[29]/C     -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 11: MET (2.006 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.859
            Slack:=          2.006
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.157  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.921  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.971  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.019  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.060   0.054    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q         -      A->Q    F     INX2            2  0.087   0.036    7.109  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q         -      A->Q    R     NO2X1           1  0.040   0.057    7.166  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q         -      A->Q    F     NO2X1           2  0.093   0.058    7.223  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36143/Q         -      A->Q    R     NO2X1           1  0.141   0.094    7.317  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1683           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36140/Q         -      A->Q    F     NO2X2           2  0.121   0.049    7.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1685           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36136/Q         -      A->Q    R     NO2X2           1  0.072   0.058    7.425  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1687           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36132/Q         -      A->Q    F     NO2X2           2  0.084   0.044    7.469  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1689           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36126/Q         -      A->Q    R     NO2X2           1  0.063   0.056    7.526  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1692           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36123/Q         -      A->Q    F     NO2X2           2  0.082   0.041    7.566  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1694           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36119/Q         -      A->Q    R     NO2X1           1  0.059   0.061    7.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1696           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36116/Q         -      A->Q    F     NO2X1           1  0.090   0.045    7.672  
  minimips_core_instance/U4_ex_U1_alu_n_916                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21022/Q                    -      E->Q    R     AN222X1         1  0.064   0.139    7.811  
  minimips_core_instance/U4_ex_U1_alu_n_23659                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20930/Q                    -      A->Q    F     NO2X1           1  0.265   0.048    7.859  
  minimips_core_instance/U4_ex_U1_alu_n_23497                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D              -      D       F     DFRQX1          1  0.069   0.000    7.859  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 12: MET (2.061 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.804
            Slack:=          2.061
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.157  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.921  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.971  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.019  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.060   0.054    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q         -      A->Q    F     INX2            2  0.087   0.036    7.109  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q         -      A->Q    R     NO2X1           1  0.040   0.057    7.166  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q         -      A->Q    F     NO2X1           2  0.093   0.058    7.223  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36143/Q         -      A->Q    R     NO2X1           1  0.141   0.094    7.317  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1683           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36140/Q         -      A->Q    F     NO2X2           2  0.121   0.049    7.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1685           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36136/Q         -      A->Q    R     NO2X2           1  0.072   0.058    7.425  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1687           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36132/Q         -      A->Q    F     NO2X2           2  0.084   0.044    7.469  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1689           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38250/Q         -      A->Q    F     EN2X1           1  0.063   0.141    7.610  
  minimips_core_instance/U4_ex_U1_alu_n_912                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21025/Q                    -      E->Q    R     AN222X1         1  0.095   0.146    7.756  
  minimips_core_instance/U4_ex_U1_alu_n_23666                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20878/Q                    -      A->Q    F     NO2X1           1  0.265   0.048    7.804  
  minimips_core_instance/U4_ex_U1_alu_n_23445                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/D              -      D       F     DFRQX1          1  0.069   0.000    7.804  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 13: MET (2.126 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.739
            Slack:=          2.126
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.157  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.921  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.971  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.019  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.060   0.054    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q         -      A->Q    F     NA2X2           1  0.087   0.049    7.121  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q         -      A->Q    R     NA2X4           2  0.060   0.050    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q         -      A->Q    F     NA2X2           1  0.082   0.048    7.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q         -      A->Q    R     NA2X4           2  0.065   0.051    7.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.318  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q         -      A->Q    R     NA2X4           2  0.065   0.051    7.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38197/Q         -      A->Q    F     EN2X1           1  0.082   0.143    7.513  
  minimips_core_instance/U4_ex_U1_alu_n_900                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21026/Q                    -      D->Q    R     AN222X1         1  0.093   0.178    7.691  
  minimips_core_instance/U4_ex_U1_alu_n_23668                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20879/Q                    -      A->Q    F     NO2X1           1  0.266   0.048    7.739  
  minimips_core_instance/U4_ex_U1_alu_n_23446                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/D              -      D       F     DFRQX1          1  0.069   0.000    7.739  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 14: MET (2.162 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.703
            Slack:=          2.162
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.157  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.921  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.971  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.019  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.060   0.054    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q         -      A->Q    F     INX2            2  0.087   0.036    7.109  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q         -      A->Q    R     NO2X1           1  0.040   0.057    7.166  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q         -      A->Q    F     NO2X1           2  0.093   0.058    7.223  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36143/Q         -      A->Q    R     NO2X1           1  0.141   0.094    7.317  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1683           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36140/Q         -      A->Q    F     NO2X2           2  0.121   0.049    7.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1685           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38248/Q         -      A->Q    F     EN2X1           1  0.072   0.143    7.509  
  minimips_core_instance/U4_ex_U1_alu_n_910                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21028/Q                    -      E->Q    R     AN222X1         1  0.095   0.146    7.655  
  minimips_core_instance/U4_ex_U1_alu_n_23670                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20881/Q                    -      A->Q    F     NO2X1           1  0.265   0.048    7.703  
  minimips_core_instance/U4_ex_U1_alu_n_23448                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/D              -      D       F     DFRQX1          1  0.069   0.000    7.703  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 15: MET (2.225 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.640
            Slack:=          2.225
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.157  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.921  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.971  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.019  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.060   0.054    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q         -      A->Q    F     NA2X2           1  0.087   0.049    7.121  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q         -      A->Q    R     NA2X4           2  0.060   0.050    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q         -      A->Q    F     NA2X2           1  0.082   0.048    7.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q         -      A->Q    R     NA2X4           2  0.065   0.051    7.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38198/Q         -      A->Q    F     EN2X1           1  0.081   0.143    7.414  
  minimips_core_instance/U4_ex_U1_alu_n_898                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21032/Q                    -      D->Q    R     AN222X1         1  0.093   0.178    7.592  
  minimips_core_instance/U4_ex_U1_alu_n_23674                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20885/Q                    -      A->Q    F     NO2X1           1  0.266   0.048    7.640  
  minimips_core_instance/U4_ex_U1_alu_n_23452                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/D              -      D       F     DFRQX1          1  0.069   0.000    7.640  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 16: MET (2.287 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.579
            Slack:=          2.287
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.157  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.921  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.971  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.019  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.060   0.054    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q         -      A->Q    F     INX2            2  0.087   0.036    7.109  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q         -      A->Q    R     NO2X1           1  0.040   0.057    7.166  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q         -      A->Q    F     NO2X1           2  0.093   0.058    7.223  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38247/Q         -      A->Q    F     EN2X1           1  0.141   0.161    7.385  
  minimips_core_instance/U4_ex_U1_alu_n_908                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21024/Q                    -      E->Q    R     AN222X1         1  0.095   0.146    7.531  
  minimips_core_instance/U4_ex_U1_alu_n_23664                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20877/Q                    -      A->Q    F     NO2X1           1  0.265   0.048    7.579  
  minimips_core_instance/U4_ex_U1_alu_n_23444                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/D              -      D       F     DFRQX1          1  0.069   0.000    7.579  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 17: MET (2.309 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_ecr_reg_reg/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[2]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_ecr_reg_reg/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
        Data Path:-          7.565
            Slack:=          2.309
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[2]/Q                    -      C->Q    R     DFRQX1          4  0.000   0.294    0.294  
  minimips_core_instance/DI_code_ual[2]                                -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g35743/Q                                      -      AN->Q   R     NA3I2X1         7  0.142   0.208    0.502  
  minimips_core_instance/n_652                                         -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5666/Q                          -      AN->Q   R     NA3I1X1         4  0.273   0.169    0.671  
  minimips_core_instance/U4_ex_U1_alu_n_10577                          -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5659/Q                          -      A->Q    F     NO2X1           3  0.179   0.067    0.739  
  minimips_core_instance/U4_ex_U1_alu_n_10571                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35749/Q                                      -      B->Q    R     NA3I1X1         2  0.076   0.099    0.837  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   R     NA3I2X1         2  0.145   0.136    0.973  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   R     NO5I3X4        34  0.140   0.432    1.405  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    F     NA3X2          32  0.305   0.320    1.725  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  R     MU2IX1          1  0.476   0.202    1.927  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX2            2  0.220   0.247    2.173  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.098   0.252    2.426  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.662  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.898  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.134  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.370  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.606  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.116   0.207    3.814  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.080   0.078    3.891  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.110   0.146    4.037  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.190   0.255    4.292  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.528  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.764  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.000  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.236  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.116   0.205    5.441  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.077   0.138    5.579  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.065   0.075    5.654  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.111   0.090    5.743  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.141   0.093    5.836  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.110   0.115    5.952  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.139   0.195    6.147  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.067   0.230    6.377  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.124   0.140    6.517  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2607/Q   -      A->Q    F     NO3X1           1  0.185   0.055    6.572  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1214    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2604/Q   -      A->Q    R     NO2X1           1  0.084   0.064    6.636  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1209    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2598/Q   -      A->Q    R     OA21X1          1  0.087   0.137    6.774  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1201    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2594/Q   -      A->Q    F     ON21X1          1  0.076   0.053    6.827  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1196    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2592/Q   -      A->Q    F     EO3X0           1  0.072   0.293    7.120  
  minimips_core_instance/U4_ex_U1_alu_res_add[32]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20351/Q                         -      A->Q    R     AN211X1         1  0.210   0.161    7.281  
  minimips_core_instance/U4_ex_U1_alu_n_22695                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20349/Q                         -      A->Q    F     NA3X1           3  0.182   0.091    7.372  
  minimips_core_instance/U4_ex_res_ual[0]                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g2400/Q                                       -      C->Q    R     AN32X1          1  0.131   0.148    7.519  
  minimips_core_instance/n_476                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2315/Q                                       -      A->Q    F     NO2X1           1  0.198   0.045    7.565  
  minimips_core_instance/n_509                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_ecr_reg_reg/D                        -      D       F     DFRQX2          1  0.058   0.000    7.565  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_ecr_reg_reg/C         -      C       R     DFRQX2        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 18: MET (2.319 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[0]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[2]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.132
    Required Time:=          9.868
     Launch Clock:-          0.000
        Data Path:-          7.549
            Slack:=          2.319
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[2]/Q                    -      C->Q    R     DFRQX1          4  0.000   0.294    0.294  
  minimips_core_instance/DI_code_ual[2]                                -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g35743/Q                                      -      AN->Q   R     NA3I2X1         7  0.142   0.208    0.502  
  minimips_core_instance/n_652                                         -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5666/Q                          -      AN->Q   R     NA3I1X1         4  0.273   0.169    0.671  
  minimips_core_instance/U4_ex_U1_alu_n_10577                          -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5659/Q                          -      A->Q    F     NO2X1           3  0.179   0.067    0.739  
  minimips_core_instance/U4_ex_U1_alu_n_10571                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35749/Q                                      -      B->Q    R     NA3I1X1         2  0.076   0.099    0.837  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   R     NA3I2X1         2  0.145   0.136    0.973  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   R     NO5I3X4        34  0.140   0.432    1.405  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    F     NA3X2          32  0.305   0.320    1.725  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  R     MU2IX1          1  0.476   0.202    1.927  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX2            2  0.220   0.247    2.173  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.098   0.252    2.426  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.662  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.898  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.134  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.370  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.606  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.116   0.207    3.813  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.080   0.078    3.891  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.110   0.146    4.037  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.190   0.255    4.292  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.528  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.764  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.000  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.236  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.116   0.205    5.441  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.077   0.138    5.579  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.065   0.075    5.654  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.111   0.090    5.743  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.141   0.093    5.836  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.110   0.115    5.952  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.139   0.195    6.147  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.067   0.230    6.377  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.124   0.140    6.517  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2607/Q   -      A->Q    F     NO3X1           1  0.185   0.055    6.572  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1214    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2604/Q   -      A->Q    R     NO2X1           1  0.084   0.064    6.636  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1209    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2598/Q   -      A->Q    R     OA21X1          1  0.087   0.137    6.774  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1201    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2594/Q   -      A->Q    F     ON21X1          1  0.076   0.053    6.827  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1196    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2592/Q   -      A->Q    F     EO3X0           1  0.072   0.293    7.120  
  minimips_core_instance/U4_ex_U1_alu_res_add[32]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20351/Q                         -      A->Q    R     AN211X1         1  0.210   0.161    7.281  
  minimips_core_instance/U4_ex_U1_alu_n_22695                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20349/Q                         -      A->Q    F     NA3X1           3  0.182   0.091    7.372  
  minimips_core_instance/U4_ex_res_ual[0]                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g2749/Q                                       -      A->Q    R     AN22X1          1  0.131   0.133    7.504  
  minimips_core_instance/n_474                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2744/Q                                       -      A->Q    F     NO2X1           1  0.170   0.045    7.549  
  minimips_core_instance/n_508                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[0]/D                    -      D       F     DFRQX1          1  0.054   0.000    7.549  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[0]/C     -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 19: MET (2.325 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.541
            Slack:=          2.325
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.157  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.921  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.971  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.019  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.060   0.054    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q         -      A->Q    F     NA2X2           1  0.087   0.049    7.121  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q         -      A->Q    R     NA2X4           2  0.060   0.050    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38199/Q         -      A->Q    F     EN2X1           1  0.082   0.144    7.315  
  minimips_core_instance/U4_ex_U1_alu_n_896                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21030/Q                    -      D->Q    R     AN222X1         1  0.093   0.178    7.493  
  minimips_core_instance/U4_ex_U1_alu_n_23672                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20882/Q                    -      A->Q    F     NO2X1           1  0.266   0.048    7.541  
  minimips_core_instance/U4_ex_U1_alu_n_23449                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/D              -      D       F     DFRX1           1  0.069   0.000    7.541  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/C          -      C       R     DFRX1          32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 20: MET (2.341 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[28]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_mode_reg/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_adresse_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.121
    Required Time:=          9.879
     Launch Clock:-          0.000
        Data Path:-          7.538
            Slack:=          2.341
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_mode_reg/Q           -      C->Q    R     DFRQX4         33  0.000   0.402    0.402  
  minimips_core_instance/DI_mode                       -      -       -     (net)          33      -       -        -  
  minimips_core_instance/g2850/Q                       -      A->Q    F     INX1            2  0.320   0.065    0.467  
  minimips_core_instance/n_322                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35737/Q                      -      D->Q    F     AO22X2          2  0.089   0.171    0.638  
  minimips_core_instance/n_646                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1466/Q      -      A->Q    F     AND2X1          2  0.062   0.174    0.812  
  minimips_core_instance/U4_ex_add_178_53_n_1004       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                     -      A->CO   F     FAX1            2  0.138   0.252    1.064  
  minimips_core_instance/n_636                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                      -      C->Q    R     ON21X1          1  0.097   0.071    1.136  
  minimips_core_instance/n_648                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q      -      B->Q    F     NA2I1X1         1  0.132   0.082    1.218  
  minimips_core_instance/U4_ex_add_178_53_n_987        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO     -      CI->CO  F     FAX1            1  0.109   0.234    1.453  
  minimips_core_instance/U4_ex_add_178_53_n_986        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO     -      CI->CO  F     FAX1            1  0.116   0.236    1.689  
  minimips_core_instance/U4_ex_add_178_53_n_984        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO     -      CI->CO  F     FAX1            1  0.116   0.236    1.925  
  minimips_core_instance/U4_ex_add_178_53_n_982        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.161  
  minimips_core_instance/U4_ex_add_178_53_n_980        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.397  
  minimips_core_instance/U4_ex_add_178_53_n_978        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.633  
  minimips_core_instance/U4_ex_add_178_53_n_976        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.869  
  minimips_core_instance/U4_ex_add_178_53_n_974        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.105  
  minimips_core_instance/U4_ex_add_178_53_n_972        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.341  
  minimips_core_instance/U4_ex_add_178_53_n_970        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.577  
  minimips_core_instance/U4_ex_add_178_53_n_968        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.814  
  minimips_core_instance/U4_ex_add_178_53_n_966        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.050  
  minimips_core_instance/U4_ex_add_178_53_n_964        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.286  
  minimips_core_instance/U4_ex_add_178_53_n_962        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.522  
  minimips_core_instance/U4_ex_add_178_53_n_960        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.758  
  minimips_core_instance/U4_ex_add_178_53_n_958        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.994  
  minimips_core_instance/U4_ex_add_178_53_n_956        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.230  
  minimips_core_instance/U4_ex_add_178_53_n_954        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.466  
  minimips_core_instance/U4_ex_add_178_53_n_952        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.702  
  minimips_core_instance/U4_ex_add_178_53_n_950        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.939  
  minimips_core_instance/U4_ex_add_178_53_n_948        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.175  
  minimips_core_instance/U4_ex_add_178_53_n_946        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.411  
  minimips_core_instance/U4_ex_add_178_53_n_944        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.647  
  minimips_core_instance/U4_ex_add_178_53_n_942        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.883  
  minimips_core_instance/U4_ex_add_178_53_n_940        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/CO     -      CI->CO  F     FAX1            1  0.116   0.236    7.119  
  minimips_core_instance/U4_ex_add_178_53_n_938        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1425/S      -      CI->S   R     FAX1            1  0.116   0.296    7.415  
  minimips_core_instance/U4_ex_n_513                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2633/Q                       -      A->Q    R     AND3X1          1  0.065   0.123    7.538  
  minimips_core_instance/n_367                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[28]/D    -      D       R     DFRQX1          1  0.080   0.000    7.538  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[28]/C     -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 21: MET (2.347 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_bra_confirm_reg/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[2]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_bra_confirm_reg/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.519
            Slack:=          2.347
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[2]/Q                    -      C->Q    R     DFRQX1          4  0.000   0.294    0.294  
  minimips_core_instance/DI_code_ual[2]                                -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g35743/Q                                      -      AN->Q   R     NA3I2X1         7  0.142   0.208    0.502  
  minimips_core_instance/n_652                                         -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5666/Q                          -      AN->Q   R     NA3I1X1         4  0.273   0.169    0.671  
  minimips_core_instance/U4_ex_U1_alu_n_10577                          -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5659/Q                          -      A->Q    F     NO2X1           3  0.179   0.067    0.739  
  minimips_core_instance/U4_ex_U1_alu_n_10571                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35749/Q                                      -      B->Q    R     NA3I1X1         2  0.076   0.099    0.837  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   R     NA3I2X1         2  0.145   0.136    0.973  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   R     NO5I3X4        34  0.140   0.432    1.405  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    F     NA3X2          32  0.305   0.320    1.725  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  R     MU2IX1          1  0.476   0.202    1.927  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX2            2  0.220   0.247    2.173  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.098   0.252    2.426  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.662  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.898  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.134  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.370  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.606  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.116   0.207    3.814  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.080   0.078    3.891  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.110   0.146    4.037  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.190   0.255    4.292  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.528  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.764  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.000  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.236  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.116   0.205    5.441  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.077   0.138    5.579  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.065   0.075    5.654  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.111   0.090    5.743  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.141   0.093    5.836  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.110   0.115    5.952  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.139   0.195    6.147  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.067   0.230    6.377  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.124   0.140    6.517  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2607/Q   -      A->Q    F     NO3X1           1  0.185   0.055    6.572  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1214    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2604/Q   -      A->Q    R     NO2X1           1  0.084   0.064    6.636  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1209    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2598/Q   -      A->Q    R     OA21X1          1  0.087   0.137    6.774  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1201    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2594/Q   -      A->Q    F     ON21X1          1  0.076   0.053    6.827  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1196    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2592/Q   -      A->Q    F     EO3X0           1  0.072   0.293    7.120  
  minimips_core_instance/U4_ex_U1_alu_res_add[32]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20351/Q                         -      A->Q    R     AN211X1         1  0.210   0.161    7.281  
  minimips_core_instance/U4_ex_U1_alu_n_22695                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20349/Q                         -      A->Q    F     NA3X1           3  0.182   0.091    7.372  
  minimips_core_instance/U4_ex_res_ual[0]                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g2233/Q                                       -      A->Q    F     AND4X1          1  0.131   0.147    7.519  
  minimips_core_instance/n_475                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_bra_confirm_reg/D                    -      D       F     DFRQX1          1  0.065   0.000    7.519  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_bra_confirm_reg/C     -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 22: MET (2.371 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.495
            Slack:=          2.371
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.156  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.237  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.921  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.971  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.081   0.048    7.019  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.060   0.054    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q         -      A->Q    F     INX2            2  0.087   0.036    7.109  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38237/Q         -      A->Q    F     EO2X1           1  0.040   0.161    7.270  
  minimips_core_instance/U4_ex_U1_alu_n_894                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21035/Q                    -      D->Q    R     AN222X1         1  0.082   0.176    7.447  
  minimips_core_instance/U4_ex_U1_alu_n_23678                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20887/Q                    -      A->Q    F     NO2X1           1  0.266   0.048    7.495  
  minimips_core_instance/U4_ex_U1_alu_n_23454                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/D              -      D       F     DFRQX1          1  0.069   0.000    7.495  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 23: MET (2.475 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[2]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.120
    Required Time:=          9.880
     Launch Clock:-          0.000
        Data Path:-          7.405
            Slack:=          2.475
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[2]/Q                    -      C->Q    R     DFRQX1          4  0.000   0.294    0.294  
  minimips_core_instance/DI_code_ual[2]                                -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g35743/Q                                      -      AN->Q   R     NA3I2X1         7  0.142   0.208    0.502  
  minimips_core_instance/n_652                                         -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5666/Q                          -      AN->Q   R     NA3I1X1         4  0.273   0.169    0.671  
  minimips_core_instance/U4_ex_U1_alu_n_10577                          -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5659/Q                          -      A->Q    F     NO2X1           3  0.179   0.067    0.739  
  minimips_core_instance/U4_ex_U1_alu_n_10571                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35749/Q                                      -      B->Q    R     NA3I1X1         2  0.076   0.099    0.837  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   R     NA3I2X1         2  0.145   0.136    0.973  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   R     NO5I3X4        34  0.140   0.432    1.405  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    F     NA3X2          32  0.305   0.320    1.725  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  R     MU2IX1          1  0.476   0.202    1.927  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX2            2  0.220   0.247    2.173  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.098   0.252    2.426  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.662  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.898  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.134  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.370  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.606  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.116   0.207    3.813  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.080   0.078    3.891  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.110   0.146    4.037  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.190   0.255    4.292  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.528  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.764  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.000  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.236  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.116   0.205    5.441  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.077   0.138    5.579  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.065   0.075    5.654  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.111   0.090    5.743  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.141   0.093    5.836  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.110   0.115    5.952  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.139   0.195    6.147  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.067   0.230    6.377  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.124   0.111    6.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2606/Q   -      A->Q    F     AN21X1          1  0.145   0.073    6.561  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1213    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2603/Q   -      A->Q    R     NO2X1           2  0.079   0.107    6.668  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1208    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2597/Q   -      A->Q    F     ON21X1          1  0.166   0.073    6.741  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1199    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2593/Q   -      A->Q    F     EO2X1           2  0.093   0.188    6.929  
  minimips_core_instance/U4_ex_U1_alu_res_add[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21131/Q                         -      A->Q    F     EN2X1           1  0.111   0.150    7.079  
  minimips_core_instance/U4_ex_U1_alu_n_23831                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20744/Q                         -      B->Q    R     NO2I1X1         1  0.151   0.082    7.161  
  minimips_core_instance/U4_ex_overflow_ual                            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2522/Q                                       -      AN->Q   R     NO6I2X1         1  0.084   0.244    7.405  
  minimips_core_instance/n_471                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/D                   -      D       R     DFRX1           1  0.069   0.000    7.405  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/C    -      C       R     DFRX1         191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 24: MET (2.507 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[31]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[2]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.132
    Required Time:=          9.868
     Launch Clock:-          0.000
        Data Path:-          7.361
            Slack:=          2.507
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[2]/Q                    -      C->Q    R     DFRQX1          4  0.000   0.294    0.294  
  minimips_core_instance/DI_code_ual[2]                                -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g35743/Q                                      -      AN->Q   R     NA3I2X1         7  0.142   0.208    0.502  
  minimips_core_instance/n_652                                         -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5666/Q                          -      AN->Q   R     NA3I1X1         4  0.273   0.169    0.671  
  minimips_core_instance/U4_ex_U1_alu_n_10577                          -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5659/Q                          -      A->Q    F     NO2X1           3  0.179   0.067    0.739  
  minimips_core_instance/U4_ex_U1_alu_n_10571                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35749/Q                                      -      B->Q    R     NA3I1X1         2  0.076   0.099    0.837  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   R     NA3I2X1         2  0.145   0.136    0.973  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   R     NO5I3X4        34  0.140   0.432    1.405  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    F     NA3X2          32  0.305   0.320    1.725  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  R     MU2IX1          1  0.476   0.202    1.927  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX2            2  0.220   0.247    2.173  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.098   0.252    2.426  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.662  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.898  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.134  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.370  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.606  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.116   0.207    3.813  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.080   0.078    3.891  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.110   0.146    4.037  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.190   0.255    4.292  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.528  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.764  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.000  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.236  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.116   0.205    5.441  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.077   0.138    5.579  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.065   0.075    5.653  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.111   0.090    5.743  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.141   0.093    5.836  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.110   0.115    5.952  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.139   0.195    6.147  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.067   0.230    6.377  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.124   0.111    6.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2606/Q   -      A->Q    F     AN21X1          1  0.145   0.073    6.561  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1213    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2603/Q   -      A->Q    R     NO2X1           2  0.079   0.107    6.668  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1208    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2597/Q   -      A->Q    F     ON21X1          1  0.166   0.073    6.741  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1199    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2593/Q   -      A->Q    F     EO2X1           2  0.093   0.188    6.929  
  minimips_core_instance/U4_ex_U1_alu_res_add[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20352/Q                         -      A->Q    F     AO211X1         1  0.111   0.264    7.193  
  minimips_core_instance/U4_ex_res_ual[31]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2401/Q                                       -      A->Q    R     AN22X1          1  0.081   0.123    7.316  
  minimips_core_instance/n_469                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2234/Q                                       -      A->Q    F     NO2X1           1  0.170   0.045    7.361  
  minimips_core_instance/n_507                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[31]/D                   -      D       F     DFRQX1          1  0.054   0.000    7.361  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[31]/C    -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 25: MET (2.526 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.340
            Slack:=          2.526
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.157  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.921  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.971  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38200/Q         -      A->Q    F     EN2X1           1  0.081   0.143    7.114  
  minimips_core_instance/U4_ex_U1_alu_n_892                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21031/Q                    -      D->Q    R     AN222X1         1  0.093   0.178    7.293  
  minimips_core_instance/U4_ex_U1_alu_n_23673                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20884/Q                    -      A->Q    F     NO2X1           1  0.266   0.048    7.340  
  minimips_core_instance/U4_ex_U1_alu_n_23451                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/D              -      D       F     DFRX1           1  0.069   0.000    7.340  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/C          -      C       R     DFRX1          32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 26: MET (2.577 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[27]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_mode_reg/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_adresse_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.121
    Required Time:=          9.879
     Launch Clock:-          0.000
        Data Path:-          7.302
            Slack:=          2.577
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_mode_reg/Q           -      C->Q    R     DFRQX4         33  0.000   0.402    0.402  
  minimips_core_instance/DI_mode                       -      -       -     (net)          33      -       -        -  
  minimips_core_instance/g2850/Q                       -      A->Q    F     INX1            2  0.320   0.065    0.467  
  minimips_core_instance/n_322                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35737/Q                      -      D->Q    F     AO22X2          2  0.089   0.171    0.638  
  minimips_core_instance/n_646                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1466/Q      -      A->Q    F     AND2X1          2  0.062   0.174    0.812  
  minimips_core_instance/U4_ex_add_178_53_n_1004       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                     -      A->CO   F     FAX1            2  0.138   0.252    1.064  
  minimips_core_instance/n_636                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                      -      C->Q    R     ON21X1          1  0.097   0.071    1.136  
  minimips_core_instance/n_648                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q      -      B->Q    F     NA2I1X1         1  0.132   0.082    1.218  
  minimips_core_instance/U4_ex_add_178_53_n_987        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO     -      CI->CO  F     FAX1            1  0.109   0.234    1.453  
  minimips_core_instance/U4_ex_add_178_53_n_986        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO     -      CI->CO  F     FAX1            1  0.116   0.236    1.689  
  minimips_core_instance/U4_ex_add_178_53_n_984        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO     -      CI->CO  F     FAX1            1  0.116   0.236    1.925  
  minimips_core_instance/U4_ex_add_178_53_n_982        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.161  
  minimips_core_instance/U4_ex_add_178_53_n_980        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.397  
  minimips_core_instance/U4_ex_add_178_53_n_978        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.633  
  minimips_core_instance/U4_ex_add_178_53_n_976        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.869  
  minimips_core_instance/U4_ex_add_178_53_n_974        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.105  
  minimips_core_instance/U4_ex_add_178_53_n_972        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.341  
  minimips_core_instance/U4_ex_add_178_53_n_970        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.577  
  minimips_core_instance/U4_ex_add_178_53_n_968        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.814  
  minimips_core_instance/U4_ex_add_178_53_n_966        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.050  
  minimips_core_instance/U4_ex_add_178_53_n_964        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.286  
  minimips_core_instance/U4_ex_add_178_53_n_962        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.522  
  minimips_core_instance/U4_ex_add_178_53_n_960        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.758  
  minimips_core_instance/U4_ex_add_178_53_n_958        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.994  
  minimips_core_instance/U4_ex_add_178_53_n_956        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.230  
  minimips_core_instance/U4_ex_add_178_53_n_954        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.466  
  minimips_core_instance/U4_ex_add_178_53_n_952        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.702  
  minimips_core_instance/U4_ex_add_178_53_n_950        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.939  
  minimips_core_instance/U4_ex_add_178_53_n_948        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.175  
  minimips_core_instance/U4_ex_add_178_53_n_946        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.411  
  minimips_core_instance/U4_ex_add_178_53_n_944        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.647  
  minimips_core_instance/U4_ex_add_178_53_n_942        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.883  
  minimips_core_instance/U4_ex_add_178_53_n_940        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/S      -      CI->S   R     FAX1            1  0.116   0.296    7.179  
  minimips_core_instance/U4_ex_n_512                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2627/Q                       -      A->Q    R     AND3X1          1  0.065   0.123    7.302  
  minimips_core_instance/n_366                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[27]/D    -      D       R     DFRQX1          1  0.080   0.000    7.302  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[27]/C     -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 27: MET (2.615 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[30]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[2]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.132
    Required Time:=          9.868
     Launch Clock:-          0.000
        Data Path:-          7.253
            Slack:=          2.615
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[2]/Q                    -      C->Q    R     DFRQX1          4  0.000   0.294    0.294  
  minimips_core_instance/DI_code_ual[2]                                -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g35743/Q                                      -      AN->Q   R     NA3I2X1         7  0.142   0.208    0.502  
  minimips_core_instance/n_652                                         -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5666/Q                          -      AN->Q   R     NA3I1X1         4  0.273   0.169    0.671  
  minimips_core_instance/U4_ex_U1_alu_n_10577                          -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5659/Q                          -      A->Q    F     NO2X1           3  0.179   0.067    0.739  
  minimips_core_instance/U4_ex_U1_alu_n_10571                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35749/Q                                      -      B->Q    R     NA3I1X1         2  0.076   0.099    0.837  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   R     NA3I2X1         2  0.145   0.136    0.973  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   R     NO5I3X4        34  0.140   0.432    1.405  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    F     NA3X2          32  0.305   0.320    1.725  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  R     MU2IX1          1  0.476   0.202    1.927  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX2            2  0.220   0.247    2.173  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.098   0.252    2.426  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.662  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.898  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.134  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.370  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.606  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.116   0.207    3.814  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.080   0.078    3.891  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.110   0.146    4.037  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.190   0.255    4.292  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.528  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.764  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.000  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.236  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.116   0.205    5.441  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.077   0.138    5.579  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.065   0.075    5.653  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.111   0.090    5.743  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.141   0.093    5.836  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.110   0.115    5.952  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.139   0.195    6.147  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.067   0.230    6.377  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.124   0.111    6.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2606/Q   -      A->Q    F     AN21X1          1  0.145   0.073    6.561  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1213    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2603/Q   -      A->Q    R     NO2X1           2  0.079   0.107    6.668  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1208    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2595/Q   -      A->Q    F     EN2X1           1  0.166   0.158    6.826  
  minimips_core_instance/U4_ex_U1_alu_res_add[30]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20353/Q                         -      A->Q    F     AO211X1         1  0.082   0.259    7.085  
  minimips_core_instance/U4_ex_res_ual[30]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2403/Q                                       -      A->Q    R     AN22X1          1  0.081   0.123    7.208  
  minimips_core_instance/n_468                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2235/Q                                       -      A->Q    F     NO2X1           1  0.170   0.045    7.253  
  minimips_core_instance/n_506                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[30]/D                   -      D       F     DFRQX1          1  0.054   0.000    7.253  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[30]/C    -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 28: MET (2.624 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.243
            Slack:=          2.624
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.157  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.874  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38201/Q         -      A->Q    F     EN2X1           1  0.081   0.143    7.017  
  minimips_core_instance/U4_ex_U1_alu_n_890                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21036/Q                    -      D->Q    R     AN222X1         1  0.093   0.178    7.195  
  minimips_core_instance/U4_ex_U1_alu_n_23679                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20888/Q                    -      A->Q    F     NO2X1           1  0.266   0.048    7.243  
  minimips_core_instance/U4_ex_U1_alu_n_23455                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/D              -      D       F     DFRX1           1  0.069   0.000    7.243  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/C          -      C       R     DFRX1          32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 29: MET (2.682 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[27]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[2]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.132
    Required Time:=          9.868
     Launch Clock:-          0.000
        Data Path:-          7.186
            Slack:=          2.682
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[2]/Q                    -      C->Q    R     DFRQX1          4  0.000   0.294    0.294  
  minimips_core_instance/DI_code_ual[2]                                -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g35743/Q                                      -      AN->Q   R     NA3I2X1         7  0.142   0.208    0.502  
  minimips_core_instance/n_652                                         -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5666/Q                          -      AN->Q   R     NA3I1X1         4  0.273   0.169    0.671  
  minimips_core_instance/U4_ex_U1_alu_n_10577                          -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5659/Q                          -      A->Q    F     NO2X1           3  0.179   0.067    0.739  
  minimips_core_instance/U4_ex_U1_alu_n_10571                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35749/Q                                      -      B->Q    R     NA3I1X1         2  0.076   0.099    0.837  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   R     NA3I2X1         2  0.145   0.136    0.973  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   R     NO5I3X4        34  0.140   0.432    1.405  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    F     NA3X2          32  0.305   0.320    1.725  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  R     MU2IX1          1  0.476   0.202    1.927  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX2            2  0.220   0.247    2.173  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.098   0.252    2.426  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.662  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.898  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.134  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.370  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.606  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.116   0.207    3.813  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.080   0.078    3.891  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.110   0.146    4.037  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.190   0.255    4.292  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.528  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.764  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.000  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.236  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.116   0.205    5.441  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.077   0.138    5.579  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.065   0.075    5.653  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.111   0.090    5.743  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.141   0.093    5.836  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.110   0.115    5.951  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.139   0.195    6.147  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.067   0.230    6.377  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2611/Q   -      A->Q    R     AN21X1          2  0.124   0.147    6.523  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1223    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2605/Q   -      A->Q    F     ON21X1          1  0.196   0.062    6.585  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1211    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2596/Q   -      A->Q    F     EN2X0           1  0.082   0.171    6.756  
  minimips_core_instance/U4_ex_U1_alu_res_add[27]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20374/Q                         -      A->Q    F     AO211X1         1  0.098   0.262    7.019  
  minimips_core_instance/U4_ex_res_ual[27]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2402/Q                                       -      A->Q    R     AN22X1          1  0.081   0.123    7.142  
  minimips_core_instance/n_466                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2236/Q                                       -      A->Q    F     NO2X1           1  0.170   0.045    7.186  
  minimips_core_instance/n_504                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[27]/D                   -      D       F     DFRQX1          1  0.054   0.000    7.186  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[27]/C    -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 30: MET (2.717 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[29]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[2]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.132
    Required Time:=          9.868
     Launch Clock:-          0.000
        Data Path:-          7.151
            Slack:=          2.717
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[2]/Q                    -      C->Q    R     DFRQX1          4  0.000   0.294    0.294  
  minimips_core_instance/DI_code_ual[2]                                -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g35743/Q                                      -      AN->Q   R     NA3I2X1         7  0.142   0.208    0.502  
  minimips_core_instance/n_652                                         -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5666/Q                          -      AN->Q   R     NA3I1X1         4  0.273   0.169    0.671  
  minimips_core_instance/U4_ex_U1_alu_n_10577                          -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5659/Q                          -      A->Q    F     NO2X1           3  0.179   0.067    0.739  
  minimips_core_instance/U4_ex_U1_alu_n_10571                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35749/Q                                      -      B->Q    R     NA3I1X1         2  0.076   0.099    0.837  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   R     NA3I2X1         2  0.145   0.136    0.973  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   R     NO5I3X4        34  0.140   0.432    1.405  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    F     NA3X2          32  0.305   0.320    1.725  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  R     MU2IX1          1  0.476   0.202    1.927  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX2            2  0.220   0.247    2.173  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.098   0.252    2.426  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.662  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.898  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.134  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.370  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.606  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.116   0.207    3.814  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.080   0.078    3.891  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.110   0.146    4.037  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.190   0.255    4.292  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.528  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.764  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.000  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.236  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.116   0.205    5.441  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.077   0.138    5.579  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.065   0.075    5.653  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.111   0.090    5.743  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.141   0.093    5.836  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.110   0.115    5.952  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.139   0.195    6.147  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.067   0.230    6.377  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.124   0.111    6.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2608/Q   -      A->Q    F     NA3X1           1  0.145   0.062    6.550  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1217    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2599/Q   -      A->Q    F     EN2X0           1  0.081   0.171    6.721  
  minimips_core_instance/U4_ex_U1_alu_res_add[29]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20354/Q                         -      A->Q    F     AO211X1         1  0.098   0.262    6.983  
  minimips_core_instance/U4_ex_res_ual[29]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2405/Q                                       -      A->Q    R     AN22X1          1  0.081   0.123    7.106  
  minimips_core_instance/n_467                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2238/Q                                       -      A->Q    F     NO2X1           1  0.170   0.045    7.151  
  minimips_core_instance/n_505                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[29]/D                   -      D       F     DFRQX1          1  0.054   0.000    7.151  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[29]/C    -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 31: MET (2.720 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[49]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[49]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.146
            Slack:=          2.720
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.157  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.726  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.776  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38202/Q         -      A->Q    F     EN2X1           1  0.081   0.143    6.919  
  minimips_core_instance/U4_ex_U1_alu_n_888                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21033/Q                    -      D->Q    R     AN222X1         1  0.093   0.178    7.098  
  minimips_core_instance/U4_ex_U1_alu_n_23675                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20886/Q                    -      A->Q    F     NO2X1           1  0.266   0.048    7.146  
  minimips_core_instance/U4_ex_U1_alu_n_23453                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[49]/D              -      D       F     DFRQX1          1  0.069   0.000    7.146  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[49]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 32: MET (2.752 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[26]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[2]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.132
    Required Time:=          9.868
     Launch Clock:-          0.000
        Data Path:-          7.117
            Slack:=          2.752
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[2]/Q                    -      C->Q    R     DFRQX1          4  0.000   0.294    0.294  
  minimips_core_instance/DI_code_ual[2]                                -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g35743/Q                                      -      AN->Q   R     NA3I2X1         7  0.142   0.208    0.502  
  minimips_core_instance/n_652                                         -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5666/Q                          -      AN->Q   R     NA3I1X1         4  0.273   0.169    0.671  
  minimips_core_instance/U4_ex_U1_alu_n_10577                          -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5659/Q                          -      A->Q    F     NO2X1           3  0.179   0.067    0.739  
  minimips_core_instance/U4_ex_U1_alu_n_10571                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35749/Q                                      -      B->Q    R     NA3I1X1         2  0.076   0.099    0.837  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   R     NA3I2X1         2  0.145   0.136    0.973  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   R     NO5I3X4        34  0.140   0.432    1.405  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    F     NA3X2          32  0.305   0.320    1.725  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  R     MU2IX1          1  0.476   0.202    1.927  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX2            2  0.220   0.247    2.173  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.098   0.252    2.426  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.662  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.898  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.134  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.370  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.606  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.116   0.207    3.813  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.080   0.078    3.891  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.110   0.146    4.037  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.190   0.255    4.292  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.528  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.764  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.000  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.236  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.116   0.205    5.441  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.077   0.138    5.579  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.065   0.075    5.653  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.111   0.090    5.743  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.141   0.093    5.836  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.110   0.115    5.952  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.139   0.195    6.147  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.067   0.230    6.377  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2611/Q   -      A->Q    R     AN21X1          2  0.124   0.147    6.523  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1223    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2601/Q   -      A->Q    F     EN2X1           1  0.196   0.166    6.690  
  minimips_core_instance/U4_ex_U1_alu_res_add[26]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20395/Q                         -      A->Q    F     AO211X1         1  0.082   0.259    6.949  
  minimips_core_instance/U4_ex_res_ual[26]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2407/Q                                       -      A->Q    R     AN22X1          1  0.081   0.123    7.072  
  minimips_core_instance/n_465                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2240/Q                                       -      A->Q    F     NO2X1           1  0.170   0.045    7.117  
  minimips_core_instance/n_503                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[26]/D                   -      D       F     DFRQX1          1  0.054   0.000    7.117  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[26]/C    -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 33: MET (2.761 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[28]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[2]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.132
    Required Time:=          9.868
     Launch Clock:-          0.000
        Data Path:-          7.107
            Slack:=          2.761
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[2]/Q                    -      C->Q    R     DFRQX1          4  0.000   0.294    0.294  
  minimips_core_instance/DI_code_ual[2]                                -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g35743/Q                                      -      AN->Q   R     NA3I2X1         7  0.142   0.208    0.502  
  minimips_core_instance/n_652                                         -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5666/Q                          -      AN->Q   R     NA3I1X1         4  0.273   0.169    0.671  
  minimips_core_instance/U4_ex_U1_alu_n_10577                          -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5659/Q                          -      A->Q    F     NO2X1           3  0.179   0.067    0.739  
  minimips_core_instance/U4_ex_U1_alu_n_10571                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35749/Q                                      -      B->Q    R     NA3I1X1         2  0.076   0.099    0.837  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   R     NA3I2X1         2  0.145   0.136    0.973  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   R     NO5I3X4        34  0.140   0.432    1.405  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    F     NA3X2          32  0.305   0.320    1.725  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  R     MU2IX1          1  0.476   0.202    1.927  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX2            2  0.220   0.247    2.173  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.098   0.252    2.426  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.662  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.898  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.134  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.370  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.606  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.116   0.207    3.814  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.080   0.078    3.891  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.110   0.146    4.037  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.190   0.255    4.292  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.528  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.764  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.000  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.236  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.116   0.205    5.441  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.077   0.138    5.579  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.065   0.075    5.653  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.111   0.090    5.743  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.141   0.093    5.836  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.110   0.115    5.952  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.139   0.195    6.147  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.067   0.230    6.377  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.124   0.140    6.517  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2600/Q   -      A->Q    F     EN2X1           1  0.185   0.163    6.680  
  minimips_core_instance/U4_ex_U1_alu_res_add[28]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20350/Q                         -      A->Q    F     AO211X1         1  0.082   0.259    6.939  
  minimips_core_instance/U4_ex_res_ual[28]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2408/Q                                       -      A->Q    R     AN22X1          1  0.081   0.123    7.062  
  minimips_core_instance/n_464                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2241/Q                                       -      A->Q    F     NO2X1           1  0.170   0.045    7.107  
  minimips_core_instance/n_502                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[28]/D                   -      D       F     DFRQX1          1  0.054   0.000    7.107  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[28]/C    -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 34: MET (2.788 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[25]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[2]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.132
    Required Time:=          9.868
     Launch Clock:-          0.000
        Data Path:-          7.080
            Slack:=          2.788
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[2]/Q                    -      C->Q    R     DFRQX1          4  0.000   0.294    0.294  
  minimips_core_instance/DI_code_ual[2]                                -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g35743/Q                                      -      AN->Q   R     NA3I2X1         7  0.142   0.208    0.502  
  minimips_core_instance/n_652                                         -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5666/Q                          -      AN->Q   R     NA3I1X1         4  0.273   0.169    0.671  
  minimips_core_instance/U4_ex_U1_alu_n_10577                          -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5659/Q                          -      A->Q    F     NO2X1           3  0.179   0.067    0.739  
  minimips_core_instance/U4_ex_U1_alu_n_10571                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35749/Q                                      -      B->Q    R     NA3I1X1         2  0.076   0.099    0.837  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   R     NA3I2X1         2  0.145   0.136    0.973  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   R     NO5I3X4        34  0.140   0.432    1.405  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    F     NA3X2          32  0.305   0.320    1.725  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  R     MU2IX1          1  0.476   0.202    1.927  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX2            2  0.220   0.247    2.173  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.098   0.252    2.426  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.662  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.898  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.134  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.370  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.606  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.116   0.207    3.813  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.080   0.078    3.891  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.110   0.146    4.037  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.190   0.255    4.292  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.528  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.764  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.000  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.236  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.116   0.205    5.441  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.077   0.138    5.579  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.065   0.075    5.653  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.111   0.090    5.743  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.141   0.093    5.836  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.110   0.115    5.951  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.139   0.195    6.147  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.067   0.230    6.377  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2615/Q   -      A->Q    R     INX1            1  0.124   0.053    6.430  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1230    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2612/Q   -      A->Q    F     ON21X1          1  0.057   0.051    6.481  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1224    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2602/Q   -      A->Q    F     EN2X0           1  0.074   0.169    6.650  
  minimips_core_instance/U4_ex_U1_alu_res_add[25]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20372/Q                         -      A->Q    F     AO211X1         1  0.098   0.262    6.913  
  minimips_core_instance/U4_ex_res_ual[25]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2406/Q                                       -      A->Q    R     AN22X1          1  0.081   0.123    7.036  
  minimips_core_instance/n_463                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2239/Q                                       -      A->Q    F     NO2X1           1  0.170   0.045    7.080  
  minimips_core_instance/n_501                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[25]/D                   -      D       F     DFRQX1          1  0.054   0.000    7.080  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[25]/C    -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 35: MET (2.813 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[26]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_mode_reg/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_adresse_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.121
    Required Time:=          9.879
     Launch Clock:-          0.000
        Data Path:-          7.066
            Slack:=          2.813
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_mode_reg/Q           -      C->Q    R     DFRQX4         33  0.000   0.402    0.402  
  minimips_core_instance/DI_mode                       -      -       -     (net)          33      -       -        -  
  minimips_core_instance/g2850/Q                       -      A->Q    F     INX1            2  0.320   0.065    0.467  
  minimips_core_instance/n_322                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35737/Q                      -      D->Q    F     AO22X2          2  0.089   0.171    0.638  
  minimips_core_instance/n_646                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1466/Q      -      A->Q    F     AND2X1          2  0.062   0.174    0.812  
  minimips_core_instance/U4_ex_add_178_53_n_1004       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                     -      A->CO   F     FAX1            2  0.138   0.252    1.064  
  minimips_core_instance/n_636                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                      -      C->Q    R     ON21X1          1  0.097   0.071    1.136  
  minimips_core_instance/n_648                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q      -      B->Q    F     NA2I1X1         1  0.132   0.082    1.218  
  minimips_core_instance/U4_ex_add_178_53_n_987        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO     -      CI->CO  F     FAX1            1  0.109   0.234    1.453  
  minimips_core_instance/U4_ex_add_178_53_n_986        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO     -      CI->CO  F     FAX1            1  0.116   0.236    1.689  
  minimips_core_instance/U4_ex_add_178_53_n_984        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO     -      CI->CO  F     FAX1            1  0.116   0.236    1.925  
  minimips_core_instance/U4_ex_add_178_53_n_982        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.161  
  minimips_core_instance/U4_ex_add_178_53_n_980        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.397  
  minimips_core_instance/U4_ex_add_178_53_n_978        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.633  
  minimips_core_instance/U4_ex_add_178_53_n_976        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO     -      CI->CO  F     FAX1            1  0.116   0.236    2.869  
  minimips_core_instance/U4_ex_add_178_53_n_974        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.105  
  minimips_core_instance/U4_ex_add_178_53_n_972        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.341  
  minimips_core_instance/U4_ex_add_178_53_n_970        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.577  
  minimips_core_instance/U4_ex_add_178_53_n_968        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO     -      CI->CO  F     FAX1            1  0.116   0.236    3.814  
  minimips_core_instance/U4_ex_add_178_53_n_966        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.050  
  minimips_core_instance/U4_ex_add_178_53_n_964        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.286  
  minimips_core_instance/U4_ex_add_178_53_n_962        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.522  
  minimips_core_instance/U4_ex_add_178_53_n_960        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.758  
  minimips_core_instance/U4_ex_add_178_53_n_958        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO     -      CI->CO  F     FAX1            1  0.116   0.236    4.994  
  minimips_core_instance/U4_ex_add_178_53_n_956        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.230  
  minimips_core_instance/U4_ex_add_178_53_n_954        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.466  
  minimips_core_instance/U4_ex_add_178_53_n_952        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.702  
  minimips_core_instance/U4_ex_add_178_53_n_950        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO     -      CI->CO  F     FAX1            1  0.116   0.236    5.939  
  minimips_core_instance/U4_ex_add_178_53_n_948        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.175  
  minimips_core_instance/U4_ex_add_178_53_n_946        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.411  
  minimips_core_instance/U4_ex_add_178_53_n_944        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO     -      CI->CO  F     FAX1            1  0.116   0.236    6.647  
  minimips_core_instance/U4_ex_add_178_53_n_942        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/S      -      CI->S   R     FAX1            1  0.116   0.296    6.943  
  minimips_core_instance/U4_ex_n_511                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2628/Q                       -      A->Q    R     AND3X1          1  0.065   0.123    7.066  
  minimips_core_instance/n_365                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[26]/D    -      D       R     DFRQX1          1  0.080   0.000    7.066  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[26]/C     -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 36: MET (2.818 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[48]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[48]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          7.048
            Slack:=          2.818
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.157  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.628  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.060   0.050    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38203/Q         -      A->Q    F     EN2X1           1  0.081   0.143    6.822  
  minimips_core_instance/U4_ex_U1_alu_n_886                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21037/Q                    -      D->Q    R     AN222X1         1  0.093   0.178    7.000  
  minimips_core_instance/U4_ex_U1_alu_n_23680                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20890/Q                    -      A->Q    F     NO2X1           1  0.266   0.048    7.048  
  minimips_core_instance/U4_ex_U1_alu_n_23457                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[48]/D              -      D       F     DFRQX1          1  0.069   0.000    7.048  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[48]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 37: MET (2.878 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[24]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[2]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.132
    Required Time:=          9.868
     Launch Clock:-          0.000
        Data Path:-          6.990
            Slack:=          2.878
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                                 -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[2]/Q                    -      C->Q    R     DFRQX1          4  0.000   0.294    0.294  
  minimips_core_instance/DI_code_ual[2]                                -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g35743/Q                                      -      AN->Q   R     NA3I2X1         7  0.142   0.208    0.502  
  minimips_core_instance/n_652                                         -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5666/Q                          -      AN->Q   R     NA3I1X1         4  0.273   0.169    0.671  
  minimips_core_instance/U4_ex_U1_alu_n_10577                          -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5659/Q                          -      A->Q    F     NO2X1           3  0.179   0.067    0.739  
  minimips_core_instance/U4_ex_U1_alu_n_10571                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35749/Q                                      -      B->Q    R     NA3I1X1         2  0.076   0.099    0.837  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   R     NA3I2X1         2  0.145   0.136    0.973  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   R     NO5I3X4        34  0.140   0.432    1.405  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    F     NA3X2          32  0.305   0.320    1.725  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  R     MU2IX1          1  0.476   0.202    1.927  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX2            2  0.220   0.247    2.173  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.098   0.252    2.426  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.662  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.116   0.236    2.898  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.134  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.370  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.116   0.236    3.606  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.116   0.207    3.813  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.080   0.078    3.891  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.110   0.146    4.037  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.190   0.255    4.292  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.528  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.116   0.236    4.764  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.000  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.116   0.236    5.236  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.116   0.205    5.441  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.077   0.138    5.579  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.065   0.075    5.653  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.111   0.090    5.743  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.141   0.093    5.836  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.110   0.115    5.952  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.139   0.195    6.147  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.067   0.230    6.377  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2609/Q   -      A->Q    F     EN2X0           1  0.124   0.183    6.560  
  minimips_core_instance/U4_ex_U1_alu_res_add[24]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20362/Q                         -      A->Q    F     AO211X1         1  0.098   0.262    6.822  
  minimips_core_instance/U4_ex_res_ual[24]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2411/Q                                       -      A->Q    R     AN22X1          1  0.081   0.123    6.945  
  minimips_core_instance/n_462                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2244/Q                                       -      A->Q    F     NO2X1           1  0.170   0.045    6.990  
  minimips_core_instance/n_500                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[24]/D                   -      D       F     DFRQX1          1  0.054   0.000    6.990  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[24]/C    -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 38: MET (2.945 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[47]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[47]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
        Data Path:-          6.920
            Slack:=          2.945
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q             -      A->Q    R     AND2X1        174  0.000   0.000    0.000  
  minimips_core_instance/U3_di_rc_gclk                            -      -       -     (net)         174      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[1]/Q                    -      C->Q    R     DFRQX4         17  0.000   0.328    0.328  
  minimips_core_instance/DI_op2[1]                                -      -       -     (net)          17      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38162/Q         -      A->Q    R     BUX6           31  0.191   0.143    0.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_132            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38330/Q         -      A->Q    F     INX1            8  0.130   0.105    0.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_101            -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38298/Q         -      IN1->Q  F     MU2X1           2  0.130   0.209    0.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2632           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38310/Q         -      A->Q    F     AO22X1          1  0.080   0.270    1.056  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S  -      B->S    R     FAX4            1  0.120   0.435    1.491  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S  -      CI->S   R     FAX4            2  0.076   0.405    1.896  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q         -      A->Q    R     AND2X4          2  0.068   0.097    1.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q         -      B->Q    F     NO2X4           1  0.063   0.044    2.038  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO        -      CI->CO  F     FAX2            2  0.046   0.213    2.251  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q         -      A->Q    R     NO2X4           1  0.094   0.064    2.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q         -      A->Q    F     NO2X4           1  0.084   0.038    2.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO        -      CI->CO  F     FAX2            1  0.046   0.207    2.560  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.087   0.215    2.990  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.087   0.215    3.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.087   0.205    3.410  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X2         1  0.075   0.115    3.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.052   0.061    3.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.095   0.050    3.636  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.063   0.057    3.693  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.088   0.039    3.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.091   0.039    3.824  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.057   0.056    3.879  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.090   0.039    3.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.048   0.053    3.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.064  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.103  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.157  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.196  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.088   0.039    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.343  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.382  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.435  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.475  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.528  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.567  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.620  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.659  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.713  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.752  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.805  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.091   0.039    4.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.057   0.056    4.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.090   0.039    4.939  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.048   0.053    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.031  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.057   0.056    5.087  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.090   0.039    5.126  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.179  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.271  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.311  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.364  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.403  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.456  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.588  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.733  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.865  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.048   0.053    5.918  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.091   0.039    5.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.048   0.053    6.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.091   0.039    6.050  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.048   0.043    6.093  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.075   0.047    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.190  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.081   0.048    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.062   0.051    6.288  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.079   0.047    6.336  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.386  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.080   0.048    6.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.059   0.050    6.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38204/Q         -      A->Q    F     EN2X1           1  0.081   0.146    6.726  
  minimips_core_instance/U4_ex_U1_alu_n_884                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21038/Q                    -      E->Q    R     AN222X1         1  0.095   0.146    6.872  
  minimips_core_instance/U4_ex_U1_alu_n_23682                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20891/Q                    -      A->Q    F     NO2X1           1  0.275   0.048    6.920  
  minimips_core_instance/U4_ex_U1_alu_n_23458                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[47]/D              -      D       F     DFRQX1          1  0.071   0.000    6.920  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X1         32  0.000   0.000   10.000  
  minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887            -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[47]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 39: MET (2.978 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          2.022
            Slack:=          2.978
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                  -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                    -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q       -      A->Q    R     AND2X1        191  0.000   0.000    0.000  
  minimips_core_instance/rc_gclk                             -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/Q    -      C->Q    R     DFRQX1         25  0.000   0.723    0.723  
  minimips_core_instance/write_adr[0]                        -      -       -     (net)          25      -       -        -  
  minimips_core_instance/U7_banc_g6234/Q                     -      A->Q    F     NO2X1           3  0.918   0.106    0.829  
  minimips_core_instance/U7_banc_n_17101                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6232/Q                     -      AN->Q   F     NO3I1X1         3  0.221   0.202    1.031  
  minimips_core_instance/U7_banc_n_17094                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6231/Q                     -      AN->Q   F     NO2I1X1         1  0.126   0.146    1.177  
  minimips_core_instance/U7_banc_n_17092                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_g6224/Q                     -      B->Q    R     NO2I1X1         3  0.092   0.130    1.307  
  minimips_core_instance/U7_banc_n_1066                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6006/Q                     -      A->Q    F     INX1           29  0.178   0.372    1.679  
  minimips_core_instance/U7_banc_n_22500                     -      -       -     (net)          29      -       -        -  
  minimips_core_instance/U7_banc_g6258/Q                     -      C->Q    R     ON31X1          1  0.566   0.225    1.904  
  minimips_core_instance/U7_banc_n_13968                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g7/Q       -      A->Q    R     OR2X1           1  0.214   0.118    2.022  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/D  -      D       R     DLLQX1          1  0.059   0.000    2.022  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 40: MET (2.982 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          2.018
            Slack:=          2.982
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q        -      A->Q    R     AND2X1        191  0.000   0.000    0.000  
  minimips_core_instance/rc_gclk                              -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/Q     -      C->Q    R     DFRQX1         25  0.000   0.723    0.723  
  minimips_core_instance/write_adr[0]                         -      -       -     (net)          25      -       -        -  
  minimips_core_instance/U7_banc_g6234/Q                      -      A->Q    F     NO2X1           3  0.918   0.106    0.829  
  minimips_core_instance/U7_banc_n_17101                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6232/Q                      -      AN->Q   F     NO3I1X1         3  0.221   0.202    1.031  
  minimips_core_instance/U7_banc_n_17094                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6231/Q                      -      AN->Q   F     NO2I1X1         1  0.126   0.146    1.177  
  minimips_core_instance/U7_banc_n_17092                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_g6224/Q                      -      B->Q    R     NO2I1X1         3  0.092   0.130    1.307  
  minimips_core_instance/U7_banc_n_1066                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6006/Q                      -      A->Q    F     INX1           29  0.178   0.372    1.679  
  minimips_core_instance/U7_banc_n_22500                      -      -       -     (net)          29      -       -        -  
  minimips_core_instance/U7_banc_g5992/Q                      -      B->Q    R     ON31X1          1  0.566   0.220    1.899  
  minimips_core_instance/U7_banc_n_14057                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g7/Q       -      A->Q    R     OR2X1           1  0.218   0.119    2.018  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/D  -      D       R     DLLQX1          1  0.059   0.000    2.018  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------------
  clock                                                        -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                    -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                      -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 41: MET (2.982 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          2.018
            Slack:=          2.982
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q        -      A->Q    R     AND2X1        191  0.000   0.000    0.000  
  minimips_core_instance/rc_gclk                              -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/Q     -      C->Q    R     DFRQX1         25  0.000   0.723    0.723  
  minimips_core_instance/write_adr[0]                         -      -       -     (net)          25      -       -        -  
  minimips_core_instance/U7_banc_g6234/Q                      -      A->Q    F     NO2X1           3  0.918   0.106    0.829  
  minimips_core_instance/U7_banc_n_17101                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6232/Q                      -      AN->Q   F     NO3I1X1         3  0.221   0.202    1.031  
  minimips_core_instance/U7_banc_n_17094                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6231/Q                      -      AN->Q   F     NO2I1X1         1  0.126   0.146    1.177  
  minimips_core_instance/U7_banc_n_17092                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_g6224/Q                      -      B->Q    R     NO2I1X1         3  0.092   0.130    1.307  
  minimips_core_instance/U7_banc_n_1066                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6006/Q                      -      A->Q    F     INX1           29  0.178   0.372    1.679  
  minimips_core_instance/U7_banc_n_22500                      -      -       -     (net)          29      -       -        -  
  minimips_core_instance/U7_banc_g5989/Q                      -      B->Q    R     ON31X1          1  0.566   0.220    1.899  
  minimips_core_instance/U7_banc_n_14054                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g7/Q       -      A->Q    R     OR2X1           1  0.218   0.119    2.018  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/D  -      D       R     DLLQX1          1  0.059   0.000    2.018  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------------
  clock                                                        -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                    -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                      -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 42: MET (2.982 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          2.018
            Slack:=          2.982
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q        -      A->Q    R     AND2X1        191  0.000   0.000    0.000  
  minimips_core_instance/rc_gclk                              -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/Q     -      C->Q    R     DFRQX1         25  0.000   0.723    0.723  
  minimips_core_instance/write_adr[0]                         -      -       -     (net)          25      -       -        -  
  minimips_core_instance/U7_banc_g6234/Q                      -      A->Q    F     NO2X1           3  0.918   0.106    0.829  
  minimips_core_instance/U7_banc_n_17101                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6232/Q                      -      AN->Q   F     NO3I1X1         3  0.221   0.202    1.031  
  minimips_core_instance/U7_banc_n_17094                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6231/Q                      -      AN->Q   F     NO2I1X1         1  0.126   0.146    1.177  
  minimips_core_instance/U7_banc_n_17092                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_g6224/Q                      -      B->Q    R     NO2I1X1         3  0.092   0.130    1.307  
  minimips_core_instance/U7_banc_n_1066                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6006/Q                      -      A->Q    F     INX1           29  0.178   0.372    1.679  
  minimips_core_instance/U7_banc_n_22500                      -      -       -     (net)          29      -       -        -  
  minimips_core_instance/U7_banc_g5975/Q                      -      B->Q    R     ON31X1          1  0.566   0.220    1.899  
  minimips_core_instance/U7_banc_n_14051                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g7/Q       -      A->Q    R     OR2X1           1  0.218   0.119    2.018  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/D  -      D       R     DLLQX1          1  0.059   0.000    2.018  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------------
  clock                                                        -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                    -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                      -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 43: MET (2.982 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          2.018
            Slack:=          2.982
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q        -      A->Q    R     AND2X1        191  0.000   0.000    0.000  
  minimips_core_instance/rc_gclk                              -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/Q     -      C->Q    R     DFRQX1         25  0.000   0.723    0.723  
  minimips_core_instance/write_adr[0]                         -      -       -     (net)          25      -       -        -  
  minimips_core_instance/U7_banc_g6234/Q                      -      A->Q    F     NO2X1           3  0.918   0.106    0.829  
  minimips_core_instance/U7_banc_n_17101                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6232/Q                      -      AN->Q   F     NO3I1X1         3  0.221   0.202    1.031  
  minimips_core_instance/U7_banc_n_17094                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6231/Q                      -      AN->Q   F     NO2I1X1         1  0.126   0.146    1.177  
  minimips_core_instance/U7_banc_n_17092                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_g6224/Q                      -      B->Q    R     NO2I1X1         3  0.092   0.130    1.307  
  minimips_core_instance/U7_banc_n_1066                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6006/Q                      -      A->Q    F     INX1           29  0.178   0.372    1.679  
  minimips_core_instance/U7_banc_n_22500                      -      -       -     (net)          29      -       -        -  
  minimips_core_instance/U7_banc_g5994/Q                      -      B->Q    R     ON31X1          1  0.566   0.220    1.899  
  minimips_core_instance/U7_banc_n_14048                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g7/Q       -      A->Q    R     OR2X1           1  0.218   0.119    2.018  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/D  -      D       R     DLLQX1          1  0.059   0.000    2.018  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------------
  clock                                                        -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                    -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                      -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 44: MET (2.982 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          2.018
            Slack:=          2.982
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q        -      A->Q    R     AND2X1        191  0.000   0.000    0.000  
  minimips_core_instance/rc_gclk                              -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/Q     -      C->Q    R     DFRQX1         25  0.000   0.723    0.723  
  minimips_core_instance/write_adr[0]                         -      -       -     (net)          25      -       -        -  
  minimips_core_instance/U7_banc_g6234/Q                      -      A->Q    F     NO2X1           3  0.918   0.106    0.829  
  minimips_core_instance/U7_banc_n_17101                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6232/Q                      -      AN->Q   F     NO3I1X1         3  0.221   0.202    1.031  
  minimips_core_instance/U7_banc_n_17094                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6231/Q                      -      AN->Q   F     NO2I1X1         1  0.126   0.146    1.177  
  minimips_core_instance/U7_banc_n_17092                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_g6224/Q                      -      B->Q    R     NO2I1X1         3  0.092   0.130    1.307  
  minimips_core_instance/U7_banc_n_1066                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6006/Q                      -      A->Q    F     INX1           29  0.178   0.372    1.679  
  minimips_core_instance/U7_banc_n_22500                      -      -       -     (net)          29      -       -        -  
  minimips_core_instance/U7_banc_g6245/Q                      -      B->Q    R     ON31X1          1  0.566   0.220    1.899  
  minimips_core_instance/U7_banc_n_14045                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g7/Q       -      A->Q    R     OR2X1           1  0.218   0.119    2.018  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/D  -      D       R     DLLQX1          1  0.059   0.000    2.018  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------------
  clock                                                        -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                    -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                      -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 45: MET (2.982 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          2.018
            Slack:=          2.982
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q        -      A->Q    R     AND2X1        191  0.000   0.000    0.000  
  minimips_core_instance/rc_gclk                              -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/Q     -      C->Q    R     DFRQX1         25  0.000   0.723    0.723  
  minimips_core_instance/write_adr[0]                         -      -       -     (net)          25      -       -        -  
  minimips_core_instance/U7_banc_g6234/Q                      -      A->Q    F     NO2X1           3  0.918   0.106    0.829  
  minimips_core_instance/U7_banc_n_17101                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6232/Q                      -      AN->Q   F     NO3I1X1         3  0.221   0.202    1.031  
  minimips_core_instance/U7_banc_n_17094                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6231/Q                      -      AN->Q   F     NO2I1X1         1  0.126   0.146    1.177  
  minimips_core_instance/U7_banc_n_17092                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_g6224/Q                      -      B->Q    R     NO2I1X1         3  0.092   0.130    1.307  
  minimips_core_instance/U7_banc_n_1066                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6006/Q                      -      A->Q    F     INX1           29  0.178   0.372    1.679  
  minimips_core_instance/U7_banc_n_22500                      -      -       -     (net)          29      -       -        -  
  minimips_core_instance/U7_banc_g6252/Q                      -      B->Q    R     ON31X1          1  0.566   0.220    1.899  
  minimips_core_instance/U7_banc_n_14042                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g7/Q       -      A->Q    R     OR2X1           1  0.218   0.119    2.018  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/D  -      D       R     DLLQX1          1  0.059   0.000    2.018  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------------
  clock                                                        -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                    -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                      -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 46: MET (2.982 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          2.018
            Slack:=          2.982
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q        -      A->Q    R     AND2X1        191  0.000   0.000    0.000  
  minimips_core_instance/rc_gclk                              -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/Q     -      C->Q    R     DFRQX1         25  0.000   0.723    0.723  
  minimips_core_instance/write_adr[0]                         -      -       -     (net)          25      -       -        -  
  minimips_core_instance/U7_banc_g6234/Q                      -      A->Q    F     NO2X1           3  0.918   0.106    0.829  
  minimips_core_instance/U7_banc_n_17101                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6232/Q                      -      AN->Q   F     NO3I1X1         3  0.221   0.202    1.031  
  minimips_core_instance/U7_banc_n_17094                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6231/Q                      -      AN->Q   F     NO2I1X1         1  0.126   0.146    1.177  
  minimips_core_instance/U7_banc_n_17092                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_g6224/Q                      -      B->Q    R     NO2I1X1         3  0.092   0.130    1.307  
  minimips_core_instance/U7_banc_n_1066                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6006/Q                      -      A->Q    F     INX1           29  0.178   0.372    1.679  
  minimips_core_instance/U7_banc_n_22500                      -      -       -     (net)          29      -       -        -  
  minimips_core_instance/U7_banc_g5977/Q                      -      B->Q    R     ON31X1          1  0.566   0.220    1.899  
  minimips_core_instance/U7_banc_n_14039                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g7/Q       -      A->Q    R     OR2X1           1  0.218   0.119    2.018  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/D  -      D       R     DLLQX1          1  0.059   0.000    2.018  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------------
  clock                                                        -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                    -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                      -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 47: MET (2.982 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          2.018
            Slack:=          2.982
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q        -      A->Q    R     AND2X1        191  0.000   0.000    0.000  
  minimips_core_instance/rc_gclk                              -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/Q     -      C->Q    R     DFRQX1         25  0.000   0.723    0.723  
  minimips_core_instance/write_adr[0]                         -      -       -     (net)          25      -       -        -  
  minimips_core_instance/U7_banc_g6234/Q                      -      A->Q    F     NO2X1           3  0.918   0.106    0.829  
  minimips_core_instance/U7_banc_n_17101                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6232/Q                      -      AN->Q   F     NO3I1X1         3  0.221   0.202    1.031  
  minimips_core_instance/U7_banc_n_17094                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6231/Q                      -      AN->Q   F     NO2I1X1         1  0.126   0.146    1.177  
  minimips_core_instance/U7_banc_n_17092                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_g6224/Q                      -      B->Q    R     NO2I1X1         3  0.092   0.130    1.307  
  minimips_core_instance/U7_banc_n_1066                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6006/Q                      -      A->Q    F     INX1           29  0.178   0.372    1.679  
  minimips_core_instance/U7_banc_n_22500                      -      -       -     (net)          29      -       -        -  
  minimips_core_instance/U7_banc_g5996/Q                      -      B->Q    R     ON31X1          1  0.566   0.220    1.899  
  minimips_core_instance/U7_banc_n_14036                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g7/Q       -      A->Q    R     OR2X1           1  0.218   0.119    2.018  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/D  -      D       R     DLLQX1          1  0.059   0.000    2.018  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------------
  clock                                                        -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                    -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                      -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 48: MET (2.982 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          2.018
            Slack:=          2.982
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q        -      A->Q    R     AND2X1        191  0.000   0.000    0.000  
  minimips_core_instance/rc_gclk                              -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/Q     -      C->Q    R     DFRQX1         25  0.000   0.723    0.723  
  minimips_core_instance/write_adr[0]                         -      -       -     (net)          25      -       -        -  
  minimips_core_instance/U7_banc_g6234/Q                      -      A->Q    F     NO2X1           3  0.918   0.106    0.829  
  minimips_core_instance/U7_banc_n_17101                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6232/Q                      -      AN->Q   F     NO3I1X1         3  0.221   0.202    1.031  
  minimips_core_instance/U7_banc_n_17094                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6231/Q                      -      AN->Q   F     NO2I1X1         1  0.126   0.146    1.177  
  minimips_core_instance/U7_banc_n_17092                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_g6224/Q                      -      B->Q    R     NO2I1X1         3  0.092   0.130    1.307  
  minimips_core_instance/U7_banc_n_1066                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6006/Q                      -      A->Q    F     INX1           29  0.178   0.372    1.679  
  minimips_core_instance/U7_banc_n_22500                      -      -       -     (net)          29      -       -        -  
  minimips_core_instance/U7_banc_g6247/Q                      -      B->Q    R     ON31X1          1  0.566   0.220    1.899  
  minimips_core_instance/U7_banc_n_14033                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g7/Q       -      A->Q    R     OR2X1           1  0.218   0.119    2.018  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/D  -      D       R     DLLQX1          1  0.059   0.000    2.018  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------------
  clock                                                        -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                    -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                      -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 49: MET (2.982 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          2.018
            Slack:=          2.982
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q        -      A->Q    R     AND2X1        191  0.000   0.000    0.000  
  minimips_core_instance/rc_gclk                              -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/Q     -      C->Q    R     DFRQX1         25  0.000   0.723    0.723  
  minimips_core_instance/write_adr[0]                         -      -       -     (net)          25      -       -        -  
  minimips_core_instance/U7_banc_g6234/Q                      -      A->Q    F     NO2X1           3  0.918   0.106    0.829  
  minimips_core_instance/U7_banc_n_17101                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6232/Q                      -      AN->Q   F     NO3I1X1         3  0.221   0.202    1.031  
  minimips_core_instance/U7_banc_n_17094                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6231/Q                      -      AN->Q   F     NO2I1X1         1  0.126   0.146    1.177  
  minimips_core_instance/U7_banc_n_17092                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_g6224/Q                      -      B->Q    R     NO2I1X1         3  0.092   0.130    1.307  
  minimips_core_instance/U7_banc_n_1066                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6006/Q                      -      A->Q    F     INX1           29  0.178   0.372    1.679  
  minimips_core_instance/U7_banc_n_22500                      -      -       -     (net)          29      -       -        -  
  minimips_core_instance/U7_banc_g5979/Q                      -      B->Q    R     ON31X1          1  0.566   0.220    1.899  
  minimips_core_instance/U7_banc_n_14030                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g7/Q       -      A->Q    R     OR2X1           1  0.218   0.119    2.018  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/D  -      D       R     DLLQX1          1  0.059   0.000    2.018  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------------
  clock                                                        -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                    -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                      -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 50: MET (2.982 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
        Data Path:-          2.018
            Slack:=          2.982
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000    0.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q        -      A->Q    R     AND2X1        191  0.000   0.000    0.000  
  minimips_core_instance/rc_gclk                              -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/Q     -      C->Q    R     DFRQX1         25  0.000   0.723    0.723  
  minimips_core_instance/write_adr[0]                         -      -       -     (net)          25      -       -        -  
  minimips_core_instance/U7_banc_g6234/Q                      -      A->Q    F     NO2X1           3  0.918   0.106    0.829  
  minimips_core_instance/U7_banc_n_17101                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6232/Q                      -      AN->Q   F     NO3I1X1         3  0.221   0.202    1.031  
  minimips_core_instance/U7_banc_n_17094                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6231/Q                      -      AN->Q   F     NO2I1X1         1  0.126   0.146    1.177  
  minimips_core_instance/U7_banc_n_17092                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_g6224/Q                      -      B->Q    R     NO2I1X1         3  0.092   0.130    1.307  
  minimips_core_instance/U7_banc_n_1066                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U7_banc_g6006/Q                      -      A->Q    F     INX1           29  0.178   0.372    1.679  
  minimips_core_instance/U7_banc_n_22500                      -      -       -     (net)          29      -       -        -  
  minimips_core_instance/U7_banc_g6248/Q                      -      B->Q    R     ON31X1          1  0.566   0.220    1.899  
  minimips_core_instance/U7_banc_n_14024                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g7/Q       -      A->Q    R     OR2X1           1  0.218   0.119    2.018  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/D  -      D       R     DLLQX1          1  0.059   0.000    2.018  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------------
  clock                                                        -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                    -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                      -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#----------------------------------------------------------------------------------------------------------------------------

