// Seed: 304260965
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output tri id_2
);
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    output uwire id_2,
    input tri0 id_3,
    input logic id_4,
    input supply1 id_5
    , id_8,
    output logic id_6
);
  assign id_6 = id_4;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_0
  );
  assign modCall_1.type_0 = 0;
  wire id_9;
  assign id_2 = id_1;
  wire id_10;
  assign id_10 = id_9;
  wire id_11;
  always @(posedge 1) id_6 <= !(id_1);
endmodule
