;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	MOV @121, 101
	SUB -100, 100
	MOV 1, -0
	MOV 1, -0
	JMN <-30, 9
	SLT -1, <-26
	SUB @121, 106
	JMZ @0, -79
	JMZ @0, -79
	SUB 101, 6
	SUB @12, @10
	CMP @121, 103
	SUB @121, 103
	MOV @121, 101
	JMP @300, 90
	SUB @12, @10
	SLT -1, <-26
	SUB #0, -75
	SUB #0, -75
	SUB #0, -75
	ADD 20, @-6
	MOV @121, 101
	ADD 20, @-6
	SUB #12, @260
	MOV 1, -0
	SUB @127, @106
	SUB @127, @106
	SUB @127, @106
	SUB @127, @106
	SUB @127, @106
	SUB @127, @106
	MOV -17, <-20
	MOV -17, <-20
	SPL 0, <753
	SPL 0, <753
	SPL 0, <753
	SLT 179, 300
	CMP -207, <-120
	SPL 0, <753
	SPL 0, <753
	SPL 0, <753
	SUB 101, 0
	ADD 271, 60
	ADD <300, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	SUB #-12, @260
	MOV @121, 101
	SUB -100, 100
	JMZ <121, 103
	SUB 12, @10
