
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Decod_Piso is
Port (
	entrada: in std_logic_vector (6 downto 0);
	salida : out std_logic_vector (2 downto 0);
	clk : in std_logic
	 );
end Decod_Piso;

architecture Behavioral of Decod_Piso is

begin


end Behavioral;
