# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 10:39:22  February 21, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Datapath_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE auto
set_global_assignment -name TOP_LEVEL_ENTITY CPU
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:39:22  FEBRUARY 21, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH ControlUnit_tb -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME ALU_REG_Tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id ALU_REG_Tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME ALU_REG_Tb -section_id ALU_REG_Tb
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME datapath1_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id datapath1_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME datapath1_tb -section_id datapath1_tb
set_global_assignment -name VERILOG_FILE "ProgramCounter (1).v"
set_global_assignment -name VERILOG_FILE datapath1_tb.v
set_global_assignment -name VERILOG_FILE datapath1.v
set_global_assignment -name VERILOG_FILE ../RAM_ROM/ram.v
set_global_assignment -name VERILOG_FILE ../REG_ALU_LAB/Decoders.v
set_global_assignment -name VERILOG_FILE ../REG_ALU_LAB/RegisterNbit.v
set_global_assignment -name VERILOG_FILE ../REG_ALU_LAB/RegisterFile32x64.v
set_global_assignment -name VERILOG_FILE ../REG_ALU_LAB/Muxes.v
set_global_assignment -name VERILOG_FILE ../REG_ALU_LAB/ALU_LEGv8.v
set_global_assignment -name VERILOG_FILE tri_buf.v
set_global_assignment -name VERILOG_FILE ALU_REG_Tb.v
set_global_assignment -name VERILOG_FILE InstructionRegister.v
set_global_assignment -name VERILOG_FILE SetFlagReg.v
set_global_assignment -name VERILOG_FILE ControlUnit.v
set_global_assignment -name VERILOG_FILE CPU.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE ControlUnit_tb.v
set_global_assignment -name EDA_TEST_BENCH_FILE ALU_REG_Tb.v -section_id ALU_REG_Tb
set_global_assignment -name EDA_TEST_BENCH_FILE datapath1_tb.v -section_id datapath1_tb
set_global_assignment -name EDA_TEST_BENCH_NAME ControlUnit_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id ControlUnit_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME ControlUnit_tb -section_id ControlUnit_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ControlUnit_tb.v -section_id ControlUnit_tb
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top