 
****************************************
Report : qor
Design : fft_chip
Version: D-2010.03-ICC-SP5-2
Date   : Fri Mar 22 07:03:34 2019
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.39
  Critical Path Slack:           1.38
  Critical Path Clk Period:      7.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          2.65
  Critical Path Slack:           0.83
  Critical Path Clk Period:      7.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          7.25
  Critical Path Slack:          -0.15
  Critical Path Clk Period:      7.40
  Total Negative Slack:         -5.17
  No. of Violating Paths:       76.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         85
  Hierarchical Port Count:       5630
  Leaf Cell Count:              16310
  Buf/Inv Cell Count:            2624
  CT Buf/Inv Cell Count:           33
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:  1477888.208778
  Noncombinational Area:
                        154248.498180
  Net Area:                  0.000000
  Net XLength        :      620954.62
  Net YLength        :      666869.44
  -----------------------------------
  Cell Area:           1632136.706958
  Design Area:         1632136.706958
  Net Length        :      1287824.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         18165
  Nets With Violations:             3
  -----------------------------------


  Hostname: Student

  Compile CPU Statistics
  -----------------------------------
  Resource Sharing:              0.00
  Logic Optimization:            0.00
  Mapping Optimization:         34.03
  -----------------------------------
  Overall Compile Time:         35.99

1
