// Seed: 3630152910
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input id_4
);
  assign id_3 = id_1 / 1 ? id_0 : 1 ? id_4 : id_0;
  assign id_2 = id_4;
  logic id_5;
endmodule
