

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_col_bound_height_col_bound_row'
================================================================
* Date:           Mon Oct  6 00:17:22 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1922|     1922|  19.220 us|  19.220 us|  1922|  1922|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- col_bound_height_col_bound_row  |     1920|     1920|         5|          4|          1|   480|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3102|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      18|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     163|    -|
|Register         |        -|     -|     240|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     240|    3283|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U7  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_22_32_1_1_U8  |mux_22_32_1_1  |        0|   0|  0|   9|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  18|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln21_1_fu_232_p2     |         +|   0|  0|   13|           5|           1|
    |add_ln21_fu_206_p2       |         +|   0|  0|   16|           9|           1|
    |add_ln22_fu_543_p2       |         +|   0|  0|   13|           5|           1|
    |add_ln24_1_fu_328_p2     |         +|   0|  0|   19|          12|          12|
    |add_ln24_2_fu_334_p2     |         +|   0|  0|   20|          13|          13|
    |add_ln24_fu_322_p2       |         +|   0|  0|   22|          15|          15|
    |and_ln23_1_fu_464_p2     |       and|   0|  0|   64|          64|          64|
    |and_ln23_fu_501_p2       |       and|   0|  0|   64|          64|          64|
    |and_ln24_1_fu_568_p2     |       and|   0|  0|   64|          64|          64|
    |and_ln24_fu_605_p2       |       and|   0|  0|   64|          64|          64|
    |icmp_ln21_fu_200_p2      |      icmp|   0|  0|   11|           9|           7|
    |icmp_ln22_fu_218_p2      |      icmp|   0|  0|   10|           5|           6|
    |lshr_ln23_1_fu_409_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln23_fu_395_p2      |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln24_1_fu_526_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln24_fu_439_p2      |      lshr|   0|  0|  182|          64|          64|
    |empty_23_fu_258_p2       |        or|   0|  0|   14|          14|           9|
    |or_ln23_1_fu_479_p2      |        or|   0|  0|   64|          64|          64|
    |or_ln23_fu_516_p2        |        or|   0|  0|   64|          64|          64|
    |or_ln24_1_fu_583_p2      |        or|   0|  0|   64|          64|          64|
    |or_ln24_fu_620_p2        |        or|   0|  0|   64|          64|          64|
    |select_ln21_1_fu_238_p3  |    select|   0|  0|    5|           1|           5|
    |select_ln21_fu_224_p3    |    select|   0|  0|    5|           1|           1|
    |shl_ln23_1_fu_510_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln23_2_fu_452_p2     |       shl|   0|  0|  182|          32|          64|
    |shl_ln23_3_fu_473_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln23_fu_489_p2       |       shl|   0|  0|  182|          32|          64|
    |shl_ln24_1_fu_614_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln24_2_fu_556_p2     |       shl|   0|  0|  182|          32|          64|
    |shl_ln24_3_fu_577_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln24_fu_593_p2       |       shl|   0|  0|  182|          32|          64|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln23_1_fu_458_p2     |       xor|   0|  0|   64|          64|           2|
    |xor_ln23_fu_495_p2       |       xor|   0|  0|   64|          64|           2|
    |xor_ln24_1_fu_562_p2     |       xor|   0|  0|   64|          64|           2|
    |xor_ln24_fu_599_p2       |       xor|   0|  0|   64|          64|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 3102|        1498|        1361|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_k_1_load             |   9|          2|    5|         10|
    |i_fu_86                               |   9|          2|    5|         10|
    |indvar_flatten_fu_90                  |   9|          2|    9|         18|
    |k_1_fu_82                             |   9|          2|    5|         10|
    |sol_0_address0                        |  13|          3|   12|         36|
    |sol_0_d0                              |  13|          3|   64|        192|
    |sol_1_address0                        |  13|          3|   12|         36|
    |sol_1_d0                              |  13|          3|   64|        192|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 163|         37|  195|        545|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |and_ln3_reg_733              |   1|   0|    6|          5|
    |and_ln_reg_721               |   1|   0|    6|          5|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_86                      |   5|   0|    5|          0|
    |icmp_ln21_reg_648            |   1|   0|    1|          0|
    |indvar_flatten_fu_90         |   9|   0|    9|          0|
    |k_1_fu_82                    |   5|   0|    5|          0|
    |lshr_ln_reg_687              |   2|   0|    2|          0|
    |orig_1_load_3_reg_745        |  64|   0|   64|          0|
    |select_ln21_reg_652          |   5|   0|    5|          0|
    |sol_0_addr_1_reg_677         |   8|   0|   12|          4|
    |sol_0_addr_reg_711           |  12|   0|   12|          0|
    |sol_1_addr_1_reg_682         |   8|   0|   12|          4|
    |sol_1_addr_reg_716           |  12|   0|   12|          0|
    |tmp_10_reg_692               |   1|   0|    1|          0|
    |tmp_11_reg_707               |   1|   0|    1|          0|
    |tmp_15_reg_750               |  32|   0|   32|          0|
    |tmp_8_reg_727                |  32|   0|   32|          0|
    |tmp_9_reg_662                |   1|   0|    1|          0|
    |tmp_reg_657                  |   1|   0|    1|          0|
    |trunc_ln24_2_reg_740         |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 240|   0|  258|         18|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|sol_0_address0   |  out|   12|   ap_memory|                                              sol_0|         array|
|sol_0_ce0        |  out|    1|   ap_memory|                                              sol_0|         array|
|sol_0_we0        |  out|    1|   ap_memory|                                              sol_0|         array|
|sol_0_d0         |  out|   64|   ap_memory|                                              sol_0|         array|
|sol_0_q0         |   in|   64|   ap_memory|                                              sol_0|         array|
|orig_0_address0  |  out|   12|   ap_memory|                                             orig_0|         array|
|orig_0_ce0       |  out|    1|   ap_memory|                                             orig_0|         array|
|orig_0_q0        |   in|   64|   ap_memory|                                             orig_0|         array|
|orig_0_address1  |  out|   12|   ap_memory|                                             orig_0|         array|
|orig_0_ce1       |  out|    1|   ap_memory|                                             orig_0|         array|
|orig_0_q1        |   in|   64|   ap_memory|                                             orig_0|         array|
|orig_1_address0  |  out|   12|   ap_memory|                                             orig_1|         array|
|orig_1_ce0       |  out|    1|   ap_memory|                                             orig_1|         array|
|orig_1_q0        |   in|   64|   ap_memory|                                             orig_1|         array|
|orig_1_address1  |  out|   12|   ap_memory|                                             orig_1|         array|
|orig_1_ce1       |  out|    1|   ap_memory|                                             orig_1|         array|
|orig_1_q1        |   in|   64|   ap_memory|                                             orig_1|         array|
|sol_1_address0   |  out|   12|   ap_memory|                                              sol_1|         array|
|sol_1_ce0        |  out|    1|   ap_memory|                                              sol_1|         array|
|sol_1_we0        |  out|    1|   ap_memory|                                              sol_1|         array|
|sol_1_d0         |  out|   64|   ap_memory|                                              sol_1|         array|
|sol_1_q0         |   in|   64|   ap_memory|                                              sol_1|         array|
+-----------------+-----+-----+------------+---------------------------------------------------+--------------+

