Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 14 18:59:52 2021
| Host         : DESKTOP-AUBSA4O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   207 |
|    Minimum number of control sets                        |   207 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   539 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   207 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    47 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     4 |
| >= 16              |   101 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             862 |          273 |
| No           | No                    | Yes                    |              60 |           18 |
| No           | Yes                   | No                     |             885 |          286 |
| Yes          | No                    | No                     |            1592 |          405 |
| Yes          | No                    | Yes                    |              48 |            8 |
| Yes          | Yes                   | No                     |            1510 |          421 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                                                                              Enable Signal                                                                                                                                              |                                                                                                                                                  Set/Reset Signal                                                                                                                                                  | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                                  | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[103]                                                                                                                                                                            |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/SinWave_Output/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | design_1_i/SinWave_Output/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/SinWave_Output/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                  | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                                           | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                     | design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                                | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/SinWave_Output/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                     | design_1_i/SinWave_Output/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                                                                  | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                     | design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                | design_1_i/DMA/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                  | design_1_i/DMA/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                | design_1_i/DMA/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                            | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                  | design_1_i/DMA/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                | design_1_i/DMA/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                  | design_1_i/DMA/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                | design_1_i/DMA/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                  | design_1_i/DMA/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_250M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                                        | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                   | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_1[0]                                                                                                                                                                                                           | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                          | design_1_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/rst_clk_wiz_0_250M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_250M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                           |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                                                              | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                           | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                   | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                   | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                                                    | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                   | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                                        | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                                             | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                   | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                    |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                              |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                    | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                    | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DACs_wrapper_0/U0/dac_dat_b[13]_i_1_n_0                                                                                                                                                                                                                                                                 |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DACs_wrapper_0/U0/dac_dat_a[13]_i_1_n_0                                                                                                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                       |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                       | design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                              |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC1_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/multiplexer_2to1_0/U0/data_out[15]_i_2_n_0                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC1_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                         | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC2_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[63]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC2_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC2_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC2_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[47]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC2_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data[31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/multiplexer_2to1_1/U0/data_out[15]_i_2_n_0                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC1_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data[31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC1_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[63]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC1_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[47]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                              | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                   | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                       |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |                7 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                    |                6 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                               | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                  |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                          |                7 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                              |                6 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                              |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               10 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/SinWave_Output/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                   |                7 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                8 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                             |                9 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                       | design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                    |                8 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/DMA/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                          |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                             |                9 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent[31]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/DMA/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                          |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                                             | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                             | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                  |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                  |                7 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                 |                9 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                      | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                       |                6 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |               11 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                 |               15 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                | design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                   |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                               | design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                   |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                | design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                   |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                               | design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                   |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                           | design_1_i/DMA/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                              |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                          | design_1_i/DMA/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC1_2_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                            |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                 | design_1_i/DMA/acquisition_start_ex_0/U0/acquisition_start_external_trig_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                   |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC1_2_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[63]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                          | design_1_i/DMA/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                              |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/Acquisition_top_0/U0/ADC1_2_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/DMA/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                           | design_1_i/DMA/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                              |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                    | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                       |               10 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                       |               10 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                6 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                9 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                7 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0[22]_i_1_n_0                                                                                                                                                                             | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                       |               12 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               11 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               10 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                6 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               10 |             45 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |               10 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                   | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[0]                                                                                                                                                                                      |                9 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                              |               14 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                   |               16 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                   |               17 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               17 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |               13 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               11 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               14 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               12 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |               11 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               11 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/DMA/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                              |               16 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               13 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |               22 |             59 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               22 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                                                            |               15 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                    | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |               16 |             69 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               22 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |               14 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               16 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               15 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                               | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               17 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               15 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_s_ready_dup                                                                                                                                                      | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               18 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                                                                                             | design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_mvalid_stop_reg_reg[0]                                                                                                                                                                 |               23 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |               16 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               12 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/DMA/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                                         |               32 |            115 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               72 |            217 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |              204 |            650 |
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


