INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga_proj/_mini/manoCPU/homework8/homework8.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga_proj/_mini/manoCPU/homework8/homework8.srcs/sources_1/new/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/dev/fpga_proj/_mini/manoCPU/homework8/homework8.srcs/sources_1/new/sram.v:19]
ERROR: [VRFC 10-2865] module 'sram' ignored due to previous errors [C:/dev/fpga_proj/_mini/manoCPU/homework8/homework8.srcs/sources_1/new/sram.v:3]
