
---------- Begin Simulation Statistics ----------
final_tick                               2542232105500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199002                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   199000                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.09                       # Real time elapsed on the host
host_tick_rate                              579610474                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196307                       # Number of instructions simulated
sim_ops                                       4196307                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012222                       # Number of seconds simulated
sim_ticks                                 12222260500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.532142                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  383714                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               744611                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2631                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            124709                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            960372                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25774                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          214868                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           189094                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1170412                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73045                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30638                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196307                       # Number of instructions committed
system.cpu.committedOps                       4196307                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.821969                       # CPI: cycles per instruction
system.cpu.discardedOps                        340277                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620699                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1483936                       # DTB hits
system.cpu.dtb.data_misses                       8525                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418831                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       879534                       # DTB read hits
system.cpu.dtb.read_misses                       7649                       # DTB read misses
system.cpu.dtb.write_accesses                  201868                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604402                       # DTB write hits
system.cpu.dtb.write_misses                       876                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18307                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3731384                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1186570                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           694180                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17108148                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171763                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1015422                       # ITB accesses
system.cpu.itb.fetch_acv                          397                       # ITB acv
system.cpu.itb.fetch_hits                     1009833                       # ITB hits
system.cpu.itb.fetch_misses                      5589                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11268742000     92.16%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9132500      0.07%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19710000      0.16%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               929133500      7.60%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12226718000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8209599500     67.14%     67.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4017118500     32.86%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24430770                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85395      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541698     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839377     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592562     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196307                       # Class of committed instruction
system.cpu.quiesceCycles                        13751                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7322622                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22758456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22758456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22758456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22758456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116710.030769                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116710.030769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116710.030769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116710.030769                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12995490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12995490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12995490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12995490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66643.538462                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66643.538462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66643.538462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66643.538462                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22408959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22408959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116713.328125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116713.328125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12795993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12795993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66645.796875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66645.796875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.291624                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539716585000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.291624                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205726                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205726                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131165                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34887                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89144                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34552                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28964                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28964                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89734                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41325                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11444096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11444096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720121                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18175481                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160438                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002699                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051881                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160005     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160438                       # Request fanout histogram
system.membus.reqLayer0.occupancy              358000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838276037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378156750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475802250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5738880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10237056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5738880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5738880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34887                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34887                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469543257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368031429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837574686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469543257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469543257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182680446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182680446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182680446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469543257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368031429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020255132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000177850250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7491                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7491                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414861                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114351                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159954                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123815                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159954                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123815                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10561                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2044                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5814                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2040109250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841228000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13655.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32405.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105859                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82260                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159954                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123815                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.013878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.526265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.383881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35104     42.29%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24599     29.63%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10291     12.40%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4699      5.66%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2414      2.91%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1477      1.78%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          950      1.14%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          625      0.75%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2849      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83008                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.942064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.367374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.541237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1363     18.20%     18.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5635     75.22%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           306      4.08%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            90      1.20%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.48%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7491                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6652     88.80%     88.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.16%     89.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              519      6.93%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              176      2.35%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      0.67%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7491                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9561152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  675904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7791808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10237056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7924160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12222255500                       # Total gap between requests
system.mem_ctrls.avgGap                      43071.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5095104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4466048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7791808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416870839.890869617462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365402782.897648096085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637509567.072310447693                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123815                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2583834750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2257393250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299997622750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28814.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32118.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2422950.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318658200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169344285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569514960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315721260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5342554140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        194355360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7874518365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.276758                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    451974500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11362346000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274111740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145671075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497151060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319798080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5287299480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240885600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7729287195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.394245                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    571438000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11242882500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              142000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12215060500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1736367                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1736367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1736367                       # number of overall hits
system.cpu.icache.overall_hits::total         1736367                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89735                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89735                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89735                       # number of overall misses
system.cpu.icache.overall_misses::total         89735                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5518102500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5518102500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5518102500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5518102500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1826102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1826102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1826102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1826102                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049140                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049140                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049140                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049140                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61493.313646                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61493.313646                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61493.313646                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61493.313646                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89144                       # number of writebacks
system.cpu.icache.writebacks::total             89144                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89735                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89735                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89735                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89735                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5428368500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5428368500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5428368500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5428368500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049140                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049140                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049140                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049140                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60493.324790                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60493.324790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60493.324790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60493.324790                       # average overall mshr miss latency
system.cpu.icache.replacements                  89144                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1736367                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1736367                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89735                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89735                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5518102500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5518102500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1826102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1826102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049140                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049140                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61493.313646                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61493.313646                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89735                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89735                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5428368500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5428368500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049140                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049140                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60493.324790                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60493.324790                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.819942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1787890                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89222                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.038668                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.819942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995742                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995742                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3741938                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3741938                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1340045                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1340045                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1340045                       # number of overall hits
system.cpu.dcache.overall_hits::total         1340045                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105984                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105984                       # number of overall misses
system.cpu.dcache.overall_misses::total        105984                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6787741500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6787741500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6787741500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6787741500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1446029                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1446029                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1446029                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1446029                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073293                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073293                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073293                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073293                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64044.964334                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64044.964334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64044.964334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64044.964334                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34711                       # number of writebacks
system.cpu.dcache.writebacks::total             34711                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36571                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36571                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69413                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69413                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4417445500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4417445500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4417445500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4417445500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21618000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21618000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63640.031406                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63640.031406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63640.031406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63640.031406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103932.692308                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103932.692308                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69260                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       809124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          809124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3315690500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3315690500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       858707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       858707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66871.518464                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66871.518464                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2697104500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2697104500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21618000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21618000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66700.576219                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66700.576219                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200166.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200166.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530921                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530921                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472051000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472051000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61560.096452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61560.096452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28977                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28977                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720341000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720341000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59369.189357                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59369.189357                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64702500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64702500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079357                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079357                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72863.175676                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72863.175676                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63814500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63814500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079357                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079357                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71863.175676                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71863.175676                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542232105500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.296754                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1400750                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69260                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.224516                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.296754                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978805                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978805                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3006970                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3006970                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2742326268500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 266978                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747844                       # Number of bytes of host memory used
host_op_rate                                   266978                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   334.89                       # Real time elapsed on the host
host_tick_rate                              590589364                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89408956                       # Number of instructions simulated
sim_ops                                      89408956                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197784                       # Number of seconds simulated
sim_ticks                                197784104000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.395948                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6225663                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8482298                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3888                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            472812                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9784111                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             243073                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1482872                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1239799                       # Number of indirect misses.
system.cpu.branchPred.lookups                11033272                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  498567                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        86663                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84473535                       # Number of instructions committed
system.cpu.committedOps                      84473535                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.676286                       # CPI: cycles per instruction
system.cpu.discardedOps                       1516792                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17053135                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32192647                       # DTB hits
system.cpu.dtb.data_misses                      36126                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3635328                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8766380                       # DTB read hits
system.cpu.dtb.read_misses                       9856                       # DTB read misses
system.cpu.dtb.write_accesses                13417807                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23426267                       # DTB write hits
system.cpu.dtb.write_misses                     26270                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4455                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49554962                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9877191                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         24087148                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       288831342                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.213845                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12157557                       # ITB accesses
system.cpu.itb.fetch_acv                          152                       # ITB acv
system.cpu.itb.fetch_hits                    12156669                       # ITB hits
system.cpu.itb.fetch_misses                       888                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54506     85.36%     85.57% # number of callpals executed
system.cpu.kern.callpal::rdps                    1048      1.64%     87.22% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rti                     8044     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63854                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88810                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29539     46.98%     46.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     203      0.32%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   33011     52.50%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62878                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28246     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      203      0.36%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28246     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56820                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180993296500     91.51%     91.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               238632500      0.12%     91.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               244609000      0.12%     91.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             16310598500      8.25%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         197787136500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956227                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855654                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903655                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6509                      
system.cpu.kern.mode_good::user                  6509                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8173                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6509                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796403                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886664                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       119077714500     60.20%     60.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78709422000     39.80%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        395022443                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026424      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44678346     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61210      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8709563     10.31%     71.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23429047     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564293      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84473535                       # Class of committed instruction
system.cpu.quiesceCycles                       545765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       106191101                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          819                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2891312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5781880                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20982156753                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20982156753                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20982156753                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20982156753                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118023.156446                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118023.156446                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118023.156446                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118023.156446                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1402                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   38                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    36.894737                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12083156082                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12083156082                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12083156082                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12083156082                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67966.903375                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67966.903375                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67966.903375                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67966.903375                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     44357377                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44357377                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 119240.260753                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119240.260753                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25757377                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25757377                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 69240.260753                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69240.260753                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20937799376                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20937799376                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118020.604347                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118020.604347                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12057398705                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12057398705                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67964.233321                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67964.233321                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1032055                       # Transaction distribution
system.membus.trans_dist::WriteReq               2379                       # Transaction distribution
system.membus.trans_dist::WriteResp              2379                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893955                       # Transaction distribution
system.membus.trans_dist::WritebackClean       425119                       # Transaction distribution
system.membus.trans_dist::CleanEvict           571485                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682612                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682612                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         425120                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        605425                       # Transaction distribution
system.membus.trans_dist::BadAddressError            5                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1275359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1275359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6862994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6870792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8501721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54415296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54415296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256268224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256276913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               322046961                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              378                       # Total snoops (count)
system.membus.snoopTraffic                      24192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2894489                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000282                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016778                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2893674     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     815      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2894489                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7366000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15572983948                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1983879                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12090610000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2240892000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27207680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146409216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173617536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27207680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27207680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121213120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121213120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          425120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2287644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2712774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893955                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893955                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137562521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         740247639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           3236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             877813396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137562521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137562521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      612855723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            612855723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      612855723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137562521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        740247639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          3236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1490669119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2315946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    340385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2280631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000157192500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143303                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143303                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7284053                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2179876                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2712774                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2318891                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2712774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2318891                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  91748                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2945                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            182016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            170106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            168042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            202328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            146048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            148478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           185046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           165074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            126217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           130835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           147780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           190389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151283                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25768432750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13105130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74912670250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9831.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28581.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       726                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2283416                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2008913                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2712774                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2318891                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2570000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 142278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 145093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       644640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    490.143559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   295.596657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   406.760646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       157382     24.41%     24.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118036     18.31%     42.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61388      9.52%     52.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38391      5.96%     58.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21911      3.40%     61.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18241      2.83%     64.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15566      2.41%     66.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12369      1.92%     68.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201356     31.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       644640                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.290071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.194382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129721     90.52%     90.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11089      7.74%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1249      0.87%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          647      0.45%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          517      0.36%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           45      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           21      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143303                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.161176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.148409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.739916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136225     95.06%     95.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5968      4.16%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1004      0.70%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            63      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            23      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143303                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167745664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5871872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148220480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173617536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148409024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       848.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       749.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    877.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    750.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197784104000                       # Total gap between requests
system.mem_ctrls.avgGap                      39307.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21784640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145960384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148220480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 110143533.071798339486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 737978336.216544508934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 3235.851552559553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 749405422.389253377914                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       425120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2287644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2318891                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11643777000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63267492250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1401000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4910762804000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27389.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27656.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    140100.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2117720.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2328161220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1237420470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9343325460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5956312320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15613085280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77853436320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10389324960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122721066030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.479925                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25825204750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6604520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 165357029750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2274789720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1209071820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9371085780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6133171140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15613085280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      78484966110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9857607840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122943777690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.605959                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24370626000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6604520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166811861250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179787                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179787                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7788                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8689                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365777                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1174000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5409000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926382753                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5475000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              562000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    199808563000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25136486                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25136486                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25136486                       # number of overall hits
system.cpu.icache.overall_hits::total        25136486                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       425120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         425120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       425120                       # number of overall misses
system.cpu.icache.overall_misses::total        425120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25218545500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25218545500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25218545500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25218545500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25561606                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25561606                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25561606                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25561606                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016631                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016631                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016631                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016631                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59321.004658                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59321.004658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59321.004658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59321.004658                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       425119                       # number of writebacks
system.cpu.icache.writebacks::total            425119                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       425120                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       425120                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       425120                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       425120                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24793425500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24793425500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24793425500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24793425500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016631                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016631                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016631                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016631                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58321.004658                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58321.004658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58321.004658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58321.004658                       # average overall mshr miss latency
system.cpu.icache.replacements                 425119                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25136486                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25136486                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       425120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        425120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25218545500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25218545500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25561606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25561606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016631                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016631                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59321.004658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59321.004658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       425120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       425120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24793425500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24793425500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016631                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016631                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58321.004658                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58321.004658                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999944                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25412106                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            425119                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.776453                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51548332                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51548332                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27697091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27697091                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27697091                       # number of overall hits
system.cpu.dcache.overall_hits::total        27697091                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4148345                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4148345                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4148345                       # number of overall misses
system.cpu.dcache.overall_misses::total       4148345                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254902490500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254902490500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254902490500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254902490500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31845436                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31845436                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31845436                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31845436                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130265                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130265                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130265                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130265                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61446.791552                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61446.791552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61446.791552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61446.791552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716547                       # number of writebacks
system.cpu.dcache.writebacks::total           1716547                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865773                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865773                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2282572                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2282572                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2282572                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2282572                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3894                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3894                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134932959000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134932959000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134932959000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134932959000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254856000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254856000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071677                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071677                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071677                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071677                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59114.437135                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59114.437135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59114.437135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59114.437135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65448.382126                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65448.382126                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2287660                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7761982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7761982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       801694                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        801694                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48851454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48851454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8563676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8563676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.093616                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093616                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60935.287653                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60935.287653                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       599954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       599954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35835734000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35835734000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254856000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254856000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59730.802695                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59730.802695                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168221.782178                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168221.782178                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19935109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19935109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346651                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346651                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206051036000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206051036000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281760                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281760                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61569.322884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61569.322884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1664033                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1664033                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2379                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2379                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99097225000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99097225000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58894.665931                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58894.665931                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103379                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103379                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5134                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5134                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    389685500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    389685500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047312                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047312                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75902.902220                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75902.902220                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5123                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5123                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    383958000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    383958000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047211                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047211                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74947.882100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74947.882100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108415                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108415                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108415                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108415                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 200094163000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29807487                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2287660                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.029684                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66412388                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66412388                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3091350389000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 469896                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748868                       # Number of bytes of host memory used
host_op_rate                                   469896                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1437.90                       # Real time elapsed on the host
host_tick_rate                              242732372                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   675661834                       # Number of instructions simulated
sim_ops                                     675661834                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.349024                       # Number of seconds simulated
sim_ticks                                349024120500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.996888                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                26596930                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             30224853                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              20326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          11286296                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          32995727                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              83239                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          743670                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           660431                       # Number of indirect misses.
system.cpu.branchPred.lookups                41540018                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6024046                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        79648                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   586252878                       # Number of instructions committed
system.cpu.committedOps                     586252878                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.190695                       # CPI: cycles per instruction
system.cpu.discardedOps                      11849292                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                103642887                       # DTB accesses
system.cpu.dtb.data_acv                            15                       # DTB access violations
system.cpu.dtb.data_hits                    106243904                       # DTB hits
system.cpu.dtb.data_misses                      30609                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 81828777                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     82712680                       # DTB read hits
system.cpu.dtb.read_misses                      26238                       # DTB read misses
system.cpu.dtb.write_accesses                21814110                       # DTB write accesses
system.cpu.dtb.write_acv                           15                       # DTB write access violations
system.cpu.dtb.write_hits                    23531224                       # DTB write hits
system.cpu.dtb.write_misses                      4371                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              176219                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          502218358                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          89902753                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         27792532                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       165182070                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.839846                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               121481722                       # ITB accesses
system.cpu.itb.fetch_acv                         2904                       # ITB acv
system.cpu.itb.fetch_hits                   121480305                       # ITB hits
system.cpu.itb.fetch_misses                      1417                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   524      1.23%      1.23% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      1.23% # number of callpals executed
system.cpu.kern.callpal::swpipl                 16384     38.32%     39.55% # number of callpals executed
system.cpu.kern.callpal::rdps                     742      1.74%     41.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2339      5.47%     46.75% # number of callpals executed
system.cpu.kern.callpal::callsys                  822      1.92%     48.68% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     48.68% # number of callpals executed
system.cpu.kern.callpal::rdunique               21944     51.32%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  42757                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      60110                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7399     38.78%     38.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     357      1.87%     40.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11324     59.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                19080                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7399     48.82%     48.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      357      2.36%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7399     48.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15155                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             339012141500     97.27%     97.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               561093500      0.16%     97.44% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8937947500      2.56%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         348511182500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.653391                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.794287                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2316                      
system.cpu.kern.mode_good::user                  2316                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2863                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2316                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.808942                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.894381                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        26606080000      7.63%      7.63% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         321905051500     92.37%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      524                       # number of times the context was actually changed
system.cpu.numCycles                        698048241                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            19973765      3.41%      3.41% # Class of committed instruction
system.cpu.op_class_0::IntAlu               462428757     78.88%     82.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                  76338      0.01%     82.30% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 72234      0.01%     82.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 19560      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  6520      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               80130955     13.67%     95.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23177706      3.95%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35994      0.01%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            35520      0.01%     99.95% # Class of committed instruction
system.cpu.op_class_0::IprAccess               295529      0.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                586252878                       # Class of committed instruction
system.cpu.tickCycles                       532866171                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           72                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1450708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2901416                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1084159                       # Transaction distribution
system.membus.trans_dist::WriteReq                357                       # Transaction distribution
system.membus.trans_dist::WriteResp               357                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       620734                       # Transaction distribution
system.membus.trans_dist::WritebackClean       479203                       # Transaction distribution
system.membus.trans_dist::CleanEvict           350771                       # Transaction distribution
system.membus.trans_dist::ReadExReq            366549                       # Transaction distribution
system.membus.trans_dist::ReadExResp           366549                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         479203                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        604956                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1437609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1437609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2914515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2915229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4352838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     61337984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     61337984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    101903296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    101906152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               163244136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1451065                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007044                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1450993    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      72      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1451065                       # Request fanout histogram
system.membus.reqLayer0.occupancy              892500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7617559000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5182317750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2535675250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       30668992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       62176320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           92845312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     30668992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      30668992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     39726976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39726976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          479203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          971505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1450708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       620734                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             620734                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          87870695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         178143333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             266014028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     87870695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         87870695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113823010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113823010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113823010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         87870695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        178143333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            379837038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1088770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    417783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    948307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000544949000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        65327                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        65327                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3845627                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1024301                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1450708                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1099916                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1450708                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1099916                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  84618                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11146                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             82993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             87985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             53433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             68496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             77915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             88875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             57789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             79889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             79187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            92635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            63169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            86234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           132825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            90675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            104181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             70127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             64371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75075                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17923552750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6830450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             43537740250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13120.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31870.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1003389                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  822443                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1450708                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1099916                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1280983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   81974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  59790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  66381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  66201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  66763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       629027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.769170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.050810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.150742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       233234     37.08%     37.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       178112     28.32%     65.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        78991     12.56%     77.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39547      6.29%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31760      5.05%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15030      2.39%     91.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14958      2.38%     94.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7391      1.17%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        30004      4.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       629027                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.911292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.366815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.126377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             196      0.30%      0.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           8867     13.57%     13.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         44819     68.61%     82.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          6037      9.24%     91.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2202      3.37%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1045      1.60%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           677      1.04%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           459      0.70%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           320      0.49%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           223      0.34%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           140      0.21%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           112      0.17%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           82      0.13%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           49      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           31      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           17      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           22      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           23      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65327                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.636946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44478     68.09%     68.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              752      1.15%     69.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18199     27.86%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1335      2.04%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              457      0.70%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               89      0.14%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65327                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               87429760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5415552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                69680832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                92845312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70394624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       250.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    266.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    201.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  349024007000                       # Total gap between requests
system.mem_ctrls.avgGap                     136838.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     26738112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     60691648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     69680832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 76608206.795839488506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 173889552.140566170216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 199644746.329215377569                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       479203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       971505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1099916                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13486851750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  30050888500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8336096416500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28144.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30932.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7578848.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2589135360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1376173260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5275924500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2919399840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27551238000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     116243531970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36135972480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       192091375410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        550.367050                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  92864774000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11654500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 244504846500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1902074580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1010984205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4477958100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2763943020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27551238000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     112773117750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39058426560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       189537742215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        543.050555                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 100509487250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11654500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 236860133250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 357                       # Transaction distribution
system.iobus.trans_dist::WriteResp                357                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          714                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          714                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     714                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               892500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              357000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    349024120500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    122757899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        122757899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    122757899                       # number of overall hits
system.cpu.icache.overall_hits::total       122757899                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       479202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         479202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       479202                       # number of overall misses
system.cpu.icache.overall_misses::total        479202                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  29089148000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  29089148000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  29089148000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  29089148000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    123237101                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    123237101                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    123237101                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    123237101                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003888                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003888                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003888                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003888                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60703.310921                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60703.310921                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60703.310921                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60703.310921                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       479203                       # number of writebacks
system.cpu.icache.writebacks::total            479203                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       479202                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       479202                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       479202                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       479202                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  28609945000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  28609945000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  28609945000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  28609945000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003888                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003888                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003888                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003888                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59703.308834                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59703.308834                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59703.308834                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59703.308834                       # average overall mshr miss latency
system.cpu.icache.replacements                 479203                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    122757899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       122757899                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       479202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        479202                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  29089148000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  29089148000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    123237101                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    123237101                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003888                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003888                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60703.310921                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60703.310921                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       479202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       479202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  28609945000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  28609945000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003888                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003888                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59703.308834                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59703.308834                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           123444387                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            479715                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            257.328595                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         246953405                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        246953405                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    103580948                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        103580948                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    103580948                       # number of overall hits
system.cpu.dcache.overall_hits::total       103580948                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1407019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1407019                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1407019                       # number of overall misses
system.cpu.dcache.overall_misses::total       1407019                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  88447489000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  88447489000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  88447489000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  88447489000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    104987967                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    104987967                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    104987967                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    104987967                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013402                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013402                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013402                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013402                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62861.616652                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62861.616652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62861.616652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62861.616652                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       620734                       # number of writebacks
system.cpu.dcache.writebacks::total            620734                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       439652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       439652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       439652                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       439652                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       967367                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       967367                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       967367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       967367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          357                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          357                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  60308514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  60308514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  60308514000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60308514000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009214                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009214                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009214                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009214                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62342.951538                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62342.951538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62342.951538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62342.951538                       # average overall mshr miss latency
system.cpu.dcache.replacements                 971505                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     81165600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        81165600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       688585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        688585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  44961841500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44961841500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     81854185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     81854185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65295.993232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65295.993232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        87761                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        87761                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       600824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       600824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  38889646000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38889646000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007340                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007340                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64727.184666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64727.184666                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     22415348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       22415348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       718434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       718434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  43485647500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  43485647500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23133782                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23133782                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60528.381869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60528.381869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       351891                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       351891                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       366543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       366543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          357                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          357                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21418868000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21418868000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015844                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015844                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58434.803011                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58434.803011                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        67089                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        67089                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    295504500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    295504500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        71227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        71227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058096                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058096                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71412.397293                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71412.397293                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         4138                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4138                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    291366500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    291366500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058096                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058096                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70412.397293                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70412.397293                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        71070                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        71070                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        71070                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        71070                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 349024120500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           105111526                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            972529                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            108.080608                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         211232033                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        211232033                       # Number of data accesses

---------- End Simulation Statistics   ----------
