{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1608540477778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1608540477778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 16:47:57 2020 " "Processing started: Mon Dec 21 16:47:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1608540477778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1608540477778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off chuzuche -c chuzuche " "Command: quartus_fit --read_settings_files=off --write_settings_files=off chuzuche -c chuzuche" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1608540477778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1608540477885 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "chuzuche EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"chuzuche\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1608540477912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1608540477970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1608540477971 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1608540478097 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540478579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540478579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540478579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540478579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540478579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540478579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540478579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540478579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540478579 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1608540478579 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 864 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1608540478582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 866 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1608540478582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 868 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1608540478582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 870 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1608540478582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 872 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1608540478582 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1608540478582 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1608540478582 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dp " "Pin dp not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { dp } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 304 1080 1256 320 "dp" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 25 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[7\] " "Pin scan\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[7] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[6\] " "Pin scan\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[6] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[5\] " "Pin scan\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[5] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[4\] " "Pin scan\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[4] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[3\] " "Pin scan\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[3] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[2\] " "Pin scan\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[2] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 15 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[1\] " "Pin scan\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[1] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 16 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[0\] " "Pin scan\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[0] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[6\] " "Pin seg\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[6] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[5\] " "Pin seg\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[5] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[4\] " "Pin seg\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[4] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[3\] " "Pin seg\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[3] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[2\] " "Pin seg\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[2] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 22 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[1\] " "Pin seg\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[1] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[0\] " "Pin seg\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[0] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 24 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk20mhz " "Pin clk20mhz not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { clk20mhz } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 384 520 688 400 "clk20mhz" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 26 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { rst } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 304 16 184 320 "rst" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 28 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk50HZ " "Pin clk50HZ not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { clk50HZ } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 64 0 168 80 "clk50HZ" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 27 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540479682 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1608540479682 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "chuzuche.sdc " "Synopsys Design Constraints File file not found: 'chuzuche.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1608540479989 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1608540479989 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1608540479993 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1608540479994 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1608540479994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk20mhz~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk20mhz~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1608540480032 ""}  } { { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 384 520 688 400 "clk20mhz" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 856 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1608540480032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50HZ~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk50HZ~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1608540480032 ""}  } { { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 64 0 168 80 "clk50HZ" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50HZ~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 858 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1608540480032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FDIV:inst1\|M1  " "Automatically promoted node FDIV:inst1\|M1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1608540480032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FDIV:inst1\|M1~2 " "Destination node FDIV:inst1\|M1~2" {  } { { "FDIV.v" "" { Text "E:/EDA/chuzuche/FDIV.v" 7 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV:inst1|M1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 792 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1608540480032 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1608540480032 ""}  } { { "FDIV.v" "" { Text "E:/EDA/chuzuche/FDIV.v" 7 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV:inst1|M1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 65 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1608540480032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "deceder:inst\|clk1khz  " "Automatically promoted node deceder:inst\|clk1khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1608540480032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "deceder:inst\|clk1khz~0 " "Destination node deceder:inst\|clk1khz~0" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 11 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { deceder:inst|clk1khz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 400 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1608540480032 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1608540480032 ""}  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 11 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { deceder:inst|clk1khz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 255 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1608540480032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node rst~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1608540480032 ""}  } { { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 304 16 184 320 "rst" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 857 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1608540480032 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1608540480518 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1608540480518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1608540480518 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1608540480520 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1608540480521 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1608540480522 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1608540480522 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1608540480523 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1608540480523 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1608540480525 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1608540480525 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1608540480525 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540480527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540480527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540480527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540480527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540480527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540480527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540480527 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540480527 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1608540480527 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1608540480527 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1608540480548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1608540482845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1608540483020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1608540483025 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1608540485484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1608540485484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1608540486349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "E:/EDA/chuzuche/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1608540489266 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1608540489266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1608540490308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1608540490310 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1608540490310 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1608540490432 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1608540490805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1608540490901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1608540491207 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/EDA/chuzuche/chuzuche.fit.smsg " "Generated suppressed messages file E:/EDA/chuzuche/chuzuche.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1608540492636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1608540493365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 16:48:13 2020 " "Processing ended: Mon Dec 21 16:48:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1608540493365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1608540493365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1608540493365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1608540493365 ""}
