

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Wed Apr 17 14:51:29 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_mmult_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    11.315|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25606|  25606|  25606|  25606|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- L1_L2   |  25604|  25604|         6|          1|          1|  25600|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_79), !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_78), !map !14"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_77), !map !20"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_76), !map !26"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_75), !map !32"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_74), !map !38"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_73), !map !44"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_72), !map !50"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_71), !map !56"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_70), !map !62"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_69), !map !68"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_68), !map !74"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_67), !map !80"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_66), !map !86"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_65), !map !92"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_64), !map !98"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_63), !map !104"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_62), !map !110"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_61), !map !116"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_60), !map !122"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_59), !map !128"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_58), !map !134"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_57), !map !140"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_56), !map !146"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_55), !map !152"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_54), !map !158"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_53), !map !164"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_52), !map !170"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_51), !map !176"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_50), !map !182"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_49), !map !188"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_48), !map !194"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_47), !map !200"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_46), !map !206"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_45), !map !212"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_44), !map !218"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_43), !map !224"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_42), !map !230"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_41), !map !236"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_40), !map !242"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_39), !map !248"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_38), !map !254"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_37), !map !260"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_36), !map !266"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_35), !map !272"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_34), !map !278"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_33), !map !284"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_32), !map !290"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_31), !map !296"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_30), !map !302"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_29), !map !308"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_28), !map !314"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_27), !map !320"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_26), !map !326"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_25), !map !332"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_24), !map !338"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_23), !map !344"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_22), !map !350"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_21), !map !356"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_20), !map !362"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_19), !map !368"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_18), !map !374"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_17), !map !380"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_16), !map !386"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_15), !map !392"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_14), !map !398"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_13), !map !404"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_12), !map !410"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_11), !map !416"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_10), !map !422"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_9), !map !428"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_8), !map !434"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_7), !map !440"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_6), !map !446"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_5), !map !452"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_4), !map !458"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_3), !map !464"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_2), !map !470"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_1), !map !476"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %b_0), !map !482"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_79), !map !488"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_78), !map !493"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_77), !map !498"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_76), !map !503"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_75), !map !508"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_74), !map !513"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_73), !map !518"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_72), !map !523"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_71), !map !528"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_70), !map !533"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_69), !map !538"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_68), !map !543"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_67), !map !548"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_66), !map !553"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_65), !map !558"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_64), !map !563"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_63), !map !568"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_62), !map !573"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_61), !map !578"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_60), !map !583"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_59), !map !588"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_58), !map !593"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_57), !map !598"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_56), !map !603"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_55), !map !608"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_54), !map !613"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_53), !map !618"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_52), !map !623"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_51), !map !628"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_50), !map !633"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_49), !map !638"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_48), !map !643"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_47), !map !648"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_46), !map !653"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_45), !map !658"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_44), !map !663"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_43), !map !668"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_42), !map !673"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_41), !map !678"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_40), !map !683"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_39), !map !688"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_38), !map !693"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_37), !map !698"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_36), !map !703"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_35), !map !708"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_34), !map !713"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_33), !map !718"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_32), !map !723"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_31), !map !728"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_30), !map !733"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_29), !map !738"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_28), !map !743"   --->   Operation 140 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_27), !map !748"   --->   Operation 141 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_26), !map !753"   --->   Operation 142 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_25), !map !758"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_24), !map !763"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_23), !map !768"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_22), !map !773"   --->   Operation 146 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_21), !map !778"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_20), !map !783"   --->   Operation 148 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_19), !map !788"   --->   Operation 149 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_18), !map !793"   --->   Operation 150 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_17), !map !798"   --->   Operation 151 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_16), !map !803"   --->   Operation 152 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_15), !map !808"   --->   Operation 153 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_14), !map !813"   --->   Operation 154 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_13), !map !818"   --->   Operation 155 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_12), !map !823"   --->   Operation 156 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_11), !map !828"   --->   Operation 157 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_10), !map !833"   --->   Operation 158 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_9), !map !838"   --->   Operation 159 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_8), !map !843"   --->   Operation 160 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_7), !map !848"   --->   Operation 161 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_6), !map !853"   --->   Operation 162 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_5), !map !858"   --->   Operation 163 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_4), !map !863"   --->   Operation 164 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_3), !map !868"   --->   Operation 165 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_2), !map !873"   --->   Operation 166 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_1), !map !878"   --->   Operation 167 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([320 x i8]* %a_0), !map !883"   --->   Operation 168 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25600 x i8]* %out_r), !map !888"   --->   Operation 169 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @mmult_hw_str) nounwind"   --->   Operation 170 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (1.76ns)   --->   "br label %1" [mmult_accel.cpp:14]   --->   Operation 171 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.87>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 172 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%ia = phi i8 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]" [mmult_accel.cpp:19]   --->   Operation 173 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%ib = phi i8 [ 0, %0 ], [ %ib_1, %.reset ]"   --->   Operation 174 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (2.31ns)   --->   "%exitcond_flatten = icmp eq i15 %indvar_flatten, -7168"   --->   Operation 175 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25600, i64 25600, i64 25600)"   --->   Operation 176 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.94ns)   --->   "%indvar_flatten_next = add i15 %indvar_flatten, 1"   --->   Operation 177 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (1.91ns)   --->   "%ia_1 = add i8 %ia, 1" [mmult_accel.cpp:14]   --->   Operation 179 'add' 'ia_1' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %ib, -96" [mmult_accel.cpp:15]   --->   Operation 180 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (1.24ns)   --->   "%ib_mid2 = select i1 %exitcond, i8 0, i8 %ib" [mmult_accel.cpp:15]   --->   Operation 181 'select' 'ib_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (1.24ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i8 %ia_1, i8 %ia" [mmult_accel.cpp:19]   --->   Operation 182 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_mid2_v, i1 false)" [mmult_accel.cpp:19]   --->   Operation 183 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_1 = zext i9 %tmp to i64" [mmult_accel.cpp:19]   --->   Operation 184 'zext' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_4 = or i9 %tmp, 1" [mmult_accel.cpp:19]   --->   Operation 185 'or' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_4)" [mmult_accel.cpp:19]   --->   Operation 186 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%a_16_addr_1 = getelementptr [320 x i8]* %a_16, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 187 'getelementptr' 'a_16_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%a_17_addr = getelementptr [320 x i8]* %a_17, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 188 'getelementptr' 'a_17_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%a_17_addr_1 = getelementptr [320 x i8]* %a_17, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 189 'getelementptr' 'a_17_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%a_18_addr = getelementptr [320 x i8]* %a_18, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 190 'getelementptr' 'a_18_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%a_18_addr_1 = getelementptr [320 x i8]* %a_18, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 191 'getelementptr' 'a_18_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%a_19_addr = getelementptr [320 x i8]* %a_19, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 192 'getelementptr' 'a_19_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%a_19_addr_1 = getelementptr [320 x i8]* %a_19, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 193 'getelementptr' 'a_19_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%a_36_addr_1 = getelementptr [320 x i8]* %a_36, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 194 'getelementptr' 'a_36_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%a_37_addr = getelementptr [320 x i8]* %a_37, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 195 'getelementptr' 'a_37_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%a_37_addr_1 = getelementptr [320 x i8]* %a_37, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 196 'getelementptr' 'a_37_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%a_38_addr = getelementptr [320 x i8]* %a_38, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 197 'getelementptr' 'a_38_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%a_38_addr_1 = getelementptr [320 x i8]* %a_38, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 198 'getelementptr' 'a_38_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%a_39_addr = getelementptr [320 x i8]* %a_39, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 199 'getelementptr' 'a_39_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%a_39_addr_1 = getelementptr [320 x i8]* %a_39, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 200 'getelementptr' 'a_39_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%a_46_addr_1 = getelementptr [320 x i8]* %a_46, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 201 'getelementptr' 'a_46_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%a_47_addr = getelementptr [320 x i8]* %a_47, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 202 'getelementptr' 'a_47_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%a_47_addr_1 = getelementptr [320 x i8]* %a_47, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 203 'getelementptr' 'a_47_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%a_48_addr = getelementptr [320 x i8]* %a_48, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 204 'getelementptr' 'a_48_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%a_48_addr_1 = getelementptr [320 x i8]* %a_48, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 205 'getelementptr' 'a_48_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%a_49_addr = getelementptr [320 x i8]* %a_49, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 206 'getelementptr' 'a_49_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%a_49_addr_1 = getelementptr [320 x i8]* %a_49, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 207 'getelementptr' 'a_49_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%a_56_addr_1 = getelementptr [320 x i8]* %a_56, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 208 'getelementptr' 'a_56_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%a_57_addr = getelementptr [320 x i8]* %a_57, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 209 'getelementptr' 'a_57_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%a_57_addr_1 = getelementptr [320 x i8]* %a_57, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 210 'getelementptr' 'a_57_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%a_58_addr = getelementptr [320 x i8]* %a_58, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 211 'getelementptr' 'a_58_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%a_58_addr_1 = getelementptr [320 x i8]* %a_58, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 212 'getelementptr' 'a_58_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%a_59_addr = getelementptr [320 x i8]* %a_59, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 213 'getelementptr' 'a_59_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%a_59_addr_1 = getelementptr [320 x i8]* %a_59, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 214 'getelementptr' 'a_59_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%a_61_addr_1 = getelementptr [320 x i8]* %a_61, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 215 'getelementptr' 'a_61_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%a_62_addr = getelementptr [320 x i8]* %a_62, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 216 'getelementptr' 'a_62_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%a_62_addr_1 = getelementptr [320 x i8]* %a_62, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 217 'getelementptr' 'a_62_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%a_63_addr = getelementptr [320 x i8]* %a_63, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 218 'getelementptr' 'a_63_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%a_63_addr_1 = getelementptr [320 x i8]* %a_63, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 219 'getelementptr' 'a_63_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%a_64_addr = getelementptr [320 x i8]* %a_64, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 220 'getelementptr' 'a_64_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%a_64_addr_1 = getelementptr [320 x i8]* %a_64, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 221 'getelementptr' 'a_64_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%a_66_addr_1 = getelementptr [320 x i8]* %a_66, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 222 'getelementptr' 'a_66_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%a_67_addr = getelementptr [320 x i8]* %a_67, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 223 'getelementptr' 'a_67_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%a_67_addr_1 = getelementptr [320 x i8]* %a_67, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 224 'getelementptr' 'a_67_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%a_68_addr = getelementptr [320 x i8]* %a_68, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 225 'getelementptr' 'a_68_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%a_68_addr_1 = getelementptr [320 x i8]* %a_68, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 226 'getelementptr' 'a_68_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%a_69_addr = getelementptr [320 x i8]* %a_69, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 227 'getelementptr' 'a_69_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%a_69_addr_1 = getelementptr [320 x i8]* %a_69, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 228 'getelementptr' 'a_69_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%a_70_addr = getelementptr [320 x i8]* %a_70, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 229 'getelementptr' 'a_70_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%a_70_addr_1 = getelementptr [320 x i8]* %a_70, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 230 'getelementptr' 'a_70_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%a_71_addr = getelementptr [320 x i8]* %a_71, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 231 'getelementptr' 'a_71_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%a_71_addr_1 = getelementptr [320 x i8]* %a_71, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 232 'getelementptr' 'a_71_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%a_72_addr = getelementptr [320 x i8]* %a_72, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 233 'getelementptr' 'a_72_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%a_72_addr_1 = getelementptr [320 x i8]* %a_72, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 234 'getelementptr' 'a_72_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%a_73_addr = getelementptr [320 x i8]* %a_73, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 235 'getelementptr' 'a_73_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%a_73_addr_1 = getelementptr [320 x i8]* %a_73, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 236 'getelementptr' 'a_73_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%a_74_addr = getelementptr [320 x i8]* %a_74, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 237 'getelementptr' 'a_74_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%a_74_addr_1 = getelementptr [320 x i8]* %a_74, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 238 'getelementptr' 'a_74_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%a_75_addr = getelementptr [320 x i8]* %a_75, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 239 'getelementptr' 'a_75_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%a_75_addr_1 = getelementptr [320 x i8]* %a_75, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 240 'getelementptr' 'a_75_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%a_76_addr = getelementptr [320 x i8]* %a_76, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 241 'getelementptr' 'a_76_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%a_76_addr_1 = getelementptr [320 x i8]* %a_76, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 242 'getelementptr' 'a_76_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%a_77_addr = getelementptr [320 x i8]* %a_77, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 243 'getelementptr' 'a_77_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%a_77_addr_1 = getelementptr [320 x i8]* %a_77, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 244 'getelementptr' 'a_77_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%a_78_addr = getelementptr [320 x i8]* %a_78, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 245 'getelementptr' 'a_78_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%a_78_addr_1 = getelementptr [320 x i8]* %a_78, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 246 'getelementptr' 'a_78_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%a_79_addr = getelementptr [320 x i8]* %a_79, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 247 'getelementptr' 'a_79_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%a_79_addr_1 = getelementptr [320 x i8]* %a_79, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 248 'getelementptr' 'a_79_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_2 = zext i8 %ib_mid2 to i64" [mmult_accel.cpp:19]   --->   Operation 249 'zext' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i8 %ib_mid2 to i9" [mmult_accel.cpp:19]   --->   Operation 250 'zext' 'tmp_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (1.82ns)   --->   "%tmp_9 = add i9 %tmp_2_cast, 160" [mmult_accel.cpp:19]   --->   Operation 251 'add' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i9 %tmp_9 to i64" [mmult_accel.cpp:19]   --->   Operation 252 'zext' 'tmp_9_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%b_16_addr_1 = getelementptr [320 x i8]* %b_16, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 253 'getelementptr' 'b_16_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%b_17_addr = getelementptr [320 x i8]* %b_17, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 254 'getelementptr' 'b_17_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%b_17_addr_1 = getelementptr [320 x i8]* %b_17, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 255 'getelementptr' 'b_17_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%b_18_addr = getelementptr [320 x i8]* %b_18, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 256 'getelementptr' 'b_18_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%b_18_addr_1 = getelementptr [320 x i8]* %b_18, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 257 'getelementptr' 'b_18_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%b_19_addr = getelementptr [320 x i8]* %b_19, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 258 'getelementptr' 'b_19_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%b_19_addr_1 = getelementptr [320 x i8]* %b_19, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 259 'getelementptr' 'b_19_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%b_36_addr_1 = getelementptr [320 x i8]* %b_36, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 260 'getelementptr' 'b_36_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%b_37_addr = getelementptr [320 x i8]* %b_37, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 261 'getelementptr' 'b_37_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%b_37_addr_1 = getelementptr [320 x i8]* %b_37, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 262 'getelementptr' 'b_37_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%b_38_addr = getelementptr [320 x i8]* %b_38, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 263 'getelementptr' 'b_38_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%b_38_addr_1 = getelementptr [320 x i8]* %b_38, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 264 'getelementptr' 'b_38_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%b_39_addr = getelementptr [320 x i8]* %b_39, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 265 'getelementptr' 'b_39_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%b_39_addr_1 = getelementptr [320 x i8]* %b_39, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 266 'getelementptr' 'b_39_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%b_46_addr_1 = getelementptr [320 x i8]* %b_46, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 267 'getelementptr' 'b_46_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%b_47_addr = getelementptr [320 x i8]* %b_47, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 268 'getelementptr' 'b_47_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%b_47_addr_1 = getelementptr [320 x i8]* %b_47, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 269 'getelementptr' 'b_47_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%b_48_addr = getelementptr [320 x i8]* %b_48, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 270 'getelementptr' 'b_48_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%b_48_addr_1 = getelementptr [320 x i8]* %b_48, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 271 'getelementptr' 'b_48_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%b_49_addr = getelementptr [320 x i8]* %b_49, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 272 'getelementptr' 'b_49_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%b_49_addr_1 = getelementptr [320 x i8]* %b_49, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 273 'getelementptr' 'b_49_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%b_56_addr_1 = getelementptr [320 x i8]* %b_56, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 274 'getelementptr' 'b_56_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%b_57_addr = getelementptr [320 x i8]* %b_57, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 275 'getelementptr' 'b_57_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%b_57_addr_1 = getelementptr [320 x i8]* %b_57, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 276 'getelementptr' 'b_57_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%b_58_addr = getelementptr [320 x i8]* %b_58, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 277 'getelementptr' 'b_58_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%b_58_addr_1 = getelementptr [320 x i8]* %b_58, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 278 'getelementptr' 'b_58_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%b_59_addr = getelementptr [320 x i8]* %b_59, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 279 'getelementptr' 'b_59_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%b_59_addr_1 = getelementptr [320 x i8]* %b_59, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 280 'getelementptr' 'b_59_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%b_61_addr_1 = getelementptr [320 x i8]* %b_61, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 281 'getelementptr' 'b_61_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%b_62_addr = getelementptr [320 x i8]* %b_62, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 282 'getelementptr' 'b_62_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%b_62_addr_1 = getelementptr [320 x i8]* %b_62, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 283 'getelementptr' 'b_62_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%b_63_addr = getelementptr [320 x i8]* %b_63, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 284 'getelementptr' 'b_63_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%b_63_addr_1 = getelementptr [320 x i8]* %b_63, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 285 'getelementptr' 'b_63_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%b_64_addr = getelementptr [320 x i8]* %b_64, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 286 'getelementptr' 'b_64_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%b_64_addr_1 = getelementptr [320 x i8]* %b_64, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 287 'getelementptr' 'b_64_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%b_66_addr_1 = getelementptr [320 x i8]* %b_66, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 288 'getelementptr' 'b_66_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%b_67_addr = getelementptr [320 x i8]* %b_67, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 289 'getelementptr' 'b_67_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%b_67_addr_1 = getelementptr [320 x i8]* %b_67, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 290 'getelementptr' 'b_67_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%b_68_addr = getelementptr [320 x i8]* %b_68, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 291 'getelementptr' 'b_68_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%b_68_addr_1 = getelementptr [320 x i8]* %b_68, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 292 'getelementptr' 'b_68_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%b_69_addr = getelementptr [320 x i8]* %b_69, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 293 'getelementptr' 'b_69_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%b_69_addr_1 = getelementptr [320 x i8]* %b_69, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 294 'getelementptr' 'b_69_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%b_70_addr = getelementptr [320 x i8]* %b_70, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 295 'getelementptr' 'b_70_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%b_70_addr_1 = getelementptr [320 x i8]* %b_70, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 296 'getelementptr' 'b_70_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%b_71_addr = getelementptr [320 x i8]* %b_71, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 297 'getelementptr' 'b_71_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%b_71_addr_1 = getelementptr [320 x i8]* %b_71, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 298 'getelementptr' 'b_71_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%b_72_addr = getelementptr [320 x i8]* %b_72, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 299 'getelementptr' 'b_72_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%b_72_addr_1 = getelementptr [320 x i8]* %b_72, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 300 'getelementptr' 'b_72_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%b_73_addr = getelementptr [320 x i8]* %b_73, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 301 'getelementptr' 'b_73_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%b_73_addr_1 = getelementptr [320 x i8]* %b_73, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 302 'getelementptr' 'b_73_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%b_74_addr = getelementptr [320 x i8]* %b_74, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 303 'getelementptr' 'b_74_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%b_74_addr_1 = getelementptr [320 x i8]* %b_74, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 304 'getelementptr' 'b_74_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%b_75_addr = getelementptr [320 x i8]* %b_75, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 305 'getelementptr' 'b_75_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%b_75_addr_1 = getelementptr [320 x i8]* %b_75, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 306 'getelementptr' 'b_75_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%b_76_addr = getelementptr [320 x i8]* %b_76, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 307 'getelementptr' 'b_76_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%b_76_addr_1 = getelementptr [320 x i8]* %b_76, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 308 'getelementptr' 'b_76_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%b_77_addr = getelementptr [320 x i8]* %b_77, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 309 'getelementptr' 'b_77_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%b_77_addr_1 = getelementptr [320 x i8]* %b_77, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 310 'getelementptr' 'b_77_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%b_78_addr = getelementptr [320 x i8]* %b_78, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 311 'getelementptr' 'b_78_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%b_78_addr_1 = getelementptr [320 x i8]* %b_78, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 312 'getelementptr' 'b_78_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%b_79_addr = getelementptr [320 x i8]* %b_79, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 313 'getelementptr' 'b_79_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%b_79_addr_1 = getelementptr [320 x i8]* %b_79, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 314 'getelementptr' 'b_79_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 315 [2/2] (3.25ns)   --->   "%a_16_load_1 = load i8* %a_16_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 315 'load' 'a_16_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 316 [2/2] (3.25ns)   --->   "%b_16_load_1 = load i8* %b_16_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 316 'load' 'b_16_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 317 [2/2] (3.25ns)   --->   "%a_17_load = load i8* %a_17_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 317 'load' 'a_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 318 [2/2] (3.25ns)   --->   "%b_17_load = load i8* %b_17_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 318 'load' 'b_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 319 [2/2] (3.25ns)   --->   "%a_17_load_1 = load i8* %a_17_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 319 'load' 'a_17_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 320 [2/2] (3.25ns)   --->   "%b_17_load_1 = load i8* %b_17_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 320 'load' 'b_17_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 321 [2/2] (3.25ns)   --->   "%a_18_load = load i8* %a_18_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 321 'load' 'a_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 322 [2/2] (3.25ns)   --->   "%b_18_load = load i8* %b_18_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 322 'load' 'b_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 323 [2/2] (3.25ns)   --->   "%a_18_load_1 = load i8* %a_18_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 323 'load' 'a_18_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 324 [2/2] (3.25ns)   --->   "%b_18_load_1 = load i8* %b_18_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 324 'load' 'b_18_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 325 [2/2] (3.25ns)   --->   "%a_19_load = load i8* %a_19_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 325 'load' 'a_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 326 [2/2] (3.25ns)   --->   "%b_19_load = load i8* %b_19_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 326 'load' 'b_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 327 [2/2] (3.25ns)   --->   "%a_19_load_1 = load i8* %a_19_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 327 'load' 'a_19_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 328 [2/2] (3.25ns)   --->   "%b_19_load_1 = load i8* %b_19_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 328 'load' 'b_19_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 329 [2/2] (3.25ns)   --->   "%a_36_load_1 = load i8* %a_36_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 329 'load' 'a_36_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 330 [2/2] (3.25ns)   --->   "%b_36_load_1 = load i8* %b_36_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 330 'load' 'b_36_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 331 [2/2] (3.25ns)   --->   "%a_37_load = load i8* %a_37_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 331 'load' 'a_37_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 332 [2/2] (3.25ns)   --->   "%b_37_load = load i8* %b_37_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 332 'load' 'b_37_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 333 [2/2] (3.25ns)   --->   "%a_37_load_1 = load i8* %a_37_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 333 'load' 'a_37_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 334 [2/2] (3.25ns)   --->   "%b_37_load_1 = load i8* %b_37_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 334 'load' 'b_37_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 335 [2/2] (3.25ns)   --->   "%a_38_load = load i8* %a_38_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 335 'load' 'a_38_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 336 [2/2] (3.25ns)   --->   "%b_38_load = load i8* %b_38_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 336 'load' 'b_38_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 337 [2/2] (3.25ns)   --->   "%a_38_load_1 = load i8* %a_38_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 337 'load' 'a_38_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 338 [2/2] (3.25ns)   --->   "%b_38_load_1 = load i8* %b_38_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 338 'load' 'b_38_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 339 [2/2] (3.25ns)   --->   "%a_39_load = load i8* %a_39_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 339 'load' 'a_39_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 340 [2/2] (3.25ns)   --->   "%b_39_load = load i8* %b_39_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 340 'load' 'b_39_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 341 [2/2] (3.25ns)   --->   "%a_39_load_1 = load i8* %a_39_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 341 'load' 'a_39_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 342 [2/2] (3.25ns)   --->   "%b_39_load_1 = load i8* %b_39_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 342 'load' 'b_39_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 343 [2/2] (3.25ns)   --->   "%a_46_load_1 = load i8* %a_46_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 343 'load' 'a_46_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 344 [2/2] (3.25ns)   --->   "%b_46_load_1 = load i8* %b_46_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 344 'load' 'b_46_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 345 [2/2] (3.25ns)   --->   "%a_47_load = load i8* %a_47_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 345 'load' 'a_47_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 346 [2/2] (3.25ns)   --->   "%b_47_load = load i8* %b_47_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 346 'load' 'b_47_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 347 [2/2] (3.25ns)   --->   "%a_47_load_1 = load i8* %a_47_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 347 'load' 'a_47_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 348 [2/2] (3.25ns)   --->   "%b_47_load_1 = load i8* %b_47_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 348 'load' 'b_47_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 349 [2/2] (3.25ns)   --->   "%a_48_load = load i8* %a_48_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 349 'load' 'a_48_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 350 [2/2] (3.25ns)   --->   "%b_48_load = load i8* %b_48_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 350 'load' 'b_48_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 351 [2/2] (3.25ns)   --->   "%a_48_load_1 = load i8* %a_48_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 351 'load' 'a_48_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 352 [2/2] (3.25ns)   --->   "%b_48_load_1 = load i8* %b_48_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 352 'load' 'b_48_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 353 [2/2] (3.25ns)   --->   "%a_49_load = load i8* %a_49_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 353 'load' 'a_49_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 354 [2/2] (3.25ns)   --->   "%b_49_load = load i8* %b_49_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 354 'load' 'b_49_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 355 [2/2] (3.25ns)   --->   "%a_49_load_1 = load i8* %a_49_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 355 'load' 'a_49_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 356 [2/2] (3.25ns)   --->   "%b_49_load_1 = load i8* %b_49_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 356 'load' 'b_49_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 357 [2/2] (3.25ns)   --->   "%a_56_load_1 = load i8* %a_56_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 357 'load' 'a_56_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 358 [2/2] (3.25ns)   --->   "%b_56_load_1 = load i8* %b_56_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 358 'load' 'b_56_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 359 [2/2] (3.25ns)   --->   "%a_57_load = load i8* %a_57_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 359 'load' 'a_57_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 360 [2/2] (3.25ns)   --->   "%b_57_load = load i8* %b_57_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 360 'load' 'b_57_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 361 [2/2] (3.25ns)   --->   "%a_57_load_1 = load i8* %a_57_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 361 'load' 'a_57_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 362 [2/2] (3.25ns)   --->   "%b_57_load_1 = load i8* %b_57_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 362 'load' 'b_57_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 363 [2/2] (3.25ns)   --->   "%a_58_load = load i8* %a_58_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 363 'load' 'a_58_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 364 [2/2] (3.25ns)   --->   "%b_58_load = load i8* %b_58_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 364 'load' 'b_58_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 365 [2/2] (3.25ns)   --->   "%a_58_load_1 = load i8* %a_58_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 365 'load' 'a_58_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 366 [2/2] (3.25ns)   --->   "%b_58_load_1 = load i8* %b_58_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 366 'load' 'b_58_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 367 [2/2] (3.25ns)   --->   "%a_59_load = load i8* %a_59_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 367 'load' 'a_59_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 368 [2/2] (3.25ns)   --->   "%b_59_load = load i8* %b_59_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 368 'load' 'b_59_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 369 [2/2] (3.25ns)   --->   "%a_59_load_1 = load i8* %a_59_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 369 'load' 'a_59_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 370 [2/2] (3.25ns)   --->   "%b_59_load_1 = load i8* %b_59_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 370 'load' 'b_59_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 371 [2/2] (3.25ns)   --->   "%a_61_load_1 = load i8* %a_61_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 371 'load' 'a_61_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 372 [2/2] (3.25ns)   --->   "%b_61_load_1 = load i8* %b_61_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 372 'load' 'b_61_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 373 [2/2] (3.25ns)   --->   "%a_62_load = load i8* %a_62_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 373 'load' 'a_62_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 374 [2/2] (3.25ns)   --->   "%b_62_load = load i8* %b_62_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 374 'load' 'b_62_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 375 [2/2] (3.25ns)   --->   "%a_62_load_1 = load i8* %a_62_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 375 'load' 'a_62_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 376 [2/2] (3.25ns)   --->   "%b_62_load_1 = load i8* %b_62_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 376 'load' 'b_62_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 377 [2/2] (3.25ns)   --->   "%a_63_load = load i8* %a_63_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 377 'load' 'a_63_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 378 [2/2] (3.25ns)   --->   "%b_63_load = load i8* %b_63_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 378 'load' 'b_63_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 379 [2/2] (3.25ns)   --->   "%a_63_load_1 = load i8* %a_63_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 379 'load' 'a_63_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 380 [2/2] (3.25ns)   --->   "%b_63_load_1 = load i8* %b_63_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 380 'load' 'b_63_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 381 [2/2] (3.25ns)   --->   "%a_64_load = load i8* %a_64_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 381 'load' 'a_64_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 382 [2/2] (3.25ns)   --->   "%b_64_load = load i8* %b_64_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 382 'load' 'b_64_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 383 [2/2] (3.25ns)   --->   "%a_64_load_1 = load i8* %a_64_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 383 'load' 'a_64_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 384 [2/2] (3.25ns)   --->   "%b_64_load_1 = load i8* %b_64_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 384 'load' 'b_64_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 385 [2/2] (3.25ns)   --->   "%a_66_load_1 = load i8* %a_66_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 385 'load' 'a_66_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 386 [2/2] (3.25ns)   --->   "%b_66_load_1 = load i8* %b_66_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 386 'load' 'b_66_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 387 [2/2] (3.25ns)   --->   "%a_67_load = load i8* %a_67_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 387 'load' 'a_67_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 388 [2/2] (3.25ns)   --->   "%b_67_load = load i8* %b_67_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 388 'load' 'b_67_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 389 [2/2] (3.25ns)   --->   "%a_67_load_1 = load i8* %a_67_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 389 'load' 'a_67_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 390 [2/2] (3.25ns)   --->   "%b_67_load_1 = load i8* %b_67_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 390 'load' 'b_67_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 391 [2/2] (3.25ns)   --->   "%a_68_load = load i8* %a_68_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 391 'load' 'a_68_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 392 [2/2] (3.25ns)   --->   "%b_68_load = load i8* %b_68_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 392 'load' 'b_68_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 393 [2/2] (3.25ns)   --->   "%a_68_load_1 = load i8* %a_68_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 393 'load' 'a_68_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 394 [2/2] (3.25ns)   --->   "%b_68_load_1 = load i8* %b_68_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 394 'load' 'b_68_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 395 [2/2] (3.25ns)   --->   "%a_69_load = load i8* %a_69_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 395 'load' 'a_69_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 396 [2/2] (3.25ns)   --->   "%b_69_load = load i8* %b_69_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 396 'load' 'b_69_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 397 [2/2] (3.25ns)   --->   "%a_69_load_1 = load i8* %a_69_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 397 'load' 'a_69_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 398 [2/2] (3.25ns)   --->   "%b_69_load_1 = load i8* %b_69_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 398 'load' 'b_69_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 399 [2/2] (3.25ns)   --->   "%a_70_load = load i8* %a_70_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 399 'load' 'a_70_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 400 [2/2] (3.25ns)   --->   "%b_70_load = load i8* %b_70_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 400 'load' 'b_70_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 401 [2/2] (3.25ns)   --->   "%a_70_load_1 = load i8* %a_70_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 401 'load' 'a_70_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 402 [2/2] (3.25ns)   --->   "%b_70_load_1 = load i8* %b_70_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 402 'load' 'b_70_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 403 [2/2] (3.25ns)   --->   "%a_71_load = load i8* %a_71_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 403 'load' 'a_71_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 404 [2/2] (3.25ns)   --->   "%b_71_load = load i8* %b_71_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 404 'load' 'b_71_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 405 [2/2] (3.25ns)   --->   "%a_71_load_1 = load i8* %a_71_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 405 'load' 'a_71_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 406 [2/2] (3.25ns)   --->   "%b_71_load_1 = load i8* %b_71_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 406 'load' 'b_71_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 407 [2/2] (3.25ns)   --->   "%a_72_load = load i8* %a_72_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 407 'load' 'a_72_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 408 [2/2] (3.25ns)   --->   "%b_72_load = load i8* %b_72_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 408 'load' 'b_72_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 409 [2/2] (3.25ns)   --->   "%a_72_load_1 = load i8* %a_72_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 409 'load' 'a_72_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 410 [2/2] (3.25ns)   --->   "%b_72_load_1 = load i8* %b_72_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 410 'load' 'b_72_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 411 [2/2] (3.25ns)   --->   "%a_73_load = load i8* %a_73_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 411 'load' 'a_73_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 412 [2/2] (3.25ns)   --->   "%b_73_load = load i8* %b_73_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 412 'load' 'b_73_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 413 [2/2] (3.25ns)   --->   "%a_73_load_1 = load i8* %a_73_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 413 'load' 'a_73_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 414 [2/2] (3.25ns)   --->   "%b_73_load_1 = load i8* %b_73_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 414 'load' 'b_73_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 415 [2/2] (3.25ns)   --->   "%a_74_load = load i8* %a_74_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 415 'load' 'a_74_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 416 [2/2] (3.25ns)   --->   "%b_74_load = load i8* %b_74_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 416 'load' 'b_74_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 417 [2/2] (3.25ns)   --->   "%a_74_load_1 = load i8* %a_74_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 417 'load' 'a_74_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 418 [2/2] (3.25ns)   --->   "%b_74_load_1 = load i8* %b_74_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 418 'load' 'b_74_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 419 [2/2] (3.25ns)   --->   "%a_75_load = load i8* %a_75_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 419 'load' 'a_75_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 420 [2/2] (3.25ns)   --->   "%b_75_load = load i8* %b_75_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 420 'load' 'b_75_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 421 [2/2] (3.25ns)   --->   "%a_75_load_1 = load i8* %a_75_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 421 'load' 'a_75_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 422 [2/2] (3.25ns)   --->   "%b_75_load_1 = load i8* %b_75_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 422 'load' 'b_75_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 423 [2/2] (3.25ns)   --->   "%a_76_load = load i8* %a_76_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 423 'load' 'a_76_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 424 [2/2] (3.25ns)   --->   "%b_76_load = load i8* %b_76_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 424 'load' 'b_76_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 425 [2/2] (3.25ns)   --->   "%a_76_load_1 = load i8* %a_76_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 425 'load' 'a_76_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 426 [2/2] (3.25ns)   --->   "%b_76_load_1 = load i8* %b_76_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 426 'load' 'b_76_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 427 [2/2] (3.25ns)   --->   "%a_77_load = load i8* %a_77_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 427 'load' 'a_77_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 428 [2/2] (3.25ns)   --->   "%b_77_load = load i8* %b_77_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 428 'load' 'b_77_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 429 [2/2] (3.25ns)   --->   "%a_77_load_1 = load i8* %a_77_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 429 'load' 'a_77_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 430 [2/2] (3.25ns)   --->   "%b_77_load_1 = load i8* %b_77_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 430 'load' 'b_77_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 431 [2/2] (3.25ns)   --->   "%a_78_load = load i8* %a_78_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 431 'load' 'a_78_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 432 [2/2] (3.25ns)   --->   "%b_78_load = load i8* %b_78_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 432 'load' 'b_78_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 433 [2/2] (3.25ns)   --->   "%a_78_load_1 = load i8* %a_78_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 433 'load' 'a_78_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 434 [2/2] (3.25ns)   --->   "%b_78_load_1 = load i8* %b_78_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 434 'load' 'b_78_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 435 [2/2] (3.25ns)   --->   "%a_79_load = load i8* %a_79_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 435 'load' 'a_79_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 436 [2/2] (3.25ns)   --->   "%b_79_load = load i8* %b_79_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 436 'load' 'b_79_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 437 [2/2] (3.25ns)   --->   "%a_79_load_1 = load i8* %a_79_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 437 'load' 'a_79_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 438 [2/2] (3.25ns)   --->   "%b_79_load_1 = load i8* %b_79_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 438 'load' 'b_79_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_2 : Operation 439 [1/1] (1.91ns)   --->   "%ib_1 = add i8 %ib_mid2, 1" [mmult_accel.cpp:15]   --->   Operation 439 'add' 'ib_1' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.42>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [320 x i8]* %a_0, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 440 'getelementptr' 'a_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr [320 x i8]* %a_0, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 441 'getelementptr' 'a_0_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [320 x i8]* %a_1, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 442 'getelementptr' 'a_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr [320 x i8]* %a_1, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 443 'getelementptr' 'a_1_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [320 x i8]* %a_2, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 444 'getelementptr' 'a_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%a_2_addr_1 = getelementptr [320 x i8]* %a_2, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 445 'getelementptr' 'a_2_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [320 x i8]* %a_3, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 446 'getelementptr' 'a_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%a_3_addr_1 = getelementptr [320 x i8]* %a_3, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 447 'getelementptr' 'a_3_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [320 x i8]* %a_4, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 448 'getelementptr' 'a_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%a_4_addr_1 = getelementptr [320 x i8]* %a_4, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 449 'getelementptr' 'a_4_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr [320 x i8]* %a_5, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 450 'getelementptr' 'a_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%a_5_addr_1 = getelementptr [320 x i8]* %a_5, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 451 'getelementptr' 'a_5_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr [320 x i8]* %a_6, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 452 'getelementptr' 'a_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%a_6_addr_1 = getelementptr [320 x i8]* %a_6, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 453 'getelementptr' 'a_6_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%a_7_addr = getelementptr [320 x i8]* %a_7, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 454 'getelementptr' 'a_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%a_7_addr_1 = getelementptr [320 x i8]* %a_7, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 455 'getelementptr' 'a_7_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%a_8_addr = getelementptr [320 x i8]* %a_8, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 456 'getelementptr' 'a_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%a_8_addr_1 = getelementptr [320 x i8]* %a_8, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 457 'getelementptr' 'a_8_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%a_9_addr = getelementptr [320 x i8]* %a_9, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 458 'getelementptr' 'a_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%a_9_addr_1 = getelementptr [320 x i8]* %a_9, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 459 'getelementptr' 'a_9_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%a_10_addr = getelementptr [320 x i8]* %a_10, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 460 'getelementptr' 'a_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%a_10_addr_1 = getelementptr [320 x i8]* %a_10, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 461 'getelementptr' 'a_10_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%a_11_addr = getelementptr [320 x i8]* %a_11, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 462 'getelementptr' 'a_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%a_11_addr_1 = getelementptr [320 x i8]* %a_11, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 463 'getelementptr' 'a_11_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%a_12_addr = getelementptr [320 x i8]* %a_12, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 464 'getelementptr' 'a_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%a_12_addr_1 = getelementptr [320 x i8]* %a_12, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 465 'getelementptr' 'a_12_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%a_13_addr = getelementptr [320 x i8]* %a_13, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 466 'getelementptr' 'a_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%a_13_addr_1 = getelementptr [320 x i8]* %a_13, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 467 'getelementptr' 'a_13_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%a_14_addr = getelementptr [320 x i8]* %a_14, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 468 'getelementptr' 'a_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%a_14_addr_1 = getelementptr [320 x i8]* %a_14, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 469 'getelementptr' 'a_14_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%a_15_addr = getelementptr [320 x i8]* %a_15, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 470 'getelementptr' 'a_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%a_15_addr_1 = getelementptr [320 x i8]* %a_15, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 471 'getelementptr' 'a_15_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%a_16_addr = getelementptr [320 x i8]* %a_16, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 472 'getelementptr' 'a_16_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%a_20_addr = getelementptr [320 x i8]* %a_20, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 473 'getelementptr' 'a_20_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%a_20_addr_1 = getelementptr [320 x i8]* %a_20, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 474 'getelementptr' 'a_20_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%a_21_addr = getelementptr [320 x i8]* %a_21, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 475 'getelementptr' 'a_21_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%a_21_addr_1 = getelementptr [320 x i8]* %a_21, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 476 'getelementptr' 'a_21_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%a_22_addr = getelementptr [320 x i8]* %a_22, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 477 'getelementptr' 'a_22_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%a_22_addr_1 = getelementptr [320 x i8]* %a_22, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 478 'getelementptr' 'a_22_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%a_23_addr = getelementptr [320 x i8]* %a_23, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 479 'getelementptr' 'a_23_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%a_23_addr_1 = getelementptr [320 x i8]* %a_23, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 480 'getelementptr' 'a_23_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%a_24_addr = getelementptr [320 x i8]* %a_24, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 481 'getelementptr' 'a_24_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%a_24_addr_1 = getelementptr [320 x i8]* %a_24, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 482 'getelementptr' 'a_24_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%a_25_addr = getelementptr [320 x i8]* %a_25, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 483 'getelementptr' 'a_25_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%a_25_addr_1 = getelementptr [320 x i8]* %a_25, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 484 'getelementptr' 'a_25_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%a_26_addr = getelementptr [320 x i8]* %a_26, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 485 'getelementptr' 'a_26_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%a_26_addr_1 = getelementptr [320 x i8]* %a_26, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 486 'getelementptr' 'a_26_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%a_27_addr = getelementptr [320 x i8]* %a_27, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 487 'getelementptr' 'a_27_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%a_27_addr_1 = getelementptr [320 x i8]* %a_27, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 488 'getelementptr' 'a_27_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%a_28_addr = getelementptr [320 x i8]* %a_28, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 489 'getelementptr' 'a_28_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%a_28_addr_1 = getelementptr [320 x i8]* %a_28, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 490 'getelementptr' 'a_28_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%a_29_addr = getelementptr [320 x i8]* %a_29, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 491 'getelementptr' 'a_29_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%a_29_addr_1 = getelementptr [320 x i8]* %a_29, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 492 'getelementptr' 'a_29_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%a_30_addr = getelementptr [320 x i8]* %a_30, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 493 'getelementptr' 'a_30_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%a_30_addr_1 = getelementptr [320 x i8]* %a_30, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 494 'getelementptr' 'a_30_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%a_31_addr = getelementptr [320 x i8]* %a_31, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 495 'getelementptr' 'a_31_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%a_31_addr_1 = getelementptr [320 x i8]* %a_31, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 496 'getelementptr' 'a_31_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%a_32_addr = getelementptr [320 x i8]* %a_32, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 497 'getelementptr' 'a_32_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%a_32_addr_1 = getelementptr [320 x i8]* %a_32, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 498 'getelementptr' 'a_32_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%a_33_addr = getelementptr [320 x i8]* %a_33, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 499 'getelementptr' 'a_33_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%a_33_addr_1 = getelementptr [320 x i8]* %a_33, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 500 'getelementptr' 'a_33_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%a_34_addr = getelementptr [320 x i8]* %a_34, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 501 'getelementptr' 'a_34_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%a_34_addr_1 = getelementptr [320 x i8]* %a_34, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 502 'getelementptr' 'a_34_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%a_35_addr = getelementptr [320 x i8]* %a_35, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 503 'getelementptr' 'a_35_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%a_35_addr_1 = getelementptr [320 x i8]* %a_35, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 504 'getelementptr' 'a_35_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%a_36_addr = getelementptr [320 x i8]* %a_36, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 505 'getelementptr' 'a_36_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%a_40_addr = getelementptr [320 x i8]* %a_40, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 506 'getelementptr' 'a_40_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%a_40_addr_1 = getelementptr [320 x i8]* %a_40, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 507 'getelementptr' 'a_40_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%a_41_addr = getelementptr [320 x i8]* %a_41, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 508 'getelementptr' 'a_41_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (0.00ns)   --->   "%a_41_addr_1 = getelementptr [320 x i8]* %a_41, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 509 'getelementptr' 'a_41_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "%a_42_addr = getelementptr [320 x i8]* %a_42, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 510 'getelementptr' 'a_42_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (0.00ns)   --->   "%a_42_addr_1 = getelementptr [320 x i8]* %a_42, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 511 'getelementptr' 'a_42_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 512 [1/1] (0.00ns)   --->   "%a_43_addr = getelementptr [320 x i8]* %a_43, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 512 'getelementptr' 'a_43_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "%a_43_addr_1 = getelementptr [320 x i8]* %a_43, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 513 'getelementptr' 'a_43_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%a_44_addr = getelementptr [320 x i8]* %a_44, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 514 'getelementptr' 'a_44_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%a_44_addr_1 = getelementptr [320 x i8]* %a_44, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 515 'getelementptr' 'a_44_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%a_45_addr = getelementptr [320 x i8]* %a_45, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 516 'getelementptr' 'a_45_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.00ns)   --->   "%a_45_addr_1 = getelementptr [320 x i8]* %a_45, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 517 'getelementptr' 'a_45_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%a_46_addr = getelementptr [320 x i8]* %a_46, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 518 'getelementptr' 'a_46_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%a_50_addr = getelementptr [320 x i8]* %a_50, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 519 'getelementptr' 'a_50_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "%a_50_addr_1 = getelementptr [320 x i8]* %a_50, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 520 'getelementptr' 'a_50_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "%a_51_addr = getelementptr [320 x i8]* %a_51, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 521 'getelementptr' 'a_51_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%a_51_addr_1 = getelementptr [320 x i8]* %a_51, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 522 'getelementptr' 'a_51_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%a_52_addr = getelementptr [320 x i8]* %a_52, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 523 'getelementptr' 'a_52_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%a_52_addr_1 = getelementptr [320 x i8]* %a_52, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 524 'getelementptr' 'a_52_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%a_53_addr = getelementptr [320 x i8]* %a_53, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 525 'getelementptr' 'a_53_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "%a_53_addr_1 = getelementptr [320 x i8]* %a_53, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 526 'getelementptr' 'a_53_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%a_54_addr = getelementptr [320 x i8]* %a_54, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 527 'getelementptr' 'a_54_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%a_54_addr_1 = getelementptr [320 x i8]* %a_54, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 528 'getelementptr' 'a_54_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%a_55_addr = getelementptr [320 x i8]* %a_55, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 529 'getelementptr' 'a_55_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (0.00ns)   --->   "%a_55_addr_1 = getelementptr [320 x i8]* %a_55, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 530 'getelementptr' 'a_55_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "%a_56_addr = getelementptr [320 x i8]* %a_56, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 531 'getelementptr' 'a_56_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%a_60_addr = getelementptr [320 x i8]* %a_60, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 532 'getelementptr' 'a_60_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%a_60_addr_1 = getelementptr [320 x i8]* %a_60, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 533 'getelementptr' 'a_60_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "%a_61_addr = getelementptr [320 x i8]* %a_61, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 534 'getelementptr' 'a_61_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%a_65_addr = getelementptr [320 x i8]* %a_65, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 535 'getelementptr' 'a_65_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%a_65_addr_1 = getelementptr [320 x i8]* %a_65, i64 0, i64 %tmp_5" [mmult_accel.cpp:19]   --->   Operation 536 'getelementptr' 'a_65_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns)   --->   "%a_66_addr = getelementptr [320 x i8]* %a_66, i64 0, i64 %tmp_1" [mmult_accel.cpp:19]   --->   Operation 537 'getelementptr' 'a_66_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 538 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [320 x i8]* %b_0, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 538 'getelementptr' 'b_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 539 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr [320 x i8]* %b_0, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 539 'getelementptr' 'b_0_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [320 x i8]* %b_1, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 540 'getelementptr' 'b_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr [320 x i8]* %b_1, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 541 'getelementptr' 'b_1_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [320 x i8]* %b_2, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 542 'getelementptr' 'b_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr [320 x i8]* %b_2, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 543 'getelementptr' 'b_2_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "%b_3_addr = getelementptr [320 x i8]* %b_3, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 544 'getelementptr' 'b_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%b_3_addr_1 = getelementptr [320 x i8]* %b_3, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 545 'getelementptr' 'b_3_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%b_4_addr = getelementptr [320 x i8]* %b_4, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 546 'getelementptr' 'b_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%b_4_addr_1 = getelementptr [320 x i8]* %b_4, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 547 'getelementptr' 'b_4_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "%b_5_addr = getelementptr [320 x i8]* %b_5, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 548 'getelementptr' 'b_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%b_5_addr_1 = getelementptr [320 x i8]* %b_5, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 549 'getelementptr' 'b_5_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%b_6_addr = getelementptr [320 x i8]* %b_6, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 550 'getelementptr' 'b_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.00ns)   --->   "%b_6_addr_1 = getelementptr [320 x i8]* %b_6, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 551 'getelementptr' 'b_6_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%b_7_addr = getelementptr [320 x i8]* %b_7, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 552 'getelementptr' 'b_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%b_7_addr_1 = getelementptr [320 x i8]* %b_7, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 553 'getelementptr' 'b_7_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "%b_8_addr = getelementptr [320 x i8]* %b_8, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 554 'getelementptr' 'b_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (0.00ns)   --->   "%b_8_addr_1 = getelementptr [320 x i8]* %b_8, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 555 'getelementptr' 'b_8_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%b_9_addr = getelementptr [320 x i8]* %b_9, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 556 'getelementptr' 'b_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%b_9_addr_1 = getelementptr [320 x i8]* %b_9, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 557 'getelementptr' 'b_9_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "%b_10_addr = getelementptr [320 x i8]* %b_10, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 558 'getelementptr' 'b_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%b_10_addr_1 = getelementptr [320 x i8]* %b_10, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 559 'getelementptr' 'b_10_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%b_11_addr = getelementptr [320 x i8]* %b_11, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 560 'getelementptr' 'b_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%b_11_addr_1 = getelementptr [320 x i8]* %b_11, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 561 'getelementptr' 'b_11_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%b_12_addr = getelementptr [320 x i8]* %b_12, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 562 'getelementptr' 'b_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "%b_12_addr_1 = getelementptr [320 x i8]* %b_12, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 563 'getelementptr' 'b_12_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%b_13_addr = getelementptr [320 x i8]* %b_13, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 564 'getelementptr' 'b_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%b_13_addr_1 = getelementptr [320 x i8]* %b_13, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 565 'getelementptr' 'b_13_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%b_14_addr = getelementptr [320 x i8]* %b_14, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 566 'getelementptr' 'b_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%b_14_addr_1 = getelementptr [320 x i8]* %b_14, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 567 'getelementptr' 'b_14_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%b_15_addr = getelementptr [320 x i8]* %b_15, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 568 'getelementptr' 'b_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%b_15_addr_1 = getelementptr [320 x i8]* %b_15, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 569 'getelementptr' 'b_15_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "%b_16_addr = getelementptr [320 x i8]* %b_16, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 570 'getelementptr' 'b_16_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%b_20_addr = getelementptr [320 x i8]* %b_20, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 571 'getelementptr' 'b_20_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns)   --->   "%b_20_addr_1 = getelementptr [320 x i8]* %b_20, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 572 'getelementptr' 'b_20_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%b_21_addr = getelementptr [320 x i8]* %b_21, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 573 'getelementptr' 'b_21_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.00ns)   --->   "%b_21_addr_1 = getelementptr [320 x i8]* %b_21, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 574 'getelementptr' 'b_21_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 575 [1/1] (0.00ns)   --->   "%b_22_addr = getelementptr [320 x i8]* %b_22, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 575 'getelementptr' 'b_22_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "%b_22_addr_1 = getelementptr [320 x i8]* %b_22, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 576 'getelementptr' 'b_22_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "%b_23_addr = getelementptr [320 x i8]* %b_23, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 577 'getelementptr' 'b_23_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (0.00ns)   --->   "%b_23_addr_1 = getelementptr [320 x i8]* %b_23, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 578 'getelementptr' 'b_23_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 579 [1/1] (0.00ns)   --->   "%b_24_addr = getelementptr [320 x i8]* %b_24, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 579 'getelementptr' 'b_24_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (0.00ns)   --->   "%b_24_addr_1 = getelementptr [320 x i8]* %b_24, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 580 'getelementptr' 'b_24_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%b_25_addr = getelementptr [320 x i8]* %b_25, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 581 'getelementptr' 'b_25_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (0.00ns)   --->   "%b_25_addr_1 = getelementptr [320 x i8]* %b_25, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 582 'getelementptr' 'b_25_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 583 [1/1] (0.00ns)   --->   "%b_26_addr = getelementptr [320 x i8]* %b_26, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 583 'getelementptr' 'b_26_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 584 [1/1] (0.00ns)   --->   "%b_26_addr_1 = getelementptr [320 x i8]* %b_26, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 584 'getelementptr' 'b_26_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 585 [1/1] (0.00ns)   --->   "%b_27_addr = getelementptr [320 x i8]* %b_27, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 585 'getelementptr' 'b_27_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (0.00ns)   --->   "%b_27_addr_1 = getelementptr [320 x i8]* %b_27, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 586 'getelementptr' 'b_27_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 587 [1/1] (0.00ns)   --->   "%b_28_addr = getelementptr [320 x i8]* %b_28, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 587 'getelementptr' 'b_28_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%b_28_addr_1 = getelementptr [320 x i8]* %b_28, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 588 'getelementptr' 'b_28_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.00ns)   --->   "%b_29_addr = getelementptr [320 x i8]* %b_29, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 589 'getelementptr' 'b_29_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 590 [1/1] (0.00ns)   --->   "%b_29_addr_1 = getelementptr [320 x i8]* %b_29, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 590 'getelementptr' 'b_29_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 591 [1/1] (0.00ns)   --->   "%b_30_addr = getelementptr [320 x i8]* %b_30, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 591 'getelementptr' 'b_30_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 592 [1/1] (0.00ns)   --->   "%b_30_addr_1 = getelementptr [320 x i8]* %b_30, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 592 'getelementptr' 'b_30_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 593 [1/1] (0.00ns)   --->   "%b_31_addr = getelementptr [320 x i8]* %b_31, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 593 'getelementptr' 'b_31_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 594 [1/1] (0.00ns)   --->   "%b_31_addr_1 = getelementptr [320 x i8]* %b_31, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 594 'getelementptr' 'b_31_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%b_32_addr = getelementptr [320 x i8]* %b_32, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 595 'getelementptr' 'b_32_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 596 [1/1] (0.00ns)   --->   "%b_32_addr_1 = getelementptr [320 x i8]* %b_32, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 596 'getelementptr' 'b_32_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 597 [1/1] (0.00ns)   --->   "%b_33_addr = getelementptr [320 x i8]* %b_33, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 597 'getelementptr' 'b_33_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (0.00ns)   --->   "%b_33_addr_1 = getelementptr [320 x i8]* %b_33, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 598 'getelementptr' 'b_33_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 599 [1/1] (0.00ns)   --->   "%b_34_addr = getelementptr [320 x i8]* %b_34, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 599 'getelementptr' 'b_34_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 600 [1/1] (0.00ns)   --->   "%b_34_addr_1 = getelementptr [320 x i8]* %b_34, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 600 'getelementptr' 'b_34_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%b_35_addr = getelementptr [320 x i8]* %b_35, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 601 'getelementptr' 'b_35_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (0.00ns)   --->   "%b_35_addr_1 = getelementptr [320 x i8]* %b_35, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 602 'getelementptr' 'b_35_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%b_36_addr = getelementptr [320 x i8]* %b_36, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 603 'getelementptr' 'b_36_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%b_40_addr = getelementptr [320 x i8]* %b_40, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 604 'getelementptr' 'b_40_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.00ns)   --->   "%b_40_addr_1 = getelementptr [320 x i8]* %b_40, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 605 'getelementptr' 'b_40_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 606 [1/1] (0.00ns)   --->   "%b_41_addr = getelementptr [320 x i8]* %b_41, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 606 'getelementptr' 'b_41_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%b_41_addr_1 = getelementptr [320 x i8]* %b_41, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 607 'getelementptr' 'b_41_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.00ns)   --->   "%b_42_addr = getelementptr [320 x i8]* %b_42, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 608 'getelementptr' 'b_42_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.00ns)   --->   "%b_42_addr_1 = getelementptr [320 x i8]* %b_42, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 609 'getelementptr' 'b_42_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 610 [1/1] (0.00ns)   --->   "%b_43_addr = getelementptr [320 x i8]* %b_43, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 610 'getelementptr' 'b_43_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 611 [1/1] (0.00ns)   --->   "%b_43_addr_1 = getelementptr [320 x i8]* %b_43, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 611 'getelementptr' 'b_43_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 612 [1/1] (0.00ns)   --->   "%b_44_addr = getelementptr [320 x i8]* %b_44, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 612 'getelementptr' 'b_44_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (0.00ns)   --->   "%b_44_addr_1 = getelementptr [320 x i8]* %b_44, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 613 'getelementptr' 'b_44_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 614 [1/1] (0.00ns)   --->   "%b_45_addr = getelementptr [320 x i8]* %b_45, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 614 'getelementptr' 'b_45_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 615 [1/1] (0.00ns)   --->   "%b_45_addr_1 = getelementptr [320 x i8]* %b_45, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 615 'getelementptr' 'b_45_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 616 [1/1] (0.00ns)   --->   "%b_46_addr = getelementptr [320 x i8]* %b_46, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 616 'getelementptr' 'b_46_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 617 [1/1] (0.00ns)   --->   "%b_50_addr = getelementptr [320 x i8]* %b_50, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 617 'getelementptr' 'b_50_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (0.00ns)   --->   "%b_50_addr_1 = getelementptr [320 x i8]* %b_50, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 618 'getelementptr' 'b_50_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%b_51_addr = getelementptr [320 x i8]* %b_51, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 619 'getelementptr' 'b_51_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.00ns)   --->   "%b_51_addr_1 = getelementptr [320 x i8]* %b_51, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 620 'getelementptr' 'b_51_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.00ns)   --->   "%b_52_addr = getelementptr [320 x i8]* %b_52, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 621 'getelementptr' 'b_52_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%b_52_addr_1 = getelementptr [320 x i8]* %b_52, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 622 'getelementptr' 'b_52_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%b_53_addr = getelementptr [320 x i8]* %b_53, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 623 'getelementptr' 'b_53_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.00ns)   --->   "%b_53_addr_1 = getelementptr [320 x i8]* %b_53, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 624 'getelementptr' 'b_53_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns)   --->   "%b_54_addr = getelementptr [320 x i8]* %b_54, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 625 'getelementptr' 'b_54_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.00ns)   --->   "%b_54_addr_1 = getelementptr [320 x i8]* %b_54, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 626 'getelementptr' 'b_54_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 627 [1/1] (0.00ns)   --->   "%b_55_addr = getelementptr [320 x i8]* %b_55, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 627 'getelementptr' 'b_55_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.00ns)   --->   "%b_55_addr_1 = getelementptr [320 x i8]* %b_55, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 628 'getelementptr' 'b_55_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.00ns)   --->   "%b_56_addr = getelementptr [320 x i8]* %b_56, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 629 'getelementptr' 'b_56_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 630 [1/1] (0.00ns)   --->   "%b_60_addr = getelementptr [320 x i8]* %b_60, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 630 'getelementptr' 'b_60_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%b_60_addr_1 = getelementptr [320 x i8]* %b_60, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 631 'getelementptr' 'b_60_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.00ns)   --->   "%b_61_addr = getelementptr [320 x i8]* %b_61, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 632 'getelementptr' 'b_61_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.00ns)   --->   "%b_65_addr = getelementptr [320 x i8]* %b_65, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 633 'getelementptr' 'b_65_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.00ns)   --->   "%b_65_addr_1 = getelementptr [320 x i8]* %b_65, i64 0, i64 %tmp_9_cast" [mmult_accel.cpp:19]   --->   Operation 634 'getelementptr' 'b_65_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%b_66_addr = getelementptr [320 x i8]* %b_66, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 635 'getelementptr' 'b_66_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 636 [2/2] (3.25ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 636 'load' 'a_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 637 [2/2] (3.25ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 637 'load' 'b_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 638 [2/2] (3.25ns)   --->   "%a_0_load_1 = load i8* %a_0_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 638 'load' 'a_0_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 639 [2/2] (3.25ns)   --->   "%b_0_load_1 = load i8* %b_0_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 639 'load' 'b_0_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 640 [2/2] (3.25ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 640 'load' 'a_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 641 [2/2] (3.25ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 641 'load' 'b_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 642 [2/2] (3.25ns)   --->   "%a_1_load_1 = load i8* %a_1_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 642 'load' 'a_1_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 643 [2/2] (3.25ns)   --->   "%b_1_load_1 = load i8* %b_1_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 643 'load' 'b_1_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 644 [2/2] (3.25ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 644 'load' 'a_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 645 [2/2] (3.25ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 645 'load' 'b_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 646 [2/2] (3.25ns)   --->   "%a_2_load_1 = load i8* %a_2_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 646 'load' 'a_2_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 647 [2/2] (3.25ns)   --->   "%b_2_load_1 = load i8* %b_2_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 647 'load' 'b_2_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 648 [2/2] (3.25ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 648 'load' 'a_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 649 [2/2] (3.25ns)   --->   "%b_3_load = load i8* %b_3_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 649 'load' 'b_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 650 [2/2] (3.25ns)   --->   "%a_3_load_1 = load i8* %a_3_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 650 'load' 'a_3_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 651 [2/2] (3.25ns)   --->   "%b_3_load_1 = load i8* %b_3_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 651 'load' 'b_3_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 652 [2/2] (3.25ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 652 'load' 'a_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 653 [2/2] (3.25ns)   --->   "%b_4_load = load i8* %b_4_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 653 'load' 'b_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 654 [2/2] (3.25ns)   --->   "%a_4_load_1 = load i8* %a_4_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 654 'load' 'a_4_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 655 [2/2] (3.25ns)   --->   "%b_4_load_1 = load i8* %b_4_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 655 'load' 'b_4_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 656 [2/2] (3.25ns)   --->   "%a_5_load = load i8* %a_5_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 656 'load' 'a_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 657 [2/2] (3.25ns)   --->   "%b_5_load = load i8* %b_5_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 657 'load' 'b_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 658 [2/2] (3.25ns)   --->   "%a_5_load_1 = load i8* %a_5_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 658 'load' 'a_5_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 659 [2/2] (3.25ns)   --->   "%b_5_load_1 = load i8* %b_5_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 659 'load' 'b_5_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 660 [2/2] (3.25ns)   --->   "%a_6_load = load i8* %a_6_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 660 'load' 'a_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 661 [2/2] (3.25ns)   --->   "%b_6_load = load i8* %b_6_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 661 'load' 'b_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 662 [2/2] (3.25ns)   --->   "%a_6_load_1 = load i8* %a_6_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 662 'load' 'a_6_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 663 [2/2] (3.25ns)   --->   "%b_6_load_1 = load i8* %b_6_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 663 'load' 'b_6_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 664 [2/2] (3.25ns)   --->   "%a_7_load = load i8* %a_7_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 664 'load' 'a_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 665 [2/2] (3.25ns)   --->   "%b_7_load = load i8* %b_7_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 665 'load' 'b_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 666 [2/2] (3.25ns)   --->   "%a_7_load_1 = load i8* %a_7_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 666 'load' 'a_7_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 667 [2/2] (3.25ns)   --->   "%b_7_load_1 = load i8* %b_7_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 667 'load' 'b_7_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 668 [2/2] (3.25ns)   --->   "%a_8_load = load i8* %a_8_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 668 'load' 'a_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 669 [2/2] (3.25ns)   --->   "%b_8_load = load i8* %b_8_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 669 'load' 'b_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 670 [2/2] (3.25ns)   --->   "%a_8_load_1 = load i8* %a_8_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 670 'load' 'a_8_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 671 [2/2] (3.25ns)   --->   "%b_8_load_1 = load i8* %b_8_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 671 'load' 'b_8_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 672 [2/2] (3.25ns)   --->   "%a_9_load = load i8* %a_9_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 672 'load' 'a_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 673 [2/2] (3.25ns)   --->   "%b_9_load = load i8* %b_9_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 673 'load' 'b_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 674 [2/2] (3.25ns)   --->   "%a_9_load_1 = load i8* %a_9_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 674 'load' 'a_9_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 675 [2/2] (3.25ns)   --->   "%b_9_load_1 = load i8* %b_9_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 675 'load' 'b_9_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 676 [2/2] (3.25ns)   --->   "%a_10_load = load i8* %a_10_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 676 'load' 'a_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 677 [2/2] (3.25ns)   --->   "%b_10_load = load i8* %b_10_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 677 'load' 'b_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 678 [2/2] (3.25ns)   --->   "%a_10_load_1 = load i8* %a_10_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 678 'load' 'a_10_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 679 [2/2] (3.25ns)   --->   "%b_10_load_1 = load i8* %b_10_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 679 'load' 'b_10_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 680 [2/2] (3.25ns)   --->   "%a_11_load = load i8* %a_11_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 680 'load' 'a_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 681 [2/2] (3.25ns)   --->   "%b_11_load = load i8* %b_11_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 681 'load' 'b_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 682 [2/2] (3.25ns)   --->   "%a_11_load_1 = load i8* %a_11_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 682 'load' 'a_11_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 683 [2/2] (3.25ns)   --->   "%b_11_load_1 = load i8* %b_11_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 683 'load' 'b_11_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 684 [2/2] (3.25ns)   --->   "%a_12_load = load i8* %a_12_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 684 'load' 'a_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 685 [2/2] (3.25ns)   --->   "%b_12_load = load i8* %b_12_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 685 'load' 'b_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 686 [2/2] (3.25ns)   --->   "%a_12_load_1 = load i8* %a_12_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 686 'load' 'a_12_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 687 [2/2] (3.25ns)   --->   "%b_12_load_1 = load i8* %b_12_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 687 'load' 'b_12_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 688 [2/2] (3.25ns)   --->   "%a_13_load = load i8* %a_13_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 688 'load' 'a_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 689 [2/2] (3.25ns)   --->   "%b_13_load = load i8* %b_13_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 689 'load' 'b_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 690 [2/2] (3.25ns)   --->   "%a_13_load_1 = load i8* %a_13_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 690 'load' 'a_13_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 691 [2/2] (3.25ns)   --->   "%b_13_load_1 = load i8* %b_13_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 691 'load' 'b_13_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 692 [2/2] (3.25ns)   --->   "%a_14_load = load i8* %a_14_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 692 'load' 'a_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 693 [2/2] (3.25ns)   --->   "%b_14_load = load i8* %b_14_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 693 'load' 'b_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 694 [2/2] (3.25ns)   --->   "%a_14_load_1 = load i8* %a_14_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 694 'load' 'a_14_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 695 [2/2] (3.25ns)   --->   "%b_14_load_1 = load i8* %b_14_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 695 'load' 'b_14_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 696 [2/2] (3.25ns)   --->   "%a_15_load = load i8* %a_15_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 696 'load' 'a_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 697 [2/2] (3.25ns)   --->   "%b_15_load = load i8* %b_15_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 697 'load' 'b_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 698 [2/2] (3.25ns)   --->   "%a_15_load_1 = load i8* %a_15_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 698 'load' 'a_15_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 699 [2/2] (3.25ns)   --->   "%b_15_load_1 = load i8* %b_15_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 699 'load' 'b_15_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 700 [2/2] (3.25ns)   --->   "%a_16_load = load i8* %a_16_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 700 'load' 'a_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 701 [2/2] (3.25ns)   --->   "%b_16_load = load i8* %b_16_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 701 'load' 'b_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 702 [1/2] (3.25ns)   --->   "%a_16_load_1 = load i8* %a_16_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 702 'load' 'a_16_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 703 [1/2] (3.25ns)   --->   "%b_16_load_1 = load i8* %b_16_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 703 'load' 'b_16_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 704 [1/1] (4.17ns)   --->   "%temp_32 = mul i8 %a_16_load_1, %b_16_load_1" [mmult_accel.cpp:19]   --->   Operation 704 'mul' 'temp_32' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [1/2] (3.25ns)   --->   "%a_17_load = load i8* %a_17_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 705 'load' 'a_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 706 [1/2] (3.25ns)   --->   "%b_17_load = load i8* %b_17_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 706 'load' 'b_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 707 [1/2] (3.25ns)   --->   "%a_17_load_1 = load i8* %a_17_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 707 'load' 'a_17_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 708 [1/2] (3.25ns)   --->   "%b_17_load_1 = load i8* %b_17_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 708 'load' 'b_17_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 709 [1/1] (4.17ns)   --->   "%temp_34 = mul i8 %a_17_load_1, %b_17_load_1" [mmult_accel.cpp:19]   --->   Operation 709 'mul' 'temp_34' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 710 [1/2] (3.25ns)   --->   "%a_18_load = load i8* %a_18_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 710 'load' 'a_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 711 [1/2] (3.25ns)   --->   "%b_18_load = load i8* %b_18_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 711 'load' 'b_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 712 [1/2] (3.25ns)   --->   "%a_18_load_1 = load i8* %a_18_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 712 'load' 'a_18_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 713 [1/2] (3.25ns)   --->   "%b_18_load_1 = load i8* %b_18_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 713 'load' 'b_18_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 714 [1/2] (3.25ns)   --->   "%a_19_load = load i8* %a_19_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 714 'load' 'a_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 715 [1/2] (3.25ns)   --->   "%b_19_load = load i8* %b_19_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 715 'load' 'b_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 716 [1/1] (4.17ns)   --->   "%temp_37 = mul i8 %a_19_load, %b_19_load" [mmult_accel.cpp:19]   --->   Operation 716 'mul' 'temp_37' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/2] (3.25ns)   --->   "%a_19_load_1 = load i8* %a_19_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 717 'load' 'a_19_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 718 [1/2] (3.25ns)   --->   "%b_19_load_1 = load i8* %b_19_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 718 'load' 'b_19_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 719 [2/2] (3.25ns)   --->   "%a_20_load = load i8* %a_20_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 719 'load' 'a_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 720 [2/2] (3.25ns)   --->   "%b_20_load = load i8* %b_20_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 720 'load' 'b_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 721 [2/2] (3.25ns)   --->   "%a_20_load_1 = load i8* %a_20_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 721 'load' 'a_20_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 722 [2/2] (3.25ns)   --->   "%b_20_load_1 = load i8* %b_20_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 722 'load' 'b_20_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 723 [2/2] (3.25ns)   --->   "%a_21_load = load i8* %a_21_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 723 'load' 'a_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 724 [2/2] (3.25ns)   --->   "%b_21_load = load i8* %b_21_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 724 'load' 'b_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 725 [2/2] (3.25ns)   --->   "%a_21_load_1 = load i8* %a_21_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 725 'load' 'a_21_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 726 [2/2] (3.25ns)   --->   "%b_21_load_1 = load i8* %b_21_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 726 'load' 'b_21_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 727 [2/2] (3.25ns)   --->   "%a_22_load = load i8* %a_22_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 727 'load' 'a_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 728 [2/2] (3.25ns)   --->   "%b_22_load = load i8* %b_22_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 728 'load' 'b_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 729 [2/2] (3.25ns)   --->   "%a_22_load_1 = load i8* %a_22_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 729 'load' 'a_22_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 730 [2/2] (3.25ns)   --->   "%b_22_load_1 = load i8* %b_22_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 730 'load' 'b_22_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 731 [2/2] (3.25ns)   --->   "%a_23_load = load i8* %a_23_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 731 'load' 'a_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 732 [2/2] (3.25ns)   --->   "%b_23_load = load i8* %b_23_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 732 'load' 'b_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 733 [2/2] (3.25ns)   --->   "%a_23_load_1 = load i8* %a_23_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 733 'load' 'a_23_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 734 [2/2] (3.25ns)   --->   "%b_23_load_1 = load i8* %b_23_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 734 'load' 'b_23_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 735 [2/2] (3.25ns)   --->   "%a_24_load = load i8* %a_24_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 735 'load' 'a_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 736 [2/2] (3.25ns)   --->   "%b_24_load = load i8* %b_24_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 736 'load' 'b_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 737 [2/2] (3.25ns)   --->   "%a_24_load_1 = load i8* %a_24_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 737 'load' 'a_24_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 738 [2/2] (3.25ns)   --->   "%b_24_load_1 = load i8* %b_24_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 738 'load' 'b_24_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 739 [2/2] (3.25ns)   --->   "%a_25_load = load i8* %a_25_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 739 'load' 'a_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 740 [2/2] (3.25ns)   --->   "%b_25_load = load i8* %b_25_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 740 'load' 'b_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 741 [2/2] (3.25ns)   --->   "%a_25_load_1 = load i8* %a_25_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 741 'load' 'a_25_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 742 [2/2] (3.25ns)   --->   "%b_25_load_1 = load i8* %b_25_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 742 'load' 'b_25_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 743 [2/2] (3.25ns)   --->   "%a_26_load = load i8* %a_26_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 743 'load' 'a_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 744 [2/2] (3.25ns)   --->   "%b_26_load = load i8* %b_26_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 744 'load' 'b_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 745 [2/2] (3.25ns)   --->   "%a_26_load_1 = load i8* %a_26_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 745 'load' 'a_26_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 746 [2/2] (3.25ns)   --->   "%b_26_load_1 = load i8* %b_26_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 746 'load' 'b_26_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 747 [2/2] (3.25ns)   --->   "%a_27_load = load i8* %a_27_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 747 'load' 'a_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 748 [2/2] (3.25ns)   --->   "%b_27_load = load i8* %b_27_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 748 'load' 'b_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 749 [2/2] (3.25ns)   --->   "%a_27_load_1 = load i8* %a_27_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 749 'load' 'a_27_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 750 [2/2] (3.25ns)   --->   "%b_27_load_1 = load i8* %b_27_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 750 'load' 'b_27_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 751 [2/2] (3.25ns)   --->   "%a_28_load = load i8* %a_28_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 751 'load' 'a_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 752 [2/2] (3.25ns)   --->   "%b_28_load = load i8* %b_28_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 752 'load' 'b_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 753 [2/2] (3.25ns)   --->   "%a_28_load_1 = load i8* %a_28_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 753 'load' 'a_28_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 754 [2/2] (3.25ns)   --->   "%b_28_load_1 = load i8* %b_28_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 754 'load' 'b_28_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 755 [2/2] (3.25ns)   --->   "%a_29_load = load i8* %a_29_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 755 'load' 'a_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 756 [2/2] (3.25ns)   --->   "%b_29_load = load i8* %b_29_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 756 'load' 'b_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 757 [2/2] (3.25ns)   --->   "%a_29_load_1 = load i8* %a_29_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 757 'load' 'a_29_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 758 [2/2] (3.25ns)   --->   "%b_29_load_1 = load i8* %b_29_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 758 'load' 'b_29_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 759 [2/2] (3.25ns)   --->   "%a_30_load = load i8* %a_30_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 759 'load' 'a_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 760 [2/2] (3.25ns)   --->   "%b_30_load = load i8* %b_30_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 760 'load' 'b_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 761 [2/2] (3.25ns)   --->   "%a_30_load_1 = load i8* %a_30_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 761 'load' 'a_30_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 762 [2/2] (3.25ns)   --->   "%b_30_load_1 = load i8* %b_30_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 762 'load' 'b_30_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 763 [2/2] (3.25ns)   --->   "%a_31_load = load i8* %a_31_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 763 'load' 'a_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 764 [2/2] (3.25ns)   --->   "%b_31_load = load i8* %b_31_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 764 'load' 'b_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 765 [2/2] (3.25ns)   --->   "%a_31_load_1 = load i8* %a_31_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 765 'load' 'a_31_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 766 [2/2] (3.25ns)   --->   "%b_31_load_1 = load i8* %b_31_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 766 'load' 'b_31_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 767 [2/2] (3.25ns)   --->   "%a_32_load = load i8* %a_32_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 767 'load' 'a_32_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 768 [2/2] (3.25ns)   --->   "%b_32_load = load i8* %b_32_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 768 'load' 'b_32_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 769 [2/2] (3.25ns)   --->   "%a_32_load_1 = load i8* %a_32_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 769 'load' 'a_32_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 770 [2/2] (3.25ns)   --->   "%b_32_load_1 = load i8* %b_32_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 770 'load' 'b_32_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 771 [2/2] (3.25ns)   --->   "%a_33_load = load i8* %a_33_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 771 'load' 'a_33_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 772 [2/2] (3.25ns)   --->   "%b_33_load = load i8* %b_33_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 772 'load' 'b_33_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 773 [2/2] (3.25ns)   --->   "%a_33_load_1 = load i8* %a_33_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 773 'load' 'a_33_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 774 [2/2] (3.25ns)   --->   "%b_33_load_1 = load i8* %b_33_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 774 'load' 'b_33_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 775 [2/2] (3.25ns)   --->   "%a_34_load = load i8* %a_34_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 775 'load' 'a_34_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 776 [2/2] (3.25ns)   --->   "%b_34_load = load i8* %b_34_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 776 'load' 'b_34_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 777 [2/2] (3.25ns)   --->   "%a_34_load_1 = load i8* %a_34_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 777 'load' 'a_34_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 778 [2/2] (3.25ns)   --->   "%b_34_load_1 = load i8* %b_34_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 778 'load' 'b_34_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 779 [2/2] (3.25ns)   --->   "%a_35_load = load i8* %a_35_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 779 'load' 'a_35_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 780 [2/2] (3.25ns)   --->   "%b_35_load = load i8* %b_35_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 780 'load' 'b_35_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 781 [2/2] (3.25ns)   --->   "%a_35_load_1 = load i8* %a_35_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 781 'load' 'a_35_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 782 [2/2] (3.25ns)   --->   "%b_35_load_1 = load i8* %b_35_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 782 'load' 'b_35_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 783 [2/2] (3.25ns)   --->   "%a_36_load = load i8* %a_36_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 783 'load' 'a_36_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 784 [2/2] (3.25ns)   --->   "%b_36_load = load i8* %b_36_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 784 'load' 'b_36_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 785 [1/2] (3.25ns)   --->   "%a_36_load_1 = load i8* %a_36_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 785 'load' 'a_36_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 786 [1/2] (3.25ns)   --->   "%b_36_load_1 = load i8* %b_36_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 786 'load' 'b_36_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 787 [1/1] (4.17ns)   --->   "%temp_72 = mul i8 %a_36_load_1, %b_36_load_1" [mmult_accel.cpp:19]   --->   Operation 787 'mul' 'temp_72' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 788 [1/2] (3.25ns)   --->   "%a_37_load = load i8* %a_37_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 788 'load' 'a_37_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 789 [1/2] (3.25ns)   --->   "%b_37_load = load i8* %b_37_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 789 'load' 'b_37_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 790 [1/2] (3.25ns)   --->   "%a_37_load_1 = load i8* %a_37_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 790 'load' 'a_37_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 791 [1/2] (3.25ns)   --->   "%b_37_load_1 = load i8* %b_37_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 791 'load' 'b_37_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 792 [1/1] (4.17ns)   --->   "%temp_74 = mul i8 %a_37_load_1, %b_37_load_1" [mmult_accel.cpp:19]   --->   Operation 792 'mul' 'temp_74' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 793 [1/2] (3.25ns)   --->   "%a_38_load = load i8* %a_38_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 793 'load' 'a_38_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 794 [1/2] (3.25ns)   --->   "%b_38_load = load i8* %b_38_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 794 'load' 'b_38_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 795 [1/2] (3.25ns)   --->   "%a_38_load_1 = load i8* %a_38_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 795 'load' 'a_38_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 796 [1/2] (3.25ns)   --->   "%b_38_load_1 = load i8* %b_38_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 796 'load' 'b_38_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 797 [1/2] (3.25ns)   --->   "%a_39_load = load i8* %a_39_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 797 'load' 'a_39_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 798 [1/2] (3.25ns)   --->   "%b_39_load = load i8* %b_39_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 798 'load' 'b_39_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 799 [1/1] (4.17ns)   --->   "%temp_77 = mul i8 %a_39_load, %b_39_load" [mmult_accel.cpp:19]   --->   Operation 799 'mul' 'temp_77' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 800 [1/2] (3.25ns)   --->   "%a_39_load_1 = load i8* %a_39_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 800 'load' 'a_39_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 801 [1/2] (3.25ns)   --->   "%b_39_load_1 = load i8* %b_39_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 801 'load' 'b_39_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 802 [2/2] (3.25ns)   --->   "%a_40_load = load i8* %a_40_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 802 'load' 'a_40_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 803 [2/2] (3.25ns)   --->   "%b_40_load = load i8* %b_40_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 803 'load' 'b_40_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 804 [2/2] (3.25ns)   --->   "%a_40_load_1 = load i8* %a_40_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 804 'load' 'a_40_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 805 [2/2] (3.25ns)   --->   "%b_40_load_1 = load i8* %b_40_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 805 'load' 'b_40_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 806 [2/2] (3.25ns)   --->   "%a_41_load = load i8* %a_41_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 806 'load' 'a_41_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 807 [2/2] (3.25ns)   --->   "%b_41_load = load i8* %b_41_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 807 'load' 'b_41_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 808 [2/2] (3.25ns)   --->   "%a_41_load_1 = load i8* %a_41_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 808 'load' 'a_41_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 809 [2/2] (3.25ns)   --->   "%b_41_load_1 = load i8* %b_41_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 809 'load' 'b_41_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 810 [2/2] (3.25ns)   --->   "%a_42_load = load i8* %a_42_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 810 'load' 'a_42_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 811 [2/2] (3.25ns)   --->   "%b_42_load = load i8* %b_42_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 811 'load' 'b_42_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 812 [2/2] (3.25ns)   --->   "%a_42_load_1 = load i8* %a_42_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 812 'load' 'a_42_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 813 [2/2] (3.25ns)   --->   "%b_42_load_1 = load i8* %b_42_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 813 'load' 'b_42_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 814 [2/2] (3.25ns)   --->   "%a_43_load = load i8* %a_43_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 814 'load' 'a_43_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 815 [2/2] (3.25ns)   --->   "%b_43_load = load i8* %b_43_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 815 'load' 'b_43_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 816 [2/2] (3.25ns)   --->   "%a_43_load_1 = load i8* %a_43_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 816 'load' 'a_43_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 817 [2/2] (3.25ns)   --->   "%b_43_load_1 = load i8* %b_43_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 817 'load' 'b_43_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 818 [2/2] (3.25ns)   --->   "%a_44_load = load i8* %a_44_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 818 'load' 'a_44_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 819 [2/2] (3.25ns)   --->   "%b_44_load = load i8* %b_44_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 819 'load' 'b_44_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 820 [2/2] (3.25ns)   --->   "%a_44_load_1 = load i8* %a_44_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 820 'load' 'a_44_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 821 [2/2] (3.25ns)   --->   "%b_44_load_1 = load i8* %b_44_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 821 'load' 'b_44_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 822 [2/2] (3.25ns)   --->   "%a_45_load = load i8* %a_45_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 822 'load' 'a_45_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 823 [2/2] (3.25ns)   --->   "%b_45_load = load i8* %b_45_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 823 'load' 'b_45_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 824 [2/2] (3.25ns)   --->   "%a_45_load_1 = load i8* %a_45_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 824 'load' 'a_45_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 825 [2/2] (3.25ns)   --->   "%b_45_load_1 = load i8* %b_45_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 825 'load' 'b_45_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 826 [2/2] (3.25ns)   --->   "%a_46_load = load i8* %a_46_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 826 'load' 'a_46_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 827 [2/2] (3.25ns)   --->   "%b_46_load = load i8* %b_46_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 827 'load' 'b_46_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 828 [1/2] (3.25ns)   --->   "%a_46_load_1 = load i8* %a_46_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 828 'load' 'a_46_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 829 [1/2] (3.25ns)   --->   "%b_46_load_1 = load i8* %b_46_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 829 'load' 'b_46_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 830 [1/1] (4.17ns)   --->   "%temp_92 = mul i8 %a_46_load_1, %b_46_load_1" [mmult_accel.cpp:19]   --->   Operation 830 'mul' 'temp_92' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 831 [1/2] (3.25ns)   --->   "%a_47_load = load i8* %a_47_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 831 'load' 'a_47_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 832 [1/2] (3.25ns)   --->   "%b_47_load = load i8* %b_47_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 832 'load' 'b_47_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 833 [1/2] (3.25ns)   --->   "%a_47_load_1 = load i8* %a_47_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 833 'load' 'a_47_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 834 [1/2] (3.25ns)   --->   "%b_47_load_1 = load i8* %b_47_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 834 'load' 'b_47_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 835 [1/1] (4.17ns)   --->   "%temp_94 = mul i8 %a_47_load_1, %b_47_load_1" [mmult_accel.cpp:19]   --->   Operation 835 'mul' 'temp_94' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 836 [1/2] (3.25ns)   --->   "%a_48_load = load i8* %a_48_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 836 'load' 'a_48_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 837 [1/2] (3.25ns)   --->   "%b_48_load = load i8* %b_48_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 837 'load' 'b_48_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 838 [1/2] (3.25ns)   --->   "%a_48_load_1 = load i8* %a_48_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 838 'load' 'a_48_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 839 [1/2] (3.25ns)   --->   "%b_48_load_1 = load i8* %b_48_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 839 'load' 'b_48_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 840 [1/2] (3.25ns)   --->   "%a_49_load = load i8* %a_49_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 840 'load' 'a_49_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 841 [1/2] (3.25ns)   --->   "%b_49_load = load i8* %b_49_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 841 'load' 'b_49_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 842 [1/1] (4.17ns)   --->   "%temp_97 = mul i8 %a_49_load, %b_49_load" [mmult_accel.cpp:19]   --->   Operation 842 'mul' 'temp_97' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 843 [1/2] (3.25ns)   --->   "%a_49_load_1 = load i8* %a_49_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 843 'load' 'a_49_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 844 [1/2] (3.25ns)   --->   "%b_49_load_1 = load i8* %b_49_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 844 'load' 'b_49_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 845 [2/2] (3.25ns)   --->   "%a_50_load = load i8* %a_50_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 845 'load' 'a_50_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 846 [2/2] (3.25ns)   --->   "%b_50_load = load i8* %b_50_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 846 'load' 'b_50_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 847 [2/2] (3.25ns)   --->   "%a_50_load_1 = load i8* %a_50_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 847 'load' 'a_50_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 848 [2/2] (3.25ns)   --->   "%b_50_load_1 = load i8* %b_50_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 848 'load' 'b_50_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 849 [2/2] (3.25ns)   --->   "%a_51_load = load i8* %a_51_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 849 'load' 'a_51_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 850 [2/2] (3.25ns)   --->   "%b_51_load = load i8* %b_51_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 850 'load' 'b_51_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 851 [2/2] (3.25ns)   --->   "%a_51_load_1 = load i8* %a_51_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 851 'load' 'a_51_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 852 [2/2] (3.25ns)   --->   "%b_51_load_1 = load i8* %b_51_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 852 'load' 'b_51_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 853 [2/2] (3.25ns)   --->   "%a_52_load = load i8* %a_52_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 853 'load' 'a_52_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 854 [2/2] (3.25ns)   --->   "%b_52_load = load i8* %b_52_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 854 'load' 'b_52_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 855 [2/2] (3.25ns)   --->   "%a_52_load_1 = load i8* %a_52_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 855 'load' 'a_52_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 856 [2/2] (3.25ns)   --->   "%b_52_load_1 = load i8* %b_52_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 856 'load' 'b_52_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 857 [2/2] (3.25ns)   --->   "%a_53_load = load i8* %a_53_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 857 'load' 'a_53_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 858 [2/2] (3.25ns)   --->   "%b_53_load = load i8* %b_53_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 858 'load' 'b_53_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 859 [2/2] (3.25ns)   --->   "%a_53_load_1 = load i8* %a_53_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 859 'load' 'a_53_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 860 [2/2] (3.25ns)   --->   "%b_53_load_1 = load i8* %b_53_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 860 'load' 'b_53_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 861 [2/2] (3.25ns)   --->   "%a_54_load = load i8* %a_54_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 861 'load' 'a_54_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 862 [2/2] (3.25ns)   --->   "%b_54_load = load i8* %b_54_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 862 'load' 'b_54_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 863 [2/2] (3.25ns)   --->   "%a_54_load_1 = load i8* %a_54_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 863 'load' 'a_54_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 864 [2/2] (3.25ns)   --->   "%b_54_load_1 = load i8* %b_54_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 864 'load' 'b_54_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 865 [2/2] (3.25ns)   --->   "%a_55_load = load i8* %a_55_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 865 'load' 'a_55_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 866 [2/2] (3.25ns)   --->   "%b_55_load = load i8* %b_55_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 866 'load' 'b_55_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 867 [2/2] (3.25ns)   --->   "%a_55_load_1 = load i8* %a_55_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 867 'load' 'a_55_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 868 [2/2] (3.25ns)   --->   "%b_55_load_1 = load i8* %b_55_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 868 'load' 'b_55_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 869 [2/2] (3.25ns)   --->   "%a_56_load = load i8* %a_56_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 869 'load' 'a_56_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 870 [2/2] (3.25ns)   --->   "%b_56_load = load i8* %b_56_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 870 'load' 'b_56_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 871 [1/2] (3.25ns)   --->   "%a_56_load_1 = load i8* %a_56_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 871 'load' 'a_56_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 872 [1/2] (3.25ns)   --->   "%b_56_load_1 = load i8* %b_56_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 872 'load' 'b_56_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 873 [1/1] (4.17ns)   --->   "%temp_112 = mul i8 %a_56_load_1, %b_56_load_1" [mmult_accel.cpp:19]   --->   Operation 873 'mul' 'temp_112' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 874 [1/2] (3.25ns)   --->   "%a_57_load = load i8* %a_57_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 874 'load' 'a_57_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 875 [1/2] (3.25ns)   --->   "%b_57_load = load i8* %b_57_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 875 'load' 'b_57_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 876 [1/2] (3.25ns)   --->   "%a_57_load_1 = load i8* %a_57_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 876 'load' 'a_57_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 877 [1/2] (3.25ns)   --->   "%b_57_load_1 = load i8* %b_57_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 877 'load' 'b_57_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 878 [1/1] (4.17ns)   --->   "%temp_114 = mul i8 %a_57_load_1, %b_57_load_1" [mmult_accel.cpp:19]   --->   Operation 878 'mul' 'temp_114' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 879 [1/2] (3.25ns)   --->   "%a_58_load = load i8* %a_58_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 879 'load' 'a_58_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 880 [1/2] (3.25ns)   --->   "%b_58_load = load i8* %b_58_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 880 'load' 'b_58_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 881 [1/2] (3.25ns)   --->   "%a_58_load_1 = load i8* %a_58_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 881 'load' 'a_58_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 882 [1/2] (3.25ns)   --->   "%b_58_load_1 = load i8* %b_58_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 882 'load' 'b_58_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 883 [1/2] (3.25ns)   --->   "%a_59_load = load i8* %a_59_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 883 'load' 'a_59_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 884 [1/2] (3.25ns)   --->   "%b_59_load = load i8* %b_59_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 884 'load' 'b_59_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 885 [1/1] (4.17ns)   --->   "%temp_117 = mul i8 %a_59_load, %b_59_load" [mmult_accel.cpp:19]   --->   Operation 885 'mul' 'temp_117' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 886 [1/2] (3.25ns)   --->   "%a_59_load_1 = load i8* %a_59_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 886 'load' 'a_59_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 887 [1/2] (3.25ns)   --->   "%b_59_load_1 = load i8* %b_59_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 887 'load' 'b_59_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 888 [2/2] (3.25ns)   --->   "%a_60_load = load i8* %a_60_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 888 'load' 'a_60_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 889 [2/2] (3.25ns)   --->   "%b_60_load = load i8* %b_60_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 889 'load' 'b_60_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 890 [2/2] (3.25ns)   --->   "%a_60_load_1 = load i8* %a_60_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 890 'load' 'a_60_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 891 [2/2] (3.25ns)   --->   "%b_60_load_1 = load i8* %b_60_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 891 'load' 'b_60_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 892 [2/2] (3.25ns)   --->   "%a_61_load = load i8* %a_61_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 892 'load' 'a_61_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 893 [2/2] (3.25ns)   --->   "%b_61_load = load i8* %b_61_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 893 'load' 'b_61_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 894 [1/2] (3.25ns)   --->   "%a_61_load_1 = load i8* %a_61_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 894 'load' 'a_61_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 895 [1/2] (3.25ns)   --->   "%b_61_load_1 = load i8* %b_61_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 895 'load' 'b_61_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 896 [1/1] (4.17ns)   --->   "%temp_122 = mul i8 %a_61_load_1, %b_61_load_1" [mmult_accel.cpp:19]   --->   Operation 896 'mul' 'temp_122' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 897 [1/2] (3.25ns)   --->   "%a_62_load = load i8* %a_62_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 897 'load' 'a_62_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 898 [1/2] (3.25ns)   --->   "%b_62_load = load i8* %b_62_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 898 'load' 'b_62_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 899 [1/2] (3.25ns)   --->   "%a_62_load_1 = load i8* %a_62_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 899 'load' 'a_62_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 900 [1/2] (3.25ns)   --->   "%b_62_load_1 = load i8* %b_62_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 900 'load' 'b_62_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 901 [1/1] (4.17ns)   --->   "%temp_124 = mul i8 %a_62_load_1, %b_62_load_1" [mmult_accel.cpp:19]   --->   Operation 901 'mul' 'temp_124' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 902 [1/2] (3.25ns)   --->   "%a_63_load = load i8* %a_63_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 902 'load' 'a_63_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 903 [1/2] (3.25ns)   --->   "%b_63_load = load i8* %b_63_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 903 'load' 'b_63_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 904 [1/2] (3.25ns)   --->   "%a_63_load_1 = load i8* %a_63_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 904 'load' 'a_63_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 905 [1/2] (3.25ns)   --->   "%b_63_load_1 = load i8* %b_63_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 905 'load' 'b_63_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 906 [1/2] (3.25ns)   --->   "%a_64_load = load i8* %a_64_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 906 'load' 'a_64_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 907 [1/2] (3.25ns)   --->   "%b_64_load = load i8* %b_64_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 907 'load' 'b_64_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 908 [1/1] (4.17ns)   --->   "%temp_127 = mul i8 %a_64_load, %b_64_load" [mmult_accel.cpp:19]   --->   Operation 908 'mul' 'temp_127' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 909 [1/2] (3.25ns)   --->   "%a_64_load_1 = load i8* %a_64_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 909 'load' 'a_64_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 910 [1/2] (3.25ns)   --->   "%b_64_load_1 = load i8* %b_64_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 910 'load' 'b_64_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 911 [2/2] (3.25ns)   --->   "%a_65_load = load i8* %a_65_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 911 'load' 'a_65_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 912 [2/2] (3.25ns)   --->   "%b_65_load = load i8* %b_65_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 912 'load' 'b_65_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 913 [2/2] (3.25ns)   --->   "%a_65_load_1 = load i8* %a_65_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 913 'load' 'a_65_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 914 [2/2] (3.25ns)   --->   "%b_65_load_1 = load i8* %b_65_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 914 'load' 'b_65_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 915 [2/2] (3.25ns)   --->   "%a_66_load = load i8* %a_66_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 915 'load' 'a_66_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 916 [2/2] (3.25ns)   --->   "%b_66_load = load i8* %b_66_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 916 'load' 'b_66_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 917 [1/2] (3.25ns)   --->   "%a_66_load_1 = load i8* %a_66_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 917 'load' 'a_66_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 918 [1/2] (3.25ns)   --->   "%b_66_load_1 = load i8* %b_66_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 918 'load' 'b_66_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 919 [1/1] (4.17ns)   --->   "%temp_132 = mul i8 %a_66_load_1, %b_66_load_1" [mmult_accel.cpp:19]   --->   Operation 919 'mul' 'temp_132' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 920 [1/2] (3.25ns)   --->   "%a_67_load = load i8* %a_67_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 920 'load' 'a_67_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 921 [1/2] (3.25ns)   --->   "%b_67_load = load i8* %b_67_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 921 'load' 'b_67_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 922 [1/2] (3.25ns)   --->   "%a_67_load_1 = load i8* %a_67_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 922 'load' 'a_67_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 923 [1/2] (3.25ns)   --->   "%b_67_load_1 = load i8* %b_67_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 923 'load' 'b_67_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 924 [1/1] (4.17ns)   --->   "%temp_134 = mul i8 %a_67_load_1, %b_67_load_1" [mmult_accel.cpp:19]   --->   Operation 924 'mul' 'temp_134' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 925 [1/2] (3.25ns)   --->   "%a_68_load = load i8* %a_68_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 925 'load' 'a_68_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 926 [1/2] (3.25ns)   --->   "%b_68_load = load i8* %b_68_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 926 'load' 'b_68_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 927 [1/2] (3.25ns)   --->   "%a_68_load_1 = load i8* %a_68_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 927 'load' 'a_68_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 928 [1/2] (3.25ns)   --->   "%b_68_load_1 = load i8* %b_68_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 928 'load' 'b_68_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 929 [1/2] (3.25ns)   --->   "%a_69_load = load i8* %a_69_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 929 'load' 'a_69_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 930 [1/2] (3.25ns)   --->   "%b_69_load = load i8* %b_69_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 930 'load' 'b_69_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 931 [1/1] (4.17ns)   --->   "%temp_137 = mul i8 %a_69_load, %b_69_load" [mmult_accel.cpp:19]   --->   Operation 931 'mul' 'temp_137' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 932 [1/2] (3.25ns)   --->   "%a_69_load_1 = load i8* %a_69_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 932 'load' 'a_69_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 933 [1/2] (3.25ns)   --->   "%b_69_load_1 = load i8* %b_69_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 933 'load' 'b_69_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 934 [1/2] (3.25ns)   --->   "%a_70_load = load i8* %a_70_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 934 'load' 'a_70_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 935 [1/2] (3.25ns)   --->   "%b_70_load = load i8* %b_70_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 935 'load' 'b_70_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 936 [1/1] (4.17ns)   --->   "%temp_139 = mul i8 %a_70_load, %b_70_load" [mmult_accel.cpp:19]   --->   Operation 936 'mul' 'temp_139' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 937 [1/2] (3.25ns)   --->   "%a_70_load_1 = load i8* %a_70_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 937 'load' 'a_70_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 938 [1/2] (3.25ns)   --->   "%b_70_load_1 = load i8* %b_70_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 938 'load' 'b_70_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 939 [1/2] (3.25ns)   --->   "%a_71_load = load i8* %a_71_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 939 'load' 'a_71_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 940 [1/2] (3.25ns)   --->   "%b_71_load = load i8* %b_71_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 940 'load' 'b_71_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 941 [1/2] (3.25ns)   --->   "%a_71_load_1 = load i8* %a_71_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 941 'load' 'a_71_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 942 [1/2] (3.25ns)   --->   "%b_71_load_1 = load i8* %b_71_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 942 'load' 'b_71_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 943 [1/1] (4.17ns)   --->   "%temp_142 = mul i8 %a_71_load_1, %b_71_load_1" [mmult_accel.cpp:19]   --->   Operation 943 'mul' 'temp_142' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 944 [1/2] (3.25ns)   --->   "%a_72_load = load i8* %a_72_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 944 'load' 'a_72_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 945 [1/2] (3.25ns)   --->   "%b_72_load = load i8* %b_72_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 945 'load' 'b_72_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 946 [1/2] (3.25ns)   --->   "%a_72_load_1 = load i8* %a_72_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 946 'load' 'a_72_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 947 [1/2] (3.25ns)   --->   "%b_72_load_1 = load i8* %b_72_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 947 'load' 'b_72_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 948 [1/1] (4.17ns)   --->   "%temp_144 = mul i8 %a_72_load_1, %b_72_load_1" [mmult_accel.cpp:19]   --->   Operation 948 'mul' 'temp_144' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 949 [1/2] (3.25ns)   --->   "%a_73_load = load i8* %a_73_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 949 'load' 'a_73_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 950 [1/2] (3.25ns)   --->   "%b_73_load = load i8* %b_73_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 950 'load' 'b_73_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 951 [1/2] (3.25ns)   --->   "%a_73_load_1 = load i8* %a_73_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 951 'load' 'a_73_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 952 [1/2] (3.25ns)   --->   "%b_73_load_1 = load i8* %b_73_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 952 'load' 'b_73_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 953 [1/2] (3.25ns)   --->   "%a_74_load = load i8* %a_74_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 953 'load' 'a_74_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 954 [1/2] (3.25ns)   --->   "%b_74_load = load i8* %b_74_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 954 'load' 'b_74_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 955 [1/1] (4.17ns)   --->   "%temp_147 = mul i8 %a_74_load, %b_74_load" [mmult_accel.cpp:19]   --->   Operation 955 'mul' 'temp_147' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 956 [1/2] (3.25ns)   --->   "%a_74_load_1 = load i8* %a_74_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 956 'load' 'a_74_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 957 [1/2] (3.25ns)   --->   "%b_74_load_1 = load i8* %b_74_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 957 'load' 'b_74_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 958 [1/2] (3.25ns)   --->   "%a_75_load = load i8* %a_75_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 958 'load' 'a_75_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 959 [1/2] (3.25ns)   --->   "%b_75_load = load i8* %b_75_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 959 'load' 'b_75_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 960 [1/1] (4.17ns)   --->   "%temp_149 = mul i8 %a_75_load, %b_75_load" [mmult_accel.cpp:19]   --->   Operation 960 'mul' 'temp_149' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 961 [1/2] (3.25ns)   --->   "%a_75_load_1 = load i8* %a_75_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 961 'load' 'a_75_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 962 [1/2] (3.25ns)   --->   "%b_75_load_1 = load i8* %b_75_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 962 'load' 'b_75_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 963 [1/2] (3.25ns)   --->   "%a_76_load = load i8* %a_76_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 963 'load' 'a_76_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 964 [1/2] (3.25ns)   --->   "%b_76_load = load i8* %b_76_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 964 'load' 'b_76_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 965 [1/2] (3.25ns)   --->   "%a_76_load_1 = load i8* %a_76_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 965 'load' 'a_76_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 966 [1/2] (3.25ns)   --->   "%b_76_load_1 = load i8* %b_76_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 966 'load' 'b_76_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 967 [1/1] (4.17ns)   --->   "%temp_152 = mul i8 %a_76_load_1, %b_76_load_1" [mmult_accel.cpp:19]   --->   Operation 967 'mul' 'temp_152' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 968 [1/2] (3.25ns)   --->   "%a_77_load = load i8* %a_77_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 968 'load' 'a_77_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 969 [1/2] (3.25ns)   --->   "%b_77_load = load i8* %b_77_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 969 'load' 'b_77_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 970 [1/2] (3.25ns)   --->   "%a_77_load_1 = load i8* %a_77_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 970 'load' 'a_77_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 971 [1/2] (3.25ns)   --->   "%b_77_load_1 = load i8* %b_77_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 971 'load' 'b_77_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 972 [1/1] (4.17ns)   --->   "%temp_154 = mul i8 %a_77_load_1, %b_77_load_1" [mmult_accel.cpp:19]   --->   Operation 972 'mul' 'temp_154' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 973 [1/2] (3.25ns)   --->   "%a_78_load = load i8* %a_78_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 973 'load' 'a_78_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 974 [1/2] (3.25ns)   --->   "%b_78_load = load i8* %b_78_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 974 'load' 'b_78_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 975 [1/2] (3.25ns)   --->   "%a_78_load_1 = load i8* %a_78_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 975 'load' 'a_78_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 976 [1/2] (3.25ns)   --->   "%b_78_load_1 = load i8* %b_78_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 976 'load' 'b_78_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 977 [1/2] (3.25ns)   --->   "%a_79_load = load i8* %a_79_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 977 'load' 'a_79_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 978 [1/2] (3.25ns)   --->   "%b_79_load = load i8* %b_79_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 978 'load' 'b_79_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 979 [1/1] (4.17ns)   --->   "%temp_157 = mul i8 %a_79_load, %b_79_load" [mmult_accel.cpp:19]   --->   Operation 979 'mul' 'temp_157' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 980 [1/2] (3.25ns)   --->   "%a_79_load_1 = load i8* %a_79_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 980 'load' 'a_79_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_3 : Operation 981 [1/2] (3.25ns)   --->   "%b_79_load_1 = load i8* %b_79_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 981 'load' 'b_79_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>

State 4 <SV = 3> <Delay = 11.3>
ST_4 : Operation 982 [1/2] (3.25ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 982 'load' 'a_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 983 [1/2] (3.25ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 983 'load' 'b_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 984 [1/1] (4.17ns)   --->   "%temp = mul i8 %a_0_load, %b_0_load" [mmult_accel.cpp:19]   --->   Operation 984 'mul' 'temp' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 985 [1/2] (3.25ns)   --->   "%a_0_load_1 = load i8* %a_0_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 985 'load' 'a_0_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 986 [1/2] (3.25ns)   --->   "%b_0_load_1 = load i8* %b_0_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 986 'load' 'b_0_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 987 [1/2] (3.25ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 987 'load' 'a_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 988 [1/2] (3.25ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 988 'load' 'b_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 989 [1/2] (3.25ns)   --->   "%a_1_load_1 = load i8* %a_1_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 989 'load' 'a_1_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 990 [1/2] (3.25ns)   --->   "%b_1_load_1 = load i8* %b_1_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 990 'load' 'b_1_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 991 [1/1] (4.17ns)   --->   "%temp_3 = mul i8 %a_1_load_1, %b_1_load_1" [mmult_accel.cpp:19]   --->   Operation 991 'mul' 'temp_3' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 992 [1/2] (3.25ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 992 'load' 'a_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 993 [1/2] (3.25ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 993 'load' 'b_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 994 [1/2] (3.25ns)   --->   "%a_2_load_1 = load i8* %a_2_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 994 'load' 'a_2_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 995 [1/2] (3.25ns)   --->   "%b_2_load_1 = load i8* %b_2_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 995 'load' 'b_2_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 996 [1/1] (4.17ns)   --->   "%temp_5 = mul i8 %a_2_load_1, %b_2_load_1" [mmult_accel.cpp:19]   --->   Operation 996 'mul' 'temp_5' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 997 [1/2] (3.25ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 997 'load' 'a_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 998 [1/2] (3.25ns)   --->   "%b_3_load = load i8* %b_3_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 998 'load' 'b_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 999 [1/2] (3.25ns)   --->   "%a_3_load_1 = load i8* %a_3_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 999 'load' 'a_3_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1000 [1/2] (3.25ns)   --->   "%b_3_load_1 = load i8* %b_3_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1000 'load' 'b_3_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1001 [1/2] (3.25ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1001 'load' 'a_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1002 [1/2] (3.25ns)   --->   "%b_4_load = load i8* %b_4_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1002 'load' 'b_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1003 [1/1] (4.17ns)   --->   "%temp_8 = mul i8 %a_4_load, %b_4_load" [mmult_accel.cpp:19]   --->   Operation 1003 'mul' 'temp_8' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1004 [1/2] (3.25ns)   --->   "%a_4_load_1 = load i8* %a_4_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1004 'load' 'a_4_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1005 [1/2] (3.25ns)   --->   "%b_4_load_1 = load i8* %b_4_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1005 'load' 'b_4_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1006 [1/2] (3.25ns)   --->   "%a_5_load = load i8* %a_5_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1006 'load' 'a_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1007 [1/2] (3.25ns)   --->   "%b_5_load = load i8* %b_5_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1007 'load' 'b_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1008 [1/1] (4.17ns)   --->   "%temp_s = mul i8 %a_5_load, %b_5_load" [mmult_accel.cpp:19]   --->   Operation 1008 'mul' 'temp_s' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1009 [1/2] (3.25ns)   --->   "%a_5_load_1 = load i8* %a_5_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1009 'load' 'a_5_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1010 [1/2] (3.25ns)   --->   "%b_5_load_1 = load i8* %b_5_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1010 'load' 'b_5_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1011 [1/2] (3.25ns)   --->   "%a_6_load = load i8* %a_6_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1011 'load' 'a_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1012 [1/2] (3.25ns)   --->   "%b_6_load = load i8* %b_6_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1012 'load' 'b_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1013 [1/2] (3.25ns)   --->   "%a_6_load_1 = load i8* %a_6_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1013 'load' 'a_6_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1014 [1/2] (3.25ns)   --->   "%b_6_load_1 = load i8* %b_6_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1014 'load' 'b_6_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1015 [1/1] (4.17ns)   --->   "%temp_12 = mul i8 %a_6_load_1, %b_6_load_1" [mmult_accel.cpp:19]   --->   Operation 1015 'mul' 'temp_12' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1016 [1/2] (3.25ns)   --->   "%a_7_load = load i8* %a_7_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1016 'load' 'a_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1017 [1/2] (3.25ns)   --->   "%b_7_load = load i8* %b_7_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1017 'load' 'b_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1018 [1/2] (3.25ns)   --->   "%a_7_load_1 = load i8* %a_7_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1018 'load' 'a_7_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1019 [1/2] (3.25ns)   --->   "%b_7_load_1 = load i8* %b_7_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1019 'load' 'b_7_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1020 [1/1] (4.17ns)   --->   "%temp_14 = mul i8 %a_7_load_1, %b_7_load_1" [mmult_accel.cpp:19]   --->   Operation 1020 'mul' 'temp_14' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1021 [1/2] (3.25ns)   --->   "%a_8_load = load i8* %a_8_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1021 'load' 'a_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1022 [1/2] (3.25ns)   --->   "%b_8_load = load i8* %b_8_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1022 'load' 'b_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1023 [1/2] (3.25ns)   --->   "%a_8_load_1 = load i8* %a_8_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1023 'load' 'a_8_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1024 [1/2] (3.25ns)   --->   "%b_8_load_1 = load i8* %b_8_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1024 'load' 'b_8_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1025 [1/2] (3.25ns)   --->   "%a_9_load = load i8* %a_9_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1025 'load' 'a_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1026 [1/2] (3.25ns)   --->   "%b_9_load = load i8* %b_9_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1026 'load' 'b_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1027 [1/1] (4.17ns)   --->   "%temp_17 = mul i8 %a_9_load, %b_9_load" [mmult_accel.cpp:19]   --->   Operation 1027 'mul' 'temp_17' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1028 [1/2] (3.25ns)   --->   "%a_9_load_1 = load i8* %a_9_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1028 'load' 'a_9_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1029 [1/2] (3.25ns)   --->   "%b_9_load_1 = load i8* %b_9_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1029 'load' 'b_9_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1030 [1/2] (3.25ns)   --->   "%a_10_load = load i8* %a_10_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1030 'load' 'a_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1031 [1/2] (3.25ns)   --->   "%b_10_load = load i8* %b_10_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1031 'load' 'b_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1032 [1/1] (4.17ns)   --->   "%temp_19 = mul i8 %a_10_load, %b_10_load" [mmult_accel.cpp:19]   --->   Operation 1032 'mul' 'temp_19' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1033 [1/2] (3.25ns)   --->   "%a_10_load_1 = load i8* %a_10_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1033 'load' 'a_10_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1034 [1/2] (3.25ns)   --->   "%b_10_load_1 = load i8* %b_10_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1034 'load' 'b_10_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1035 [1/2] (3.25ns)   --->   "%a_11_load = load i8* %a_11_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1035 'load' 'a_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1036 [1/2] (3.25ns)   --->   "%b_11_load = load i8* %b_11_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1036 'load' 'b_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1037 [1/2] (3.25ns)   --->   "%a_11_load_1 = load i8* %a_11_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1037 'load' 'a_11_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1038 [1/2] (3.25ns)   --->   "%b_11_load_1 = load i8* %b_11_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1038 'load' 'b_11_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1039 [1/1] (4.17ns)   --->   "%temp_22 = mul i8 %a_11_load_1, %b_11_load_1" [mmult_accel.cpp:19]   --->   Operation 1039 'mul' 'temp_22' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1040 [1/2] (3.25ns)   --->   "%a_12_load = load i8* %a_12_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1040 'load' 'a_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1041 [1/2] (3.25ns)   --->   "%b_12_load = load i8* %b_12_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1041 'load' 'b_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1042 [1/2] (3.25ns)   --->   "%a_12_load_1 = load i8* %a_12_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1042 'load' 'a_12_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1043 [1/2] (3.25ns)   --->   "%b_12_load_1 = load i8* %b_12_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1043 'load' 'b_12_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1044 [1/1] (4.17ns)   --->   "%temp_24 = mul i8 %a_12_load_1, %b_12_load_1" [mmult_accel.cpp:19]   --->   Operation 1044 'mul' 'temp_24' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1045 [1/2] (3.25ns)   --->   "%a_13_load = load i8* %a_13_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1045 'load' 'a_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1046 [1/2] (3.25ns)   --->   "%b_13_load = load i8* %b_13_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1046 'load' 'b_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1047 [1/2] (3.25ns)   --->   "%a_13_load_1 = load i8* %a_13_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1047 'load' 'a_13_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1048 [1/2] (3.25ns)   --->   "%b_13_load_1 = load i8* %b_13_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1048 'load' 'b_13_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1049 [1/2] (3.25ns)   --->   "%a_14_load = load i8* %a_14_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1049 'load' 'a_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1050 [1/2] (3.25ns)   --->   "%b_14_load = load i8* %b_14_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1050 'load' 'b_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1051 [1/1] (4.17ns)   --->   "%temp_27 = mul i8 %a_14_load, %b_14_load" [mmult_accel.cpp:19]   --->   Operation 1051 'mul' 'temp_27' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1052 [1/2] (3.25ns)   --->   "%a_14_load_1 = load i8* %a_14_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1052 'load' 'a_14_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1053 [1/2] (3.25ns)   --->   "%b_14_load_1 = load i8* %b_14_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1053 'load' 'b_14_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1054 [1/2] (3.25ns)   --->   "%a_15_load = load i8* %a_15_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1054 'load' 'a_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1055 [1/2] (3.25ns)   --->   "%b_15_load = load i8* %b_15_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1055 'load' 'b_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1056 [1/1] (4.17ns)   --->   "%temp_29 = mul i8 %a_15_load, %b_15_load" [mmult_accel.cpp:19]   --->   Operation 1056 'mul' 'temp_29' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1057 [1/2] (3.25ns)   --->   "%a_15_load_1 = load i8* %a_15_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1057 'load' 'a_15_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1058 [1/2] (3.25ns)   --->   "%b_15_load_1 = load i8* %b_15_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1058 'load' 'b_15_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1059 [1/2] (3.25ns)   --->   "%a_16_load = load i8* %a_16_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1059 'load' 'a_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1060 [1/2] (3.25ns)   --->   "%b_16_load = load i8* %b_16_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1060 'load' 'b_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1061 [1/1] (3.36ns) (grouped into DSP with root node tmp36)   --->   "%temp_33 = mul i8 %a_17_load, %b_17_load" [mmult_accel.cpp:19]   --->   Operation 1061 'mul' 'temp_33' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1062 [1/1] (3.36ns) (grouped into DSP with root node tmp38)   --->   "%temp_35 = mul i8 %a_18_load, %b_18_load" [mmult_accel.cpp:19]   --->   Operation 1062 'mul' 'temp_35' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1063 [1/1] (3.36ns) (grouped into DSP with root node tmp39)   --->   "%temp_36 = mul i8 %a_18_load_1, %b_18_load_1" [mmult_accel.cpp:19]   --->   Operation 1063 'mul' 'temp_36' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1064 [1/1] (3.36ns) (grouped into DSP with root node tmp40)   --->   "%temp_38 = mul i8 %a_19_load_1, %b_19_load_1" [mmult_accel.cpp:19]   --->   Operation 1064 'mul' 'temp_38' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1065 [1/2] (3.25ns)   --->   "%a_20_load = load i8* %a_20_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1065 'load' 'a_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1066 [1/2] (3.25ns)   --->   "%b_20_load = load i8* %b_20_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1066 'load' 'b_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1067 [1/1] (4.17ns)   --->   "%temp_39 = mul i8 %a_20_load, %b_20_load" [mmult_accel.cpp:19]   --->   Operation 1067 'mul' 'temp_39' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1068 [1/2] (3.25ns)   --->   "%a_20_load_1 = load i8* %a_20_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1068 'load' 'a_20_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1069 [1/2] (3.25ns)   --->   "%b_20_load_1 = load i8* %b_20_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1069 'load' 'b_20_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1070 [1/2] (3.25ns)   --->   "%a_21_load = load i8* %a_21_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1070 'load' 'a_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1071 [1/2] (3.25ns)   --->   "%b_21_load = load i8* %b_21_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1071 'load' 'b_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1072 [1/2] (3.25ns)   --->   "%a_21_load_1 = load i8* %a_21_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1072 'load' 'a_21_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1073 [1/2] (3.25ns)   --->   "%b_21_load_1 = load i8* %b_21_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1073 'load' 'b_21_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1074 [1/1] (4.17ns)   --->   "%temp_42 = mul i8 %a_21_load_1, %b_21_load_1" [mmult_accel.cpp:19]   --->   Operation 1074 'mul' 'temp_42' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1075 [1/2] (3.25ns)   --->   "%a_22_load = load i8* %a_22_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1075 'load' 'a_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1076 [1/2] (3.25ns)   --->   "%b_22_load = load i8* %b_22_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1076 'load' 'b_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1077 [1/2] (3.25ns)   --->   "%a_22_load_1 = load i8* %a_22_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1077 'load' 'a_22_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1078 [1/2] (3.25ns)   --->   "%b_22_load_1 = load i8* %b_22_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1078 'load' 'b_22_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1079 [1/1] (4.17ns)   --->   "%temp_44 = mul i8 %a_22_load_1, %b_22_load_1" [mmult_accel.cpp:19]   --->   Operation 1079 'mul' 'temp_44' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1080 [1/2] (3.25ns)   --->   "%a_23_load = load i8* %a_23_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1080 'load' 'a_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1081 [1/2] (3.25ns)   --->   "%b_23_load = load i8* %b_23_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1081 'load' 'b_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1082 [1/2] (3.25ns)   --->   "%a_23_load_1 = load i8* %a_23_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1082 'load' 'a_23_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1083 [1/2] (3.25ns)   --->   "%b_23_load_1 = load i8* %b_23_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1083 'load' 'b_23_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1084 [1/2] (3.25ns)   --->   "%a_24_load = load i8* %a_24_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1084 'load' 'a_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1085 [1/2] (3.25ns)   --->   "%b_24_load = load i8* %b_24_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1085 'load' 'b_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1086 [1/1] (4.17ns)   --->   "%temp_47 = mul i8 %a_24_load, %b_24_load" [mmult_accel.cpp:19]   --->   Operation 1086 'mul' 'temp_47' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1087 [1/2] (3.25ns)   --->   "%a_24_load_1 = load i8* %a_24_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1087 'load' 'a_24_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1088 [1/2] (3.25ns)   --->   "%b_24_load_1 = load i8* %b_24_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1088 'load' 'b_24_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1089 [1/2] (3.25ns)   --->   "%a_25_load = load i8* %a_25_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1089 'load' 'a_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1090 [1/2] (3.25ns)   --->   "%b_25_load = load i8* %b_25_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1090 'load' 'b_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1091 [1/1] (4.17ns)   --->   "%temp_49 = mul i8 %a_25_load, %b_25_load" [mmult_accel.cpp:19]   --->   Operation 1091 'mul' 'temp_49' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1092 [1/2] (3.25ns)   --->   "%a_25_load_1 = load i8* %a_25_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1092 'load' 'a_25_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1093 [1/2] (3.25ns)   --->   "%b_25_load_1 = load i8* %b_25_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1093 'load' 'b_25_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1094 [1/2] (3.25ns)   --->   "%a_26_load = load i8* %a_26_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1094 'load' 'a_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1095 [1/2] (3.25ns)   --->   "%b_26_load = load i8* %b_26_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1095 'load' 'b_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1096 [1/2] (3.25ns)   --->   "%a_26_load_1 = load i8* %a_26_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1096 'load' 'a_26_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1097 [1/2] (3.25ns)   --->   "%b_26_load_1 = load i8* %b_26_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1097 'load' 'b_26_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1098 [1/1] (4.17ns)   --->   "%temp_52 = mul i8 %a_26_load_1, %b_26_load_1" [mmult_accel.cpp:19]   --->   Operation 1098 'mul' 'temp_52' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1099 [1/2] (3.25ns)   --->   "%a_27_load = load i8* %a_27_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1099 'load' 'a_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1100 [1/2] (3.25ns)   --->   "%b_27_load = load i8* %b_27_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1100 'load' 'b_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1101 [1/2] (3.25ns)   --->   "%a_27_load_1 = load i8* %a_27_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1101 'load' 'a_27_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1102 [1/2] (3.25ns)   --->   "%b_27_load_1 = load i8* %b_27_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1102 'load' 'b_27_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1103 [1/1] (4.17ns)   --->   "%temp_54 = mul i8 %a_27_load_1, %b_27_load_1" [mmult_accel.cpp:19]   --->   Operation 1103 'mul' 'temp_54' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1104 [1/2] (3.25ns)   --->   "%a_28_load = load i8* %a_28_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1104 'load' 'a_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1105 [1/2] (3.25ns)   --->   "%b_28_load = load i8* %b_28_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1105 'load' 'b_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1106 [1/2] (3.25ns)   --->   "%a_28_load_1 = load i8* %a_28_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1106 'load' 'a_28_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1107 [1/2] (3.25ns)   --->   "%b_28_load_1 = load i8* %b_28_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1107 'load' 'b_28_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1108 [1/2] (3.25ns)   --->   "%a_29_load = load i8* %a_29_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1108 'load' 'a_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1109 [1/2] (3.25ns)   --->   "%b_29_load = load i8* %b_29_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1109 'load' 'b_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1110 [1/1] (4.17ns)   --->   "%temp_57 = mul i8 %a_29_load, %b_29_load" [mmult_accel.cpp:19]   --->   Operation 1110 'mul' 'temp_57' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1111 [1/2] (3.25ns)   --->   "%a_29_load_1 = load i8* %a_29_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1111 'load' 'a_29_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1112 [1/2] (3.25ns)   --->   "%b_29_load_1 = load i8* %b_29_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1112 'load' 'b_29_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1113 [1/2] (3.25ns)   --->   "%a_30_load = load i8* %a_30_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1113 'load' 'a_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1114 [1/2] (3.25ns)   --->   "%b_30_load = load i8* %b_30_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1114 'load' 'b_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1115 [1/1] (4.17ns)   --->   "%temp_59 = mul i8 %a_30_load, %b_30_load" [mmult_accel.cpp:19]   --->   Operation 1115 'mul' 'temp_59' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1116 [1/2] (3.25ns)   --->   "%a_30_load_1 = load i8* %a_30_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1116 'load' 'a_30_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1117 [1/2] (3.25ns)   --->   "%b_30_load_1 = load i8* %b_30_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1117 'load' 'b_30_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1118 [1/2] (3.25ns)   --->   "%a_31_load = load i8* %a_31_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1118 'load' 'a_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1119 [1/2] (3.25ns)   --->   "%b_31_load = load i8* %b_31_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1119 'load' 'b_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1120 [1/2] (3.25ns)   --->   "%a_31_load_1 = load i8* %a_31_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1120 'load' 'a_31_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1121 [1/2] (3.25ns)   --->   "%b_31_load_1 = load i8* %b_31_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1121 'load' 'b_31_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1122 [1/1] (4.17ns)   --->   "%temp_62 = mul i8 %a_31_load_1, %b_31_load_1" [mmult_accel.cpp:19]   --->   Operation 1122 'mul' 'temp_62' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1123 [1/2] (3.25ns)   --->   "%a_32_load = load i8* %a_32_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1123 'load' 'a_32_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1124 [1/2] (3.25ns)   --->   "%b_32_load = load i8* %b_32_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1124 'load' 'b_32_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1125 [1/2] (3.25ns)   --->   "%a_32_load_1 = load i8* %a_32_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1125 'load' 'a_32_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1126 [1/2] (3.25ns)   --->   "%b_32_load_1 = load i8* %b_32_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1126 'load' 'b_32_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1127 [1/1] (4.17ns)   --->   "%temp_64 = mul i8 %a_32_load_1, %b_32_load_1" [mmult_accel.cpp:19]   --->   Operation 1127 'mul' 'temp_64' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1128 [1/2] (3.25ns)   --->   "%a_33_load = load i8* %a_33_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1128 'load' 'a_33_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1129 [1/2] (3.25ns)   --->   "%b_33_load = load i8* %b_33_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1129 'load' 'b_33_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1130 [1/2] (3.25ns)   --->   "%a_33_load_1 = load i8* %a_33_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1130 'load' 'a_33_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1131 [1/2] (3.25ns)   --->   "%b_33_load_1 = load i8* %b_33_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1131 'load' 'b_33_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1132 [1/2] (3.25ns)   --->   "%a_34_load = load i8* %a_34_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1132 'load' 'a_34_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1133 [1/2] (3.25ns)   --->   "%b_34_load = load i8* %b_34_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1133 'load' 'b_34_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1134 [1/1] (4.17ns)   --->   "%temp_67 = mul i8 %a_34_load, %b_34_load" [mmult_accel.cpp:19]   --->   Operation 1134 'mul' 'temp_67' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1135 [1/2] (3.25ns)   --->   "%a_34_load_1 = load i8* %a_34_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1135 'load' 'a_34_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1136 [1/2] (3.25ns)   --->   "%b_34_load_1 = load i8* %b_34_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1136 'load' 'b_34_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1137 [1/2] (3.25ns)   --->   "%a_35_load = load i8* %a_35_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1137 'load' 'a_35_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1138 [1/2] (3.25ns)   --->   "%b_35_load = load i8* %b_35_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1138 'load' 'b_35_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1139 [1/1] (4.17ns)   --->   "%temp_69 = mul i8 %a_35_load, %b_35_load" [mmult_accel.cpp:19]   --->   Operation 1139 'mul' 'temp_69' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1140 [1/2] (3.25ns)   --->   "%a_35_load_1 = load i8* %a_35_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1140 'load' 'a_35_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1141 [1/2] (3.25ns)   --->   "%b_35_load_1 = load i8* %b_35_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1141 'load' 'b_35_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1142 [1/2] (3.25ns)   --->   "%a_36_load = load i8* %a_36_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1142 'load' 'a_36_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1143 [1/2] (3.25ns)   --->   "%b_36_load = load i8* %b_36_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1143 'load' 'b_36_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1144 [1/1] (3.36ns) (grouped into DSP with root node tmp75)   --->   "%temp_73 = mul i8 %a_37_load, %b_37_load" [mmult_accel.cpp:19]   --->   Operation 1144 'mul' 'temp_73' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1145 [1/1] (3.36ns) (grouped into DSP with root node tmp77)   --->   "%temp_75 = mul i8 %a_38_load, %b_38_load" [mmult_accel.cpp:19]   --->   Operation 1145 'mul' 'temp_75' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1146 [1/1] (3.36ns) (grouped into DSP with root node tmp78)   --->   "%temp_76 = mul i8 %a_38_load_1, %b_38_load_1" [mmult_accel.cpp:19]   --->   Operation 1146 'mul' 'temp_76' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1147 [1/1] (3.36ns) (grouped into DSP with root node tmp79)   --->   "%temp_78 = mul i8 %a_39_load_1, %b_39_load_1" [mmult_accel.cpp:19]   --->   Operation 1147 'mul' 'temp_78' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1148 [1/2] (3.25ns)   --->   "%a_40_load = load i8* %a_40_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1148 'load' 'a_40_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1149 [1/2] (3.25ns)   --->   "%b_40_load = load i8* %b_40_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1149 'load' 'b_40_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1150 [1/1] (4.17ns)   --->   "%temp_79 = mul i8 %a_40_load, %b_40_load" [mmult_accel.cpp:19]   --->   Operation 1150 'mul' 'temp_79' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1151 [1/2] (3.25ns)   --->   "%a_40_load_1 = load i8* %a_40_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1151 'load' 'a_40_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1152 [1/2] (3.25ns)   --->   "%b_40_load_1 = load i8* %b_40_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1152 'load' 'b_40_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1153 [1/2] (3.25ns)   --->   "%a_41_load = load i8* %a_41_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1153 'load' 'a_41_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1154 [1/2] (3.25ns)   --->   "%b_41_load = load i8* %b_41_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1154 'load' 'b_41_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1155 [1/2] (3.25ns)   --->   "%a_41_load_1 = load i8* %a_41_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1155 'load' 'a_41_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1156 [1/2] (3.25ns)   --->   "%b_41_load_1 = load i8* %b_41_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1156 'load' 'b_41_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1157 [1/1] (4.17ns)   --->   "%temp_82 = mul i8 %a_41_load_1, %b_41_load_1" [mmult_accel.cpp:19]   --->   Operation 1157 'mul' 'temp_82' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1158 [1/2] (3.25ns)   --->   "%a_42_load = load i8* %a_42_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1158 'load' 'a_42_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1159 [1/2] (3.25ns)   --->   "%b_42_load = load i8* %b_42_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1159 'load' 'b_42_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1160 [1/2] (3.25ns)   --->   "%a_42_load_1 = load i8* %a_42_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1160 'load' 'a_42_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1161 [1/2] (3.25ns)   --->   "%b_42_load_1 = load i8* %b_42_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1161 'load' 'b_42_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1162 [1/1] (4.17ns)   --->   "%temp_84 = mul i8 %a_42_load_1, %b_42_load_1" [mmult_accel.cpp:19]   --->   Operation 1162 'mul' 'temp_84' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1163 [1/2] (3.25ns)   --->   "%a_43_load = load i8* %a_43_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1163 'load' 'a_43_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1164 [1/2] (3.25ns)   --->   "%b_43_load = load i8* %b_43_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1164 'load' 'b_43_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1165 [1/2] (3.25ns)   --->   "%a_43_load_1 = load i8* %a_43_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1165 'load' 'a_43_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1166 [1/2] (3.25ns)   --->   "%b_43_load_1 = load i8* %b_43_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1166 'load' 'b_43_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1167 [1/2] (3.25ns)   --->   "%a_44_load = load i8* %a_44_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1167 'load' 'a_44_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1168 [1/2] (3.25ns)   --->   "%b_44_load = load i8* %b_44_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1168 'load' 'b_44_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1169 [1/1] (4.17ns)   --->   "%temp_87 = mul i8 %a_44_load, %b_44_load" [mmult_accel.cpp:19]   --->   Operation 1169 'mul' 'temp_87' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1170 [1/2] (3.25ns)   --->   "%a_44_load_1 = load i8* %a_44_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1170 'load' 'a_44_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1171 [1/2] (3.25ns)   --->   "%b_44_load_1 = load i8* %b_44_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1171 'load' 'b_44_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1172 [1/2] (3.25ns)   --->   "%a_45_load = load i8* %a_45_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1172 'load' 'a_45_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1173 [1/2] (3.25ns)   --->   "%b_45_load = load i8* %b_45_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1173 'load' 'b_45_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1174 [1/1] (4.17ns)   --->   "%temp_89 = mul i8 %a_45_load, %b_45_load" [mmult_accel.cpp:19]   --->   Operation 1174 'mul' 'temp_89' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1175 [1/2] (3.25ns)   --->   "%a_45_load_1 = load i8* %a_45_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1175 'load' 'a_45_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1176 [1/2] (3.25ns)   --->   "%b_45_load_1 = load i8* %b_45_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1176 'load' 'b_45_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1177 [1/2] (3.25ns)   --->   "%a_46_load = load i8* %a_46_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1177 'load' 'a_46_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1178 [1/2] (3.25ns)   --->   "%b_46_load = load i8* %b_46_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1178 'load' 'b_46_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1179 [1/1] (3.36ns) (grouped into DSP with root node tmp96)   --->   "%temp_93 = mul i8 %a_47_load, %b_47_load" [mmult_accel.cpp:19]   --->   Operation 1179 'mul' 'temp_93' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1180 [1/1] (3.36ns) (grouped into DSP with root node tmp98)   --->   "%temp_95 = mul i8 %a_48_load, %b_48_load" [mmult_accel.cpp:19]   --->   Operation 1180 'mul' 'temp_95' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1181 [1/1] (3.36ns) (grouped into DSP with root node tmp99)   --->   "%temp_96 = mul i8 %a_48_load_1, %b_48_load_1" [mmult_accel.cpp:19]   --->   Operation 1181 'mul' 'temp_96' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1182 [1/1] (3.36ns) (grouped into DSP with root node tmp100)   --->   "%temp_98 = mul i8 %a_49_load_1, %b_49_load_1" [mmult_accel.cpp:19]   --->   Operation 1182 'mul' 'temp_98' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1183 [1/2] (3.25ns)   --->   "%a_50_load = load i8* %a_50_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1183 'load' 'a_50_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1184 [1/2] (3.25ns)   --->   "%b_50_load = load i8* %b_50_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1184 'load' 'b_50_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1185 [1/1] (4.17ns)   --->   "%temp_99 = mul i8 %a_50_load, %b_50_load" [mmult_accel.cpp:19]   --->   Operation 1185 'mul' 'temp_99' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1186 [1/2] (3.25ns)   --->   "%a_50_load_1 = load i8* %a_50_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1186 'load' 'a_50_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1187 [1/2] (3.25ns)   --->   "%b_50_load_1 = load i8* %b_50_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1187 'load' 'b_50_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1188 [1/2] (3.25ns)   --->   "%a_51_load = load i8* %a_51_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1188 'load' 'a_51_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1189 [1/2] (3.25ns)   --->   "%b_51_load = load i8* %b_51_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1189 'load' 'b_51_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1190 [1/2] (3.25ns)   --->   "%a_51_load_1 = load i8* %a_51_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1190 'load' 'a_51_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1191 [1/2] (3.25ns)   --->   "%b_51_load_1 = load i8* %b_51_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1191 'load' 'b_51_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1192 [1/1] (4.17ns)   --->   "%temp_102 = mul i8 %a_51_load_1, %b_51_load_1" [mmult_accel.cpp:19]   --->   Operation 1192 'mul' 'temp_102' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1193 [1/2] (3.25ns)   --->   "%a_52_load = load i8* %a_52_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1193 'load' 'a_52_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1194 [1/2] (3.25ns)   --->   "%b_52_load = load i8* %b_52_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1194 'load' 'b_52_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1195 [1/2] (3.25ns)   --->   "%a_52_load_1 = load i8* %a_52_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1195 'load' 'a_52_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1196 [1/2] (3.25ns)   --->   "%b_52_load_1 = load i8* %b_52_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1196 'load' 'b_52_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1197 [1/1] (4.17ns)   --->   "%temp_104 = mul i8 %a_52_load_1, %b_52_load_1" [mmult_accel.cpp:19]   --->   Operation 1197 'mul' 'temp_104' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1198 [1/2] (3.25ns)   --->   "%a_53_load = load i8* %a_53_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1198 'load' 'a_53_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1199 [1/2] (3.25ns)   --->   "%b_53_load = load i8* %b_53_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1199 'load' 'b_53_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1200 [1/2] (3.25ns)   --->   "%a_53_load_1 = load i8* %a_53_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1200 'load' 'a_53_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1201 [1/2] (3.25ns)   --->   "%b_53_load_1 = load i8* %b_53_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1201 'load' 'b_53_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1202 [1/2] (3.25ns)   --->   "%a_54_load = load i8* %a_54_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1202 'load' 'a_54_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1203 [1/2] (3.25ns)   --->   "%b_54_load = load i8* %b_54_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1203 'load' 'b_54_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1204 [1/1] (4.17ns)   --->   "%temp_107 = mul i8 %a_54_load, %b_54_load" [mmult_accel.cpp:19]   --->   Operation 1204 'mul' 'temp_107' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1205 [1/2] (3.25ns)   --->   "%a_54_load_1 = load i8* %a_54_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1205 'load' 'a_54_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1206 [1/2] (3.25ns)   --->   "%b_54_load_1 = load i8* %b_54_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1206 'load' 'b_54_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1207 [1/2] (3.25ns)   --->   "%a_55_load = load i8* %a_55_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1207 'load' 'a_55_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1208 [1/2] (3.25ns)   --->   "%b_55_load = load i8* %b_55_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1208 'load' 'b_55_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1209 [1/1] (4.17ns)   --->   "%temp_109 = mul i8 %a_55_load, %b_55_load" [mmult_accel.cpp:19]   --->   Operation 1209 'mul' 'temp_109' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1210 [1/2] (3.25ns)   --->   "%a_55_load_1 = load i8* %a_55_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1210 'load' 'a_55_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1211 [1/2] (3.25ns)   --->   "%b_55_load_1 = load i8* %b_55_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1211 'load' 'b_55_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1212 [1/2] (3.25ns)   --->   "%a_56_load = load i8* %a_56_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1212 'load' 'a_56_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1213 [1/2] (3.25ns)   --->   "%b_56_load = load i8* %b_56_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1213 'load' 'b_56_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1214 [1/1] (3.36ns) (grouped into DSP with root node tmp115)   --->   "%temp_113 = mul i8 %a_57_load, %b_57_load" [mmult_accel.cpp:19]   --->   Operation 1214 'mul' 'temp_113' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1215 [1/1] (3.36ns) (grouped into DSP with root node tmp117)   --->   "%temp_115 = mul i8 %a_58_load, %b_58_load" [mmult_accel.cpp:19]   --->   Operation 1215 'mul' 'temp_115' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1216 [1/1] (3.36ns) (grouped into DSP with root node tmp118)   --->   "%temp_116 = mul i8 %a_58_load_1, %b_58_load_1" [mmult_accel.cpp:19]   --->   Operation 1216 'mul' 'temp_116' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1217 [1/1] (3.36ns) (grouped into DSP with root node tmp119)   --->   "%temp_118 = mul i8 %a_59_load_1, %b_59_load_1" [mmult_accel.cpp:19]   --->   Operation 1217 'mul' 'temp_118' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1218 [1/2] (3.25ns)   --->   "%a_60_load = load i8* %a_60_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1218 'load' 'a_60_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1219 [1/2] (3.25ns)   --->   "%b_60_load = load i8* %b_60_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1219 'load' 'b_60_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1220 [1/1] (4.17ns)   --->   "%temp_119 = mul i8 %a_60_load, %b_60_load" [mmult_accel.cpp:19]   --->   Operation 1220 'mul' 'temp_119' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1221 [1/2] (3.25ns)   --->   "%a_60_load_1 = load i8* %a_60_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1221 'load' 'a_60_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1222 [1/2] (3.25ns)   --->   "%b_60_load_1 = load i8* %b_60_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1222 'load' 'b_60_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1223 [1/2] (3.25ns)   --->   "%a_61_load = load i8* %a_61_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1223 'load' 'a_61_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1224 [1/2] (3.25ns)   --->   "%b_61_load = load i8* %b_61_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1224 'load' 'b_61_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1225 [1/1] (3.36ns) (grouped into DSP with root node tmp126)   --->   "%temp_123 = mul i8 %a_62_load, %b_62_load" [mmult_accel.cpp:19]   --->   Operation 1225 'mul' 'temp_123' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1226 [1/1] (3.36ns) (grouped into DSP with root node tmp128)   --->   "%temp_125 = mul i8 %a_63_load, %b_63_load" [mmult_accel.cpp:19]   --->   Operation 1226 'mul' 'temp_125' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1227 [1/1] (3.36ns) (grouped into DSP with root node tmp129)   --->   "%temp_126 = mul i8 %a_63_load_1, %b_63_load_1" [mmult_accel.cpp:19]   --->   Operation 1227 'mul' 'temp_126' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1228 [1/1] (3.36ns) (grouped into DSP with root node tmp130)   --->   "%temp_128 = mul i8 %a_64_load_1, %b_64_load_1" [mmult_accel.cpp:19]   --->   Operation 1228 'mul' 'temp_128' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1229 [1/2] (3.25ns)   --->   "%a_65_load = load i8* %a_65_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1229 'load' 'a_65_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1230 [1/2] (3.25ns)   --->   "%b_65_load = load i8* %b_65_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1230 'load' 'b_65_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1231 [1/1] (4.17ns)   --->   "%temp_129 = mul i8 %a_65_load, %b_65_load" [mmult_accel.cpp:19]   --->   Operation 1231 'mul' 'temp_129' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1232 [1/2] (3.25ns)   --->   "%a_65_load_1 = load i8* %a_65_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1232 'load' 'a_65_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1233 [1/2] (3.25ns)   --->   "%b_65_load_1 = load i8* %b_65_addr_1, align 1" [mmult_accel.cpp:19]   --->   Operation 1233 'load' 'b_65_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1234 [1/2] (3.25ns)   --->   "%a_66_load = load i8* %a_66_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1234 'load' 'a_66_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1235 [1/2] (3.25ns)   --->   "%b_66_load = load i8* %b_66_addr, align 1" [mmult_accel.cpp:19]   --->   Operation 1235 'load' 'b_66_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_4 : Operation 1236 [1/1] (3.36ns) (grouped into DSP with root node tmp135)   --->   "%temp_133 = mul i8 %a_67_load, %b_67_load" [mmult_accel.cpp:19]   --->   Operation 1236 'mul' 'temp_133' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1237 [1/1] (3.36ns) (grouped into DSP with root node tmp137)   --->   "%temp_135 = mul i8 %a_68_load, %b_68_load" [mmult_accel.cpp:19]   --->   Operation 1237 'mul' 'temp_135' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1238 [1/1] (3.36ns) (grouped into DSP with root node tmp138)   --->   "%temp_136 = mul i8 %a_68_load_1, %b_68_load_1" [mmult_accel.cpp:19]   --->   Operation 1238 'mul' 'temp_136' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1239 [1/1] (3.36ns) (grouped into DSP with root node tmp139)   --->   "%temp_138 = mul i8 %a_69_load_1, %b_69_load_1" [mmult_accel.cpp:19]   --->   Operation 1239 'mul' 'temp_138' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1240 [1/1] (3.36ns) (grouped into DSP with root node tmp143)   --->   "%temp_140 = mul i8 %a_70_load_1, %b_70_load_1" [mmult_accel.cpp:19]   --->   Operation 1240 'mul' 'temp_140' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1241 [1/1] (3.36ns) (grouped into DSP with root node tmp144)   --->   "%temp_141 = mul i8 %a_71_load, %b_71_load" [mmult_accel.cpp:19]   --->   Operation 1241 'mul' 'temp_141' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1242 [1/1] (3.36ns) (grouped into DSP with root node tmp145)   --->   "%temp_143 = mul i8 %a_72_load, %b_72_load" [mmult_accel.cpp:19]   --->   Operation 1242 'mul' 'temp_143' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1243 [1/1] (3.36ns) (grouped into DSP with root node tmp147)   --->   "%temp_145 = mul i8 %a_73_load, %b_73_load" [mmult_accel.cpp:19]   --->   Operation 1243 'mul' 'temp_145' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1244 [1/1] (3.36ns) (grouped into DSP with root node tmp148)   --->   "%temp_146 = mul i8 %a_73_load_1, %b_73_load_1" [mmult_accel.cpp:19]   --->   Operation 1244 'mul' 'temp_146' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1245 [1/1] (3.36ns) (grouped into DSP with root node tmp149)   --->   "%temp_148 = mul i8 %a_74_load_1, %b_74_load_1" [mmult_accel.cpp:19]   --->   Operation 1245 'mul' 'temp_148' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1246 [1/1] (3.36ns) (grouped into DSP with root node tmp152)   --->   "%temp_150 = mul i8 %a_75_load_1, %b_75_load_1" [mmult_accel.cpp:19]   --->   Operation 1246 'mul' 'temp_150' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1247 [1/1] (3.36ns) (grouped into DSP with root node tmp153)   --->   "%temp_151 = mul i8 %a_76_load, %b_76_load" [mmult_accel.cpp:19]   --->   Operation 1247 'mul' 'temp_151' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1248 [1/1] (3.36ns) (grouped into DSP with root node tmp154)   --->   "%temp_153 = mul i8 %a_77_load, %b_77_load" [mmult_accel.cpp:19]   --->   Operation 1248 'mul' 'temp_153' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1249 [1/1] (3.36ns) (grouped into DSP with root node tmp156)   --->   "%temp_155 = mul i8 %a_78_load, %b_78_load" [mmult_accel.cpp:19]   --->   Operation 1249 'mul' 'temp_155' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1250 [1/1] (3.36ns) (grouped into DSP with root node tmp157)   --->   "%temp_156 = mul i8 %a_78_load_1, %b_78_load_1" [mmult_accel.cpp:19]   --->   Operation 1250 'mul' 'temp_156' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1251 [1/1] (3.36ns) (grouped into DSP with root node tmp158)   --->   "%temp_158 = mul i8 %a_79_load_1, %b_79_load_1" [mmult_accel.cpp:19]   --->   Operation 1251 'mul' 'temp_158' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1252 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp36 = add i8 %temp_32, %temp_33" [mmult_accel.cpp:20]   --->   Operation 1252 'add' 'tmp36' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1253 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp38 = add i8 %temp_34, %temp_35" [mmult_accel.cpp:20]   --->   Operation 1253 'add' 'tmp38' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1254 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp40 = add i8 %temp_37, %temp_38" [mmult_accel.cpp:20]   --->   Operation 1254 'add' 'tmp40' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1255 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp39 = add i8 %tmp40, %temp_36" [mmult_accel.cpp:20]   --->   Operation 1255 'add' 'tmp39' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1256 [1/1] (1.91ns)   --->   "%tmp37 = add i8 %tmp39, %tmp38" [mmult_accel.cpp:20]   --->   Operation 1256 'add' 'tmp37' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1257 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp75 = add i8 %temp_72, %temp_73" [mmult_accel.cpp:20]   --->   Operation 1257 'add' 'tmp75' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1258 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp77 = add i8 %temp_74, %temp_75" [mmult_accel.cpp:20]   --->   Operation 1258 'add' 'tmp77' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1259 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp79 = add i8 %temp_77, %temp_78" [mmult_accel.cpp:20]   --->   Operation 1259 'add' 'tmp79' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1260 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp78 = add i8 %tmp79, %temp_76" [mmult_accel.cpp:20]   --->   Operation 1260 'add' 'tmp78' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1261 [1/1] (1.91ns)   --->   "%tmp76 = add i8 %tmp78, %tmp77" [mmult_accel.cpp:20]   --->   Operation 1261 'add' 'tmp76' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1262 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp96 = add i8 %temp_92, %temp_93" [mmult_accel.cpp:20]   --->   Operation 1262 'add' 'tmp96' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1263 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp98 = add i8 %temp_94, %temp_95" [mmult_accel.cpp:20]   --->   Operation 1263 'add' 'tmp98' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1264 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp100 = add i8 %temp_97, %temp_98" [mmult_accel.cpp:20]   --->   Operation 1264 'add' 'tmp100' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1265 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp99 = add i8 %tmp100, %temp_96" [mmult_accel.cpp:20]   --->   Operation 1265 'add' 'tmp99' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1266 [1/1] (1.91ns)   --->   "%tmp97 = add i8 %tmp99, %tmp98" [mmult_accel.cpp:20]   --->   Operation 1266 'add' 'tmp97' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1267 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp115 = add i8 %temp_112, %temp_113" [mmult_accel.cpp:20]   --->   Operation 1267 'add' 'tmp115' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1268 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp117 = add i8 %temp_114, %temp_115" [mmult_accel.cpp:20]   --->   Operation 1268 'add' 'tmp117' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1269 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp119 = add i8 %temp_117, %temp_118" [mmult_accel.cpp:20]   --->   Operation 1269 'add' 'tmp119' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1270 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp118 = add i8 %tmp119, %temp_116" [mmult_accel.cpp:20]   --->   Operation 1270 'add' 'tmp118' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1271 [1/1] (1.91ns)   --->   "%tmp116 = add i8 %tmp118, %tmp117" [mmult_accel.cpp:20]   --->   Operation 1271 'add' 'tmp116' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1272 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp126 = add i8 %temp_122, %temp_123" [mmult_accel.cpp:20]   --->   Operation 1272 'add' 'tmp126' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1273 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp128 = add i8 %temp_124, %temp_125" [mmult_accel.cpp:20]   --->   Operation 1273 'add' 'tmp128' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1274 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp130 = add i8 %temp_127, %temp_128" [mmult_accel.cpp:20]   --->   Operation 1274 'add' 'tmp130' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1275 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp129 = add i8 %tmp130, %temp_126" [mmult_accel.cpp:20]   --->   Operation 1275 'add' 'tmp129' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1276 [1/1] (1.91ns)   --->   "%tmp127 = add i8 %tmp129, %tmp128" [mmult_accel.cpp:20]   --->   Operation 1276 'add' 'tmp127' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1277 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp135 = add i8 %temp_132, %temp_133" [mmult_accel.cpp:20]   --->   Operation 1277 'add' 'tmp135' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1278 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp137 = add i8 %temp_134, %temp_135" [mmult_accel.cpp:20]   --->   Operation 1278 'add' 'tmp137' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1279 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp139 = add i8 %temp_137, %temp_138" [mmult_accel.cpp:20]   --->   Operation 1279 'add' 'tmp139' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1280 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp138 = add i8 %tmp139, %temp_136" [mmult_accel.cpp:20]   --->   Operation 1280 'add' 'tmp138' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1281 [1/1] (1.91ns)   --->   "%tmp136 = add i8 %tmp138, %tmp137" [mmult_accel.cpp:20]   --->   Operation 1281 'add' 'tmp136' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1282 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp143 = add i8 %temp_139, %temp_140" [mmult_accel.cpp:20]   --->   Operation 1282 'add' 'tmp143' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1283 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp145 = add i8 %temp_142, %temp_143" [mmult_accel.cpp:20]   --->   Operation 1283 'add' 'tmp145' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1284 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp144 = add i8 %tmp145, %temp_141" [mmult_accel.cpp:20]   --->   Operation 1284 'add' 'tmp144' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1285 [1/1] (1.91ns)   --->   "%tmp142 = add i8 %tmp144, %tmp143" [mmult_accel.cpp:20]   --->   Operation 1285 'add' 'tmp142' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1286 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp147 = add i8 %temp_144, %temp_145" [mmult_accel.cpp:20]   --->   Operation 1286 'add' 'tmp147' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1287 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp149 = add i8 %temp_147, %temp_148" [mmult_accel.cpp:20]   --->   Operation 1287 'add' 'tmp149' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1288 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp148 = add i8 %tmp149, %temp_146" [mmult_accel.cpp:20]   --->   Operation 1288 'add' 'tmp148' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1289 [1/1] (1.91ns)   --->   "%tmp146 = add i8 %tmp148, %tmp147" [mmult_accel.cpp:20]   --->   Operation 1289 'add' 'tmp146' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1290 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp152 = add i8 %temp_149, %temp_150" [mmult_accel.cpp:20]   --->   Operation 1290 'add' 'tmp152' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1291 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp154 = add i8 %temp_152, %temp_153" [mmult_accel.cpp:20]   --->   Operation 1291 'add' 'tmp154' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1292 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp153 = add i8 %tmp154, %temp_151" [mmult_accel.cpp:20]   --->   Operation 1292 'add' 'tmp153' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1293 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp156 = add i8 %temp_154, %temp_155" [mmult_accel.cpp:20]   --->   Operation 1293 'add' 'tmp156' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1294 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp158 = add i8 %temp_157, %temp_158" [mmult_accel.cpp:20]   --->   Operation 1294 'add' 'tmp158' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1295 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp157 = add i8 %tmp158, %temp_156" [mmult_accel.cpp:20]   --->   Operation 1295 'add' 'tmp157' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1296 [1/1] (1.91ns)   --->   "%tmp155 = add i8 %tmp157, %tmp156" [mmult_accel.cpp:20]   --->   Operation 1296 'add' 'tmp155' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.3>
ST_5 : Operation 1297 [1/1] (3.36ns) (grouped into DSP with root node tmp6)   --->   "%temp_1 = mul i8 %a_0_load_1, %b_0_load_1" [mmult_accel.cpp:19]   --->   Operation 1297 'mul' 'temp_1' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1298 [1/1] (3.36ns) (grouped into DSP with root node tmp7)   --->   "%temp_2 = mul i8 %a_1_load, %b_1_load" [mmult_accel.cpp:19]   --->   Operation 1298 'mul' 'temp_2' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1299 [1/1] (3.36ns) (grouped into DSP with root node tmp8)   --->   "%temp_4 = mul i8 %a_2_load, %b_2_load" [mmult_accel.cpp:19]   --->   Operation 1299 'mul' 'temp_4' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1300 [1/1] (3.36ns) (grouped into DSP with root node tmp10)   --->   "%temp_6 = mul i8 %a_3_load, %b_3_load" [mmult_accel.cpp:19]   --->   Operation 1300 'mul' 'temp_6' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1301 [1/1] (3.36ns) (grouped into DSP with root node tmp11)   --->   "%temp_7 = mul i8 %a_3_load_1, %b_3_load_1" [mmult_accel.cpp:19]   --->   Operation 1301 'mul' 'temp_7' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1302 [1/1] (3.36ns) (grouped into DSP with root node tmp12)   --->   "%temp_9 = mul i8 %a_4_load_1, %b_4_load_1" [mmult_accel.cpp:19]   --->   Operation 1302 'mul' 'temp_9' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1303 [1/1] (3.36ns) (grouped into DSP with root node tmp15)   --->   "%temp_10 = mul i8 %a_5_load_1, %b_5_load_1" [mmult_accel.cpp:19]   --->   Operation 1303 'mul' 'temp_10' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1304 [1/1] (3.36ns) (grouped into DSP with root node tmp16)   --->   "%temp_11 = mul i8 %a_6_load, %b_6_load" [mmult_accel.cpp:19]   --->   Operation 1304 'mul' 'temp_11' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1305 [1/1] (3.36ns) (grouped into DSP with root node tmp17)   --->   "%temp_13 = mul i8 %a_7_load, %b_7_load" [mmult_accel.cpp:19]   --->   Operation 1305 'mul' 'temp_13' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1306 [1/1] (3.36ns) (grouped into DSP with root node tmp19)   --->   "%temp_15 = mul i8 %a_8_load, %b_8_load" [mmult_accel.cpp:19]   --->   Operation 1306 'mul' 'temp_15' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1307 [1/1] (3.36ns) (grouped into DSP with root node tmp20)   --->   "%temp_16 = mul i8 %a_8_load_1, %b_8_load_1" [mmult_accel.cpp:19]   --->   Operation 1307 'mul' 'temp_16' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1308 [1/1] (3.36ns) (grouped into DSP with root node tmp21)   --->   "%temp_18 = mul i8 %a_9_load_1, %b_9_load_1" [mmult_accel.cpp:19]   --->   Operation 1308 'mul' 'temp_18' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1309 [1/1] (3.36ns) (grouped into DSP with root node tmp25)   --->   "%temp_20 = mul i8 %a_10_load_1, %b_10_load_1" [mmult_accel.cpp:19]   --->   Operation 1309 'mul' 'temp_20' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1310 [1/1] (3.36ns) (grouped into DSP with root node tmp26)   --->   "%temp_21 = mul i8 %a_11_load, %b_11_load" [mmult_accel.cpp:19]   --->   Operation 1310 'mul' 'temp_21' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1311 [1/1] (3.36ns) (grouped into DSP with root node tmp27)   --->   "%temp_23 = mul i8 %a_12_load, %b_12_load" [mmult_accel.cpp:19]   --->   Operation 1311 'mul' 'temp_23' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1312 [1/1] (3.36ns) (grouped into DSP with root node tmp29)   --->   "%temp_25 = mul i8 %a_13_load, %b_13_load" [mmult_accel.cpp:19]   --->   Operation 1312 'mul' 'temp_25' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1313 [1/1] (3.36ns) (grouped into DSP with root node tmp30)   --->   "%temp_26 = mul i8 %a_13_load_1, %b_13_load_1" [mmult_accel.cpp:19]   --->   Operation 1313 'mul' 'temp_26' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1314 [1/1] (3.36ns) (grouped into DSP with root node tmp31)   --->   "%temp_28 = mul i8 %a_14_load_1, %b_14_load_1" [mmult_accel.cpp:19]   --->   Operation 1314 'mul' 'temp_28' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1315 [1/1] (3.36ns) (grouped into DSP with root node tmp34)   --->   "%temp_30 = mul i8 %a_15_load_1, %b_15_load_1" [mmult_accel.cpp:19]   --->   Operation 1315 'mul' 'temp_30' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1316 [1/1] (3.36ns) (grouped into DSP with root node tmp35)   --->   "%temp_31 = mul i8 %a_16_load, %b_16_load" [mmult_accel.cpp:19]   --->   Operation 1316 'mul' 'temp_31' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1317 [1/1] (3.36ns) (grouped into DSP with root node tmp45)   --->   "%temp_40 = mul i8 %a_20_load_1, %b_20_load_1" [mmult_accel.cpp:19]   --->   Operation 1317 'mul' 'temp_40' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1318 [1/1] (3.36ns) (grouped into DSP with root node tmp46)   --->   "%temp_41 = mul i8 %a_21_load, %b_21_load" [mmult_accel.cpp:19]   --->   Operation 1318 'mul' 'temp_41' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1319 [1/1] (3.36ns) (grouped into DSP with root node tmp47)   --->   "%temp_43 = mul i8 %a_22_load, %b_22_load" [mmult_accel.cpp:19]   --->   Operation 1319 'mul' 'temp_43' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1320 [1/1] (3.36ns) (grouped into DSP with root node tmp49)   --->   "%temp_45 = mul i8 %a_23_load, %b_23_load" [mmult_accel.cpp:19]   --->   Operation 1320 'mul' 'temp_45' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1321 [1/1] (3.36ns) (grouped into DSP with root node tmp50)   --->   "%temp_46 = mul i8 %a_23_load_1, %b_23_load_1" [mmult_accel.cpp:19]   --->   Operation 1321 'mul' 'temp_46' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1322 [1/1] (3.36ns) (grouped into DSP with root node tmp51)   --->   "%temp_48 = mul i8 %a_24_load_1, %b_24_load_1" [mmult_accel.cpp:19]   --->   Operation 1322 'mul' 'temp_48' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1323 [1/1] (3.36ns) (grouped into DSP with root node tmp54)   --->   "%temp_50 = mul i8 %a_25_load_1, %b_25_load_1" [mmult_accel.cpp:19]   --->   Operation 1323 'mul' 'temp_50' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1324 [1/1] (3.36ns) (grouped into DSP with root node tmp55)   --->   "%temp_51 = mul i8 %a_26_load, %b_26_load" [mmult_accel.cpp:19]   --->   Operation 1324 'mul' 'temp_51' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1325 [1/1] (3.36ns) (grouped into DSP with root node tmp56)   --->   "%temp_53 = mul i8 %a_27_load, %b_27_load" [mmult_accel.cpp:19]   --->   Operation 1325 'mul' 'temp_53' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1326 [1/1] (3.36ns) (grouped into DSP with root node tmp58)   --->   "%temp_55 = mul i8 %a_28_load, %b_28_load" [mmult_accel.cpp:19]   --->   Operation 1326 'mul' 'temp_55' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1327 [1/1] (3.36ns) (grouped into DSP with root node tmp59)   --->   "%temp_56 = mul i8 %a_28_load_1, %b_28_load_1" [mmult_accel.cpp:19]   --->   Operation 1327 'mul' 'temp_56' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1328 [1/1] (3.36ns) (grouped into DSP with root node tmp60)   --->   "%temp_58 = mul i8 %a_29_load_1, %b_29_load_1" [mmult_accel.cpp:19]   --->   Operation 1328 'mul' 'temp_58' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1329 [1/1] (3.36ns) (grouped into DSP with root node tmp64)   --->   "%temp_60 = mul i8 %a_30_load_1, %b_30_load_1" [mmult_accel.cpp:19]   --->   Operation 1329 'mul' 'temp_60' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1330 [1/1] (3.36ns) (grouped into DSP with root node tmp65)   --->   "%temp_61 = mul i8 %a_31_load, %b_31_load" [mmult_accel.cpp:19]   --->   Operation 1330 'mul' 'temp_61' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1331 [1/1] (3.36ns) (grouped into DSP with root node tmp66)   --->   "%temp_63 = mul i8 %a_32_load, %b_32_load" [mmult_accel.cpp:19]   --->   Operation 1331 'mul' 'temp_63' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1332 [1/1] (3.36ns) (grouped into DSP with root node tmp68)   --->   "%temp_65 = mul i8 %a_33_load, %b_33_load" [mmult_accel.cpp:19]   --->   Operation 1332 'mul' 'temp_65' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1333 [1/1] (3.36ns) (grouped into DSP with root node tmp69)   --->   "%temp_66 = mul i8 %a_33_load_1, %b_33_load_1" [mmult_accel.cpp:19]   --->   Operation 1333 'mul' 'temp_66' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1334 [1/1] (3.36ns) (grouped into DSP with root node tmp70)   --->   "%temp_68 = mul i8 %a_34_load_1, %b_34_load_1" [mmult_accel.cpp:19]   --->   Operation 1334 'mul' 'temp_68' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1335 [1/1] (3.36ns) (grouped into DSP with root node tmp73)   --->   "%temp_70 = mul i8 %a_35_load_1, %b_35_load_1" [mmult_accel.cpp:19]   --->   Operation 1335 'mul' 'temp_70' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1336 [1/1] (3.36ns) (grouped into DSP with root node tmp74)   --->   "%temp_71 = mul i8 %a_36_load, %b_36_load" [mmult_accel.cpp:19]   --->   Operation 1336 'mul' 'temp_71' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1337 [1/1] (3.36ns) (grouped into DSP with root node tmp85)   --->   "%temp_80 = mul i8 %a_40_load_1, %b_40_load_1" [mmult_accel.cpp:19]   --->   Operation 1337 'mul' 'temp_80' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1338 [1/1] (3.36ns) (grouped into DSP with root node tmp86)   --->   "%temp_81 = mul i8 %a_41_load, %b_41_load" [mmult_accel.cpp:19]   --->   Operation 1338 'mul' 'temp_81' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1339 [1/1] (3.36ns) (grouped into DSP with root node tmp87)   --->   "%temp_83 = mul i8 %a_42_load, %b_42_load" [mmult_accel.cpp:19]   --->   Operation 1339 'mul' 'temp_83' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1340 [1/1] (3.36ns) (grouped into DSP with root node tmp89)   --->   "%temp_85 = mul i8 %a_43_load, %b_43_load" [mmult_accel.cpp:19]   --->   Operation 1340 'mul' 'temp_85' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1341 [1/1] (3.36ns) (grouped into DSP with root node tmp90)   --->   "%temp_86 = mul i8 %a_43_load_1, %b_43_load_1" [mmult_accel.cpp:19]   --->   Operation 1341 'mul' 'temp_86' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1342 [1/1] (3.36ns) (grouped into DSP with root node tmp91)   --->   "%temp_88 = mul i8 %a_44_load_1, %b_44_load_1" [mmult_accel.cpp:19]   --->   Operation 1342 'mul' 'temp_88' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1343 [1/1] (3.36ns) (grouped into DSP with root node tmp94)   --->   "%temp_90 = mul i8 %a_45_load_1, %b_45_load_1" [mmult_accel.cpp:19]   --->   Operation 1343 'mul' 'temp_90' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1344 [1/1] (3.36ns) (grouped into DSP with root node tmp95)   --->   "%temp_91 = mul i8 %a_46_load, %b_46_load" [mmult_accel.cpp:19]   --->   Operation 1344 'mul' 'temp_91' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1345 [1/1] (3.36ns) (grouped into DSP with root node tmp104)   --->   "%temp_100 = mul i8 %a_50_load_1, %b_50_load_1" [mmult_accel.cpp:19]   --->   Operation 1345 'mul' 'temp_100' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1346 [1/1] (3.36ns) (grouped into DSP with root node tmp105)   --->   "%temp_101 = mul i8 %a_51_load, %b_51_load" [mmult_accel.cpp:19]   --->   Operation 1346 'mul' 'temp_101' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1347 [1/1] (3.36ns) (grouped into DSP with root node tmp106)   --->   "%temp_103 = mul i8 %a_52_load, %b_52_load" [mmult_accel.cpp:19]   --->   Operation 1347 'mul' 'temp_103' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1348 [1/1] (3.36ns) (grouped into DSP with root node tmp108)   --->   "%temp_105 = mul i8 %a_53_load, %b_53_load" [mmult_accel.cpp:19]   --->   Operation 1348 'mul' 'temp_105' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1349 [1/1] (3.36ns) (grouped into DSP with root node tmp109)   --->   "%temp_106 = mul i8 %a_53_load_1, %b_53_load_1" [mmult_accel.cpp:19]   --->   Operation 1349 'mul' 'temp_106' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1350 [1/1] (3.36ns) (grouped into DSP with root node tmp110)   --->   "%temp_108 = mul i8 %a_54_load_1, %b_54_load_1" [mmult_accel.cpp:19]   --->   Operation 1350 'mul' 'temp_108' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1351 [1/1] (3.36ns) (grouped into DSP with root node tmp113)   --->   "%temp_110 = mul i8 %a_55_load_1, %b_55_load_1" [mmult_accel.cpp:19]   --->   Operation 1351 'mul' 'temp_110' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1352 [1/1] (3.36ns) (grouped into DSP with root node tmp114)   --->   "%temp_111 = mul i8 %a_56_load, %b_56_load" [mmult_accel.cpp:19]   --->   Operation 1352 'mul' 'temp_111' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1353 [1/1] (3.36ns) (grouped into DSP with root node tmp124)   --->   "%temp_120 = mul i8 %a_60_load_1, %b_60_load_1" [mmult_accel.cpp:19]   --->   Operation 1353 'mul' 'temp_120' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1354 [1/1] (3.36ns) (grouped into DSP with root node tmp125)   --->   "%temp_121 = mul i8 %a_61_load, %b_61_load" [mmult_accel.cpp:19]   --->   Operation 1354 'mul' 'temp_121' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1355 [1/1] (3.36ns) (grouped into DSP with root node tmp133)   --->   "%temp_130 = mul i8 %a_65_load_1, %b_65_load_1" [mmult_accel.cpp:19]   --->   Operation 1355 'mul' 'temp_130' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1356 [1/1] (3.36ns) (grouped into DSP with root node tmp134)   --->   "%temp_131 = mul i8 %a_66_load, %b_66_load" [mmult_accel.cpp:19]   --->   Operation 1356 'mul' 'temp_131' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1357 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp6 = add i8 %temp, %temp_1" [mmult_accel.cpp:20]   --->   Operation 1357 'add' 'tmp6' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1358 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp8 = add i8 %temp_3, %temp_4" [mmult_accel.cpp:20]   --->   Operation 1358 'add' 'tmp8' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1359 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp7 = add i8 %tmp8, %temp_2" [mmult_accel.cpp:20]   --->   Operation 1359 'add' 'tmp7' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1360 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp10 = add i8 %temp_5, %temp_6" [mmult_accel.cpp:20]   --->   Operation 1360 'add' 'tmp10' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1361 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp12 = add i8 %temp_8, %temp_9" [mmult_accel.cpp:20]   --->   Operation 1361 'add' 'tmp12' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1362 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp11 = add i8 %tmp12, %temp_7" [mmult_accel.cpp:20]   --->   Operation 1362 'add' 'tmp11' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1363 [1/1] (1.91ns)   --->   "%tmp9 = add i8 %tmp11, %tmp10" [mmult_accel.cpp:20]   --->   Operation 1363 'add' 'tmp9' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1364 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp15 = add i8 %temp_s, %temp_10" [mmult_accel.cpp:20]   --->   Operation 1364 'add' 'tmp15' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1365 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp17 = add i8 %temp_12, %temp_13" [mmult_accel.cpp:20]   --->   Operation 1365 'add' 'tmp17' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1366 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp16 = add i8 %tmp17, %temp_11" [mmult_accel.cpp:20]   --->   Operation 1366 'add' 'tmp16' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1367 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp19 = add i8 %temp_14, %temp_15" [mmult_accel.cpp:20]   --->   Operation 1367 'add' 'tmp19' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1368 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp21 = add i8 %temp_17, %temp_18" [mmult_accel.cpp:20]   --->   Operation 1368 'add' 'tmp21' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1369 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp20 = add i8 %tmp21, %temp_16" [mmult_accel.cpp:20]   --->   Operation 1369 'add' 'tmp20' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1370 [1/1] (1.91ns)   --->   "%tmp18 = add i8 %tmp20, %tmp19" [mmult_accel.cpp:20]   --->   Operation 1370 'add' 'tmp18' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1371 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp25 = add i8 %temp_19, %temp_20" [mmult_accel.cpp:20]   --->   Operation 1371 'add' 'tmp25' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1372 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp27 = add i8 %temp_22, %temp_23" [mmult_accel.cpp:20]   --->   Operation 1372 'add' 'tmp27' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1373 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp26 = add i8 %tmp27, %temp_21" [mmult_accel.cpp:20]   --->   Operation 1373 'add' 'tmp26' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1374 [1/1] (1.91ns)   --->   "%tmp24 = add i8 %tmp26, %tmp25" [mmult_accel.cpp:20]   --->   Operation 1374 'add' 'tmp24' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1375 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp29 = add i8 %temp_24, %temp_25" [mmult_accel.cpp:20]   --->   Operation 1375 'add' 'tmp29' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1376 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp31 = add i8 %temp_27, %temp_28" [mmult_accel.cpp:20]   --->   Operation 1376 'add' 'tmp31' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1377 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp30 = add i8 %tmp31, %temp_26" [mmult_accel.cpp:20]   --->   Operation 1377 'add' 'tmp30' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1378 [1/1] (1.91ns)   --->   "%tmp28 = add i8 %tmp30, %tmp29" [mmult_accel.cpp:20]   --->   Operation 1378 'add' 'tmp28' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1379 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp34 = add i8 %temp_29, %temp_30" [mmult_accel.cpp:20]   --->   Operation 1379 'add' 'tmp34' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1380 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp35 = add i8 %tmp36, %temp_31" [mmult_accel.cpp:20]   --->   Operation 1380 'add' 'tmp35' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp33 = add i8 %tmp35, %tmp34" [mmult_accel.cpp:20]   --->   Operation 1381 'add' 'tmp33' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1382 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp32 = add i8 %tmp37, %tmp33" [mmult_accel.cpp:20]   --->   Operation 1382 'add' 'tmp32' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1383 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp45 = add i8 %temp_39, %temp_40" [mmult_accel.cpp:20]   --->   Operation 1383 'add' 'tmp45' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1384 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp47 = add i8 %temp_42, %temp_43" [mmult_accel.cpp:20]   --->   Operation 1384 'add' 'tmp47' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1385 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp46 = add i8 %tmp47, %temp_41" [mmult_accel.cpp:20]   --->   Operation 1385 'add' 'tmp46' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1386 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp49 = add i8 %temp_44, %temp_45" [mmult_accel.cpp:20]   --->   Operation 1386 'add' 'tmp49' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1387 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp51 = add i8 %temp_47, %temp_48" [mmult_accel.cpp:20]   --->   Operation 1387 'add' 'tmp51' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1388 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp50 = add i8 %tmp51, %temp_46" [mmult_accel.cpp:20]   --->   Operation 1388 'add' 'tmp50' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1389 [1/1] (1.91ns)   --->   "%tmp48 = add i8 %tmp50, %tmp49" [mmult_accel.cpp:20]   --->   Operation 1389 'add' 'tmp48' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1390 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp54 = add i8 %temp_49, %temp_50" [mmult_accel.cpp:20]   --->   Operation 1390 'add' 'tmp54' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1391 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp56 = add i8 %temp_52, %temp_53" [mmult_accel.cpp:20]   --->   Operation 1391 'add' 'tmp56' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1392 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp55 = add i8 %tmp56, %temp_51" [mmult_accel.cpp:20]   --->   Operation 1392 'add' 'tmp55' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1393 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp58 = add i8 %temp_54, %temp_55" [mmult_accel.cpp:20]   --->   Operation 1393 'add' 'tmp58' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1394 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp60 = add i8 %temp_57, %temp_58" [mmult_accel.cpp:20]   --->   Operation 1394 'add' 'tmp60' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1395 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp59 = add i8 %tmp60, %temp_56" [mmult_accel.cpp:20]   --->   Operation 1395 'add' 'tmp59' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1396 [1/1] (1.91ns)   --->   "%tmp57 = add i8 %tmp59, %tmp58" [mmult_accel.cpp:20]   --->   Operation 1396 'add' 'tmp57' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1397 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp64 = add i8 %temp_59, %temp_60" [mmult_accel.cpp:20]   --->   Operation 1397 'add' 'tmp64' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1398 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp66 = add i8 %temp_62, %temp_63" [mmult_accel.cpp:20]   --->   Operation 1398 'add' 'tmp66' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1399 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp65 = add i8 %tmp66, %temp_61" [mmult_accel.cpp:20]   --->   Operation 1399 'add' 'tmp65' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1400 [1/1] (1.91ns)   --->   "%tmp63 = add i8 %tmp65, %tmp64" [mmult_accel.cpp:20]   --->   Operation 1400 'add' 'tmp63' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1401 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp68 = add i8 %temp_64, %temp_65" [mmult_accel.cpp:20]   --->   Operation 1401 'add' 'tmp68' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1402 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp70 = add i8 %temp_67, %temp_68" [mmult_accel.cpp:20]   --->   Operation 1402 'add' 'tmp70' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1403 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp69 = add i8 %tmp70, %temp_66" [mmult_accel.cpp:20]   --->   Operation 1403 'add' 'tmp69' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1404 [1/1] (1.91ns)   --->   "%tmp67 = add i8 %tmp69, %tmp68" [mmult_accel.cpp:20]   --->   Operation 1404 'add' 'tmp67' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1405 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp73 = add i8 %temp_69, %temp_70" [mmult_accel.cpp:20]   --->   Operation 1405 'add' 'tmp73' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1406 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp74 = add i8 %tmp75, %temp_71" [mmult_accel.cpp:20]   --->   Operation 1406 'add' 'tmp74' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp72 = add i8 %tmp74, %tmp73" [mmult_accel.cpp:20]   --->   Operation 1407 'add' 'tmp72' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1408 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp71 = add i8 %tmp76, %tmp72" [mmult_accel.cpp:20]   --->   Operation 1408 'add' 'tmp71' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1409 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp85 = add i8 %temp_79, %temp_80" [mmult_accel.cpp:20]   --->   Operation 1409 'add' 'tmp85' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1410 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp87 = add i8 %temp_82, %temp_83" [mmult_accel.cpp:20]   --->   Operation 1410 'add' 'tmp87' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1411 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp86 = add i8 %tmp87, %temp_81" [mmult_accel.cpp:20]   --->   Operation 1411 'add' 'tmp86' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1412 [1/1] (1.91ns)   --->   "%tmp84 = add i8 %tmp86, %tmp85" [mmult_accel.cpp:20]   --->   Operation 1412 'add' 'tmp84' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1413 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp89 = add i8 %temp_84, %temp_85" [mmult_accel.cpp:20]   --->   Operation 1413 'add' 'tmp89' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1414 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp91 = add i8 %temp_87, %temp_88" [mmult_accel.cpp:20]   --->   Operation 1414 'add' 'tmp91' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1415 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp90 = add i8 %tmp91, %temp_86" [mmult_accel.cpp:20]   --->   Operation 1415 'add' 'tmp90' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1416 [1/1] (1.91ns)   --->   "%tmp88 = add i8 %tmp90, %tmp89" [mmult_accel.cpp:20]   --->   Operation 1416 'add' 'tmp88' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1417 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp94 = add i8 %temp_89, %temp_90" [mmult_accel.cpp:20]   --->   Operation 1417 'add' 'tmp94' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1418 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp95 = add i8 %tmp96, %temp_91" [mmult_accel.cpp:20]   --->   Operation 1418 'add' 'tmp95' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp93 = add i8 %tmp95, %tmp94" [mmult_accel.cpp:20]   --->   Operation 1419 'add' 'tmp93' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1420 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp92 = add i8 %tmp97, %tmp93" [mmult_accel.cpp:20]   --->   Operation 1420 'add' 'tmp92' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1421 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp104 = add i8 %temp_99, %temp_100" [mmult_accel.cpp:20]   --->   Operation 1421 'add' 'tmp104' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1422 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp106 = add i8 %temp_102, %temp_103" [mmult_accel.cpp:20]   --->   Operation 1422 'add' 'tmp106' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1423 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp105 = add i8 %tmp106, %temp_101" [mmult_accel.cpp:20]   --->   Operation 1423 'add' 'tmp105' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1424 [1/1] (1.91ns)   --->   "%tmp103 = add i8 %tmp105, %tmp104" [mmult_accel.cpp:20]   --->   Operation 1424 'add' 'tmp103' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1425 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp108 = add i8 %temp_104, %temp_105" [mmult_accel.cpp:20]   --->   Operation 1425 'add' 'tmp108' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1426 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp110 = add i8 %temp_107, %temp_108" [mmult_accel.cpp:20]   --->   Operation 1426 'add' 'tmp110' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1427 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp109 = add i8 %tmp110, %temp_106" [mmult_accel.cpp:20]   --->   Operation 1427 'add' 'tmp109' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1428 [1/1] (1.91ns)   --->   "%tmp107 = add i8 %tmp109, %tmp108" [mmult_accel.cpp:20]   --->   Operation 1428 'add' 'tmp107' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1429 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp113 = add i8 %temp_109, %temp_110" [mmult_accel.cpp:20]   --->   Operation 1429 'add' 'tmp113' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1430 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp114 = add i8 %tmp115, %temp_111" [mmult_accel.cpp:20]   --->   Operation 1430 'add' 'tmp114' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp112 = add i8 %tmp114, %tmp113" [mmult_accel.cpp:20]   --->   Operation 1431 'add' 'tmp112' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1432 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp111 = add i8 %tmp116, %tmp112" [mmult_accel.cpp:20]   --->   Operation 1432 'add' 'tmp111' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1433 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp124 = add i8 %temp_119, %temp_120" [mmult_accel.cpp:20]   --->   Operation 1433 'add' 'tmp124' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1434 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp125 = add i8 %tmp126, %temp_121" [mmult_accel.cpp:20]   --->   Operation 1434 'add' 'tmp125' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp123 = add i8 %tmp125, %tmp124" [mmult_accel.cpp:20]   --->   Operation 1435 'add' 'tmp123' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1436 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp122 = add i8 %tmp127, %tmp123" [mmult_accel.cpp:20]   --->   Operation 1436 'add' 'tmp122' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1437 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp133 = add i8 %temp_129, %temp_130" [mmult_accel.cpp:20]   --->   Operation 1437 'add' 'tmp133' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1438 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp134 = add i8 %tmp135, %temp_131" [mmult_accel.cpp:20]   --->   Operation 1438 'add' 'tmp134' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp132 = add i8 %tmp134, %tmp133" [mmult_accel.cpp:20]   --->   Operation 1439 'add' 'tmp132' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1440 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp131 = add i8 %tmp136, %tmp132" [mmult_accel.cpp:20]   --->   Operation 1440 'add' 'tmp131' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp141 = add i8 %tmp146, %tmp142" [mmult_accel.cpp:20]   --->   Operation 1441 'add' 'tmp141' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp151 = add i8 %tmp153, %tmp152" [mmult_accel.cpp:20]   --->   Operation 1442 'add' 'tmp151' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1443 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp150 = add i8 %tmp155, %tmp151" [mmult_accel.cpp:20]   --->   Operation 1443 'add' 'tmp150' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1444 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp140 = add i8 %tmp150, %tmp141" [mmult_accel.cpp:20]   --->   Operation 1444 'add' 'tmp140' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.33>
ST_6 : Operation 1445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i8 %tmp7, %tmp6" [mmult_accel.cpp:20]   --->   Operation 1445 'add' 'tmp5' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1446 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp4 = add i8 %tmp9, %tmp5" [mmult_accel.cpp:20]   --->   Operation 1446 'add' 'tmp4' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i8 %tmp16, %tmp15" [mmult_accel.cpp:20]   --->   Operation 1447 'add' 'tmp14' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1448 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp13 = add i8 %tmp18, %tmp14" [mmult_accel.cpp:20]   --->   Operation 1448 'add' 'tmp13' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp13, %tmp4" [mmult_accel.cpp:20]   --->   Operation 1449 'add' 'tmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp23 = add i8 %tmp28, %tmp24" [mmult_accel.cpp:20]   --->   Operation 1450 'add' 'tmp23' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1451 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp22 = add i8 %tmp32, %tmp23" [mmult_accel.cpp:20]   --->   Operation 1451 'add' 'tmp22' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1452 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp2 = add i8 %tmp22, %tmp3" [mmult_accel.cpp:20]   --->   Operation 1452 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp44 = add i8 %tmp46, %tmp45" [mmult_accel.cpp:20]   --->   Operation 1453 'add' 'tmp44' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1454 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp43 = add i8 %tmp48, %tmp44" [mmult_accel.cpp:20]   --->   Operation 1454 'add' 'tmp43' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp53 = add i8 %tmp55, %tmp54" [mmult_accel.cpp:20]   --->   Operation 1455 'add' 'tmp53' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1456 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp52 = add i8 %tmp57, %tmp53" [mmult_accel.cpp:20]   --->   Operation 1456 'add' 'tmp52' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp42 = add i8 %tmp52, %tmp43" [mmult_accel.cpp:20]   --->   Operation 1457 'add' 'tmp42' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp62 = add i8 %tmp67, %tmp63" [mmult_accel.cpp:20]   --->   Operation 1458 'add' 'tmp62' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1459 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp61 = add i8 %tmp71, %tmp62" [mmult_accel.cpp:20]   --->   Operation 1459 'add' 'tmp61' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1460 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp41 = add i8 %tmp61, %tmp42" [mmult_accel.cpp:20]   --->   Operation 1460 'add' 'tmp41' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp83 = add i8 %tmp88, %tmp84" [mmult_accel.cpp:20]   --->   Operation 1461 'add' 'tmp83' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1462 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp82 = add i8 %tmp92, %tmp83" [mmult_accel.cpp:20]   --->   Operation 1462 'add' 'tmp82' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp102 = add i8 %tmp107, %tmp103" [mmult_accel.cpp:20]   --->   Operation 1463 'add' 'tmp102' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1464 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp101 = add i8 %tmp111, %tmp102" [mmult_accel.cpp:20]   --->   Operation 1464 'add' 'tmp101' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp81 = add i8 %tmp101, %tmp82" [mmult_accel.cpp:20]   --->   Operation 1465 'add' 'tmp81' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp121 = add i8 %tmp131, %tmp122" [mmult_accel.cpp:20]   --->   Operation 1466 'add' 'tmp121' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1467 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp120 = add i8 %tmp140, %tmp121" [mmult_accel.cpp:20]   --->   Operation 1467 'add' 'tmp120' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1468 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp80 = add i8 %tmp120, %tmp81" [mmult_accel.cpp:20]   --->   Operation 1468 'add' 'tmp80' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 7.15>
ST_7 : Operation 1469 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 1469 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp_6 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_mid2_v, i7 0)" [mmult_accel.cpp:19]   --->   Operation 1470 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 1471 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i15 %tmp_6 to i16" [mmult_accel.cpp:19]   --->   Operation 1471 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_7 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_mid2_v, i5 0)" [mmult_accel.cpp:19]   --->   Operation 1472 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 1473 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i13 %tmp_7 to i16" [mmult_accel.cpp:22]   --->   Operation 1473 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 1474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_8 = add i16 %p_shl_cast, %p_shl1_cast" [mmult_accel.cpp:22]   --->   Operation 1474 'add' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1475 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind" [mmult_accel.cpp:16]   --->   Operation 1475 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str3) nounwind" [mmult_accel.cpp:16]   --->   Operation 1476 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 1477 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mmult_accel.cpp:17]   --->   Operation 1477 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 1478 [1/1] (0.00ns)   --->   "%tmp_2_cast4 = zext i8 %ib_mid2 to i16" [mmult_accel.cpp:19]   --->   Operation 1478 'zext' 'tmp_2_cast4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 1479 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_s = add i16 %tmp_2_cast4, %tmp_8" [mmult_accel.cpp:22]   --->   Operation 1479 'add' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1480 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i16 %tmp_s to i64" [mmult_accel.cpp:22]   --->   Operation 1480 'zext' 'tmp_10_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 1481 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [25600 x i8]* %out_r, i64 0, i64 %tmp_10_cast" [mmult_accel.cpp:22]   --->   Operation 1481 'getelementptr' 'out_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 1482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp41, %tmp2" [mmult_accel.cpp:20]   --->   Operation 1482 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1483 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%sum_1_s = add i8 %tmp80, %tmp1" [mmult_accel.cpp:20]   --->   Operation 1483 'add' 'sum_1_s' <Predicate = (!exitcond_flatten)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1484 [1/1] (3.25ns)   --->   "store i8 %sum_1_s, i8* %out_addr, align 1" [mmult_accel.cpp:22]   --->   Operation 1484 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25600> <RAM>
ST_7 : Operation 1485 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str3, i32 %tmp_3) nounwind" [mmult_accel.cpp:23]   --->   Operation 1485 'specregionend' 'empty_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 1486 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 1486 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 1487 [1/1] (0.00ns)   --->   "ret void" [mmult_accel.cpp:25]   --->   Operation 1487 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [326]  (1.77 ns)

 <State 2>: 7.88ns
The critical path consists of the following:
	'phi' operation ('ib') with incoming values : ('ib', mmult_accel.cpp:15) [328]  (0 ns)
	'icmp' operation ('exitcond', mmult_accel.cpp:15) [336]  (1.55 ns)
	'select' operation ('ib_mid2', mmult_accel.cpp:15) [337]  (1.25 ns)
	'add' operation ('tmp_9', mmult_accel.cpp:19) [515]  (1.82 ns)
	'getelementptr' operation ('b_16_addr_1', mmult_accel.cpp:19) [549]  (0 ns)
	'load' operation ('b_16_load_1', mmult_accel.cpp:19) on array 'b_16' [779]  (3.25 ns)

 <State 3>: 7.42ns
The critical path consists of the following:
	'load' operation ('a_16_load_1', mmult_accel.cpp:19) on array 'a_16' [778]  (3.25 ns)
	'mul' operation ('temp_32', mmult_accel.cpp:19) [780]  (4.17 ns)

 <State 4>: 11.3ns
The critical path consists of the following:
	'mul' operation of DSP[1192] ('temp_38', mmult_accel.cpp:19) [798]  (3.36 ns)
	'add' operation of DSP[1192] ('tmp40', mmult_accel.cpp:20) [1192]  (3.02 ns)
	'add' operation of DSP[1193] ('tmp39', mmult_accel.cpp:20) [1193]  (3.02 ns)
	'add' operation ('tmp37', mmult_accel.cpp:20) [1194]  (1.92 ns)

 <State 5>: 11.3ns
The critical path consists of the following:
	'mul' operation of DSP[1164] ('temp_9', mmult_accel.cpp:19) [708]  (3.36 ns)
	'add' operation of DSP[1164] ('tmp12', mmult_accel.cpp:20) [1164]  (3.02 ns)
	'add' operation of DSP[1165] ('tmp11', mmult_accel.cpp:20) [1165]  (3.02 ns)
	'add' operation ('tmp9', mmult_accel.cpp:20) [1166]  (1.92 ns)

 <State 6>: 7.34ns
The critical path consists of the following:
	'add' operation ('tmp5', mmult_accel.cpp:20) [1162]  (0 ns)
	'add' operation ('tmp4', mmult_accel.cpp:20) [1167]  (3.67 ns)
	'add' operation ('tmp3', mmult_accel.cpp:20) [1177]  (0 ns)
	'add' operation ('tmp2', mmult_accel.cpp:20) [1197]  (3.67 ns)

 <State 7>: 7.16ns
The critical path consists of the following:
	'add' operation ('tmp_8', mmult_accel.cpp:22) [507]  (0 ns)
	'add' operation ('tmp_s', mmult_accel.cpp:22) [676]  (3.9 ns)
	'getelementptr' operation ('out_addr', mmult_accel.cpp:22) [678]  (0 ns)
	'store' operation (mmult_accel.cpp:22) of variable 'sum_1_s', mmult_accel.cpp:20 on array 'out_r' [1318]  (3.25 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
