lar framework for emulatin
% BibTeX entries for references

@ARTICLE{6515989,
  author={},
  journal={IEEE Std 1149.1-2013 (Revision of IEEE Std 1149.1-2001)}, 
  title={IEEE Standard for Test Access Port and Boundary-Scan Architecture}, 
  year={2013},
  volume={},
  number={},
  pages={1-444},
  keywords={IEEE standards;Integrated circuits;Printed circuits;Boundary value problems;Very high speed integrated circuits;Testing;boundary scan;boundary-scan architecture;Boundary-Scan Description Language;boundary-scan boundary scan;Boundary-Scan Description Language (BSDL);boundary-scan register;circuit boards;circuitry;IEEE 1149.1;integrated circuit;printed circuit boards;Procedural Description Language (PDL);test;test access port (TAP);very high speed integrated circuit (VHSIC);VHSIC Hardware Description Language (VHDL)},
  doi={10.1109/IEEESTD.2013.6515989}}





@ARTICLE{6974961,
  author={},
  journal={IEEE Std 1687-2014}, 
  title={IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device}, 
  year={2014},
  volume={},
  number={},
  pages={1-283},
  keywords={IEEE standards;Semiconductor devices;Testing;Instruments;Embedded systems;Access networks;access network;built-in self-test (BIST);boundary scan;debug;design for testability (DFT);embedded instruments;IEEE 1149.1(TM);IEEE 1687(TM);Instrument Connectivity Language (ICL);internal JTAG (IJTAG);Joint Test Action Group (JTAG);on-chip instrumentation;Procedural Description Language (PDL);test;Tool Command Language (Tcl)},
  doi={10.1109/IEEESTD.2014.6974961}}












@INPROCEEDINGS{10365967,
  author={Zhang, Zhen and Wei, Jinghe and Yin, Yujia and He, Jian and Gao, Ying},
  booktitle={2023 8th International Conference on Integrated Circuits and Microsystems (ICICM)}, 
  title={An Improved Test Structure of Boundary Scan Designed for 2.5D Integration}, 
  year={2023},
  volume={},
  number={},
  pages={643-648},
  keywords={Micromechanical devices;Integrated circuit interconnections;Multichip modules;Standards;Testing;chiplet;interconnect test;ieee 1149.1;2.5D IC;DFT},
  doi={10.1109/ICICM59499.2023.10365967}}



@INPROCEEDINGS{9824550,
  author={Cai, Zhikuang and Wang, Yunbo},
  booktitle={2022 IEEE 5th International Conference on Electronics Technology (ICET)}, 
  title={A Dynamically Configurable Chiplet Testing Technology Based on TAP Controller Architecture}, 
  year={2022},
  volume={},
  number={},
  pages={590-594},
  keywords={Power demand;Conferences;Registers;Standards;Testing;Chiplet;IJTAG;TAP controller architecture;dynamic configuration},
  doi={10.1109/ICET55676.2022.9824550}}


@INPROCEEDINGS{10766679,
  author={Huang, Yi-Chun and Lin, Pei-Yun and Li, Jin-Fu and Fu, Hong-Siang and Lee, Yung-Ping},
  booktitle={2024 IEEE International Test Conference (ITC)}, 
  title={Efficient Built-In Self-Test Scheme for Inter-Die Interconnects of Chiplet-Based Chips}, 
  year={2024},
  volume={},
  number={},
  pages={149-156},
  keywords={Costs;Three-dimensional displays;Integrated circuit interconnections;Interconnected systems;Built-in self-test;Packaging;Approximation algorithms;Circuit faults;Assembly;Logic arrays;Chiplet;inter-die interconnect;interconnection testing;advanced packaging;built-in self-test},
  doi={10.1109/ITC51657.2024.00034}}


@INPROCEEDINGS{10564890,
  author={Cao, Lihong and Wang, Chen-Chao and Huang, Chih-Yi and Kuo, Hung-Chun},
  booktitle={2024 IEEE 74th Electronic Components and Technology Conference (ECTC)}, 
  title={Integrated Design Ecosystem for Chiplets Heterogeneous Integration and Chip-to-Chip Interconnects in Advanced Packaging Technology}, 
  year={2024},
  volume={},
  number={},
  pages={1048-1053},
  keywords={Turnkey project;Ecosystems;Integrated design;Silicon;Planning;Design tools;Through-silicon vias;Chiplets integration;Integrated Design Ecosystem (IDE);Fanout RDL interposer;2.5D Si TSV interposer;FOCoS (Fanout Chip on Substrate);Universal Chiplet Interconnect Express (UCIe);die to die interconnect;Warpage;Mechanical analysis},
  doi={10.1109/ECTC51529.2024.00168}}


@INPROCEEDINGS{9687611,
  author={Mastroianni, Anthony and Kerr, Benjamin and Nasrullah, Jawad and Cameron, Kevin and Wong, Hockshan James and Ratchkov, David and Reynick, Joseph},
  booktitle={2021 IEEE International 3D Systems Integration Conference (3DIC)}, 
  title={Proposed Standardization of Heterogenous Integrated Chiplet Models}, 
  year={2021},
  volume={},
  number={},
  pages={1-8},
  keywords={Industries;Solid modeling;Three-dimensional displays;Costs;Ecosystems;Supply chains;Packaging;chiplet;heterogeneous integrated (HI) package assembly;system in package (SiP);2.5D interposer-based design;standard chiplet models;EDA},
  doi={10.1109/3DIC52383.2021.9687611}}


@INPROCEEDINGS{9107636,
  author={Hutner, M. and Sethuram, R. and Vinnakota, B. and Armstrong, D. and Copperhall, A.},
  booktitle={2020 IEEE 38th VLSI Test Symposium (VTS)}, 
  title={Special Session: Test Challenges in a Chiplet Marketplace}, 
  year={2020},
  volume={},
  number={},
  pages={1-12},
  keywords={Industries;Costs;Discrete Fourier transforms;Production;Very large scale integration;Fabrics;Device-to-device communication;ODSA;2.5D/3D;chiplet;HBM;D2D;KGD;IEEE1149;IEEE1687;IEEE1838;Test;CoT;BoW;HIR},
  doi={10.1109/VTS48691.2020.9107636}}