

================================================================
== Vitis HLS Report for 'Loop_sliding_win_output_proc2'
================================================================
* Date:           Sat Mar 26 21:15:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        fe_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.731 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      514|      515|  2.056 us|  2.060 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sliding_win_output  |      514|      514|         4|          1|          1|   512|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    128|    -|
|Register         |        -|    -|     373|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     373|    246|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_fu_148_p2                       |         +|   0|  0|  12|          11|           2|
    |ap_condition_100                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  22|          16|           8|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |   9|          2|    1|          2|
    |ap_phi_mux_i9_phi_fu_106_p6            |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter3_dout_val_reg_116  |  14|          3|   16|         48|
    |data2window_V_d0                       |  14|          3|   16|         48|
    |delayed_V_1_blk_n                      |   9|          2|    1|          2|
    |delayed_V_blk_n                        |   9|          2|    1|          2|
    |i9_reg_102                             |   9|          2|   10|         20|
    |nodelay_V_1_blk_n                      |   9|          2|    1|          2|
    |nodelay_V_blk_n                        |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 128|         28|   60|        163|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   2|   0|    2|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_dout_val_reg_116  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_dout_val_reg_116  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_dout_val_reg_116  |  16|   0|   16|          0|
    |delayed_V_1_read_reg_196               |  16|   0|   16|          0|
    |delayed_V_read_reg_191                 |  16|   0|   16|          0|
    |delayed_V_read_reg_191_pp0_iter2_reg   |  16|   0|   16|          0|
    |i9_reg_102                             |  10|   0|   10|          0|
    |lshr_ln_reg_177                        |   9|   0|    9|          0|
    |nodelay_V_1_read_reg_206               |  16|   0|   16|          0|
    |nodelay_V_read_reg_201                 |  16|   0|   16|          0|
    |nodelay_V_read_reg_201_pp0_iter2_reg   |  16|   0|   16|          0|
    |tmp_1_reg_187                          |   1|   0|    1|          0|
    |tmp_reg_173                            |   1|   0|    1|          0|
    |trunc_ln83_reg_182                     |  10|   0|   10|          0|
    |lshr_ln_reg_177                        |  64|  32|    9|          0|
    |tmp_1_reg_187                          |  64|  32|    1|          0|
    |tmp_reg_173                            |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 373|  96|  192|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  Loop_sliding_win_output_proc2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  Loop_sliding_win_output_proc2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  Loop_sliding_win_output_proc2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  Loop_sliding_win_output_proc2|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  Loop_sliding_win_output_proc2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  Loop_sliding_win_output_proc2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  Loop_sliding_win_output_proc2|  return value|
|delayed_V_dout            |   in|   16|     ap_fifo|                      delayed_V|       pointer|
|delayed_V_empty_n         |   in|    1|     ap_fifo|                      delayed_V|       pointer|
|delayed_V_read            |  out|    1|     ap_fifo|                      delayed_V|       pointer|
|delayed_V_1_dout          |   in|   16|     ap_fifo|                    delayed_V_1|       pointer|
|delayed_V_1_empty_n       |   in|    1|     ap_fifo|                    delayed_V_1|       pointer|
|delayed_V_1_read          |  out|    1|     ap_fifo|                    delayed_V_1|       pointer|
|nodelay_V_dout            |   in|   16|     ap_fifo|                      nodelay_V|       pointer|
|nodelay_V_empty_n         |   in|    1|     ap_fifo|                      nodelay_V|       pointer|
|nodelay_V_read            |  out|    1|     ap_fifo|                      nodelay_V|       pointer|
|nodelay_V_1_dout          |   in|   16|     ap_fifo|                    nodelay_V_1|       pointer|
|nodelay_V_1_empty_n       |   in|    1|     ap_fifo|                    nodelay_V_1|       pointer|
|nodelay_V_1_read          |  out|    1|     ap_fifo|                    nodelay_V_1|       pointer|
|data2window_V_2_address0  |  out|    9|   ap_memory|                data2window_V_2|         array|
|data2window_V_2_ce0       |  out|    1|   ap_memory|                data2window_V_2|         array|
|data2window_V_2_we0       |  out|    1|   ap_memory|                data2window_V_2|         array|
|data2window_V_2_d0        |  out|   16|   ap_memory|                data2window_V_2|         array|
|data2window_V_address0    |  out|    9|   ap_memory|                  data2window_V|         array|
|data2window_V_ce0         |  out|    1|   ap_memory|                  data2window_V|         array|
|data2window_V_we0         |  out|    1|   ap_memory|                  data2window_V|         array|
|data2window_V_d0          |  out|   16|   ap_memory|                  data2window_V|         array|
+--------------------------+-----+-----+------------+-------------------------------+--------------+

