// Seed: 3250818823
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    module_0,
    id_20,
    id_21
);
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_23;
  integer id_24;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    output tri id_3,
    input supply1 id_4,
    input uwire id_5,
    input wor id_6,
    input wor id_7,
    input wor id_8,
    input supply1 id_9,
    input wire id_10,
    input tri1 id_11,
    output uwire id_12,
    input supply1 id_13,
    output wor id_14
);
  tri id_16 = 1;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  wire id_17;
  xor primCall (id_14, id_6, id_16, id_4, id_9, id_11, id_10, id_1, id_0);
endmodule
