// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _test_HH_
#define _test_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Block_arrayctor_loop.h"

namespace ap_rtl {

struct test : public sc_module {
    // Port declarations 266
    sc_out< sc_lv<18> > input_image_V_address0;
    sc_out< sc_logic > input_image_V_ce0;
    sc_out< sc_lv<8> > input_image_V_d0;
    sc_in< sc_lv<8> > input_image_V_q0;
    sc_out< sc_logic > input_image_V_we0;
    sc_out< sc_lv<18> > input_image_V_address1;
    sc_out< sc_logic > input_image_V_ce1;
    sc_out< sc_lv<8> > input_image_V_d1;
    sc_in< sc_lv<8> > input_image_V_q1;
    sc_out< sc_logic > input_image_V_we1;
    sc_out< sc_lv<9> > weight_conv1_V_address0;
    sc_out< sc_logic > weight_conv1_V_ce0;
    sc_out< sc_lv<5> > weight_conv1_V_d0;
    sc_in< sc_lv<5> > weight_conv1_V_q0;
    sc_out< sc_logic > weight_conv1_V_we0;
    sc_out< sc_lv<9> > weight_conv1_V_address1;
    sc_out< sc_logic > weight_conv1_V_ce1;
    sc_out< sc_lv<5> > weight_conv1_V_d1;
    sc_in< sc_lv<5> > weight_conv1_V_q1;
    sc_out< sc_logic > weight_conv1_V_we1;
    sc_out< sc_lv<4> > a_batchnorm1_V_address0;
    sc_out< sc_logic > a_batchnorm1_V_ce0;
    sc_out< sc_lv<14> > a_batchnorm1_V_d0;
    sc_in< sc_lv<14> > a_batchnorm1_V_q0;
    sc_out< sc_logic > a_batchnorm1_V_we0;
    sc_out< sc_lv<4> > a_batchnorm1_V_address1;
    sc_out< sc_logic > a_batchnorm1_V_ce1;
    sc_out< sc_lv<14> > a_batchnorm1_V_d1;
    sc_in< sc_lv<14> > a_batchnorm1_V_q1;
    sc_out< sc_logic > a_batchnorm1_V_we1;
    sc_out< sc_lv<4> > b_batchnorm1_V_address0;
    sc_out< sc_logic > b_batchnorm1_V_ce0;
    sc_out< sc_lv<26> > b_batchnorm1_V_d0;
    sc_in< sc_lv<26> > b_batchnorm1_V_q0;
    sc_out< sc_logic > b_batchnorm1_V_we0;
    sc_out< sc_lv<4> > b_batchnorm1_V_address1;
    sc_out< sc_logic > b_batchnorm1_V_ce1;
    sc_out< sc_lv<26> > b_batchnorm1_V_d1;
    sc_in< sc_lv<26> > b_batchnorm1_V_q1;
    sc_out< sc_logic > b_batchnorm1_V_we1;
    sc_out< sc_lv<13> > weight_conv2_V_address0;
    sc_out< sc_logic > weight_conv2_V_ce0;
    sc_out< sc_lv<5> > weight_conv2_V_d0;
    sc_in< sc_lv<5> > weight_conv2_V_q0;
    sc_out< sc_logic > weight_conv2_V_we0;
    sc_out< sc_lv<13> > weight_conv2_V_address1;
    sc_out< sc_logic > weight_conv2_V_ce1;
    sc_out< sc_lv<5> > weight_conv2_V_d1;
    sc_in< sc_lv<5> > weight_conv2_V_q1;
    sc_out< sc_logic > weight_conv2_V_we1;
    sc_out< sc_lv<5> > a_batchnorm2_V_address0;
    sc_out< sc_logic > a_batchnorm2_V_ce0;
    sc_out< sc_lv<14> > a_batchnorm2_V_d0;
    sc_in< sc_lv<14> > a_batchnorm2_V_q0;
    sc_out< sc_logic > a_batchnorm2_V_we0;
    sc_out< sc_lv<5> > a_batchnorm2_V_address1;
    sc_out< sc_logic > a_batchnorm2_V_ce1;
    sc_out< sc_lv<14> > a_batchnorm2_V_d1;
    sc_in< sc_lv<14> > a_batchnorm2_V_q1;
    sc_out< sc_logic > a_batchnorm2_V_we1;
    sc_out< sc_lv<5> > b_batchnorm2_V_address0;
    sc_out< sc_logic > b_batchnorm2_V_ce0;
    sc_out< sc_lv<26> > b_batchnorm2_V_d0;
    sc_in< sc_lv<26> > b_batchnorm2_V_q0;
    sc_out< sc_logic > b_batchnorm2_V_we0;
    sc_out< sc_lv<5> > b_batchnorm2_V_address1;
    sc_out< sc_logic > b_batchnorm2_V_ce1;
    sc_out< sc_lv<26> > b_batchnorm2_V_d1;
    sc_in< sc_lv<26> > b_batchnorm2_V_q1;
    sc_out< sc_logic > b_batchnorm2_V_we1;
    sc_out< sc_lv<15> > weight_conv3_V_address0;
    sc_out< sc_logic > weight_conv3_V_ce0;
    sc_out< sc_lv<5> > weight_conv3_V_d0;
    sc_in< sc_lv<5> > weight_conv3_V_q0;
    sc_out< sc_logic > weight_conv3_V_we0;
    sc_out< sc_lv<15> > weight_conv3_V_address1;
    sc_out< sc_logic > weight_conv3_V_ce1;
    sc_out< sc_lv<5> > weight_conv3_V_d1;
    sc_in< sc_lv<5> > weight_conv3_V_q1;
    sc_out< sc_logic > weight_conv3_V_we1;
    sc_out< sc_lv<6> > a_batchnorm3_V_address0;
    sc_out< sc_logic > a_batchnorm3_V_ce0;
    sc_out< sc_lv<14> > a_batchnorm3_V_d0;
    sc_in< sc_lv<14> > a_batchnorm3_V_q0;
    sc_out< sc_logic > a_batchnorm3_V_we0;
    sc_out< sc_lv<6> > a_batchnorm3_V_address1;
    sc_out< sc_logic > a_batchnorm3_V_ce1;
    sc_out< sc_lv<14> > a_batchnorm3_V_d1;
    sc_in< sc_lv<14> > a_batchnorm3_V_q1;
    sc_out< sc_logic > a_batchnorm3_V_we1;
    sc_out< sc_lv<6> > b_batchnorm3_V_address0;
    sc_out< sc_logic > b_batchnorm3_V_ce0;
    sc_out< sc_lv<26> > b_batchnorm3_V_d0;
    sc_in< sc_lv<26> > b_batchnorm3_V_q0;
    sc_out< sc_logic > b_batchnorm3_V_we0;
    sc_out< sc_lv<6> > b_batchnorm3_V_address1;
    sc_out< sc_logic > b_batchnorm3_V_ce1;
    sc_out< sc_lv<26> > b_batchnorm3_V_d1;
    sc_in< sc_lv<26> > b_batchnorm3_V_q1;
    sc_out< sc_logic > b_batchnorm3_V_we1;
    sc_out< sc_lv<16> > weight_conv4_V_address0;
    sc_out< sc_logic > weight_conv4_V_ce0;
    sc_out< sc_lv<5> > weight_conv4_V_d0;
    sc_in< sc_lv<5> > weight_conv4_V_q0;
    sc_out< sc_logic > weight_conv4_V_we0;
    sc_out< sc_lv<16> > weight_conv4_V_address1;
    sc_out< sc_logic > weight_conv4_V_ce1;
    sc_out< sc_lv<5> > weight_conv4_V_d1;
    sc_in< sc_lv<5> > weight_conv4_V_q1;
    sc_out< sc_logic > weight_conv4_V_we1;
    sc_out< sc_lv<6> > a_batchnorm4_V_address0;
    sc_out< sc_logic > a_batchnorm4_V_ce0;
    sc_out< sc_lv<14> > a_batchnorm4_V_d0;
    sc_in< sc_lv<14> > a_batchnorm4_V_q0;
    sc_out< sc_logic > a_batchnorm4_V_we0;
    sc_out< sc_lv<6> > a_batchnorm4_V_address1;
    sc_out< sc_logic > a_batchnorm4_V_ce1;
    sc_out< sc_lv<14> > a_batchnorm4_V_d1;
    sc_in< sc_lv<14> > a_batchnorm4_V_q1;
    sc_out< sc_logic > a_batchnorm4_V_we1;
    sc_out< sc_lv<6> > b_batchnorm4_V_address0;
    sc_out< sc_logic > b_batchnorm4_V_ce0;
    sc_out< sc_lv<26> > b_batchnorm4_V_d0;
    sc_in< sc_lv<26> > b_batchnorm4_V_q0;
    sc_out< sc_logic > b_batchnorm4_V_we0;
    sc_out< sc_lv<6> > b_batchnorm4_V_address1;
    sc_out< sc_logic > b_batchnorm4_V_ce1;
    sc_out< sc_lv<26> > b_batchnorm4_V_d1;
    sc_in< sc_lv<26> > b_batchnorm4_V_q1;
    sc_out< sc_logic > b_batchnorm4_V_we1;
    sc_out< sc_lv<16> > weight_conv5_V_address0;
    sc_out< sc_logic > weight_conv5_V_ce0;
    sc_out< sc_lv<5> > weight_conv5_V_d0;
    sc_in< sc_lv<5> > weight_conv5_V_q0;
    sc_out< sc_logic > weight_conv5_V_we0;
    sc_out< sc_lv<16> > weight_conv5_V_address1;
    sc_out< sc_logic > weight_conv5_V_ce1;
    sc_out< sc_lv<5> > weight_conv5_V_d1;
    sc_in< sc_lv<5> > weight_conv5_V_q1;
    sc_out< sc_logic > weight_conv5_V_we1;
    sc_out< sc_lv<6> > a_batchnorm5_V_address0;
    sc_out< sc_logic > a_batchnorm5_V_ce0;
    sc_out< sc_lv<14> > a_batchnorm5_V_d0;
    sc_in< sc_lv<14> > a_batchnorm5_V_q0;
    sc_out< sc_logic > a_batchnorm5_V_we0;
    sc_out< sc_lv<6> > a_batchnorm5_V_address1;
    sc_out< sc_logic > a_batchnorm5_V_ce1;
    sc_out< sc_lv<14> > a_batchnorm5_V_d1;
    sc_in< sc_lv<14> > a_batchnorm5_V_q1;
    sc_out< sc_logic > a_batchnorm5_V_we1;
    sc_out< sc_lv<6> > b_batchnorm5_V_address0;
    sc_out< sc_logic > b_batchnorm5_V_ce0;
    sc_out< sc_lv<26> > b_batchnorm5_V_d0;
    sc_in< sc_lv<26> > b_batchnorm5_V_q0;
    sc_out< sc_logic > b_batchnorm5_V_we0;
    sc_out< sc_lv<6> > b_batchnorm5_V_address1;
    sc_out< sc_logic > b_batchnorm5_V_ce1;
    sc_out< sc_lv<26> > b_batchnorm5_V_d1;
    sc_in< sc_lv<26> > b_batchnorm5_V_q1;
    sc_out< sc_logic > b_batchnorm5_V_we1;
    sc_out< sc_lv<16> > weight_conv6_V_address0;
    sc_out< sc_logic > weight_conv6_V_ce0;
    sc_out< sc_lv<5> > weight_conv6_V_d0;
    sc_in< sc_lv<5> > weight_conv6_V_q0;
    sc_out< sc_logic > weight_conv6_V_we0;
    sc_out< sc_lv<16> > weight_conv6_V_address1;
    sc_out< sc_logic > weight_conv6_V_ce1;
    sc_out< sc_lv<5> > weight_conv6_V_d1;
    sc_in< sc_lv<5> > weight_conv6_V_q1;
    sc_out< sc_logic > weight_conv6_V_we1;
    sc_out< sc_lv<6> > a_batchnorm6_V_address0;
    sc_out< sc_logic > a_batchnorm6_V_ce0;
    sc_out< sc_lv<14> > a_batchnorm6_V_d0;
    sc_in< sc_lv<14> > a_batchnorm6_V_q0;
    sc_out< sc_logic > a_batchnorm6_V_we0;
    sc_out< sc_lv<6> > a_batchnorm6_V_address1;
    sc_out< sc_logic > a_batchnorm6_V_ce1;
    sc_out< sc_lv<14> > a_batchnorm6_V_d1;
    sc_in< sc_lv<14> > a_batchnorm6_V_q1;
    sc_out< sc_logic > a_batchnorm6_V_we1;
    sc_out< sc_lv<6> > b_batchnorm6_V_address0;
    sc_out< sc_logic > b_batchnorm6_V_ce0;
    sc_out< sc_lv<26> > b_batchnorm6_V_d0;
    sc_in< sc_lv<26> > b_batchnorm6_V_q0;
    sc_out< sc_logic > b_batchnorm6_V_we0;
    sc_out< sc_lv<6> > b_batchnorm6_V_address1;
    sc_out< sc_logic > b_batchnorm6_V_ce1;
    sc_out< sc_lv<26> > b_batchnorm6_V_d1;
    sc_in< sc_lv<26> > b_batchnorm6_V_q1;
    sc_out< sc_logic > b_batchnorm6_V_we1;
    sc_out< sc_lv<16> > weight_conv7_V_address0;
    sc_out< sc_logic > weight_conv7_V_ce0;
    sc_out< sc_lv<5> > weight_conv7_V_d0;
    sc_in< sc_lv<5> > weight_conv7_V_q0;
    sc_out< sc_logic > weight_conv7_V_we0;
    sc_out< sc_lv<16> > weight_conv7_V_address1;
    sc_out< sc_logic > weight_conv7_V_ce1;
    sc_out< sc_lv<5> > weight_conv7_V_d1;
    sc_in< sc_lv<5> > weight_conv7_V_q1;
    sc_out< sc_logic > weight_conv7_V_we1;
    sc_out< sc_lv<6> > a_batchnorm7_V_address0;
    sc_out< sc_logic > a_batchnorm7_V_ce0;
    sc_out< sc_lv<14> > a_batchnorm7_V_d0;
    sc_in< sc_lv<14> > a_batchnorm7_V_q0;
    sc_out< sc_logic > a_batchnorm7_V_we0;
    sc_out< sc_lv<6> > a_batchnorm7_V_address1;
    sc_out< sc_logic > a_batchnorm7_V_ce1;
    sc_out< sc_lv<14> > a_batchnorm7_V_d1;
    sc_in< sc_lv<14> > a_batchnorm7_V_q1;
    sc_out< sc_logic > a_batchnorm7_V_we1;
    sc_out< sc_lv<6> > b_batchnorm7_V_address0;
    sc_out< sc_logic > b_batchnorm7_V_ce0;
    sc_out< sc_lv<26> > b_batchnorm7_V_d0;
    sc_in< sc_lv<26> > b_batchnorm7_V_q0;
    sc_out< sc_logic > b_batchnorm7_V_we0;
    sc_out< sc_lv<6> > b_batchnorm7_V_address1;
    sc_out< sc_logic > b_batchnorm7_V_ce1;
    sc_out< sc_lv<26> > b_batchnorm7_V_d1;
    sc_in< sc_lv<26> > b_batchnorm7_V_q1;
    sc_out< sc_logic > b_batchnorm7_V_we1;
    sc_out< sc_lv<16> > weight_conv8_V_address0;
    sc_out< sc_logic > weight_conv8_V_ce0;
    sc_out< sc_lv<5> > weight_conv8_V_d0;
    sc_in< sc_lv<5> > weight_conv8_V_q0;
    sc_out< sc_logic > weight_conv8_V_we0;
    sc_out< sc_lv<16> > weight_conv8_V_address1;
    sc_out< sc_logic > weight_conv8_V_ce1;
    sc_out< sc_lv<5> > weight_conv8_V_d1;
    sc_in< sc_lv<5> > weight_conv8_V_q1;
    sc_out< sc_logic > weight_conv8_V_we1;
    sc_out< sc_lv<6> > a_batchnorm8_V_address0;
    sc_out< sc_logic > a_batchnorm8_V_ce0;
    sc_out< sc_lv<14> > a_batchnorm8_V_d0;
    sc_in< sc_lv<14> > a_batchnorm8_V_q0;
    sc_out< sc_logic > a_batchnorm8_V_we0;
    sc_out< sc_lv<6> > a_batchnorm8_V_address1;
    sc_out< sc_logic > a_batchnorm8_V_ce1;
    sc_out< sc_lv<14> > a_batchnorm8_V_d1;
    sc_in< sc_lv<14> > a_batchnorm8_V_q1;
    sc_out< sc_logic > a_batchnorm8_V_we1;
    sc_out< sc_lv<6> > b_batchnorm8_V_address0;
    sc_out< sc_logic > b_batchnorm8_V_ce0;
    sc_out< sc_lv<26> > b_batchnorm8_V_d0;
    sc_in< sc_lv<26> > b_batchnorm8_V_q0;
    sc_out< sc_logic > b_batchnorm8_V_we0;
    sc_out< sc_lv<6> > b_batchnorm8_V_address1;
    sc_out< sc_logic > b_batchnorm8_V_ce1;
    sc_out< sc_lv<26> > b_batchnorm8_V_d1;
    sc_in< sc_lv<26> > b_batchnorm8_V_q1;
    sc_out< sc_logic > b_batchnorm8_V_we1;
    sc_out< sc_lv<14> > result_V_address0;
    sc_out< sc_logic > result_V_ce0;
    sc_out< sc_lv<5> > result_V_d0;
    sc_in< sc_lv<5> > result_V_q0;
    sc_out< sc_logic > result_V_we0;
    sc_out< sc_lv<14> > result_V_address1;
    sc_out< sc_logic > result_V_ce1;
    sc_out< sc_lv<5> > result_V_d1;
    sc_in< sc_lv<5> > result_V_q1;
    sc_out< sc_logic > result_V_we1;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;


    // Module declarations
    test(sc_module_name name);
    SC_HAS_PROCESS(test);

    ~test();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Block_arrayctor_loop* Block_arrayctor_loop_U0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_start;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_done;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_continue;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_idle;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_ready;
    sc_signal< sc_lv<18> > Block_arrayctor_loop_U0_input_image_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_input_image_V_ce0;
    sc_signal< sc_lv<18> > Block_arrayctor_loop_U0_input_image_V_address1;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_input_image_V_ce1;
    sc_signal< sc_lv<9> > Block_arrayctor_loop_U0_weight_conv1_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_weight_conv1_V_ce0;
    sc_signal< sc_lv<4> > Block_arrayctor_loop_U0_a_batchnorm1_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_a_batchnorm1_V_ce0;
    sc_signal< sc_lv<4> > Block_arrayctor_loop_U0_b_batchnorm1_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_b_batchnorm1_V_ce0;
    sc_signal< sc_lv<13> > Block_arrayctor_loop_U0_weight_conv2_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_weight_conv2_V_ce0;
    sc_signal< sc_lv<5> > Block_arrayctor_loop_U0_a_batchnorm2_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_a_batchnorm2_V_ce0;
    sc_signal< sc_lv<5> > Block_arrayctor_loop_U0_b_batchnorm2_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_b_batchnorm2_V_ce0;
    sc_signal< sc_lv<15> > Block_arrayctor_loop_U0_weight_conv3_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_weight_conv3_V_ce0;
    sc_signal< sc_lv<6> > Block_arrayctor_loop_U0_a_batchnorm3_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_a_batchnorm3_V_ce0;
    sc_signal< sc_lv<6> > Block_arrayctor_loop_U0_b_batchnorm3_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_b_batchnorm3_V_ce0;
    sc_signal< sc_lv<16> > Block_arrayctor_loop_U0_weight_conv4_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_weight_conv4_V_ce0;
    sc_signal< sc_lv<6> > Block_arrayctor_loop_U0_a_batchnorm4_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_a_batchnorm4_V_ce0;
    sc_signal< sc_lv<6> > Block_arrayctor_loop_U0_b_batchnorm4_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_b_batchnorm4_V_ce0;
    sc_signal< sc_lv<16> > Block_arrayctor_loop_U0_weight_conv5_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_weight_conv5_V_ce0;
    sc_signal< sc_lv<6> > Block_arrayctor_loop_U0_a_batchnorm5_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_a_batchnorm5_V_ce0;
    sc_signal< sc_lv<6> > Block_arrayctor_loop_U0_b_batchnorm5_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_b_batchnorm5_V_ce0;
    sc_signal< sc_lv<16> > Block_arrayctor_loop_U0_weight_conv6_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_weight_conv6_V_ce0;
    sc_signal< sc_lv<6> > Block_arrayctor_loop_U0_a_batchnorm6_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_a_batchnorm6_V_ce0;
    sc_signal< sc_lv<6> > Block_arrayctor_loop_U0_b_batchnorm6_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_b_batchnorm6_V_ce0;
    sc_signal< sc_lv<16> > Block_arrayctor_loop_U0_weight_conv7_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_weight_conv7_V_ce0;
    sc_signal< sc_lv<6> > Block_arrayctor_loop_U0_a_batchnorm7_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_a_batchnorm7_V_ce0;
    sc_signal< sc_lv<6> > Block_arrayctor_loop_U0_b_batchnorm7_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_b_batchnorm7_V_ce0;
    sc_signal< sc_lv<16> > Block_arrayctor_loop_U0_weight_conv8_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_weight_conv8_V_ce0;
    sc_signal< sc_lv<14> > Block_arrayctor_loop_U0_result_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_result_V_ce0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_result_V_we0;
    sc_signal< sc_lv<5> > Block_arrayctor_loop_U0_result_V_d0;
    sc_signal< sc_lv<6> > Block_arrayctor_loop_U0_a_batchnorm8_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_a_batchnorm8_V_ce0;
    sc_signal< sc_lv<6> > Block_arrayctor_loop_U0_b_batchnorm8_V_address0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_b_batchnorm8_V_ce0;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_start_full_n;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_start_write;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<26> ap_const_lv26_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_logic ap_const_logic_1;
    // Thread declarations
    void thread_Block_arrayctor_loop_U0_ap_continue();
    void thread_Block_arrayctor_loop_U0_ap_start();
    void thread_Block_arrayctor_loop_U0_start_full_n();
    void thread_Block_arrayctor_loop_U0_start_write();
    void thread_a_batchnorm1_V_address0();
    void thread_a_batchnorm1_V_address1();
    void thread_a_batchnorm1_V_ce0();
    void thread_a_batchnorm1_V_ce1();
    void thread_a_batchnorm1_V_d0();
    void thread_a_batchnorm1_V_d1();
    void thread_a_batchnorm1_V_we0();
    void thread_a_batchnorm1_V_we1();
    void thread_a_batchnorm2_V_address0();
    void thread_a_batchnorm2_V_address1();
    void thread_a_batchnorm2_V_ce0();
    void thread_a_batchnorm2_V_ce1();
    void thread_a_batchnorm2_V_d0();
    void thread_a_batchnorm2_V_d1();
    void thread_a_batchnorm2_V_we0();
    void thread_a_batchnorm2_V_we1();
    void thread_a_batchnorm3_V_address0();
    void thread_a_batchnorm3_V_address1();
    void thread_a_batchnorm3_V_ce0();
    void thread_a_batchnorm3_V_ce1();
    void thread_a_batchnorm3_V_d0();
    void thread_a_batchnorm3_V_d1();
    void thread_a_batchnorm3_V_we0();
    void thread_a_batchnorm3_V_we1();
    void thread_a_batchnorm4_V_address0();
    void thread_a_batchnorm4_V_address1();
    void thread_a_batchnorm4_V_ce0();
    void thread_a_batchnorm4_V_ce1();
    void thread_a_batchnorm4_V_d0();
    void thread_a_batchnorm4_V_d1();
    void thread_a_batchnorm4_V_we0();
    void thread_a_batchnorm4_V_we1();
    void thread_a_batchnorm5_V_address0();
    void thread_a_batchnorm5_V_address1();
    void thread_a_batchnorm5_V_ce0();
    void thread_a_batchnorm5_V_ce1();
    void thread_a_batchnorm5_V_d0();
    void thread_a_batchnorm5_V_d1();
    void thread_a_batchnorm5_V_we0();
    void thread_a_batchnorm5_V_we1();
    void thread_a_batchnorm6_V_address0();
    void thread_a_batchnorm6_V_address1();
    void thread_a_batchnorm6_V_ce0();
    void thread_a_batchnorm6_V_ce1();
    void thread_a_batchnorm6_V_d0();
    void thread_a_batchnorm6_V_d1();
    void thread_a_batchnorm6_V_we0();
    void thread_a_batchnorm6_V_we1();
    void thread_a_batchnorm7_V_address0();
    void thread_a_batchnorm7_V_address1();
    void thread_a_batchnorm7_V_ce0();
    void thread_a_batchnorm7_V_ce1();
    void thread_a_batchnorm7_V_d0();
    void thread_a_batchnorm7_V_d1();
    void thread_a_batchnorm7_V_we0();
    void thread_a_batchnorm7_V_we1();
    void thread_a_batchnorm8_V_address0();
    void thread_a_batchnorm8_V_address1();
    void thread_a_batchnorm8_V_ce0();
    void thread_a_batchnorm8_V_ce1();
    void thread_a_batchnorm8_V_d0();
    void thread_a_batchnorm8_V_d1();
    void thread_a_batchnorm8_V_we0();
    void thread_a_batchnorm8_V_we1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_b_batchnorm1_V_address0();
    void thread_b_batchnorm1_V_address1();
    void thread_b_batchnorm1_V_ce0();
    void thread_b_batchnorm1_V_ce1();
    void thread_b_batchnorm1_V_d0();
    void thread_b_batchnorm1_V_d1();
    void thread_b_batchnorm1_V_we0();
    void thread_b_batchnorm1_V_we1();
    void thread_b_batchnorm2_V_address0();
    void thread_b_batchnorm2_V_address1();
    void thread_b_batchnorm2_V_ce0();
    void thread_b_batchnorm2_V_ce1();
    void thread_b_batchnorm2_V_d0();
    void thread_b_batchnorm2_V_d1();
    void thread_b_batchnorm2_V_we0();
    void thread_b_batchnorm2_V_we1();
    void thread_b_batchnorm3_V_address0();
    void thread_b_batchnorm3_V_address1();
    void thread_b_batchnorm3_V_ce0();
    void thread_b_batchnorm3_V_ce1();
    void thread_b_batchnorm3_V_d0();
    void thread_b_batchnorm3_V_d1();
    void thread_b_batchnorm3_V_we0();
    void thread_b_batchnorm3_V_we1();
    void thread_b_batchnorm4_V_address0();
    void thread_b_batchnorm4_V_address1();
    void thread_b_batchnorm4_V_ce0();
    void thread_b_batchnorm4_V_ce1();
    void thread_b_batchnorm4_V_d0();
    void thread_b_batchnorm4_V_d1();
    void thread_b_batchnorm4_V_we0();
    void thread_b_batchnorm4_V_we1();
    void thread_b_batchnorm5_V_address0();
    void thread_b_batchnorm5_V_address1();
    void thread_b_batchnorm5_V_ce0();
    void thread_b_batchnorm5_V_ce1();
    void thread_b_batchnorm5_V_d0();
    void thread_b_batchnorm5_V_d1();
    void thread_b_batchnorm5_V_we0();
    void thread_b_batchnorm5_V_we1();
    void thread_b_batchnorm6_V_address0();
    void thread_b_batchnorm6_V_address1();
    void thread_b_batchnorm6_V_ce0();
    void thread_b_batchnorm6_V_ce1();
    void thread_b_batchnorm6_V_d0();
    void thread_b_batchnorm6_V_d1();
    void thread_b_batchnorm6_V_we0();
    void thread_b_batchnorm6_V_we1();
    void thread_b_batchnorm7_V_address0();
    void thread_b_batchnorm7_V_address1();
    void thread_b_batchnorm7_V_ce0();
    void thread_b_batchnorm7_V_ce1();
    void thread_b_batchnorm7_V_d0();
    void thread_b_batchnorm7_V_d1();
    void thread_b_batchnorm7_V_we0();
    void thread_b_batchnorm7_V_we1();
    void thread_b_batchnorm8_V_address0();
    void thread_b_batchnorm8_V_address1();
    void thread_b_batchnorm8_V_ce0();
    void thread_b_batchnorm8_V_ce1();
    void thread_b_batchnorm8_V_d0();
    void thread_b_batchnorm8_V_d1();
    void thread_b_batchnorm8_V_we0();
    void thread_b_batchnorm8_V_we1();
    void thread_input_image_V_address0();
    void thread_input_image_V_address1();
    void thread_input_image_V_ce0();
    void thread_input_image_V_ce1();
    void thread_input_image_V_d0();
    void thread_input_image_V_d1();
    void thread_input_image_V_we0();
    void thread_input_image_V_we1();
    void thread_result_V_address0();
    void thread_result_V_address1();
    void thread_result_V_ce0();
    void thread_result_V_ce1();
    void thread_result_V_d0();
    void thread_result_V_d1();
    void thread_result_V_we0();
    void thread_result_V_we1();
    void thread_weight_conv1_V_address0();
    void thread_weight_conv1_V_address1();
    void thread_weight_conv1_V_ce0();
    void thread_weight_conv1_V_ce1();
    void thread_weight_conv1_V_d0();
    void thread_weight_conv1_V_d1();
    void thread_weight_conv1_V_we0();
    void thread_weight_conv1_V_we1();
    void thread_weight_conv2_V_address0();
    void thread_weight_conv2_V_address1();
    void thread_weight_conv2_V_ce0();
    void thread_weight_conv2_V_ce1();
    void thread_weight_conv2_V_d0();
    void thread_weight_conv2_V_d1();
    void thread_weight_conv2_V_we0();
    void thread_weight_conv2_V_we1();
    void thread_weight_conv3_V_address0();
    void thread_weight_conv3_V_address1();
    void thread_weight_conv3_V_ce0();
    void thread_weight_conv3_V_ce1();
    void thread_weight_conv3_V_d0();
    void thread_weight_conv3_V_d1();
    void thread_weight_conv3_V_we0();
    void thread_weight_conv3_V_we1();
    void thread_weight_conv4_V_address0();
    void thread_weight_conv4_V_address1();
    void thread_weight_conv4_V_ce0();
    void thread_weight_conv4_V_ce1();
    void thread_weight_conv4_V_d0();
    void thread_weight_conv4_V_d1();
    void thread_weight_conv4_V_we0();
    void thread_weight_conv4_V_we1();
    void thread_weight_conv5_V_address0();
    void thread_weight_conv5_V_address1();
    void thread_weight_conv5_V_ce0();
    void thread_weight_conv5_V_ce1();
    void thread_weight_conv5_V_d0();
    void thread_weight_conv5_V_d1();
    void thread_weight_conv5_V_we0();
    void thread_weight_conv5_V_we1();
    void thread_weight_conv6_V_address0();
    void thread_weight_conv6_V_address1();
    void thread_weight_conv6_V_ce0();
    void thread_weight_conv6_V_ce1();
    void thread_weight_conv6_V_d0();
    void thread_weight_conv6_V_d1();
    void thread_weight_conv6_V_we0();
    void thread_weight_conv6_V_we1();
    void thread_weight_conv7_V_address0();
    void thread_weight_conv7_V_address1();
    void thread_weight_conv7_V_ce0();
    void thread_weight_conv7_V_ce1();
    void thread_weight_conv7_V_d0();
    void thread_weight_conv7_V_d1();
    void thread_weight_conv7_V_we0();
    void thread_weight_conv7_V_we1();
    void thread_weight_conv8_V_address0();
    void thread_weight_conv8_V_address1();
    void thread_weight_conv8_V_ce0();
    void thread_weight_conv8_V_ce1();
    void thread_weight_conv8_V_d0();
    void thread_weight_conv8_V_d1();
    void thread_weight_conv8_V_we0();
    void thread_weight_conv8_V_we1();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
