# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final_Implementation.srcs/sources_1/imports/sources_1/imports/new/16_bit_reg.vhd" \
"../../../../Final_Implementation.srcs/sources_1/new/decoder_4to16.vhd" \
"../../../../Final_Implementation.srcs/sources_1/imports/sources_1/imports/new/mux2_16bit.vhd" \
"../../../../Final_Implementation.srcs/sources_1/imports/sources_1/imports/new/mux8_16bit.vhd" \
"../../../../Final_Implementation.srcs/sources_1/imports/sources_1/imports/new/register_file.vhd" \
"../../../../Final_Implementation.srcs/Datapath_Simulations/imports/Assignment2.srcs/register_file_sim/new/registerfile_tb.vhd" \

# Do not sort compile order
nosort
