// Seed: 1530078044
module module_0 ();
  wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always begin : LABEL_0
    @(posedge 1'b0 * "") id_4 = -1'd0;
  end
  module_0 modCall_1 ();
  assign id_4 = id_3 && id_5;
  id_7(
      .id_0(id_2),
      .id_1(1),
      .id_2(id_1),
      .id_3(1'b0 == -1),
      .id_4("" - id_2),
      .id_5(-1),
      .id_6(1),
      .id_7(id_2 / 1),
      .id_8(-1)
  );
endmodule
