
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 10.1.03 Build EDK_K_SP3.6
# Fri Jul 15 13:54:43 2011
# Target Board:  Custom
# Family:    spartan3e
# Device:    xc3s1200e
# Package:   fg400
# Speed Grade:  -4
# Processor: microblaze_0
# System clock frequency: 50.00 MHz
# On Chip Memory :   8 KB
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_RX_pin = fpga_0_RS232_RX, DIR = I
 PORT fpga_0_RS232_TX_pin = fpga_0_RS232_TX, DIR = O
 PORT sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 66000000
 PORT sys_rst_pin = sys_rst_s, DIR = I, RST_POLARITY = 1, SIGIS = RST
 PORT xps_gpio_0_GPIO_IO_O_pin = xps_gpio_0_GPIO_IO_O, DIR = O, VEC = [0:3]
 PORT PROMREAD_CNTRL_GPIO_O_pin = PROMREAD_CNTRL_GPIO_O, DIR = O, VEC = [0:2]
 PORT PROM1_OE_GPIO_IO_O_pin = PROM1_OE_GPIO_IO_O, DIR = O, VEC = [0:0]
 PORT PROMREAD_DIN_GPIO_GPIO_IO_I_pin = PROMREAD_DIN_GPIO_GPIO_IO_I, DIR = I, VEC = [0:0]
 PORT mpmc_0_SDRAM_DM_pin = mpmc_0_SDRAM_DM, DIR = O, VEC = [0:0]
 PORT mpmc_0_SDRAM_DQ = mpmc_0_SDRAM_DQ, DIR = IO, VEC = [7:0]
 PORT mpmc_0_SDRAM_Addr_pin = mpmc_0_SDRAM_Addr, DIR = O, VEC = [12:0]
 PORT mpmc_0_SDRAM_BankAddr_pin = mpmc_0_SDRAM_BankAddr, DIR = O, VEC = [1:0]
 PORT mpmc_0_SDRAM_WE_n_pin = mpmc_0_SDRAM_WE_n, DIR = O
 PORT mpmc_0_SDRAM_CAS_n_pin = mpmc_0_SDRAM_CAS_n, DIR = O
 PORT mpmc_0_SDRAM_RAS_n_pin = mpmc_0_SDRAM_RAS_n, DIR = O
 PORT mpmc_0_SDRAM_CS_n_pin = mpmc_0_SDRAM_CS_n, DIR = O, VEC = [0:0]
 PORT mpmc_0_SDRAM_CE_pin = mpmc_0_SDRAM_CE, DIR = O, VEC = [0:0]
 PORT mpmc_0_SDRAM_Clk_pin = mpmc_0_SDRAM_Clk, DIR = O, VEC = [0:0], SIGIS = CLK


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_INTERCONNECT = 1
 PARAMETER HW_VER = 7.10.d
 PARAMETER C_AREA_OPTIMIZED = 1
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 PORT MB_RESET = mb_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.03.a
 PORT PLB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_ODD_PARITY = 0
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_SPLB_CLK_FREQ_HZ = 66000000
 PARAMETER C_BASEADDR = 0x80a00000
 PARAMETER C_HIGHADDR = 0x80a0003f
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_RX
 PORT TX = fpga_0_RS232_TX
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_CLKIN_FREQ = 66000000
 PARAMETER C_CLKOUT0_FREQ = 66000000
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKIN_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 66000000
 PARAMETER C_CLKOUT1_PHASE = 90
 PARAMETER C_CLKOUT1_GROUP = NONE
 PARAMETER C_CLKOUT1_BUF = TRUE
 PORT CLKOUT0 = sys_clk_s
 PORT CLKIN = dcm_clk_s
 PORT LOCKED = Dcm_all_locked
 PORT RST = net_gnd
 PORT CLKOUT1 = clock_generator_0_CLKOUT1
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 2.00.a
 PORT Slowest_sync_clk = sys_clk_s
 PORT Dcm_locked = Dcm_all_locked
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN xps_gpio
 PARAMETER INSTANCE = xps_gpio_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_BASEADDR = 0x81400000
 PARAMETER C_HIGHADDR = 0x8140ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_O = xps_gpio_0_GPIO_IO_O
END

BEGIN xps_gpio
 PARAMETER INSTANCE = PROMREAD_DIN_GPIO
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_GPIO_WIDTH = 1
 PARAMETER C_BASEADDR = 0x81420000
 PARAMETER C_HIGHADDR = 0x8142ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_I = PROMREAD_DIN_GPIO_GPIO_IO_I
END

BEGIN xps_gpio
 PARAMETER INSTANCE = PROMREAD_CNTRL_GPIO
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_GPIO_WIDTH = 3
 PARAMETER C_BASEADDR = 0x81440000
 PARAMETER C_HIGHADDR = 0x8144ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_O = PROMREAD_CNTRL_GPIO_O
END

BEGIN xps_gpio
 PARAMETER INSTANCE = PROM1_OE
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_GPIO_WIDTH = 1
 PARAMETER C_BASEADDR = 0x81460000
 PARAMETER C_HIGHADDR = 0x8146ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_O = PROM1_OE_GPIO_IO_O
END

BEGIN mpmc
 PARAMETER INSTANCE = mpmc_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_MEM_PARTNO = MT48LC32M8A2-7E
 PARAMETER C_MPMC_CLK0_PERIOD_PS = 7500
 PARAMETER C_MEM_TYPE = SDRAM
 PARAMETER C_MEM_DATA_WIDTH = 8
 PARAMETER C_MPMC_BASEADDR = 0x82000000
 PARAMETER C_MPMC_HIGHADDR = 0x83ffffff
 BUS_INTERFACE SPLB0 = mb_plb
 PORT SDRAM_DM = mpmc_0_SDRAM_DM
 PORT SDRAM_DQ = mpmc_0_SDRAM_DQ
 PORT SDRAM_Addr = mpmc_0_SDRAM_Addr
 PORT SDRAM_BankAddr = mpmc_0_SDRAM_BankAddr
 PORT SDRAM_WE_n = mpmc_0_SDRAM_WE_n
 PORT SDRAM_CAS_n = mpmc_0_SDRAM_CAS_n
 PORT SDRAM_RAS_n = mpmc_0_SDRAM_RAS_n
 PORT SDRAM_CS_n = mpmc_0_SDRAM_CS_n
 PORT SDRAM_CE = mpmc_0_SDRAM_CE
 PORT SDRAM_Clk = mpmc_0_SDRAM_Clk
 PORT MPMC_Rst = sys_rst_s
 PORT MPMC_Clk90 = clock_generator_0_CLKOUT1
 PORT MPMC_Clk0 = sys_clk_s
END

