{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641384888046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641384888051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 05 20:14:47 2022 " "Processing started: Wed Jan 05 20:14:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641384888051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384888051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_sdram_tft_sobel -c uart_sdram_tft_sobel " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_sdram_tft_sobel -c uart_sdram_tft_sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384888051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641384888227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641384888227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sobel/pa_3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sobel/pa_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PA_3 " "Found entity 1: PA_3" {  } { { "rtl/sobel/PA_3.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/PA_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "rtl/sdram/sdram_init.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_init.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top " "Found entity 1: sdram_control_top" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894649 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_control.v(98) " "Verilog HDL warning at sdram_control.v(98): extended using \"x\" or \"z\"" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641384894659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REF auto_ref Sdram_Params.h(35) " "Verilog HDL Declaration information at Sdram_Params.h(35): object \"AUTO_REF\" differs only in case from object \"auto_ref\" in the same scope" {  } { { "rtl/sdram/Sdram_Params.h" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/Sdram_Params.h" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641384894659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "rtl/sdram/fifo_wr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sobel/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sobel/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SQRT " "Found entity 1: SQRT" {  } { { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X1 x1 sobel.v(19) " "Verilog HDL Declaration information at sobel.v(19): object \"X1\" differs only in case from object \"x1\" in the same scope" {  } { { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641384894664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X2 x2 sobel.v(19) " "Verilog HDL Declaration information at sobel.v(19): object \"X2\" differs only in case from object \"x2\" in the same scope" {  } { { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641384894664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y1 y1 sobel.v(24) " "Verilog HDL Declaration information at sobel.v(24): object \"Y1\" differs only in case from object \"y1\" in the same scope" {  } { { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641384894664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y2 y2 sobel.v(24) " "Verilog HDL Declaration information at sobel.v(24): object \"Y2\" differs only in case from object \"y2\" in the same scope" {  } { { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641384894664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sobel/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sobel/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sobel/mac_3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sobel/mac_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Found entity 1: MAC_3" {  } { { "rtl/sobel/MAC_3.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/MAC_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sobel/linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sobel/linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 LineBuffer " "Found entity 1: LineBuffer" {  } { { "rtl/sobel/LineBuffer.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/LineBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_rx " "Found entity 1: uart_byte_rx" {  } { { "rtl/uart/uart_byte_rx.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart/uart_byte_rx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/disp_parameter_cfg.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/vga/disp_parameter_cfg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/disp_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/disp_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp_driver " "Found entity 1: disp_driver" {  } { { "rtl/vga/disp_driver.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/vga/disp_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_sdram_tft_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_sdram_tft_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sdram_tft_sobel " "Found entity 1: uart_sdram_tft_sobel" {  } { { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_sdram_tft_sobel " "Elaborating entity \"uart_sdram_tft_sobel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641384894696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "rtl/uart_sdram_tft_sobel.v" "pll" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384894707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "ip/pll.v" "altpll_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/ip/pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384894731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/ip/pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384894740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -4167 " "Parameter \"clk1_phase_shift\" = \"-4167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 20 " "Parameter \"clk2_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 13 " "Parameter \"clk2_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384894740 ""}  } { { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/ip/pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641384894740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384894773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384894773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_rx uart_byte_rx:uart_byte_rx " "Elaborating entity \"uart_byte_rx\" for hierarchy \"uart_byte_rx:uart_byte_rx\"" {  } { { "rtl/uart_sdram_tft_sobel.v" "uart_byte_rx" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384894777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control_top sdram_control_top:sdram " "Elaborating entity \"sdram_control_top\" for hierarchy \"sdram_control_top:sdram\"" {  } { { "rtl/uart_sdram_tft_sobel.v" "sdram" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384894794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(163) " "Verilog HDL assignment warning at sdram_control_top.v(163): truncated value with size 32 to match size of target (24)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641384894796 "|uart_sdram_tft_sobel|sdram_control_top:sdram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(180) " "Verilog HDL assignment warning at sdram_control_top.v(180): truncated value with size 32 to match size of target (24)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641384894797 "|uart_sdram_tft_sobel|sdram_control_top:sdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control_top:sdram\|sdram_control:sdram_control " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control_top:sdram\|sdram_control:sdram_control\"" {  } { { "rtl/sdram/sdram_control_top.v" "sdram_control" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384894806 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(529) " "Verilog HDL Case Statement information at sdram_control.v(529): all case item expressions in this case statement are onehot" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 529 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641384894810 "|uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(561) " "Verilog HDL Case Statement information at sdram_control.v(561): all case item expressions in this case statement are onehot" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 561 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641384894811 "|uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(595) " "Verilog HDL Case Statement information at sdram_control.v(595): all case item expressions in this case statement are onehot" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 595 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641384894811 "|uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_break_ref sdram_control.v(521) " "Inferred latch for \"rd_break_ref\" at sdram_control.v(521)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 521 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894813 "|uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_break_ref sdram_control.v(517) " "Inferred latch for \"wr_break_ref\" at sdram_control.v(517)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894813 "|uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_rd sdram_control.v(513) " "Inferred latch for \"ref_break_rd\" at sdram_control.v(513)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894813 "|uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_wr sdram_control.v(509) " "Inferred latch for \"ref_break_wr\" at sdram_control.v(509)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384894813 "|uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_control_top:sdram\|sdram_control:sdram_control\|sdram_init:sdram_init " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_control_top:sdram\|sdram_control:sdram_control\|sdram_init:sdram_init\"" {  } { { "rtl/sdram/sdram_control.v" "sdram_init" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384894827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr sdram_control_top:sdram\|fifo_wr:sd_wr_fifo " "Elaborating entity \"fifo_wr\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\"" {  } { { "rtl/sdram/sdram_control_top.v" "sd_wr_fifo" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384894833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/sdram/fifo_wr.v" "dcfifo_mixed_widths_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_wr.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/sdram/fifo_wr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_wr.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 7 " "Parameter \"lpm_widthu_r\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895085 ""}  } { { "rtl/sdram/fifo_wr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_wr.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641384895085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0gl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0gl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0gl1 " "Found entity 1: dcfifo_0gl1" {  } { { "db/dcfifo_0gl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0gl1 sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated " "Elaborating entity \"dcfifo_0gl1\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0gl1.tdf" "rdptr_g_gray2bin" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_0gl1.tdf" "rdptr_g1p" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_njc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_njc " "Found entity 1: a_graycounter_njc" {  } { { "db/a_graycounter_njc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_njc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_njc sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_graycounter_njc:wrptr_g1p " "Elaborating entity \"a_graycounter_njc\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_graycounter_njc:wrptr_g1p\"" {  } { { "db/dcfifo_0gl1.tdf" "wrptr_g1p" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b11 " "Found entity 1: altsyncram_3b11" {  } { { "db/altsyncram_3b11.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_3b11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b11 sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|altsyncram_3b11:fifo_ram " "Elaborating entity \"altsyncram_3b11\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|altsyncram_3b11:fifo_ram\"" {  } { { "db/dcfifo_0gl1.tdf" "fifo_ram" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_0gl1.tdf" "rdaclr" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_fd9:rs_brp " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_fd9:rs_brp\"" {  } { { "db/dcfifo_0gl1.tdf" "rs_brp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vnl " "Found entity 1: alt_synch_pipe_vnl" {  } { { "db/alt_synch_pipe_vnl.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_vnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vnl sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vnl\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp\"" {  } { { "db/dcfifo_0gl1.tdf" "rs_dgwp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp\|dffpipe_gd9:dffpipe15 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp\|dffpipe_gd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_vnl.tdf" "dffpipe15" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_vnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_hd9:ws_bwp " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_hd9:ws_bwp\"" {  } { { "db/dcfifo_0gl1.tdf" "ws_bwp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\"" {  } { { "db/dcfifo_0gl1.tdf" "ws_dgrp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\|dffpipe_id9:dffpipe19 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\|dffpipe_id9:dffpipe19\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe19" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_0gl1.tdf" "rdempty_eq_comp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"sdram_control_top:sdram\|fifo_wr:sd_wr_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_0gl1.tdf" "cntr_b" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_0gl1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd sdram_control_top:sdram\|fifo_rd:sd_rd_fifo " "Elaborating entity \"fifo_rd\" for hierarchy \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\"" {  } { { "rtl/sdram/sdram_control_top.v" "sd_rd_fifo" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\"" {  } { { "rtl/sdram/fifo_rd.v" "dcfifo_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\"" {  } { { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895597 ""}  } { { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641384895597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ghl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ghl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ghl1 " "Found entity 1: dcfifo_ghl1" {  } { { "db/dcfifo_ghl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ghl1 sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated " "Elaborating entity \"dcfifo_ghl1\" for hierarchy \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ghl1.tdf" "rdptr_g_gray2bin" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_t57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_ghl1.tdf" "rdptr_g1p" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_ghl1.tdf" "wrptr_g1p" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_do41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_do41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_do41 " "Found entity 1: altsyncram_do41" {  } { { "db/altsyncram_do41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_do41 sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram " "Elaborating entity \"altsyncram_do41\" for hierarchy \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\"" {  } { { "db/dcfifo_ghl1.tdf" "fifo_ram" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp\"" {  } { { "db/dcfifo_ghl1.tdf" "rs_dgwp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp\|dffpipe_jd9:dffpipe12 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp\|dffpipe_jd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe12" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_2ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp\"" {  } { { "db/dcfifo_ghl1.tdf" "ws_dgrp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_kd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp\|dffpipe_kd9:dffpipe15 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp\|dffpipe_kd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe15" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/alt_synch_pipe_2ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_ghl1.tdf" "rdempty_eq_comp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_driver disp_driver:disp_driver " "Elaborating entity \"disp_driver\" for hierarchy \"disp_driver:disp_driver\"" {  } { { "rtl/uart_sdram_tft_sobel.v" "disp_driver" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel sobel:sobel_inst " "Elaborating entity \"sobel\" for hierarchy \"sobel:sobel_inst\"" {  } { { "rtl/uart_sdram_tft_sobel.v" "sobel_inst" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sobel.v(145) " "Verilog HDL assignment warning at sobel.v(145): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641384895819 "|uart_sdram_tft_sobel|sobel:sobel_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LineBuffer sobel:sobel_inst\|LineBuffer:LineBuffer_inst " "Elaborating entity \"LineBuffer\" for hierarchy \"sobel:sobel_inst\|LineBuffer:LineBuffer_inst\"" {  } { { "rtl/sobel/sobel.v" "LineBuffer_inst" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/sobel/LineBuffer.v" "ALTSHIFT_TAPS_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/LineBuffer.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/sobel/LineBuffer.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/LineBuffer.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 800 " "Parameter \"tap_distance\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384895938 ""}  } { { "rtl/sobel/LineBuffer.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/LineBuffer.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641384895938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6rv " "Found entity 1: shift_taps_6rv" {  } { { "db/shift_taps_6rv.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/shift_taps_6rv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384895971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384895971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_6rv sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6rv:auto_generated " "Elaborating entity \"shift_taps_6rv\" for hierarchy \"sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6rv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384895971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ka1 " "Found entity 1: altsyncram_5ka1" {  } { { "db/altsyncram_5ka1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_5ka1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ka1 sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6rv:auto_generated\|altsyncram_5ka1:altsyncram2 " "Elaborating entity \"altsyncram_5ka1\" for hierarchy \"sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6rv:auto_generated\|altsyncram_5ka1:altsyncram2\"" {  } { { "db/shift_taps_6rv.tdf" "altsyncram2" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/shift_taps_6rv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_auf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_auf " "Found entity 1: cntr_auf" {  } { { "db/cntr_auf.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cntr_auf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_auf sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6rv:auto_generated\|cntr_auf:cntr1 " "Elaborating entity \"cntr_auf\" for hierarchy \"sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6rv:auto_generated\|cntr_auf:cntr1\"" {  } { { "db/shift_taps_6rv.tdf" "cntr1" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/shift_taps_6rv.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6rv:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"sobel:sobel_inst\|LineBuffer:LineBuffer_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_6rv:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_auf.tdf" "cmpr4" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/cntr_auf.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_3 sobel:sobel_inst\|MAC_3:x0 " "Elaborating entity \"MAC_3\" for hierarchy \"sobel:sobel_inst\|MAC_3:x0\"" {  } { { "rtl/sobel/sobel.v" "x0" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "rtl/sobel/MAC_3.v" "ALTMULT_ADD_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/MAC_3.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "rtl/sobel/MAC_3.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/MAC_3.v" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR3 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR3 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR3 " "Parameter \"input_aclr_a0\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR3 " "Parameter \"input_aclr_a1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR3 " "Parameter \"input_aclr_a2\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR3 " "Parameter \"input_aclr_b0\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR3 " "Parameter \"input_aclr_b1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR3 " "Parameter \"input_aclr_b2\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 SCANA " "Parameter \"input_source_a1\" = \"SCANA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 SCANA " "Parameter \"input_source_a2\" = \"SCANA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR3 " "Parameter \"multiplier_aclr0\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR3 " "Parameter \"multiplier_aclr1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR3 " "Parameter \"multiplier_aclr2\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 3 " "Parameter \"number_of_multipliers\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR3 " "Parameter \"output_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR3 " "Parameter \"signed_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR3 " "Parameter \"signed_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR3 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR3 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 18 " "Parameter \"width_result\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896201 ""}  } { { "rtl/sobel/MAC_3.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/MAC_3.v" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641384896201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_fk74.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_fk74.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_fk74 " "Found entity 1: mult_add_fk74" {  } { { "db/mult_add_fk74.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_add_fk74.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_fk74 sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_fk74:auto_generated " "Elaborating entity \"mult_add_fk74\" for hierarchy \"sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_fk74:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_1ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_1ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_1ba1 " "Found entity 1: ded_mult_1ba1" {  } { { "db/ded_mult_1ba1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/ded_mult_1ba1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_1ba1 sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_fk74:auto_generated\|ded_mult_1ba1:ded_mult1 " "Elaborating entity \"ded_mult_1ba1\" for hierarchy \"sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_fk74:auto_generated\|ded_mult_1ba1:ded_mult1\"" {  } { { "db/mult_add_fk74.tdf" "ded_mult1" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_add_fk74.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dffpipe_b3c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_fk74:auto_generated\|ded_mult_1ba1:ded_mult1\|dffpipe_b3c:pre_result " "Elaborating entity \"dffpipe_b3c\" for hierarchy \"sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_fk74:auto_generated\|ded_mult_1ba1:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_1ba1.tdf" "pre_result" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/ded_mult_1ba1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_3f91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_3f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_3f91 " "Found entity 1: ded_mult_3f91" {  } { { "db/ded_mult_3f91.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/ded_mult_3f91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_3f91 sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_fk74:auto_generated\|ded_mult_3f91:ded_mult3 " "Elaborating entity \"ded_mult_3f91\" for hierarchy \"sobel:sobel_inst\|MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_fk74:auto_generated\|ded_mult_3f91:ded_mult3\"" {  } { { "db/mult_add_fk74.tdf" "ded_mult3" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_add_fk74.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PA_3 sobel:sobel_inst\|PA_3:pa0 " "Elaborating entity \"PA_3\" for hierarchy \"sobel:sobel_inst\|PA_3:pa0\"" {  } { { "rtl/sobel/sobel.v" "pa0" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add sobel:sobel_inst\|PA_3:pa0\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"sobel:sobel_inst\|PA_3:pa0\|parallel_add:parallel_add_component\"" {  } { { "rtl/sobel/PA_3.v" "parallel_add_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/PA_3.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel:sobel_inst\|PA_3:pa0\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|PA_3:pa0\|parallel_add:parallel_add_component\"" {  } { { "rtl/sobel/PA_3.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/PA_3.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel:sobel_inst\|PA_3:pa0\|parallel_add:parallel_add_component " "Instantiated megafunction \"sobel:sobel_inst\|PA_3:pa0\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Parameter \"pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation SIGNED " "Parameter \"representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 3 " "Parameter \"size\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 18 " "Parameter \"width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 20 " "Parameter \"widthr\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896392 ""}  } { { "rtl/sobel/PA_3.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/PA_3.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641384896392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_n9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_n9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_n9f " "Found entity 1: par_add_n9f" {  } { { "db/par_add_n9f.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/par_add_n9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_n9f sobel:sobel_inst\|PA_3:pa0\|parallel_add:parallel_add_component\|par_add_n9f:auto_generated " "Elaborating entity \"par_add_n9f\" for hierarchy \"sobel:sobel_inst\|PA_3:pa0\|parallel_add:parallel_add_component\|par_add_n9f:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQRT sobel:sobel_inst\|SQRT:sqrt0 " "Elaborating entity \"SQRT\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\"" {  } { { "rtl/sobel/sobel.v" "sqrt0" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "rtl/sobel/SQRT.v" "ALTSQRT_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Parameter \"pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 16 " "Parameter \"q_port_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 17 " "Parameter \"r_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384896470 ""}  } { { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641384896470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vqc " "Found entity 1: add_sub_vqc" {  } { { "db/add_sub_vqc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_vqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vqc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_vqc:auto_generated " "Elaborating entity \"add_sub_vqc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_vqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896524 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqc " "Found entity 1: add_sub_uqc" {  } { { "db/add_sub_uqc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_uqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_uqc:auto_generated " "Elaborating entity \"add_sub_uqc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_uqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896561 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tqc " "Found entity 1: add_sub_tqc" {  } { { "db/add_sub_tqc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_tqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tqc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_tqc:auto_generated " "Elaborating entity \"add_sub_tqc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_tqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896600 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sqc " "Found entity 1: add_sub_sqc" {  } { { "db/add_sub_sqc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_sqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sqc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_sqc:auto_generated " "Elaborating entity \"add_sub_sqc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_sqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rqc " "Found entity 1: add_sub_rqc" {  } { { "db/add_sub_rqc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_rqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rqc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_rqc:auto_generated " "Elaborating entity \"add_sub_rqc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_rqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896677 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqc " "Found entity 1: add_sub_qqc" {  } { { "db/add_sub_qqc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_qqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated " "Elaborating entity \"add_sub_qqc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896715 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pqc " "Found entity 1: add_sub_pqc" {  } { { "db/add_sub_pqc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_pqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pqc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated " "Elaborating entity \"add_sub_pqc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_oqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896796 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_nqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpc " "Found entity 1: add_sub_fpc" {  } { { "db/add_sub_fpc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_fpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated " "Elaborating entity \"add_sub_fpc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896873 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_epc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_epc " "Found entity 1: add_sub_epc" {  } { { "db/add_sub_epc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_epc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_epc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated " "Elaborating entity \"add_sub_epc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896911 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpc " "Found entity 1: add_sub_dpc" {  } { { "db/add_sub_dpc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_dpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated " "Elaborating entity \"add_sub_dpc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpc " "Found entity 1: add_sub_cpc" {  } { { "db/add_sub_cpc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_cpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384896983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384896983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated " "Elaborating entity \"add_sub_cpc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896988 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384896992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bpc " "Found entity 1: add_sub_bpc" {  } { { "db/add_sub_bpc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_bpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384897021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384897021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bpc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated " "Elaborating entity \"add_sub_bpc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897025 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_apc " "Found entity 1: add_sub_apc" {  } { { "db/add_sub_apc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_apc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384897058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384897058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_apc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated " "Elaborating entity \"add_sub_apc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897062 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384897096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384897096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated " "Elaborating entity \"add_sub_8pc\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:a_delay sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897114 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897117 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897120 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897124 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897127 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897130 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897132 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897145 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897148 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897158 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897162 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897168 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897172 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897176 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897198 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897204 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897207 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897210 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897213 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"sobel:sobel_inst\|SQRT:sqrt0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/sobel/SQRT.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384897218 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[3\] " "Synthesized away node \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_do41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf" 131 2 0 } } { "db/dcfifo_ghl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } } { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 152 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384897443 "|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[4\] " "Synthesized away node \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_do41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf" 161 2 0 } } { "db/dcfifo_ghl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } } { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 152 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384897443 "|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[5\] " "Synthesized away node \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_do41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf" 191 2 0 } } { "db/dcfifo_ghl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } } { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 152 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384897443 "|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[6\] " "Synthesized away node \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_do41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf" 221 2 0 } } { "db/dcfifo_ghl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } } { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 152 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384897443 "|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[7\] " "Synthesized away node \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_do41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf" 251 2 0 } } { "db/dcfifo_ghl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } } { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 152 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384897443 "|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_do41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf" 281 2 0 } } { "db/dcfifo_ghl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } } { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 152 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384897443 "|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_do41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf" 311 2 0 } } { "db/dcfifo_ghl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } } { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 152 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384897443 "|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_do41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf" 341 2 0 } } { "db/dcfifo_ghl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } } { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 152 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384897443 "|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_do41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf" 371 2 0 } } { "db/dcfifo_ghl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } } { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 152 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384897443 "|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_do41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf" 401 2 0 } } { "db/dcfifo_ghl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } } { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 152 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384897443 "|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_do41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf" 431 2 0 } } { "db/dcfifo_ghl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } } { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 152 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384897443 "|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdram_control_top:sdram\|fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_do41:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_do41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/altsyncram_do41.tdf" 461 2 0 } } { "db/dcfifo_ghl1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/dcfifo_ghl1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/fifo_rd.v" 95 0 0 } } { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control_top.v" 152 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384897443 "|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a14"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1641384897443 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1641384897443 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "359 " "Ignored 359 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "15 " "Ignored 15 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1641384897555 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "344 " "Ignored 344 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1641384897555 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1641384897555 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel:sobel_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel:sobel_inst\|Mult1\"" {  } { { "rtl/sobel/sobel.v" "Mult1" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 134 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384898458 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel:sobel_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel:sobel_inst\|Mult0\"" {  } { { "rtl/sobel/sobel.v" "Mult0" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 134 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384898458 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641384898458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel:sobel_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel:sobel_inst\|lpm_mult:Mult1\"" {  } { { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384898490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel:sobel_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"sobel:sobel_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384898490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384898490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384898490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384898490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384898490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384898490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384898490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384898490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641384898490 ""}  } { { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641384898490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rct " "Found entity 1: mult_rct" {  } { { "db/mult_rct.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_rct.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641384898525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384898525 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sobel:sobel_inst\|lpm_mult:Mult0\|mult_rct:auto_generated\|mac_mult7 " "Synthesized away node \"sobel:sobel_inst\|lpm_mult:Mult0\|mult_rct:auto_generated\|mac_mult7\"" {  } { { "db/mult_rct.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_rct.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 134 -1 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384898558 "|uart_sdram_tft_sobel|sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sobel:sobel_inst\|lpm_mult:Mult0\|mult_rct:auto_generated\|mac_out8 " "Synthesized away node \"sobel:sobel_inst\|lpm_mult:Mult0\|mult_rct:auto_generated\|mac_out8\"" {  } { { "db/mult_rct.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_rct.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 134 -1 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384898558 "|uart_sdram_tft_sobel|sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sobel:sobel_inst\|lpm_mult:Mult1\|mult_rct:auto_generated\|mac_mult7 " "Synthesized away node \"sobel:sobel_inst\|lpm_mult:Mult1\|mult_rct:auto_generated\|mac_mult7\"" {  } { { "db/mult_rct.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_rct.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 134 -1 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384898558 "|uart_sdram_tft_sobel|sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sobel:sobel_inst\|lpm_mult:Mult1\|mult_rct:auto_generated\|mac_out8 " "Synthesized away node \"sobel:sobel_inst\|lpm_mult:Mult1\|mult_rct:auto_generated\|mac_out8\"" {  } { { "db/mult_rct.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/mult_rct.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 134 -1 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641384898558 "|uart_sdram_tft_sobel|sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1641384898558 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1641384898558 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641384898710 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1641384898735 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1641384898735 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 77 -1 0 } } { "rtl/sdram/sdram_init.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_init.v" 56 -1 0 } } { "db/a_graycounter_s57.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_s57.tdf" 33 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_s57.tdf" 44 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_pjc.tdf" 33 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_pjc.tdf" 45 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_njc.tdf" 38 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_t57.tdf" 33 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/a_graycounter_t57.tdf" 45 2 0 } } { "rtl/uart/uart_byte_rx.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart/uart_byte_rx.v" 70 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641384898744 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641384898744 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sd_Cs_n GND " "Pin \"Sd_Cs_n\" is stuck at GND" {  } { { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641384899052 "|uart_sdram_tft_sobel|Sd_Cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sd_Dqm\[0\] GND " "Pin \"Sd_Dqm\[0\]\" is stuck at GND" {  } { { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641384899052 "|uart_sdram_tft_sobel|Sd_Dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sd_Dqm\[1\] GND " "Pin \"Sd_Dqm\[1\]\" is stuck at GND" {  } { { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641384899052 "|uart_sdram_tft_sobel|Sd_Dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641384899052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641384899140 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641384899772 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/output_files/uart_sdram_tft_sobel.map.smsg " "Generated suppressed messages file D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/output_files/uart_sdram_tft_sobel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384899849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641384899995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641384899995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1608 " "Implemented 1608 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641384900116 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641384900116 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1641384900116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1478 " "Implemented 1478 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641384900116 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641384900116 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1641384900116 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1641384900116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641384900116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641384900154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 05 20:15:00 2022 " "Processing ended: Wed Jan 05 20:15:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641384900154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641384900154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641384900154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641384900154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1641384901146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641384901151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 05 20:15:00 2022 " "Processing started: Wed Jan 05 20:15:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641384901151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1641384901151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart_sdram_tft_sobel -c uart_sdram_tft_sobel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart_sdram_tft_sobel -c uart_sdram_tft_sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1641384901151 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1641384901210 ""}
{ "Info" "0" "" "Project  = uart_sdram_tft_sobel" {  } {  } 0 0 "Project  = uart_sdram_tft_sobel" 0 0 "Fitter" 0 0 1641384901210 ""}
{ "Info" "0" "" "Revision = uart_sdram_tft_sobel" {  } {  } 0 0 "Revision = uart_sdram_tft_sobel" 0 0 "Fitter" 0 0 1641384901210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1641384901272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1641384901272 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_sdram_tft_sobel EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"uart_sdram_tft_sobel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641384901286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641384901318 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641384901318 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] -150.0 degrees -148.9 degrees " "Can't achieve requested value -150.0 degrees for clock output pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -148.9 degrees" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1641384901350 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641384901350 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -149 -4135 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -149 degrees (-4135 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641384901350 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 13 20 0 0 " "Implementing clock multiplication of 13, clock division of 20, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641384901350 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1641384901350 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641384901410 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641384901413 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641384901478 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641384901478 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641384901478 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1641384901478 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641384901481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641384901481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641384901481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641384901481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641384901481 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1641384901481 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1641384901483 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1641384901512 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1641384901962 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0gl1 " "Entity dcfifo_0gl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641384901963 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641384901963 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641384901963 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ghl1 " "Entity dcfifo_ghl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641384901963 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641384901963 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641384901963 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1641384901963 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_sdram_tft_sobel.sdc " "Synopsys Design Constraints File file not found: 'uart_sdram_tft_sobel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1641384901971 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641384901971 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641384901972 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1641384901973 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1641384901987 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1641384901988 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1641384901988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk50M~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk50M~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641384902084 ""}  } { { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641384902084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641384902084 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641384902084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641384902084 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641384902084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641384902084 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641384902084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rst_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node Rst_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641384902084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[10\] " "Destination node sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[10\]" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641384902084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[5\] " "Destination node sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[5\]" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641384902084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sobel:sobel_inst\|oDATA\[1\] " "Destination node sobel:sobel_inst\|oDATA\[1\]" {  } { { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641384902084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sobel:sobel_inst\|oDATA\[0\] " "Destination node sobel:sobel_inst\|oDATA\[0\]" {  } { { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641384902084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram\|sdram_control:sdram_control\|Ba\[0\]~0 " "Destination node sdram_control_top:sdram\|sdram_control:sdram_control\|Ba\[0\]~0" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 2726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641384902084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram\|sdram_control:sdram_control\|Command\[2\]~4 " "Destination node sdram_control_top:sdram\|sdram_control:sdram_control\|Command\[2\]~4" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 2783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641384902084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[0\]~10 " "Destination node sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[0\]~10" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 4463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641384902084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[3\]~11 " "Destination node sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[3\]~11" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 4464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641384902084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sd_Cke~output " "Destination node Sd_Cke~output" {  } { { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641384902084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TFT_pwm~output " "Destination node TFT_pwm~output" {  } { { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641384902084 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641384902084 ""}  } { { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641384902084 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641384902344 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641384902345 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641384902345 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641384902348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641384902351 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641384902354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641384902440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1641384902441 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641384902441 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] Sd_Clk~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"Sd_Clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/ip/pll.v" 107 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 113 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 49 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1641384902478 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] TFT_clk~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"TFT_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/ip/pll.v" 107 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 113 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 59 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1641384902478 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641384902509 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1641384902512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641384902887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641384903127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641384903145 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641384904944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641384904944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641384905324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1641384906137 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641384906137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1641384906876 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641384906876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641384906879 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.19 " "Total time spent on timing analysis during the Fitter is 1.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1641384906986 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641384907001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641384907205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641384907206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641384907460 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641384907934 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[0\] 3.3-V LVTTL R3 " "Pin Sd_Dq\[0\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[0] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[0\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[1\] 3.3-V LVTTL T3 " "Pin Sd_Dq\[1\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[1] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[1\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[2\] 3.3-V LVTTL R4 " "Pin Sd_Dq\[2\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[2] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[2\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[3\] 3.3-V LVTTL T4 " "Pin Sd_Dq\[3\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[3] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[3\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[4\] 3.3-V LVTTL R5 " "Pin Sd_Dq\[4\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[4] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[4\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[5\] 3.3-V LVTTL T5 " "Pin Sd_Dq\[5\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[5] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[5\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[6\] 3.3-V LVTTL R6 " "Pin Sd_Dq\[6\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[6] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[6\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[7\] 3.3-V LVTTL R8 " "Pin Sd_Dq\[7\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[7] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[7\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[8\] 3.3-V LVTTL R9 " "Pin Sd_Dq\[8\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[8] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[8\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[9\] 3.3-V LVTTL K9 " "Pin Sd_Dq\[9\] uses I/O standard 3.3-V LVTTL at K9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[9] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[9\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[10\] 3.3-V LVTTL L9 " "Pin Sd_Dq\[10\] uses I/O standard 3.3-V LVTTL at L9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[10] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[10\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[11\] 3.3-V LVTTL K8 " "Pin Sd_Dq\[11\] uses I/O standard 3.3-V LVTTL at K8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[11] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[11\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[12\] 3.3-V LVTTL L8 " "Pin Sd_Dq\[12\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[12] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[12\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[13\] 3.3-V LVTTL M8 " "Pin Sd_Dq\[13\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[13] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[13\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[14\] 3.3-V LVTTL N8 " "Pin Sd_Dq\[14\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[14] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[14\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[15\] 3.3-V LVTTL P9 " "Pin Sd_Dq\[15\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[15] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[15\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rst_n 3.3-V LVTTL M16 " "Pin Rst_n uses I/O standard 3.3-V LVTTL at M16" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rst_n } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rst_n" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk50M 3.3-V LVTTL E1 " "Pin Clk50M uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Clk50M } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk50M" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Uart_rx 3.3-V LVTTL B5 " "Pin Uart_rx uses I/O standard 3.3-V LVTTL at B5" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Uart_rx } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Uart_rx" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641384908161 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1641384908161 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/output_files/uart_sdram_tft_sobel.fit.smsg " "Generated suppressed messages file D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/output_files/uart_sdram_tft_sobel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641384908253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5823 " "Peak virtual memory: 5823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641384908833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 05 20:15:08 2022 " "Processing ended: Wed Jan 05 20:15:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641384908833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641384908833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641384908833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641384908833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1641384909722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641384909727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 05 20:15:09 2022 " "Processing started: Wed Jan 05 20:15:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641384909727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1641384909727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart_sdram_tft_sobel -c uart_sdram_tft_sobel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart_sdram_tft_sobel -c uart_sdram_tft_sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1641384909727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1641384909927 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1641384910180 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1641384910192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641384910300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 05 20:15:10 2022 " "Processing ended: Wed Jan 05 20:15:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641384910300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641384910300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641384910300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1641384910300 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1641384910989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1641384911365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641384911370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 05 20:15:11 2022 " "Processing started: Wed Jan 05 20:15:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641384911370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_sdram_tft_sobel -c uart_sdram_tft_sobel " "Command: quartus_sta uart_sdram_tft_sobel -c uart_sdram_tft_sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911370 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1641384911430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911576 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911708 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0gl1 " "Entity dcfifo_0gl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641384911745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641384911745 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641384911745 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ghl1 " "Entity dcfifo_ghl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641384911745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641384911745 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641384911745 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911745 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_sdram_tft_sobel.sdc " "Synopsys Design Constraints File file not found: 'uart_sdram_tft_sobel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911752 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911753 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clk50M Clk50M " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clk50M Clk50M" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641384911753 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641384911753 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -148.85 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -148.85 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641384911753 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641384911753 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911753 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911753 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911754 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911767 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1641384911768 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1641384911777 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1641384911811 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.187 " "Worst-case setup slack is -2.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.187             -73.774 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.187             -73.774 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.928             -39.025 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.928             -39.025 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.522               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.522               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.101               0.000 Clk50M  " "   14.101               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 Clk50M  " "    0.349               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.408               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.452               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.843 " "Worst-case recovery slack is -1.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.843              -3.209 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.843              -3.209 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.323               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.323               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.691               0.000 Clk50M  " "   17.691               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.699               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   27.699               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.143 " "Worst-case removal slack is 1.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.143               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.143               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.291               0.000 Clk50M  " "    1.291               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.625               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.625               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.743               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.743               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.697 " "Worst-case minimum pulse width slack is 4.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.697               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.697               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.702               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.702               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.604               0.000 Clk50M  " "    9.604               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.916               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   14.916               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384911829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911829 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384911984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384911984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384911984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.029 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.029" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384911984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.975 ns " "Worst Case Available Settling Time: 12.975 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384911984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384911984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384911984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384911984 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384911984 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1641384911988 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912316 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912441 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1641384912463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.974 " "Worst-case setup slack is -1.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.974             -66.110 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.974             -66.110 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.783             -35.715 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.783             -35.715 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.708               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.531               0.000 Clk50M  " "   14.531               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 Clk50M  " "    0.338               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.395               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.662 " "Worst-case recovery slack is -1.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662              -2.876 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.662              -2.876 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.515               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.515               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.834               0.000 Clk50M  " "   17.834               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.887               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   27.887               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.047 " "Worst-case removal slack is 1.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.047               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.047               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.134               0.000 Clk50M  " "    1.134               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.438               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.438               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.556               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.556               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.672 " "Worst-case minimum pulse width slack is 4.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.672               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.672               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.675               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.675               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.600               0.000 Clk50M  " "    9.600               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.936               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   14.936               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912491 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.029 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.029" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.421 ns " "Worst Case Available Settling Time: 13.421 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912627 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912627 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1641384912633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912741 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1641384912747 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.465 " "Worst-case setup slack is -0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465             -12.834 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.465             -12.834 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412              -6.959 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.412              -6.959 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.379               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.379               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.498               0.000 Clk50M  " "   17.498               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 Clk50M  " "    0.112               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.136               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.176               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.601 " "Worst-case recovery slack is -0.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.601              -1.009 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.601              -1.009 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.679               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.679               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.929               0.000 Clk50M  " "   18.929               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.322               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   29.322               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.485 " "Worst-case removal slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.485               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 Clk50M  " "    0.537               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.712               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.722               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.734 " "Worst-case minimum pulse width slack is 4.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.734               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.735               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.735               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.200               0.000 Clk50M  " "    9.200               0.000 Clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.119               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   15.119               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641384912782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912782 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912957 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912957 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912957 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.029 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.029" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912957 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.769 ns " "Worst Case Available Settling Time: 16.769 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912957 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912957 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912957 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641384912957 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384912957 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384913261 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384913263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641384913358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 05 20:15:13 2022 " "Processing ended: Wed Jan 05 20:15:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641384913358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641384913358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641384913358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384913358 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641384914299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641384914304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 05 20:15:14 2022 " "Processing started: Wed Jan 05 20:15:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641384914304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1641384914304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_sdram_tft_sobel -c uart_sdram_tft_sobel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_sdram_tft_sobel -c uart_sdram_tft_sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1641384914304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1641384914586 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_sdram_tft_sobel_8_1200mv_85c_slow.vo D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/ simulation " "Generated file uart_sdram_tft_sobel_8_1200mv_85c_slow.vo in folder \"D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641384914869 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_sdram_tft_sobel_8_1200mv_0c_slow.vo D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/ simulation " "Generated file uart_sdram_tft_sobel_8_1200mv_0c_slow.vo in folder \"D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641384915030 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_sdram_tft_sobel_min_1200mv_0c_fast.vo D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/ simulation " "Generated file uart_sdram_tft_sobel_min_1200mv_0c_fast.vo in folder \"D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641384915191 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_sdram_tft_sobel.vo D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/ simulation " "Generated file uart_sdram_tft_sobel.vo in folder \"D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641384915343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_sdram_tft_sobel_8_1200mv_85c_v_slow.sdo D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/ simulation " "Generated file uart_sdram_tft_sobel_8_1200mv_85c_v_slow.sdo in folder \"D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641384915475 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_sdram_tft_sobel_8_1200mv_0c_v_slow.sdo D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/ simulation " "Generated file uart_sdram_tft_sobel_8_1200mv_0c_v_slow.sdo in folder \"D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641384915611 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_sdram_tft_sobel_min_1200mv_0c_v_fast.sdo D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/ simulation " "Generated file uart_sdram_tft_sobel_min_1200mv_0c_v_fast.sdo in folder \"D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641384915745 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_sdram_tft_sobel_v.sdo D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/ simulation " "Generated file uart_sdram_tft_sobel_v.sdo in folder \"D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641384915878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641384915919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 05 20:15:15 2022 " "Processing ended: Wed Jan 05 20:15:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641384915919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641384915919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641384915919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1641384915919 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1641384916524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641384935508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641384935514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 05 20:15:35 2022 " "Processing started: Wed Jan 05 20:15:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641384935514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1641384935514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp uart_sdram_tft_sobel -c uart_sdram_tft_sobel --netlist_type=sgate " "Command: quartus_npp uart_sdram_tft_sobel -c uart_sdram_tft_sobel --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1641384935514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1641384935628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641384935833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 05 20:15:35 2022 " "Processing ended: Wed Jan 05 20:15:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641384935833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641384935833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641384935833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1641384935833 ""}
