stat,raw_value,agg_value
AVG_MEMORY_LATENCY_BASE,2112,2112
AVG_MEMORY_LATENCY,314732,149.021
MSHR_FULL,0,0
TOTAL_MEMORY,2112,2112
TOTAL_MEMORY_MERGE,125,0.0591856
TOTAL_WB,0,0
L1_WB,0,NaN
L2_WB,0,NaN
LLC_WB,0,NaN
TOTAL_DRAM,99,99
TOTAL_DRAM_MERGE,32,0.323232
L1_HIT_CPU,0,0
L1_HIT_GPU,928,928
L1_MISS_CPU,0,0
L1_MISS_GPU,2016,2016
L2_HIT_CPU,0,0
L2_HIT_GPU,0,0
L2_MISS_CPU,0,0
L2_MISS_GPU,1987,1987
L3_HIT_CPU,0,0
L3_HIT_GPU,0,0
L3_MISS_CPU,0,0
L3_MISS_GPU,1987,1987
LLC_HIT_CPU,0,0
LLC_HIT_GPU,1888,1888
LLC_MISS_CPU,0,0
LLC_MISS_GPU,99,99
LLC_HIT_PROMOTION_CPU,0,0
LLC_HIT_PROMOTION_GPU,0,0
FETCH_THREAD_SKIP_LD_WAIT,0,0
FETCH_THREAD_SKIP_BR_WAIT,0,0
FETCH_THREAD_SKIP_SCHED_WAIT,0,0
NUM_MUL_TRANS_CM_TM_DM_INST,0,0
NUM_MUL_TRANS_CM_TM_DM,0,NaN
CONST_CACHE_HIT,0,0
CONST_CACHE_MISS,0,0
CONST_CACHE_MISS_NO_EXECUTE,0,0
CONST_CACHE_ACCESS,0,0
TEXTURE_CACHE_HIT,0,0
TEXTURE_CACHE_MISS,0,0
TEXTURE_CACHE_NO_EXECUTE,0,0
TEXTURE_CACHE_ACCESS,0,0
SHARED_MEM_INST,0,0
SHARED_MEM_ACCESS,3008,3008
CACHE_BANK_BUSY,1120,1120
ICACHE_MISS_TOTAL,96,96
TOTAL_CAGE_PERIOD,0,0
TOTAL_CAGE_APPL0,0,NaN
TOTAL_CAGE_APPL1,0,NaN
TOTAL_CAGE_APPL2,0,NaN
TOTAL_CAGE_APPL3,0,NaN
TOTAL_CAGE_APPL4,0,NaN
ABIP_AVG_RATIO_BASE,0,0
ABIP_AVG_RATIO,0,NaN
TOTAL_WRITE_ACKS,1920,1920
TOTAL_WRITES,1920,1920
NUM_PHYSICAL_PAGES,0,0
UNIQUE_PAGE,0,0
REALLOCATION,0,0
EVICTION,0,0
AVG_PAGE_FAULTS_PER_BATCH_BASE,0,0
AVG_PAGE_FAULTS_PER_BATCH,0,NaN
MAX_PAGE_FAULTS_PER_BATCH,0,NaN
LD_NO_FORWARD,512,100%
FORWARDED_LD,0,0%
MEM_STALL_CYCLE_CORE_0,0,0
ICACHE_FILL_CORE_0,24,24
NUM_WRITE_ACKS_CORE_0,480,480
NUM_WRITES_CORE_0,480,480
ICACHE_HIT_CORE_0,4466,99.4655%
ICACHE_MISS_CORE_0,24,0.534521%
MEM_STALL_CYCLE_CORE_1,0,0
ICACHE_FILL_CORE_1,24,24
NUM_WRITE_ACKS_CORE_1,480,480
NUM_WRITES_CORE_1,480,480
ICACHE_HIT_CORE_1,4466,99.4655%
ICACHE_MISS_CORE_1,24,0.534521%
MEM_STALL_CYCLE_CORE_2,0,0
ICACHE_FILL_CORE_2,24,24
NUM_WRITE_ACKS_CORE_2,480,480
NUM_WRITES_CORE_2,480,480
ICACHE_HIT_CORE_2,4466,99.4655%
ICACHE_MISS_CORE_2,24,0.534521%
MEM_STALL_CYCLE_CORE_3,0,0
ICACHE_FILL_CORE_3,24,24
NUM_WRITE_ACKS_CORE_3,480,480
NUM_WRITES_CORE_3,480,480
ICACHE_HIT_CORE_3,4466,99.4655%
ICACHE_MISS_CORE_3,24,0.534521%
MEM_STALL_CYCLE_CORE_4,0,0
ICACHE_FILL_CORE_4,0,0
NUM_WRITE_ACKS_CORE_4,0,0
NUM_WRITES_CORE_4,0,0
MEM_STALL_CYCLE_CORE_5,0,0
ICACHE_FILL_CORE_5,0,0
NUM_WRITE_ACKS_CORE_5,0,0
NUM_WRITES_CORE_5,0,0
MEM_STALL_CYCLE_CORE_6,0,0
ICACHE_FILL_CORE_6,0,0
NUM_WRITE_ACKS_CORE_6,0,0
NUM_WRITES_CORE_6,0,0
MEM_STALL_CYCLE_CORE_7,0,0
ICACHE_FILL_CORE_7,0,0
NUM_WRITE_ACKS_CORE_7,0,0
NUM_WRITES_CORE_7,0,0
MEM_STALL_CYCLE_CORE_8,0,0
ICACHE_FILL_CORE_8,0,0
NUM_WRITE_ACKS_CORE_8,0,0
NUM_WRITES_CORE_8,0,0
MEM_STALL_CYCLE_CORE_9,0,0
ICACHE_FILL_CORE_9,0,0
NUM_WRITE_ACKS_CORE_9,0,0
NUM_WRITES_CORE_9,0,0
MEM_STALL_CYCLE_CORE_10,0,0
ICACHE_FILL_CORE_10,0,0
NUM_WRITE_ACKS_CORE_10,0,0
NUM_WRITES_CORE_10,0,0
MEM_STALL_CYCLE_CORE_11,0,0
ICACHE_FILL_CORE_11,0,0
NUM_WRITE_ACKS_CORE_11,0,0
NUM_WRITES_CORE_11,0,0
MEM_STALL_CYCLE_CORE_12,0,0
ICACHE_FILL_CORE_12,0,0
NUM_WRITE_ACKS_CORE_12,0,0
NUM_WRITES_CORE_12,0,0
MEM_STALL_CYCLE_CORE_13,0,0
ICACHE_FILL_CORE_13,0,0
NUM_WRITE_ACKS_CORE_13,0,0
NUM_WRITES_CORE_13,0,0
MEM_STALL_CYCLE_CORE_14,0,0
ICACHE_FILL_CORE_14,0,0
NUM_WRITE_ACKS_CORE_14,0,0
NUM_WRITES_CORE_14,0,0
MEM_STALL_CYCLE_CORE_15,0,0
ICACHE_FILL_CORE_15,0,0
NUM_WRITE_ACKS_CORE_15,0,0
NUM_WRITES_CORE_15,0,0
MEM_STALL_CYCLE_CORE_16,0,0
ICACHE_FILL_CORE_16,0,0
NUM_WRITE_ACKS_CORE_16,0,0
NUM_WRITES_CORE_16,0,0
MEM_STALL_CYCLE_CORE_17,0,0
ICACHE_FILL_CORE_17,0,0
NUM_WRITE_ACKS_CORE_17,0,0
NUM_WRITES_CORE_17,0,0
MEM_STALL_CYCLE_CORE_18,0,0
ICACHE_FILL_CORE_18,0,0
NUM_WRITE_ACKS_CORE_18,0,0
NUM_WRITES_CORE_18,0,0
MEM_STALL_CYCLE_CORE_19,0,0
ICACHE_FILL_CORE_19,0,0
NUM_WRITE_ACKS_CORE_19,0,0
NUM_WRITES_CORE_19,0,0
MEM_STALL_CYCLE_CORE_20,0,0
ICACHE_FILL_CORE_20,0,0
NUM_WRITE_ACKS_CORE_20,0,0
NUM_WRITES_CORE_20,0,0
MEM_STALL_CYCLE_CORE_21,0,0
ICACHE_FILL_CORE_21,0,0
NUM_WRITE_ACKS_CORE_21,0,0
NUM_WRITES_CORE_21,0,0
MEM_STALL_CYCLE_CORE_22,0,0
ICACHE_FILL_CORE_22,0,0
NUM_WRITE_ACKS_CORE_22,0,0
NUM_WRITES_CORE_22,0,0
MEM_STALL_CYCLE_CORE_23,0,0
ICACHE_FILL_CORE_23,0,0
NUM_WRITE_ACKS_CORE_23,0,0
NUM_WRITES_CORE_23,0,0
MEM_STALL_CYCLE_CORE_24,0,0
ICACHE_FILL_CORE_24,0,0
NUM_WRITE_ACKS_CORE_24,0,0
NUM_WRITES_CORE_24,0,0
MEM_STALL_CYCLE_CORE_25,0,0
ICACHE_FILL_CORE_25,0,0
NUM_WRITE_ACKS_CORE_25,0,0
NUM_WRITES_CORE_25,0,0
MEM_STALL_CYCLE_CORE_26,0,0
ICACHE_FILL_CORE_26,0,0
NUM_WRITE_ACKS_CORE_26,0,0
NUM_WRITES_CORE_26,0,0
MEM_STALL_CYCLE_CORE_27,0,0
ICACHE_FILL_CORE_27,0,0
NUM_WRITE_ACKS_CORE_27,0,0
NUM_WRITES_CORE_27,0,0
MEM_STALL_CYCLE_CORE_28,0,0
ICACHE_FILL_CORE_28,0,0
NUM_WRITE_ACKS_CORE_28,0,0
NUM_WRITES_CORE_28,0,0
MEM_STALL_CYCLE_CORE_29,0,0
ICACHE_FILL_CORE_29,0,0
NUM_WRITE_ACKS_CORE_29,0,0
NUM_WRITES_CORE_29,0,0
MEM_STALL_CYCLE_CORE_30,0,0
ICACHE_FILL_CORE_30,0,0
NUM_WRITE_ACKS_CORE_30,0,0
NUM_WRITES_CORE_30,0,0
MEM_STALL_CYCLE_CORE_31,0,0
ICACHE_FILL_CORE_31,0,0
NUM_WRITE_ACKS_CORE_31,0,0
NUM_WRITES_CORE_31,0,0
MEM_STALL_CYCLE_CORE_32,0,0
ICACHE_FILL_CORE_32,0,0
NUM_WRITE_ACKS_CORE_32,0,0
NUM_WRITES_CORE_32,0,0
MEM_STALL_CYCLE_CORE_33,0,0
ICACHE_FILL_CORE_33,0,0
NUM_WRITE_ACKS_CORE_33,0,0
NUM_WRITES_CORE_33,0,0
MEM_STALL_CYCLE_CORE_34,0,0
ICACHE_FILL_CORE_34,0,0
NUM_WRITE_ACKS_CORE_34,0,0
NUM_WRITES_CORE_34,0,0
MEM_STALL_CYCLE_CORE_35,0,0
ICACHE_FILL_CORE_35,0,0
NUM_WRITE_ACKS_CORE_35,0,0
NUM_WRITES_CORE_35,0,0
MEM_STALL_CYCLE_CORE_36,0,0
ICACHE_FILL_CORE_36,0,0
NUM_WRITE_ACKS_CORE_36,0,0
NUM_WRITES_CORE_36,0,0
MEM_STALL_CYCLE_CORE_37,0,0
ICACHE_FILL_CORE_37,0,0
NUM_WRITE_ACKS_CORE_37,0,0
NUM_WRITES_CORE_37,0,0
MEM_STALL_CYCLE_CORE_38,0,0
ICACHE_FILL_CORE_38,0,0
NUM_WRITE_ACKS_CORE_38,0,0
NUM_WRITES_CORE_38,0,0
MEM_STALL_CYCLE_CORE_39,0,0
ICACHE_FILL_CORE_39,0,0
NUM_WRITE_ACKS_CORE_39,0,0
NUM_WRITES_CORE_39,0,0
MEM_STALL_CYCLE_CORE_40,0,0
ICACHE_FILL_CORE_40,0,0
NUM_WRITE_ACKS_CORE_40,0,0
NUM_WRITES_CORE_40,0,0
MEM_STALL_CYCLE_CORE_41,0,0
ICACHE_FILL_CORE_41,0,0
NUM_WRITE_ACKS_CORE_41,0,0
NUM_WRITES_CORE_41,0,0
MEM_STALL_CYCLE_CORE_42,0,0
ICACHE_FILL_CORE_42,0,0
NUM_WRITE_ACKS_CORE_42,0,0
NUM_WRITES_CORE_42,0,0
MEM_STALL_CYCLE_CORE_43,0,0
ICACHE_FILL_CORE_43,0,0
NUM_WRITE_ACKS_CORE_43,0,0
NUM_WRITES_CORE_43,0,0
MEM_STALL_CYCLE_CORE_44,0,0
ICACHE_FILL_CORE_44,0,0
NUM_WRITE_ACKS_CORE_44,0,0
NUM_WRITES_CORE_44,0,0
MEM_STALL_CYCLE_CORE_45,0,0
ICACHE_FILL_CORE_45,0,0
NUM_WRITE_ACKS_CORE_45,0,0
NUM_WRITES_CORE_45,0,0
MEM_STALL_CYCLE_CORE_46,0,0
ICACHE_FILL_CORE_46,0,0
NUM_WRITE_ACKS_CORE_46,0,0
NUM_WRITES_CORE_46,0,0
MEM_STALL_CYCLE_CORE_47,0,0
ICACHE_FILL_CORE_47,0,0
NUM_WRITE_ACKS_CORE_47,0,0
NUM_WRITES_CORE_47,0,0
