m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/simulation/modelsim
vcontrol
Z1 DXx6 sv_std 3 std 0 22 ;edk3;YfCLjCm[Hd=`UGQ2
Z2 !s110 1664824620
!i10b 1
!s100 [oIcmbQd9?]2A@gUIURhc1
IeMbjEU9=<Lh85MiTD<eXc1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 Control_sv_unit
S1
R0
w1664329544
8C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Control.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Control.sv
L0 1
Z4 OV;L;10.6d;65
r1
!s85 0
31
Z5 !s108 1664824620.000000
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Control.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier|C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Control.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier
Z8 tCvgOpt 0
vfull_adder
R1
R2
!i10b 1
!s100 FRnH7zj:1RRFc<P6QkDW@2
IcANOXjih9a@gEK23l;X2S2
R3
!s105 full_adder_sv_unit
S1
R0
w1663816813
8C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/full_adder.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/full_adder.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/full_adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier|C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/full_adder.sv|
!i113 1
R6
R7
R8
vHexDriver
R1
Z9 !s110 1664824619
!i10b 1
!s100 ^DddjRd7Wla]U<SlP;mT@0
IeI7e`3Z2Z<JI`Pk0;EicJ0
R3
!s105 HexDriver_sv_unit
S1
R0
Z10 w1663133747
8C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/HexDriver.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/HexDriver.sv
L0 1
R4
r1
!s85 0
31
Z11 !s108 1664824619.000000
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/HexDriver.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier|C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/HexDriver.sv|
!i113 1
R6
R7
R8
n@hex@driver
vmultiplier
R1
R2
!i10b 1
!s100 Vkd6RmIP0A3IO5mBBJS@@0
I>:k6NL>ohc9Ee8RY@Yf?>3
R3
!s105 multiplier_sv_unit
S1
R0
w1664478738
8C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/multiplier.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/multiplier.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/multiplier.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier|C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/multiplier.sv|
!i113 1
R6
R7
R8
vreg_1
R1
R9
!i10b 1
!s100 zg<K6QZJA^P<adl78kXCR0
IB:Jh`3V58AJD5Mj7DSdM<3
R3
!s105 Reg_1_sv_unit
S1
R0
w1664293730
8C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_1.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_1.sv
L0 1
R4
r1
!s85 0
31
R11
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier|C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_1.sv|
!i113 1
R6
R7
R8
vreg_8
R1
R9
!i10b 1
!s100 Z`IKTPn_42JVIcWhYCVDz0
IQf]ZfECX=FVhXI_`3kY:o0
R3
!s105 Reg_8_sv_unit
S1
R0
w1664293825
8C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_8.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_8.sv
L0 1
R4
r1
!s85 0
31
R11
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_8.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier|C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_8.sv|
!i113 1
R6
R7
R8
vregister_unit
R1
R9
!i10b 1
!s100 c^ZzAm;g_`zbQgh8?oBKg2
Ig:i=LkTNA3oXQV=z;1bo:3
R3
!s105 Register_unit_sv_unit
S1
R0
w1664410854
8C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Register_unit.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Register_unit.sv
L0 1
R4
r1
!s85 0
31
R11
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Register_unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier|C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Register_unit.sv|
!i113 1
R6
R7
R8
vripple_adder_4
R1
R9
!i10b 1
!s100 b:Dal3Q14?X>QkV5VSb;m2
Ik50X<_JBQDA>eIo;o[NTT1
R3
!s105 ripple_adder_4_sv_unit
S1
R0
w1664410823
8C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_4.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_4.sv
L0 1
R4
r1
!s85 0
31
R11
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_4.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier|C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_4.sv|
!i113 1
R6
R7
R8
vripple_adder_9
R1
R9
!i10b 1
!s100 boGRP8jkNa30mEC8Rc`WM2
I3N6j?5=JCETYbY0nT@7TO0
R3
!s105 ripple_adder_9_sv_unit
S1
R0
w1664477813
8C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv
L0 1
R4
r1
!s85 0
31
R11
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier|C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv|
!i113 1
R6
R7
R8
vsync
R1
R9
!i10b 1
!s100 2W5Vz0:F6ckE2`eJOTK5l1
IUGhhQ>mB[1@YWDLHoXR8S2
R3
Z12 !s105 Synchronizers_sv_unit
S1
R0
R10
Z13 8C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Synchronizers.sv
Z14 FC:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Synchronizers.sv
L0 4
R4
r1
!s85 0
31
R11
Z15 !s107 C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Synchronizers.sv|
Z16 !s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier|C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Synchronizers.sv|
!i113 1
R6
R7
R8
vsync_r0
R1
R9
!i10b 1
!s100 IGd9f_F;JNjVBLQ@DAnD10
IkWIA[4PS5Ddk8]Hh7>0YG3
R3
R12
S1
R0
R10
R13
R14
L0 18
R4
r1
!s85 0
31
R11
R15
R16
!i113 1
R6
R7
R8
vsync_r1
R1
R9
!i10b 1
!s100 1CXiH1DYDbAUS69Ee2j060
IBBNoD8WoEz8ZzaKkhEd5=3
R3
R12
S1
R0
R10
R13
R14
L0 39
R4
r1
!s85 0
31
R11
R15
R16
!i113 1
R6
R7
R8
vtestbench_multi
R1
R2
!i10b 1
!s100 31R42b:lo1[aFc]R:fWX^1
IEHHNDHS[<:Kh[@DB_]2^40
R3
!s105 testbench_multi_sv_unit
S1
R0
w1664824582
8C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/testbench_multi.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/testbench_multi.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/testbench_multi.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier|C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/testbench_multi.sv|
!i113 1
R6
R7
R8
