
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/Computacao_Reconfiguravel'. The path is contained within another repository.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Duarte/Downloads/Reconfigurable_Computing-master'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/fsm/Test/Test.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Sort:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Sort/Sort.srcs/sources_1/new' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Sort
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:counter:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Counter/Counter.srcs/sources_1/imports/new' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Counter
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ex1:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/imports/ex1.srcs
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 216.609 ; gain = 7.207
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 297.020 ; gain = 87.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ClockDivider_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/synth/design_1_ClockDivider_0_0.vhd:64]
	Parameter division_bits bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/5383/sources_1/imports/Downloads/ClockDivider.vhd:11' bound to instance 'U0' of component 'ClockDivider' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/synth/design_1_ClockDivider_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/5383/sources_1/imports/Downloads/ClockDivider.vhd:22]
	Parameter division_bits bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/5383/sources_1/imports/Downloads/ClockDivider.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'design_1_ClockDivider_0_0' (2#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/synth/design_1_ClockDivider_0_0.vhd:64]
WARNING: [Synth 8-350] instance 'ClockDivider_0' of module 'design_1_ClockDivider_0_0' requires 3 connections, but only 2 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:52]
INFO: [Synth 8-638] synthesizing module 'design_1_EightDispControl_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_EightDispControl_0_0/synth/design_1_EightDispControl_0_0.vhd:72]
INFO: [Synth 8-3491] module 'EightDispControl' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/1eec/disp.vhd:2' bound to instance 'U0' of component 'EightDispControl' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_EightDispControl_0_0/synth/design_1_EightDispControl_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'EightDispControl' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/1eec/disp.vhd:11]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/1eec/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (3#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/1eec/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'EightDispControl' (4#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/1eec/disp.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_EightDispControl_0_0' (5#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_EightDispControl_0_0/synth/design_1_EightDispControl_0_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'design_1_Hamming_weight_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_Hamming_weight_0_0/synth/design_1_Hamming_weight_0_0.vhd:69]
	Parameter in_word_bits bound to: 10 - type: integer 
	Parameter addr bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Hamming_weight' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/2160/project_1.srcs/sources_1/new/Hamming_weight.vhd:6' bound to instance 'U0' of component 'Hamming_weight' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_Hamming_weight_0_0/synth/design_1_Hamming_weight_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'Hamming_weight' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/2160/project_1.srcs/sources_1/new/Hamming_weight.vhd:23]
	Parameter in_word_bits bound to: 10 - type: integer 
	Parameter addr bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Hamming_weight' (6#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/2160/project_1.srcs/sources_1/new/Hamming_weight.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_Hamming_weight_0_0' (7#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_Hamming_weight_0_0/synth/design_1_Hamming_weight_0_0.vhd:69]
WARNING: [Synth 8-350] instance 'Hamming_weight_0' of module 'design_1_Hamming_weight_0_0' requires 8 connections, but only 5 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:67]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 10 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 10 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 10 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 10 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.76775 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_5' declared at 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_5' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (16#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:71]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' requires 7 connections, but only 4 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_1/synth/design_1_xlconcat_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 3 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 10 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (17#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_1' (18#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_1/synth/design_1_xlconcat_0_1.v:58]
WARNING: [Synth 8-350] instance 'xlconcat_0' of module 'design_1_xlconcat_0_1' requires 6 connections, but only 3 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/e147/xlconstant.v:23]
	Parameter CONST_VAL bound to: 10'b0011110000 
	Parameter CONST_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (19#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (20#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/e147/xlconstant.v:23]
	Parameter CONST_VAL bound to: 4'b0000 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (20#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (21#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_2_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/e147/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (21#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_2_0' (22#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_3_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized2' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/e147/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized2' (22#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_3_0' (23#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:90]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/c49f/xlslice.v:14]
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 9 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice' (24#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_0' (25#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
WARNING: [Synth 8-350] instance 'xlslice_0' of module 'design_1_xlslice_0_0' requires 2 connections, but only 1 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:90]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/c49f/xlslice.v:14]
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized0' (25#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_1' (26#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_2' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized1' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/c49f/xlslice.v:14]
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized1' (26#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_2' (27#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (28#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (29#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice__parameterized1 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice__parameterized1 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice__parameterized1 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice__parameterized1 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice__parameterized1 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice__parameterized1 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice__parameterized0 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice__parameterized0 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice__parameterized0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice__parameterized0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice__parameterized0 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice__parameterized0 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_a
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_a
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 499.602 ; gain = 290.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:wea[0] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:addra[2] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:addra[1] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:addra[0] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[9] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[8] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[7] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[6] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[5] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[4] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[3] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[2] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[1] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[0] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In0[0] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In2[2] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In2[1] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In2[0] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[9] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[8] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[7] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[6] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[5] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[4] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[3] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[2] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[1] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[0] to constant 0 [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1.v:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 499.602 ; gain = 290.199
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc] for cell 'design_1_i/ClockDivider_0/U0'
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:201]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc] for cell 'design_1_i/ClockDivider_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_Hamming_weight_0_0/src/Nexys4_Master.xdc] for cell 'design_1_i/Hamming_weight_0/U0'
Finished Parsing XDC File [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_Hamming_weight_0_0/src/Nexys4_Master.xdc] for cell 'design_1_i/Hamming_weight_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/FSM/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_Hamming_weight_0_0/src/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/fsm/Test/Test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/fsm/Test/Test.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/fsm/Test/Test.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 624.895 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:47 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:01:47 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/ClockDivider_0/U0. (constraint file  C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/fsm/Test/Test.runs/synth_1/dont_touch.xdc, line 48).
Applied set_property DONT_TOUCH = true for design_1_i/Hamming_weight_0/U0. (constraint file  C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/fsm/Test/Test.runs/synth_1/dont_touch.xdc, line 51).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ClockDivider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/EightDispControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Hamming_weight_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:47 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "temp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:48 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module EightDispControl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Hamming_weight 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[4]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[5]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[6]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[7]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[8]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[9]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[10]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[11]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[12]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[13]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[14]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[15]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[16]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[17]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[18]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[19]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[20]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[21]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[22]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[23]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[24]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[25]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[26]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[27]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[28]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[29]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/temp_reg[30]' (FDR) to 'design_1_i/Hamming_weight_0/U0/temp_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Hamming_weight_0/U0/\temp_reg[31] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/s_addr_reg[0]' (FDSE) to 'design_1_i/Hamming_weight_0/U0/s_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/s_addr_reg[1]' (FDSE) to 'design_1_i/Hamming_weight_0/U0/s_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/addr_out_reg[0]' (FDRE) to 'design_1_i/Hamming_weight_0/U0/addr_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/addr_out_reg[1]' (FDRE) to 'design_1_i/Hamming_weight_0/U0/addr_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/s_add_reg[0]' (FDE) to 'design_1_i/Hamming_weight_0/U0/s_add_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/s_add_reg[1]' (FDE) to 'design_1_i/Hamming_weight_0/U0/s_add_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/final_addr_reg[0]' (FDRE) to 'design_1_i/Hamming_weight_0/U0/final_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Hamming_weight_0/U0/final_addr_reg[1]' (FDRE) to 'design_1_i/Hamming_weight_0/U0/final_addr_reg[2]'
WARNING: [Synth 8-3332] Sequential element (temp_reg[31]) is unused and will be removed from module Hamming_weight.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:49 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:02 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:02 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:02:02 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:wea[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:addra[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:addra[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:addra[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0:dina[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In2[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In2[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In2[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In4[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:03 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:03 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:03 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:03 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:02:03 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:02:03 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    13|
|3     |LUT1     |    44|
|4     |LUT2     |     2|
|5     |LUT3     |    12|
|6     |LUT4     |    16|
|7     |LUT6     |     9|
|8     |MUXF7    |     4|
|9     |RAMB18E1 |     1|
|10    |FDRE     |    83|
|11    |IBUF     |     6|
|12    |OBUF     |    31|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------------+------------------------------+------+
|      |Instance                                         |Module                        |Cells |
+------+-------------------------------------------------+------------------------------+------+
|1     |top                                              |                              |   222|
|2     |  design_1_i                                     |design_1                      |   184|
|3     |    ClockDivider_0                               |design_1_ClockDivider_0_0     |    59|
|4     |      U0                                         |ClockDivider                  |    59|
|5     |    EightDispControl_0                           |design_1_EightDispControl_0_0 |    66|
|6     |      U0                                         |EightDispControl              |    66|
|7     |    Hamming_weight_0                             |design_1_Hamming_weight_0_0   |    58|
|8     |      U0                                         |Hamming_weight                |    58|
|9     |    blk_mem_gen_0                                |design_1_blk_mem_gen_0_0      |     1|
|10    |      U0                                         |blk_mem_gen_v8_3_5            |     1|
|11    |        inst_blk_mem_gen                         |blk_mem_gen_v8_3_5_synth      |     1|
|12    |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top               |     1|
|13    |            \valid.cstr                          |blk_mem_gen_generic_cstr      |     1|
|14    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width        |     1|
|15    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper      |     1|
|16    |    xlconcat_0                                   |design_1_xlconcat_0_1         |     0|
|17    |    xlconstant_0                                 |design_1_xlconstant_0_0       |     0|
|18    |    xlconstant_1                                 |design_1_xlconstant_0_1       |     0|
|19    |    xlconstant_2                                 |design_1_xlconstant_2_0       |     0|
|20    |    xlconstant_3                                 |design_1_xlconstant_3_0       |     0|
|21    |    xlslice_0                                    |design_1_xlslice_0_0          |     0|
|22    |    xlslice_1                                    |design_1_xlslice_0_1          |     0|
|23    |    xlslice_2                                    |design_1_xlslice_0_2          |     0|
+------+-------------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:02:03 . Memory (MB): peak = 624.895 ; gain = 415.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 194 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:01:29 . Memory (MB): peak = 624.895 ; gain = 279.426
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:02:03 . Memory (MB): peak = 624.895 ; gain = 415.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 268 Warnings, 103 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 625.512 ; gain = 408.902
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Projecto_final/fsm/Test/Test.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 625.512 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 06 20:10:06 2017...
