<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>acphyreg.h source code [netbsd/sys/dev/mii/acphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/acphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='acphyreg.h.html'>acphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: acphyreg.h,v 1.2 2001/08/25 05:57:12 thorpej Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2001 Wasabi Systems, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Written by Jason R. Thorpe for Wasabi Systems, Inc.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="18">18</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="19">19</th><td><i> *	This product includes software developed for the NetBSD Project by</i></td></tr>
<tr><th id="20">20</th><td><i> *	Wasabi Systems, Inc.</i></td></tr>
<tr><th id="21">21</th><td><i> * 4. The name of Wasabi Systems, Inc. may not be used to endorse</i></td></tr>
<tr><th id="22">22</th><td><i> *    or promote products derived from this software without specific prior</i></td></tr>
<tr><th id="23">23</th><td><i> *    written permission.</i></td></tr>
<tr><th id="24">24</th><td><i> *</i></td></tr>
<tr><th id="25">25</th><td><i> * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND</i></td></tr>
<tr><th id="26">26</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="27">27</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="28">28</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC</i></td></tr>
<tr><th id="29">29</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="30">30</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="31">31</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="32">32</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="33">33</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="34">34</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="35">35</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_ACPHYREG_H_">_DEV_MII_ACPHYREG_H_</span></u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_ACPHYREG_H_" data-ref="_M/_DEV_MII_ACPHYREG_H_">_DEV_MII_ACPHYREG_H_</dfn></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * Altima AC101 PHY registers.</i></td></tr>
<tr><th id="43">43</th><td><i> *</i></td></tr>
<tr><th id="44">44</th><td><i> * Note the AC101 and the AMD Ac79c874 are the same PHY core.  There</i></td></tr>
<tr><th id="45">45</th><td><i> * are some registers documented in the AC101 manual that are not in</i></td></tr>
<tr><th id="46">46</th><td><i> * the Am79c874 manual, and vice-versa.  I have no idea how to tell</i></td></tr>
<tr><th id="47">47</th><td><i> * the two apart, but we don't really use the registers that fall into</i></td></tr>
<tr><th id="48">48</th><td><i> * this category, anyhow.</i></td></tr>
<tr><th id="49">49</th><td><i> */</i></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/MII_ACPHY_PILR" data-ref="_M/MII_ACPHY_PILR">MII_ACPHY_PILR</dfn>		0x10	/* polarity and interrupt control */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/PILR_REPEATER" data-ref="_M/PILR_REPEATER">PILR_REPEATER</dfn>		0x8000	/* repeater mode */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/PILR_INTR_LEVL" data-ref="_M/PILR_INTR_LEVL">PILR_INTR_LEVL</dfn>		0x4000	/* 1 = active high, 0 = active low */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/PILR_SQE_INHIBIT" data-ref="_M/PILR_SQE_INHIBIT">PILR_SQE_INHIBIT</dfn>	0x0800	/* disable 10T SQE testing */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/PILR_10T_LOOP" data-ref="_M/PILR_10T_LOOP">PILR_10T_LOOP</dfn>		0x0400	/* enable loopback in 10T */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/PILR_GPIO1_DATA" data-ref="_M/PILR_GPIO1_DATA">PILR_GPIO1_DATA</dfn>		0x0200	/* GPIO1 pin */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/PILR_GPIO1_DIR" data-ref="_M/PILR_GPIO1_DIR">PILR_GPIO1_DIR</dfn>		0x0100	/* 1 = input */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/PILR_GPIO0_DATA" data-ref="_M/PILR_GPIO0_DATA">PILR_GPIO0_DATA</dfn>		0x0080	/* GPIO0 pin */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/PILR_GPIO0_DIR" data-ref="_M/PILR_GPIO0_DIR">PILR_GPIO0_DIR</dfn>		0x0040	/* 1 = input */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/PILR_AUTO_POL_DIS" data-ref="_M/PILR_AUTO_POL_DIS">PILR_AUTO_POL_DIS</dfn>	0x0020	/* disable auto-polarity */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/PILR_REVERSE_POL" data-ref="_M/PILR_REVERSE_POL">PILR_REVERSE_POL</dfn>	0x0010	/* 1 = reverse, 0 = normal */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/PILR_RXCLK_CTRL" data-ref="_M/PILR_RXCLK_CTRL">PILR_RXCLK_CTRL</dfn>		0x0001	/* disable RX_CLK when idle */</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/MII_ACPHY_ICSR" data-ref="_M/MII_ACPHY_ICSR">MII_ACPHY_ICSR</dfn>		0x11	/* interrupt control/status */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/ICSR_JABBER_IE" data-ref="_M/ICSR_JABBER_IE">ICSR_JABBER_IE</dfn>		0x8000	/* jabber interrupt enable */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/ICSR_RX_ER_IE" data-ref="_M/ICSR_RX_ER_IE">ICSR_RX_ER_IE</dfn>		0x4000	/* Rx error interrupt enable */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/ICSR_PAGE_RX_IE" data-ref="_M/ICSR_PAGE_RX_IE">ICSR_PAGE_RX_IE</dfn>		0x2000	/* page received interrupt enable */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/ICSR_PD_FAULT_IE" data-ref="_M/ICSR_PD_FAULT_IE">ICSR_PD_FAULT_IE</dfn>	0x1000	/* parallel detection fault int en */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/ICSR_LP_ACK_IE" data-ref="_M/ICSR_LP_ACK_IE">ICSR_LP_ACK_IE</dfn>		0x0800	/* link partner ACK interrupt en */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/ICSR_LNK_NOT_OK_IE" data-ref="_M/ICSR_LNK_NOT_OK_IE">ICSR_LNK_NOT_OK_IE</dfn>	0x0400	/* link not okay interrupt enable */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/ICSR_R_FAULT_IE" data-ref="_M/ICSR_R_FAULT_IE">ICSR_R_FAULT_IE</dfn>		0x0200	/* remote fault interrupt enable */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/ICSR_ANEG_COMP_IE" data-ref="_M/ICSR_ANEG_COMP_IE">ICSR_ANEG_COMP_IE</dfn>	0x0100	/* autonegotiation complete int en */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/ICSR_JABBER_INT" data-ref="_M/ICSR_JABBER_INT">ICSR_JABBER_INT</dfn>		0x0080	/* jabber interrupt */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/ICSR_RX_ER_INT" data-ref="_M/ICSR_RX_ER_INT">ICSR_RX_ER_INT</dfn>		0x0040	/* Rx error interrupt */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/ICSR_PAGE_RX_INT" data-ref="_M/ICSR_PAGE_RX_INT">ICSR_PAGE_RX_INT</dfn>	0x0020	/* page received interrupt */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/ICSR_PD_FAULT_INT" data-ref="_M/ICSR_PD_FAULT_INT">ICSR_PD_FAULT_INT</dfn>	0x0010	/* parallel detection fault interrupt */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/ICSR_LP_ACK_INT" data-ref="_M/ICSR_LP_ACK_INT">ICSR_LP_ACK_INT</dfn>		0x0008	/* link partner ACK interrupt */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/ICSR_LNK_NOT_OK_INT" data-ref="_M/ICSR_LNK_NOT_OK_INT">ICSR_LNK_NOT_OK_INT</dfn>	0x0004	/* link not okay interrupt */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/ICSR_R_FAULT_INT" data-ref="_M/ICSR_R_FAULT_INT">ICSR_R_FAULT_INT</dfn>	0x0002	/* remote fault interrupt */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/ICSR_ANEG_COMP_INT" data-ref="_M/ICSR_ANEG_COMP_INT">ICSR_ANEG_COMP_INT</dfn>	0x0001	/* autonegotiation complete interrupt */</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/MII_ACPHY_DR" data-ref="_M/MII_ACPHY_DR">MII_ACPHY_DR</dfn>		0x12	/* diagnostic register */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/DR_DPLX" data-ref="_M/DR_DPLX">DR_DPLX</dfn>			0x0800	/* full-duplex resolved */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/DR_SPEED" data-ref="_M/DR_SPEED">DR_SPEED</dfn>		0x0400	/* 100BASE-TX resolved */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/DR_RX_PASS" data-ref="_M/DR_RX_PASS">DR_RX_PASS</dfn>		0x0200	/* manchester/signal received */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/DR_RX_LOCK" data-ref="_M/DR_RX_LOCK">DR_RX_LOCK</dfn>		0x0100	/* PLL signal has been locked */</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/MII_ACPHY_PLR" data-ref="_M/MII_ACPHY_PLR">MII_ACPHY_PLR</dfn>		0x13	/* power/loopback register */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/PLR_TB125" data-ref="_M/PLR_TB125">PLR_TB125</dfn>		0x0040	/* Tx transformer ratio 1.25:1 */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/PLR_LOW_POWER_MODE" data-ref="_M/PLR_LOW_POWER_MODE">PLR_LOW_POWER_MODE</dfn>	0x0020	/* enable advanced power saving mode */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/PLR_TEST_LOOPBACK" data-ref="_M/PLR_TEST_LOOPBACK">PLR_TEST_LOOPBACK</dfn>	0x0010	/* enable test loopback */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/PLR_DIGITAL_LOOPBACK" data-ref="_M/PLR_DIGITAL_LOOPBACK">PLR_DIGITAL_LOOPBACK</dfn>	0x0008	/* enable loopback */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/PLR_LP_LPBK" data-ref="_M/PLR_LP_LPBK">PLR_LP_LPBK</dfn>		0x0004	/* enable link pulse loopback */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/PLR_NLP_LINK_INT_TEST" data-ref="_M/PLR_NLP_LINK_INT_TEST">PLR_NLP_LINK_INT_TEST</dfn>	0x0002	/* send NLP instead of FLP */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/PLR_REDUCE_TIMER" data-ref="_M/PLR_REDUCE_TIMER">PLR_REDUCE_TIMER</dfn>	0x0001	/* reduce time constant for aneg */</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>/*	AC101 only	*/</i></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/MII_ACPHY_CMR" data-ref="_M/MII_ACPHY_CMR">MII_ACPHY_CMR</dfn>		0x14	/* cable measurement register */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/CMR_MASK" data-ref="_M/CMR_MASK">CMR_MASK</dfn>		0x00f0	/* cable measurement mask */</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/MII_ACPHY_MCR" data-ref="_M/MII_ACPHY_MCR">MII_ACPHY_MCR</dfn>		0x15	/* mode control register */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/MCR_NLP_DISABLE" data-ref="_M/MCR_NLP_DISABLE">MCR_NLP_DISABLE</dfn>		0x4000	/* force good 10BASE-T link */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/MCR_FORCE_LINK_UP" data-ref="_M/MCR_FORCE_LINK_UP">MCR_FORCE_LINK_UP</dfn>	0x2000	/* force good 100BASE-TX link */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/MCR_JABBER_DISABLE" data-ref="_M/MCR_JABBER_DISABLE">MCR_JABBER_DISABLE</dfn>	0x1000	/* disable jabber function */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/MCR_10BT_SEL" data-ref="_M/MCR_10BT_SEL">MCR_10BT_SEL</dfn>		0x0800	/* enable 7-wire 10T operation */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/MCR_CONF_ALED" data-ref="_M/MCR_CONF_ALED">MCR_CONF_ALED</dfn>		0x0400	/* 1 = ALED only Rx, 0 = ALED Rx/Tx */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/MCR_LED_SEL" data-ref="_M/MCR_LED_SEL">MCR_LED_SEL</dfn>		0x0200	/* 1 = tqphy-compat LED config */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/MCR_FEF_DIS" data-ref="_M/MCR_FEF_DIS">MCR_FEF_DIS</dfn>		0x0100	/* disable far-end-fault insertion */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/MCR_FORCE_FEF_TX" data-ref="_M/MCR_FORCE_FEF_TX">MCR_FORCE_FEF_TX</dfn>	0x0080	/* force FEF transmission */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/MCR_RX_ER_CNT_FULL" data-ref="_M/MCR_RX_ER_CNT_FULL">MCR_RX_ER_CNT_FULL</dfn>	0x0040	/* Rx error counter full */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/MCR_DIS_RX_ER_CNT" data-ref="_M/MCR_DIS_RX_ER_CNT">MCR_DIS_RX_ER_CNT</dfn>	0x0020	/* disable Rx error counter */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/MCR_DIS_WDT" data-ref="_M/MCR_DIS_WDT">MCR_DIS_WDT</dfn>		0x0010	/* disable the watchdog timer */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/MCR_EN_RPBK" data-ref="_M/MCR_EN_RPBK">MCR_EN_RPBK</dfn>		0x0008	/* enable remote loopback */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/MCR_DIS_SCRM" data-ref="_M/MCR_DIS_SCRM">MCR_DIS_SCRM</dfn>		0x0004	/* enable 100M data scrambling */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/MCR_PCSBP" data-ref="_M/MCR_PCSBP">MCR_PCSBP</dfn>		0x0002	/* bypass PCS */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/MCR_FX_SEL" data-ref="_M/MCR_FX_SEL">MCR_FX_SEL</dfn>		0x0001	/* FX mode selected */</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/*	Am79c874 only	*/</i></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/MII_ACPHY_DCR" data-ref="_M/MII_ACPHY_DCR">MII_ACPHY_DCR</dfn>		0x17	/* disconnect counter register */</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/MII_ACPHY_RECR" data-ref="_M/MII_ACPHY_RECR">MII_ACPHY_RECR</dfn>		0x18	/* receive error counter register */</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#<span data-ppcond="38">endif</span> /* _DEV_MII_ACPHYREG_H_ */</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='acphy.c.html'>netbsd/sys/dev/mii/acphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
