{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 22:59:17 2020 " "Info: Processing started: Thu Nov 19 22:59:17 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dc_6in_64out -c dc_6in_64out --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dc_6in_64out -c dc_6in_64out --timing_analysis_only" {  } {  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[5\] q\[6\] 12.109 ns Longest " "Info: Longest tpd from source pin \"a\[5\]\" to destination pin \"q\[6\]\" is 12.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a\[5\] 1 PIN PIN_T20 58 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_T20; Fanout = 58; PIN Node = 'a\[5\]'" {  } { { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { a[5] } "NODE_NAME" } "" } } { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.924 ns) + CELL(0.280 ns) 6.438 ns q~895 2 COMB LC_X1_Y23_N5 1 " "Info: 2: + IC(4.924 ns) + CELL(0.280 ns) = 6.438 ns; Loc. = LC_X1_Y23_N5; Fanout = 1; COMB Node = 'q~895'" {  } { { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "5.204 ns" { a[5] q~895 } "NODE_NAME" } "" } } { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.183 ns) 7.657 ns q~1320 3 COMB LC_X1_Y19_N6 1 " "Info: 3: + IC(1.036 ns) + CELL(0.183 ns) = 7.657 ns; Loc. = LC_X1_Y19_N6; Fanout = 1; COMB Node = 'q~1320'" {  } { { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "1.219 ns" { q~895 q~1320 } "NODE_NAME" } "" } } { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.076 ns) + CELL(2.376 ns) 12.109 ns q\[6\] 4 PIN PIN_D22 0 " "Info: 4: + IC(2.076 ns) + CELL(2.376 ns) = 12.109 ns; Loc. = PIN_D22; Fanout = 0; PIN Node = 'q\[6\]'" {  } { { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "4.452 ns" { q~1320 q[6] } "NODE_NAME" } "" } } { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.073 ns 33.64 % " "Info: Total cell delay = 4.073 ns ( 33.64 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.036 ns 66.36 % " "Info: Total interconnect delay = 8.036 ns ( 66.36 % )" {  } {  } 0}  } { { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "12.109 ns" { a[5] q~895 q~1320 q[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "12.109 ns" { a[5] a[5]~out0 q~895 q~1320 q[6] } { 0.000ns 0.000ns 4.924ns 1.036ns 2.076ns } { 0.000ns 1.234ns 0.280ns 0.183ns 2.376ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 22:59:18 2020 " "Info: Processing ended: Thu Nov 19 22:59:18 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
