<def f='llvm/llvm/include/llvm/MC/MCDisassembler/MCDisassembler.h' l='188' type='const llvm::MCSubtargetInfo &amp; llvm::MCDisassembler::getSubtargetInfo() const'/>
<use f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp' l='1823' u='c' c='_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='765' u='c' c='_ZNK12_GLOBAL__N_115ARMDisassembler17AddThumbPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1301' u='c' c='_ZL23DecoderGPRRegisterClassRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1350' u='c' c='_ZL22DecodeDPRRegisterClassRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1676' u='c' c='_ZL23DecodeCopMemInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='2333' u='c' c='_ZL21DecodeHINTInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='2546' u='c' c='_ZL23DecodeSETPANInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='3792' u='c' c='_ZL17DecodeT2LoadShiftRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='3880' u='c' c='_ZL16DecodeT2LoadImm8RN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='3961' u='c' c='_ZL17DecodeT2LoadImm12RN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4079' u='c' c='_ZL17DecodeT2LoadLabelRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4521' u='c' c='_ZL17DecodeCoprocessorRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4534' u='c' c='_ZL22DecodeThumbTableBranchRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4677' u='c' c='_ZL13DecodeMSRMaskRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5687' u='c' c='_ZL11DecodeVCVTDRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5746' u='c' c='_ZL11DecodeVCVTQRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5911' u='c' c='_ZL20DecodeForVMRSandVMSRRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='6353' u='c' c='_ZL21DecodeVSTRVLDR_SYSREGRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp' l='66' u='c' c='_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv'/>
