ila_0.vhd,vhdl,xil_defaultlib,../../../../CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/sim/ila_0.vhd,incdir="../../../../CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
