// Seed: 1572533753
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output supply1 id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout reg id_11;
  output wire id_10;
  output wand id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout tri1 id_3;
  inout wire id_2;
  inout wire id_1;
  integer [1 : -1 'b0] id_18;
  always @(negedge 1 - id_1) id_11 = -1;
  logic [1 : -1] id_19 = -1'b0;
  assign id_3 = (-1);
  wire id_20 = id_2;
  tri0 [1 : -1] id_21 = 1 - -1'b0;
  wire id_22, id_23, id_24 = !id_11, id_25, id_26;
  assign id_9 = -1'h0 ==? 1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_26,
      id_5,
      id_8,
      id_19,
      id_21,
      id_8,
      id_26,
      id_1,
      id_19,
      id_19,
      id_26,
      id_25,
      id_12,
      id_7
  );
endmodule
