strict digraph "" {
	node [label="\N"];
	"432:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2170027390>",
		def_var="['illegal_reg_rv32e']",
		fillcolor=deepskyblue,
		label="432:AS
illegal_reg_rv32e = regfile_raddr_a_o[4] & (alu_op_a_mux_sel_o == OP_A_REG_A) | regfile_raddr_b_o[4] & (alu_op_b_mux_sel_\
o == OP_B_REG_B) | regfile_waddr_o[4] & regfile_we;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['regfile_raddr_a_o', 'alu_op_a_mux_sel_o', 'OP_A_REG_A', 'regfile_raddr_b_o', 'alu_op_b_mux_sel_o', 'OP_B_REG_B', 'regfile_waddr_\
o', 'regfile_we']"];
}
