#tf_begin

##small

tf_cache 16 16 64 D3DFMT_DXT1
tf_cache 16 16 64 D3DFMT_DXT5
tf_cache 16 16 32 D3DFMT_A8R8G8B8
tf_cache 32 32 64 D3DFMT_DXT1
tf_cache 32 32 64 D3DFMT_DXT5
tf_cache 32 32 32 D3DFMT_A8R8G8B8
tf_cache 64 64 32 D3DFMT_DXT1
tf_cache 64 64 64 D3DFMT_DXT5
tf_cache 64 64 32 D3DFMT_A8R8G8B8
tf_cache 128 128 64 D3DFMT_DXT1
tf_cache 128 128 64 D3DFMT_DXT5
tf_cache 128 128 32 D3DFMT_A8R8G8B8
tf_cache 256 256 64 D3DFMT_DXT1
tf_cache 256 256 32 D3DFMT_DXT5
tf_cache 256 256 32 D3DFMT_A8R8G8B8
tf_cache 512 512 16 D3DFMT_DXT1
tf_cache 512 512 4 D3DFMT_DXT5
tf_cache 512 512 4 D3DFMT_A8R8G8B8
tf_cache 1024 512 1 D3DFMT_DXT5

##lance_test

tf_cache 16 16 64 D3DFMT_DXT1
tf_cache 16 16 64 D3DFMT_DXT5
tf_cache 16 16 32 D3DFMT_A8R8G8B8
tf_cache 32 32 64 D3DFMT_DXT1
tf_cache 32 32 64 D3DFMT_DXT5
tf_cache 32 32 32 D3DFMT_A8R8G8B8
tf_cache 64 64 32 D3DFMT_DXT1
tf_cache 64 64 64 D3DFMT_DXT5
tf_cache 64 64 32 D3DFMT_A8R8G8B8
tf_cache 128 128 64 D3DFMT_DXT1
tf_cache 128 128 64 D3DFMT_DXT5
tf_cache 128 128 32 D3DFMT_A8R8G8B8
tf_cache 256 256 64 D3DFMT_DXT1
tf_cache 256 256 32 D3DFMT_DXT5
tf_cache 256 256 32 D3DFMT_A8R8G8B8
tf_cache 512 512 16 D3DFMT_DXT1
tf_cache 512 512 4 D3DFMT_DXT5
tf_cache 512 512 4 D3DFMT_A8R8G8B8
tf_cache 1024 512 1 D3DFMT_DXT5

##default

tf_cache 16 16 64 D3DFMT_DXT1
tf_cache 16 16 64 D3DFMT_DXT5
tf_cache 16 16 32 D3DFMT_A8R8G8B8
tf_cache 32 32 64 D3DFMT_DXT1
tf_cache 32 32 64 D3DFMT_DXT5
tf_cache 32 32 32 D3DFMT_A8R8G8B8
tf_cache 64 64 32 D3DFMT_DXT1
tf_cache 64 64 64 D3DFMT_DXT5
tf_cache 64 64 32 D3DFMT_A8R8G8B8
tf_cache 128 128 64 D3DFMT_DXT1
tf_cache 128 128 64 D3DFMT_DXT5
tf_cache 128 128 32 D3DFMT_A8R8G8B8
tf_cache 256 256 64 D3DFMT_DXT1
tf_cache 256 256 32 D3DFMT_DXT5
tf_cache 256 256 32 D3DFMT_A8R8G8B8
tf_cache 512 512 16 D3DFMT_DXT1
tf_cache 512 512 4 D3DFMT_DXT5
tf_cache 512 512 4 D3DFMT_A8R8G8B8
tf_cache 1024 512 1 D3DFMT_DXT5
