Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 24 17:04:31 2025
| Host         : DESKTOP-NA8KE1C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.355        0.000                      0                  306        0.155        0.000                      0                  306        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.355        0.000                      0                  306        0.155        0.000                      0                  306        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.183ns (24.377%)  route 3.670ns (75.623%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.635     5.187    SEC_COUNTER/CLK
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  SEC_COUNTER/sig_cnt_10_reg[1]/Q
                         net (fo=7, routed)           1.387     7.030    SEC_COUNTER/Q[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.152     7.182 f  SEC_COUNTER/sig_min[3]_i_4/O
                         net (fo=2, routed)           0.664     7.846    SEC_COUNTER/sig_min[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.332     8.178 f  SEC_COUNTER/ht_i_6/O
                         net (fo=5, routed)           0.602     8.780    SEC_COUNTER/ht_i_6_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     8.904 r  SEC_COUNTER/sig_cnt_10[3]_i_2/O
                         net (fo=6, routed)           0.477     9.381    SEC_COUNTER/sig_cnt_10[3]_i_2_n_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I1_O)        0.119     9.500 r  SEC_COUNTER/sig_cnt[3]_i_1/O
                         net (fo=4, routed)           0.539    10.040    SEC_COUNTER/sig_cnt[3]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  SEC_COUNTER/sig_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.517    14.889    SEC_COUNTER/CLK
    SLICE_X2Y35          FDRE                                         r  SEC_COUNTER/sig_cnt_reg[0]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.732    14.394    SEC_COUNTER/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.183ns (24.377%)  route 3.670ns (75.623%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.635     5.187    SEC_COUNTER/CLK
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  SEC_COUNTER/sig_cnt_10_reg[1]/Q
                         net (fo=7, routed)           1.387     7.030    SEC_COUNTER/Q[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.152     7.182 f  SEC_COUNTER/sig_min[3]_i_4/O
                         net (fo=2, routed)           0.664     7.846    SEC_COUNTER/sig_min[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.332     8.178 f  SEC_COUNTER/ht_i_6/O
                         net (fo=5, routed)           0.602     8.780    SEC_COUNTER/ht_i_6_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     8.904 r  SEC_COUNTER/sig_cnt_10[3]_i_2/O
                         net (fo=6, routed)           0.477     9.381    SEC_COUNTER/sig_cnt_10[3]_i_2_n_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I1_O)        0.119     9.500 r  SEC_COUNTER/sig_cnt[3]_i_1/O
                         net (fo=4, routed)           0.539    10.040    SEC_COUNTER/sig_cnt[3]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  SEC_COUNTER/sig_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.517    14.889    SEC_COUNTER/CLK
    SLICE_X2Y35          FDRE                                         r  SEC_COUNTER/sig_cnt_reg[1]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.732    14.394    SEC_COUNTER/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.183ns (24.377%)  route 3.670ns (75.623%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.635     5.187    SEC_COUNTER/CLK
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  SEC_COUNTER/sig_cnt_10_reg[1]/Q
                         net (fo=7, routed)           1.387     7.030    SEC_COUNTER/Q[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.152     7.182 f  SEC_COUNTER/sig_min[3]_i_4/O
                         net (fo=2, routed)           0.664     7.846    SEC_COUNTER/sig_min[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.332     8.178 f  SEC_COUNTER/ht_i_6/O
                         net (fo=5, routed)           0.602     8.780    SEC_COUNTER/ht_i_6_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     8.904 r  SEC_COUNTER/sig_cnt_10[3]_i_2/O
                         net (fo=6, routed)           0.477     9.381    SEC_COUNTER/sig_cnt_10[3]_i_2_n_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I1_O)        0.119     9.500 r  SEC_COUNTER/sig_cnt[3]_i_1/O
                         net (fo=4, routed)           0.539    10.040    SEC_COUNTER/sig_cnt[3]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  SEC_COUNTER/sig_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.517    14.889    SEC_COUNTER/CLK
    SLICE_X2Y35          FDRE                                         r  SEC_COUNTER/sig_cnt_reg[2]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.732    14.394    SEC_COUNTER/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.183ns (24.377%)  route 3.670ns (75.623%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.635     5.187    SEC_COUNTER/CLK
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  SEC_COUNTER/sig_cnt_10_reg[1]/Q
                         net (fo=7, routed)           1.387     7.030    SEC_COUNTER/Q[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.152     7.182 f  SEC_COUNTER/sig_min[3]_i_4/O
                         net (fo=2, routed)           0.664     7.846    SEC_COUNTER/sig_min[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.332     8.178 f  SEC_COUNTER/ht_i_6/O
                         net (fo=5, routed)           0.602     8.780    SEC_COUNTER/ht_i_6_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     8.904 r  SEC_COUNTER/sig_cnt_10[3]_i_2/O
                         net (fo=6, routed)           0.477     9.381    SEC_COUNTER/sig_cnt_10[3]_i_2_n_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I1_O)        0.119     9.500 r  SEC_COUNTER/sig_cnt[3]_i_1/O
                         net (fo=4, routed)           0.539    10.040    SEC_COUNTER/sig_cnt[3]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  SEC_COUNTER/sig_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.517    14.889    SEC_COUNTER/CLK
    SLICE_X2Y35          FDRE                                         r  SEC_COUNTER/sig_cnt_reg[3]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.732    14.394    SEC_COUNTER/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_min_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.188ns (23.798%)  route 3.804ns (76.202%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.635     5.187    SEC_COUNTER/CLK
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  SEC_COUNTER/sig_cnt_10_reg[1]/Q
                         net (fo=7, routed)           1.387     7.030    SEC_COUNTER/Q[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.152     7.182 f  SEC_COUNTER/sig_min[3]_i_4/O
                         net (fo=2, routed)           0.664     7.846    SEC_COUNTER/sig_min[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.332     8.178 f  SEC_COUNTER/ht_i_6/O
                         net (fo=5, routed)           0.605     8.783    SEC_COUNTER/ht_i_6_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.907 r  SEC_COUNTER/sig_min[3]_i_2/O
                         net (fo=6, routed)           0.526     9.433    SEC_COUNTER/sig_min
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.557 r  SEC_COUNTER/sig_min[3]_i_1/O
                         net (fo=4, routed)           0.622    10.179    SEC_COUNTER/sig_min[3]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  SEC_COUNTER/sig_min_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.516    14.888    SEC_COUNTER/CLK
    SLICE_X1Y34          FDRE                                         r  SEC_COUNTER/sig_min_reg[0]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X1Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    SEC_COUNTER/sig_min_reg[0]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_min_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.188ns (23.798%)  route 3.804ns (76.202%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.635     5.187    SEC_COUNTER/CLK
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  SEC_COUNTER/sig_cnt_10_reg[1]/Q
                         net (fo=7, routed)           1.387     7.030    SEC_COUNTER/Q[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.152     7.182 f  SEC_COUNTER/sig_min[3]_i_4/O
                         net (fo=2, routed)           0.664     7.846    SEC_COUNTER/sig_min[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.332     8.178 f  SEC_COUNTER/ht_i_6/O
                         net (fo=5, routed)           0.605     8.783    SEC_COUNTER/ht_i_6_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.907 r  SEC_COUNTER/sig_min[3]_i_2/O
                         net (fo=6, routed)           0.526     9.433    SEC_COUNTER/sig_min
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.557 r  SEC_COUNTER/sig_min[3]_i_1/O
                         net (fo=4, routed)           0.622    10.179    SEC_COUNTER/sig_min[3]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  SEC_COUNTER/sig_min_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.516    14.888    SEC_COUNTER/CLK
    SLICE_X1Y34          FDRE                                         r  SEC_COUNTER/sig_min_reg[1]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X1Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    SEC_COUNTER/sig_min_reg[1]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_min_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.188ns (23.798%)  route 3.804ns (76.202%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.635     5.187    SEC_COUNTER/CLK
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  SEC_COUNTER/sig_cnt_10_reg[1]/Q
                         net (fo=7, routed)           1.387     7.030    SEC_COUNTER/Q[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.152     7.182 f  SEC_COUNTER/sig_min[3]_i_4/O
                         net (fo=2, routed)           0.664     7.846    SEC_COUNTER/sig_min[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.332     8.178 f  SEC_COUNTER/ht_i_6/O
                         net (fo=5, routed)           0.605     8.783    SEC_COUNTER/ht_i_6_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.907 r  SEC_COUNTER/sig_min[3]_i_2/O
                         net (fo=6, routed)           0.526     9.433    SEC_COUNTER/sig_min
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.557 r  SEC_COUNTER/sig_min[3]_i_1/O
                         net (fo=4, routed)           0.622    10.179    SEC_COUNTER/sig_min[3]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  SEC_COUNTER/sig_min_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.516    14.888    SEC_COUNTER/CLK
    SLICE_X1Y34          FDRE                                         r  SEC_COUNTER/sig_min_reg[2]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X1Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    SEC_COUNTER/sig_min_reg[2]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_min_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.188ns (23.798%)  route 3.804ns (76.202%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.635     5.187    SEC_COUNTER/CLK
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  SEC_COUNTER/sig_cnt_10_reg[1]/Q
                         net (fo=7, routed)           1.387     7.030    SEC_COUNTER/Q[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.152     7.182 f  SEC_COUNTER/sig_min[3]_i_4/O
                         net (fo=2, routed)           0.664     7.846    SEC_COUNTER/sig_min[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.332     8.178 f  SEC_COUNTER/ht_i_6/O
                         net (fo=5, routed)           0.605     8.783    SEC_COUNTER/ht_i_6_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.907 r  SEC_COUNTER/sig_min[3]_i_2/O
                         net (fo=6, routed)           0.526     9.433    SEC_COUNTER/sig_min
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.557 r  SEC_COUNTER/sig_min[3]_i_1/O
                         net (fo=4, routed)           0.622    10.179    SEC_COUNTER/sig_min[3]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  SEC_COUNTER/sig_min_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.516    14.888    SEC_COUNTER/CLK
    SLICE_X1Y34          FDRE                                         r  SEC_COUNTER/sig_min_reg[3]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X1Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    SEC_COUNTER/sig_min_reg[3]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_cnt_10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 1.188ns (25.019%)  route 3.560ns (74.981%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.635     5.187    SEC_COUNTER/CLK
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  SEC_COUNTER/sig_cnt_10_reg[1]/Q
                         net (fo=7, routed)           1.387     7.030    SEC_COUNTER/Q[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.152     7.182 f  SEC_COUNTER/sig_min[3]_i_4/O
                         net (fo=2, routed)           0.664     7.846    SEC_COUNTER/sig_min[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.332     8.178 f  SEC_COUNTER/ht_i_6/O
                         net (fo=5, routed)           0.602     8.780    SEC_COUNTER/ht_i_6_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     8.904 r  SEC_COUNTER/sig_cnt_10[3]_i_2/O
                         net (fo=6, routed)           0.374     9.278    SEC_COUNTER/sig_cnt_10[3]_i_2_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.124     9.402 r  SEC_COUNTER/sig_cnt_10[3]_i_1/O
                         net (fo=4, routed)           0.534     9.935    SEC_COUNTER/sig_cnt_10[3]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.517    14.889    SEC_COUNTER/CLK
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[0]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.429    14.722    SEC_COUNTER/sig_cnt_10_reg[0]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_cnt_10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 1.188ns (25.019%)  route 3.560ns (74.981%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.635     5.187    SEC_COUNTER/CLK
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  SEC_COUNTER/sig_cnt_10_reg[1]/Q
                         net (fo=7, routed)           1.387     7.030    SEC_COUNTER/Q[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.152     7.182 f  SEC_COUNTER/sig_min[3]_i_4/O
                         net (fo=2, routed)           0.664     7.846    SEC_COUNTER/sig_min[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.332     8.178 f  SEC_COUNTER/ht_i_6/O
                         net (fo=5, routed)           0.602     8.780    SEC_COUNTER/ht_i_6_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     8.904 r  SEC_COUNTER/sig_cnt_10[3]_i_2/O
                         net (fo=6, routed)           0.374     9.278    SEC_COUNTER/sig_cnt_10[3]_i_2_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.124     9.402 r  SEC_COUNTER/sig_cnt_10[3]_i_1/O
                         net (fo=4, routed)           0.534     9.935    SEC_COUNTER/sig_cnt_10[3]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.517    14.889    SEC_COUNTER/CLK
    SLICE_X0Y36          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.429    14.722    SEC_COUNTER/sig_cnt_10_reg[1]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  4.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SEC_COUNTER/sig_ht_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_ht_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.594     1.507    SEC_COUNTER/CLK
    SLICE_X3Y37          FDRE                                         r  SEC_COUNTER/sig_ht_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  SEC_COUNTER/sig_ht_reg[0]/Q
                         net (fo=8, routed)           0.110     1.759    SEC_COUNTER/sig_ht_reg[0]
    SLICE_X2Y37          LUT4 (Prop_lut4_I1_O)        0.048     1.807 r  SEC_COUNTER/sig_ht[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    SEC_COUNTER/plusOp[3]
    SLICE_X2Y37          FDRE                                         r  SEC_COUNTER/sig_ht_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.864     2.022    SEC_COUNTER/CLK
    SLICE_X2Y37          FDRE                                         r  SEC_COUNTER/sig_ht_reg[3]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.131     1.651    SEC_COUNTER/sig_ht_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SEC_COUNTER/sig_ht_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_ht_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.594     1.507    SEC_COUNTER/CLK
    SLICE_X3Y37          FDRE                                         r  SEC_COUNTER/sig_ht_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  SEC_COUNTER/sig_ht_reg[0]/Q
                         net (fo=8, routed)           0.110     1.759    SEC_COUNTER/sig_ht_reg[0]
    SLICE_X2Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.804 r  SEC_COUNTER/sig_ht[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    SEC_COUNTER/plusOp[2]
    SLICE_X2Y37          FDRE                                         r  SEC_COUNTER/sig_ht_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.864     2.022    SEC_COUNTER/CLK
    SLICE_X2Y37          FDRE                                         r  SEC_COUNTER/sig_ht_reg[2]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.120     1.640    SEC_COUNTER/sig_ht_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 SCORE_BOARD/l_scr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_BOARD/l_scr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.588     1.501    SCORE_BOARD/CLK
    SLICE_X5Y31          FDRE                                         r  SCORE_BOARD/l_scr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  SCORE_BOARD/l_scr_reg[4]/Q
                         net (fo=10, routed)          0.109     1.751    SCORE_BOARD/l_scr_reg[4]
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  SCORE_BOARD/l_scr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.796    SCORE_BOARD/plusOp__4[5]
    SLICE_X4Y31          FDRE                                         r  SCORE_BOARD/l_scr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.857     2.015    SCORE_BOARD/CLK
    SLICE_X4Y31          FDRE                                         r  SCORE_BOARD/l_scr_reg[5]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.091     1.605    SCORE_BOARD/l_scr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SEC_COUNTER/sig_ht_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_ht_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.594     1.507    SEC_COUNTER/CLK
    SLICE_X3Y37          FDRE                                         r  SEC_COUNTER/sig_ht_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  SEC_COUNTER/sig_ht_reg[1]/Q
                         net (fo=7, routed)           0.082     1.717    SEC_COUNTER/sig_ht_reg[1]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.099     1.816 r  SEC_COUNTER/sig_ht[5]_i_1/O
                         net (fo=1, routed)           0.000     1.816    SEC_COUNTER/plusOp[5]
    SLICE_X3Y37          FDRE                                         r  SEC_COUNTER/sig_ht_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.864     2.022    SEC_COUNTER/CLK
    SLICE_X3Y37          FDRE                                         r  SEC_COUNTER/sig_ht_reg[5]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.092     1.599    SEC_COUNTER/sig_ht_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 DISPLAY/sig_AN_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/sig_AN_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.366%)  route 0.138ns (45.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.591     1.504    DISPLAY/CLK
    SLICE_X2Y32          FDSE                                         r  DISPLAY/sig_AN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDSE (Prop_fdse_C_Q)         0.164     1.668 r  DISPLAY/sig_AN_reg[7]/Q
                         net (fo=9, routed)           0.138     1.806    DISPLAY/sig_AN[7]
    SLICE_X2Y34          FDRE                                         r  DISPLAY/sig_AN_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.862     2.020    DISPLAY/CLK
    SLICE_X2Y34          FDRE                                         r  DISPLAY/sig_AN_reg[6]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.063     1.583    DISPLAY/sig_AN_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 DEBOUNCER_R/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCER_R/sig_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.189ns (49.975%)  route 0.189ns (50.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.591     1.504    DEBOUNCER_R/CLK
    SLICE_X4Y36          FDRE                                         r  DEBOUNCER_R/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  DEBOUNCER_R/sync_buffer_reg[1]/Q
                         net (fo=24, routed)          0.189     1.835    DEBOUNCER_R/p_0_in
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.048     1.883 r  DEBOUNCER_R/sig_count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.883    DEBOUNCER_R/sig_count[9]_i_1__0_n_0
    SLICE_X6Y36          FDRE                                         r  DEBOUNCER_R/sig_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.861     2.019    DEBOUNCER_R/CLK
    SLICE_X6Y36          FDRE                                         r  DEBOUNCER_R/sig_count_reg[9]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.131     1.650    DEBOUNCER_R/sig_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 SCORE_BOARD/r_scr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_BOARD/r_scr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.590     1.503    SCORE_BOARD/CLK
    SLICE_X3Y31          FDRE                                         r  SCORE_BOARD/r_scr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  SCORE_BOARD/r_scr_reg[3]/Q
                         net (fo=12, routed)          0.099     1.730    SCORE_BOARD/r_scr_reg[3]
    SLICE_X3Y31          LUT6 (Prop_lut6_I2_O)        0.099     1.829 r  SCORE_BOARD/r_scr[6]_i_2/O
                         net (fo=1, routed)           0.000     1.829    SCORE_BOARD/plusOp__5[6]
    SLICE_X3Y31          FDRE                                         r  SCORE_BOARD/r_scr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     2.017    SCORE_BOARD/CLK
    SLICE_X3Y31          FDRE                                         r  SCORE_BOARD/r_scr_reg[6]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092     1.595    SCORE_BOARD/r_scr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 SCORE_BOARD/r_scr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_BOARD/r_scr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.002%)  route 0.158ns (45.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.589     1.502    SCORE_BOARD/CLK
    SLICE_X3Y30          FDRE                                         r  SCORE_BOARD/r_scr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  SCORE_BOARD/r_scr_reg[0]/Q
                         net (fo=9, routed)           0.158     1.802    SCORE_BOARD/r_scr_reg[0]_0[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I2_O)        0.045     1.847 r  SCORE_BOARD/r_scr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.847    SCORE_BOARD/plusOp__5[5]
    SLICE_X3Y31          FDRE                                         r  SCORE_BOARD/r_scr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     2.017    SCORE_BOARD/CLK
    SLICE_X3Y31          FDRE                                         r  SCORE_BOARD/r_scr_reg[5]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092     1.609    SCORE_BOARD/r_scr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 DEBOUNCER_R/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCER_R/sig_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.575%)  route 0.189ns (50.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.591     1.504    DEBOUNCER_R/CLK
    SLICE_X4Y36          FDRE                                         r  DEBOUNCER_R/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  DEBOUNCER_R/sync_buffer_reg[1]/Q
                         net (fo=24, routed)          0.189     1.835    DEBOUNCER_R/p_0_in
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.045     1.880 r  DEBOUNCER_R/sig_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.880    DEBOUNCER_R/sig_count[6]_i_1__0_n_0
    SLICE_X6Y36          FDRE                                         r  DEBOUNCER_R/sig_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.861     2.019    DEBOUNCER_R/CLK
    SLICE_X6Y36          FDRE                                         r  DEBOUNCER_R/sig_count_reg[6]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.120     1.639    DEBOUNCER_R/sig_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 DEBOUNCER_R/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCER_R/sig_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.887%)  route 0.173ns (48.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.591     1.504    DEBOUNCER_R/CLK
    SLICE_X4Y36          FDRE                                         r  DEBOUNCER_R/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  DEBOUNCER_R/sync_buffer_reg[1]/Q
                         net (fo=24, routed)          0.173     1.819    DEBOUNCER_R/p_0_in
    SLICE_X5Y36          LUT3 (Prop_lut3_I1_O)        0.046     1.865 r  DEBOUNCER_R/sig_count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.865    DEBOUNCER_R/sig_count[12]_i_1__0_n_0
    SLICE_X5Y36          FDRE                                         r  DEBOUNCER_R/sig_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.861     2.019    DEBOUNCER_R/CLK
    SLICE_X5Y36          FDRE                                         r  DEBOUNCER_R/sig_count_reg[12]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.107     1.624    DEBOUNCER_R/sig_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37     CLOCK_1HZ/sig_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39     CLOCK_1HZ/sig_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39     CLOCK_1HZ/sig_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40     CLOCK_1HZ/sig_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40     CLOCK_1HZ/sig_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40     CLOCK_1HZ/sig_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40     CLOCK_1HZ/sig_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y41     CLOCK_1HZ/sig_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y41     CLOCK_1HZ/sig_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     CLOCK_1HZ/sig_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     CLOCK_1HZ/sig_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     CLOCK_1HZ/sig_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     CLOCK_1HZ/sig_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     CLOCK_1HZ/sig_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     CLOCK_1HZ/sig_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     CLOCK_1HZ/sig_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     CLOCK_1HZ/sig_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     CLOCK_1HZ/sig_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     CLOCK_1HZ/sig_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     CLOCK_1HZ/sig_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     CLOCK_1HZ/sig_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     CLOCK_1HZ/sig_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     CLOCK_1HZ/sig_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     CLOCK_1HZ/sig_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     CLOCK_1HZ/sig_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     CLOCK_1HZ/sig_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     CLOCK_1HZ/sig_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     CLOCK_1HZ/sig_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     CLOCK_1HZ/sig_count_reg[13]/C



