Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 01:58:36 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row1_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row1_reg[9]/CK (DFF_X1)                               0.0000     0.0000 r
  row1_reg[9]/Q (DFF_X1)                                0.6122     0.6122 f
  U664/ZN (XNOR2_X2)                                    0.3133     0.9256 f
  U530/ZN (INV_X1)                                      0.0992     1.0247 r
  U569/ZN (NAND2_X1)                                    0.0596     1.0843 f
  U911/ZN (AOI22_X1)                                    0.3202     1.4044 r
  U1131/ZN (NAND2_X2)                                   0.1099     1.5143 f
  U860/ZN (NOR2_X2)                                     0.1259     1.6403 r
  U859/ZN (INV_X1)                                      0.0578     1.6981 f
  U657/ZN (NAND3_X2)                                    0.1644     1.8625 r
  U656/ZN (NAND2_X2)                                    0.0783     1.9408 f
  U533/ZN (INV_X2)                                      0.0719     2.0127 r
  U1134/ZN (AOI21_X2)                                   0.0589     2.0716 f
  dut_sram_write_data_reg[8]/D (DFF_X2)                 0.0000     2.0716 f
  data arrival time                                                2.0716

  clock clk (rise edge)                                 2.4390     2.4390
  clock network delay (ideal)                           0.0000     2.4390
  clock uncertainty                                    -0.0500     2.3890
  dut_sram_write_data_reg[8]/CK (DFF_X2)                0.0000     2.3890 r
  library setup time                                   -0.3152     2.0738
  data required time                                               2.0738
  --------------------------------------------------------------------------
  data required time                                               2.0738
  data arrival time                                               -2.0716
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0022


1
