Warning (10268): Verilog HDL information at ad_mem_asym.v(103): always construct contains both blocking and non-blocking assignments File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/ad_mem_asym.v Line: 103
Warning (10268): Verilog HDL information at ad_mem_asym.v(132): always construct contains both blocking and non-blocking assignments File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/ad_mem_asym.v Line: 132
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/altera_wrap_burst_converter.sv Line: 279
Warning (10268): Verilog HDL information at axi_hdmi_tx_vdma.v(141): always construct contains both blocking and non-blocking assignments File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/axi_hdmi_tx_vdma.v Line: 141
Warning (10268): Verilog HDL information at spi_engine_interconnect.v(134): always construct contains both blocking and non-blocking assignments File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/spi_engine_interconnect.v Line: 134
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_010.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_010.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_010.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_010.sv Line: 49
Info (10281): Verilog HDL Declaration information at util_pulse_gen.v(39): object "PULSE_WIDTH" differs only in case from object "pulse_width" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/util_pulse_gen.v Line: 39
Info (10281): Verilog HDL Declaration information at util_pulse_gen.v(40): object "PULSE_PERIOD" differs only in case from object "pulse_period" in the same scope File: /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/util_pulse_gen.v Line: 40
