[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of YT8618С production of MOTORCOMM from the text: \n \n \n \n \n \n  \n \n \n \n \n \n \n \n \n \nMotor comm YT8618  \nDatasheet  \n \n \nINTEGRATED OCTAL 10 /100/1000M ETHERNET TRANSCEIVER  \n \n \n \n \n \nVERSION   V1.02 \nDATE      2021-07-05 \n \n \n \n \n \n \n \n \n苏州裕太 微电子  | Motorcomm  \nMotorcomm YT8618 Datasheet  \n1 \nCopyright Statement  \nThis document is copyright of  Suzhou Motorcomm  Electronic Technology Co., Ltd. (" Motorcomm "). All rights \nreserved. No company or individual may copy, disseminate, disclose or otherwise distribute any part of this \ndocument to a ny third party witho ut the written consent of Motorcomm . If any company or individual so does,  \nMotorcomm  reserves the right to  hold it or him liable therefor . \n \nDisclaimer  \nThis document only provides periodic information, and its  contents will/may  be updated from time to time \naccording to actual situation of Mot orcomm’ s product s without further notice. M otorcomm will not take  any \nresponsibility for any direct or indirect losses caused due to improper use of this document.  \n   \nMotorcomm YT8618 Datasheet  \n2 \n \nRevision History  \nRevision  Release Date  Summary  \nv1.00  2021/02/01 Initial  \nv1.01  2021/06/23  1. Update RMS Jitter in section 7.4.  \n2. Add parameter L TX in section 7.2.1.  \n3. Upadte R_Y2 and V RX-DIFFp -p in section 7.2.4.  \n4. Add section 7.2.5 and 7.2.6 . \nv1.02 2021/07/05  1. Add seciton 7.2.8. Serial LED Timing . \n2. Modify mechanical d imensions  in section 10.2.  \n3. Remove parameter t5 in section 8.3. \n4. Remove peak to peak jitter in section 7.4.  \n \n  \nMotorcomm YT8618 Datasheet  \n3 \nContent  \n1. General  Description  ................................ ................................ ................................ ................................ ...........  1 \n1.1. TARGET APPLICATIONS  ................................ ................................ ................................ .......................  1 \n1.2. System Application  ................................ ................................ ................................ ................................ ..... 2 \n2. Feature s ................................ ................................ ................................ ................................ ................................ .. 3 \n3. Pin assigment  ................................ ................................ ................................ ................................ .........................  4 \n3.1. YT8618 LQFP -128 ................................ ................................ ................................ ................................ ..... 4 \n3.2. Pin Descr iptions  ................................ ................................ ................................ ................................ ..........  5 \n3.2.1. All pins ................................ ................................ ................................ ................................ .............  6 \n3.2.2. Media Dependent Interface  ................................ ................................ ................................ ..............  8 \n3.2.3. QSGMII Interface Pins  ................................ ................................ ................................ ..................  10 \n3.2.4. Serial LED Interface  ................................ ................................ ................................ ......................  10 \n3.2.5. SYNCE Int erface  ................................ ................................ ................................ ...........................  10 \n3.2.6. Configuration  ................................ ................................ ................................ ................................ . 11 \n3.2.7. Miscellaneous Interface  ................................ ................................ ................................ .................  12 \n3.2.8. Power and GND  ................................ ................................ ................................ .............................  13 \n4. Function Description  ................................ ................................ ................................ ................................ ...........  14 \n4.1. Mode selcetion  ................................ ................................ ................................ ................................ ..........  14 \n4.1.1. QSGMII x 2 + Copper x 8  ................................ ................................ ................................ .............  14 \n4.1.2. QSGMII x 1 + SGMII x 1 + Copper x 5  ................................ ................................ ........................  14 \n4.1.3. QSGMII x 1 + Copper x 3 + Combo x 1  ................................ ................................ .......................  15 \n4.1.4. SGMII x 2 + Copper x 2  ................................ ................................ ................................ ................  15 \n4.1.5. SGMII x 1 + Combo x 1  ................................ ................................ ................................ ................  15 \n4.2. Transmit Functions  ................................ ................................ ................................ ................................ ... 16 \n4.2.1.  Transmit Encoder Modes  ................................ ................................ ................................ ...............  16 \n4.3. Receive Functions  ................................ ................................ ................................ ................................ ..... 16 \n4.3.1. Receive Decoder Modes  ................................ ................................ ................................ ................  16 \n4.4. LRE100 -4 ................................ ................................ ................................ ................................ .................  16 \n4.5. Management Interface  ................................ ................................ ................................ ..............................  16 \n4.6. Auto -Negoitation  ................................ ................................ ................................ ................................ ...... 17 \n4.7. LDS (Link discovey signaling)  ................................ ................................ ................................ .................  17 \n4.8. Polarity detection and auto correction  ................................ ................................ ................................ ...... 17 \n4.9. Energy Efficient Ethernet (EEE)  ................................ ................................ ................................ ..............  17 \n4.10. Synchronous Ethernet  (Sync -E) ................................ ................................ ................................ ..............  18 \n4.11. Link Down Power Saving (Sleep Mode)  ................................ ................................ ................................  18 \n4.12. Interrupt  ................................ ................................ ................................ ................................ ..................  18 \n5. Operational Des cription  ................................ ................................ ................................ ................................ ....... 19 \n5.1. Reset  ................................ ................................ ................................ ................................ .........................  19 \n5.2. PHY Address  ................................ ................................ ................................ ................................ ............  19 \n5.3. Loopback mode  ................................ ................................ ................................ ................................ ........  19 \n5.3.1. Digital Loopback  ................................ ................................ ................................ ...........................  20 \nMotorcomm YT8618 Datasheet  \n4 \n5.3.2. Ext ernal Loopback  ................................ ................................ ................................ .........................  20 \n5.3.3. Remote PHY Loopback  ................................ ................................ ................................ .................  20 \n5.4. LED  ................................ ................................ ................................ ................................ ..........................  21 \n5.5. Power Supplies  ................................ ................................ ................................ ................................ .........  21 \n6. Register Ov erview  ................................ ................................ ................................ ................................ ...............  22 \n6.1. Common Register  ................................ ................................ ................................ ................................ ..... 22 \n6.1.1. SMI Mux ( 0xA000 ) ................................ ................................ ................................ .......................  22 \n6.1.2. SLED cfg0 ( 0xA001)  ................................ ................................ ................................ .....................  22 \n6.1.3.  SLED cfg (0xA004)  ................................ ................................ ................................ .......................  23 \n6.1.4.  mode_chg_reset (0xA005)  ................................ ................................ ................................ .............  24 \n6.1.5.  chip_mode (0xA007)  ................................ ................................ ................................ .....................  24 \n6.1.6.  SYNCE0 cfg (0xA006)  ................................ ................................ ................................ ..................  25 \n6.1.7. SYNCE1 cfg (0xA00E)  ................................ ................................ ................................ .................  26 \n6.1.8. PHY Link Up/Down INTn Mask (0xA010)  ................................ ................................ ..................  27 \n6.1.9. PHY Link Up/Down INTn Status (0xA011)  ................................ ................................ .................  28 \n6.1.10. UTP Legacy Interrupt Mask (0xA012)  ................................ ................................ ........................  29 \n6.1.11. UTP Legacy Interrupt Status (0xA013)  ................................ ................................ .......................  29 \n6.1.12. QSGMII Legacy Interrupt Mask (0xA014)  ................................ ................................ .................  31 \n6.1.13. QSGMII Legacy Interrupt Status (0xA015)  ................................ ................................ ................  32 \n6.1.14. pkg_cfg0 (0xA0a0)  ................................ ................................ ................................ ......................  33 \n6.1.15. pkg_cfg1 (0xA0a1)  ................................ ................................ ................................ ......................  34 \n6.1.16. pkg_cfg2 ( 0xA0a2)  ................................ ................................ ................................ ......................  34 \n6.1.17. pkg_rx_valid0 (0xA0a3)  ................................ ................................ ................................ ..............  34 \n6.1.18. pkg_rx_valid1 (0xA0a4)  ................................ ................................ ................................ ..............  34 \n6.1.19. pkg_rx_os0 (0xA0a5)  ................................ ................................ ................................ ..................  34 \n6.1.20. pkg_rx_os1 (0xA0a6)  ................................ ................................ ................................ ..................  35 \n6.1.21. pkg_rx_us0 (0xA0a7)  ................................ ................................ ................................ ..................  35 \n6.1.22. pkg_rx_us1 (0xA0a8)  ................................ ................................ ................................ ..................  35 \n6.1.23. pkg_rx_err (0xA0a9)  ................................ ................................ ................................ ...................  35 \n6.1.24. pkg_rx_os_bad (0xA0aa)  ................................ ................................ ................................ .............  35 \n6.1.25. pkg_rx_fragment (0xA0ab)  ................................ ................................ ................................ .........  36 \n6.1.26. pkg_rx_nosfd (0xA0ac)  ................................ ................................ ................................ ...............  36 \n6.1.27. pkg_tx_valid0 (0xA0ad)  ................................ ................................ ................................ ..............  36 \n6.1.28. pkg_tx_valid1 (0xA0ae)  ................................ ................................ ................................ ..............  36 \n6.1.29. pkg_tx_os0 (0xA0af)  ................................ ................................ ................................ ...................  37 \n6.1.30. pkg_tx_os1 (0xA0b0)  ................................ ................................ ................................ ..................  37 \n6.1.31. pkg_tx_us0 (0xA0b1)  ................................ ................................ ................................ ..................  37 \n6.1.32. pkg_tx_us1 (0xA0b2)  ................................ ................................ ................................ ..................  37 \n6.1.33. pkg_tx_err (0xA0b3)  ................................ ................................ ................................ ...................  37 \n6.1.34. pkg_tx_os_bad (0xA0b4)  ................................ ................................ ................................ ............  38 \n6.1.35. pkg_tx_fragment (0xA0b5)  ................................ ................................ ................................ .........  38 \n6.1.36. pkg_tx_nosfd (0xA0b6)  ................................ ................................ ................................ ...............  38 \nMotorcomm YT8618 Datasheet  \n5 \n6.1.37. pkg_cfg3 (0xA0b7)  ................................ ................................ ................................ ......................  38 \n6.1.38. pkg_az_cfg (0xA0b8)  ................................ ................................ ................................ ..................  39 \n6.1.39. pkg_da_sa_cfg (0xA0b9)  ................................ ................................ ................................ .............  40 \n6.1.40.  manu_hw_reset (0xA0c0)  ................................ ................................ ................................ ............  40 \n6.2. UTP MII Register  ................................ ................................ ................................ ................................ ..... 40 \n6.2.1. Basic  control register (0x00)  ................................ ................................ ................................ ..........  41 \n6.2.2.  Basic status register (0x01)  ................................ ................................ ................................ ............  42 \n6.2.3.  PHY identification register1 (0x02) ................................ ................................ ...............................  43 \n6.2.4.  PHY identification register2 (0x03) ................................ ................................ ...............................  43 \n6.2.5.  Auto -Negotiation advertisement (0x04)  ................................ ................................ ........................  43 \n6.2.6.  Auto -Negotiation link partner ability (0x05)  ................................ ................................ .................  46 \n6.2.7.  Auto -Negotiation expansion register (0x06) ................................ ................................ ..................  47 \n6.2.8.  Auto -Negotiation Next Page register (0x07)  ................................ ................................ .................  47 \n6.2.9.  Auto -Negotiation link partner Received Next Page register (0x08)  ................................ ..............  48 \n6.2.10.  MASTER -SLAVE control register (0x09)  ................................ ................................ ..................  49 \n6.2.11.  MASTER -SLAVE status register (0x0A)  ................................ ................................ ...................  50 \n6.2.12.  MMD access control register (0x0D)  ................................ ................................ ..........................  51 \n6.2.13.  MMD access data register (0x0E)  ................................ ................................ ................................  51 \n6.2.14.  Extended status register (0x0F)  ................................ ................................ ................................ ... 52 \n6.2.15.  PHY specific function control register (0x10)  ................................ ................................ .............  52 \n6.2.16.  PHY specific status register (0x11)  ................................ ................................ .............................  53 \n6.2.17.  Interrupt Mask Register (0x12)  ................................ ................................ ................................ .... 54 \n6.2.18.  Interrupt Status Register (0x13)  ................................ ................................ ................................ ... 54 \n6.2.19.  Speed Auto Downgrade Control Register (0x14)  ................................ ................................ ........  55 \n6.2.20.  Rx Error Counter Register (0x15) ................................ ................................ ................................  56 \n6.2.21.  Debug Register\'s Address Offset Register (0x1E)  ................................ ................................ ....... 56 \n6.2.22.  Debug Register\'s Data Register (0x1F)  ................................ ................................ ........................  56 \n6.3. LDS MII Register  ................................ ................................ ................................ ................................ ..... 56 \n6.3.1. LRE control (0x00)  ................................ ................................ ................................ ........................  56 \n6.3.2.  LRE status (0x01)  ................................ ................................ ................................ ..........................  57 \n6.3.3.  PHY ID (0x02)  ................................ ................................ ................................ ..............................  58 \n6.3.4.  PHY ID (0x03)  ................................ ................................ ................................ ..............................  58 \n6.3.5.  LDS a uto-negotiation advertised ability (0x04)  ................................ ................................ .............  58 \n6.3.6.  LDS auto -negotiation advertised control (0x05)  ................................ ................................ ...........  59 \n6.3.7.  LDS ability nEXT page transmit (0x06)  ................................ ................................ ........................  59 \n6.3.8.  LDS link partner ability (0x07) ................................ ................................ ................................ ...... 59 \n6.3.9.  LDS link partner nEXT page message (0x08)  ................................ ................................ ...............  60 \n6.3.10.  LDS link partner Next Page message control (0x09)  ................................ ................................ .. 60 \n6.3.11.  LDS expansion (0x0A)  ................................ ................................ ................................ ................  60 \n6.3.12.  LDS Results (0x0B)  ................................ ................................ ................................ .....................  60 \n6.3.13 . LDS Extended status (0x0F)  ................................ ................................ ................................ ........  61 \n6.4. UTP MMD  Register  ................................ ................................ ................................ ................................ . 61 \nMotorcomm YT8618 Datasheet  \n6 \n6.4.1. PCS control 1 register (MMD3, 0x00)  ................................ ................................ ..........................  61 \n6.4.2.  PCS status 1 register (MMD3, 0x01)  ................................ ................................ .............................  61 \n6.4.3. EEE control and capability register (MMD3, 0x14)  ................................ ................................ ...... 62 \n6.4.4.  EEE wake error counter (MMD3, 0x16)  ................................ ................................ .......................  62 \n6.4.5. Local Device EEE Ability (MMD7, 0x3C)  ................................ ................................ ...................  62 \n6.4.6.  Link Partner EEE Ability (MMD7, 0x3D)  ................................ ................................ ....................  62 \n6.4.7.  Autoneg Result of EEE (MMD7, 0x8000)  ................................ ................................ ....................  63 \n6.5. UTP EXT Register  ................................ ................................ ................................ ................................ .... 63 \n6.5.1. 10B T Debug, LPBKs Register (0x0A)  ................................ ................................ ..........................  63 \n6.5.2. Sleep Control1 (0x27)  ................................ ................................ ................................ ....................  63 \n6.5.3. debug mon1 (0x5A)  ................................ ................................ ................................ .......................  64 \n6.5.4.  debug mon2 (0x5B)  ................................ ................................ ................................ .......................  64 \n6.5.5.  debug mon3 (0x5C)  ................................ ................................ ................................ .......................  64 \n6.5.6.  debug mon4 (0x5D)  ................................ ................................ ................................ .......................  64 \n6.6. SDS(1.25G/5G) MII Register  ................................ ................................ ................................ ...................  65 \n6.6.1. Basic control register (0x00)  ................................ ................................ ................................ ..........  65 \n6.6.2.  Basic status register (0x01)  ................................ ................................ ................................ ............  66 \n6.6.3.  Sds identification register1 (0x02)  ................................ ................................ ................................ . 66 \n6.6.4.  Sds identification register2 (0x03)  ................................ ................................ ................................ . 67 \n6.6.5.  Auto -Negotiation advertisement (0x04)  ................................ ................................ ........................  67 \n6.6.6.  Auto -Negotiation link partner ability (0x05)  ................................ ................................ .................  68 \n6.6.7.  Auto -Negotiation expansion register (0x06) ................................ ................................ ..................  68 \n6.6.8.  Auto -Negotiation NEXT Page register (0x07)  ................................ ................................ ..............  68 \n6.6.9.  Auto -Negotiation link partner Received Next Page register (0x08)  ................................ ..............  68 \n6.6.10.  Extended status register (0x0F)  ................................ ................................ ................................ ... 69 \n6.6.11.  Sds specific status register (0x11) ................................ ................................ ................................  69 \n6.6.12.  100fx cfg (0x14)  ................................ ................................ ................................ ..........................  70 \n6.6.13.  receive err counter mon (0x15)  ................................ ................................ ................................ .... 70 \n6.6.14.  lint fail counter mon (0x16)  ................................ ................................ ................................ .........  70 \n6.7. SDS(5G) EXT Register  ................................ ................................ ................................ ............................  70 \n6.7.1. b p_serdes_link_rst (0x00)  ................................ ................................ ................................ ..............  70 \n6.7.2. sds analog digital interface cfg (0x02)  ................................ ................................ ...........................  71 \n6.7.3. sds prbs cfg1 (0x05)  ................................ ................................ ................................ .......................  72 \n6.7.4. sds prbs cfg2 (0x06)  ................................ ................................ ................................ .......................  72 \n6.7.5.  sds prbs cfg2 (0x07)  ................................ ................................ ................................ .......................  73 \n6.7.6. sds prbs mon1 (0x08)  ................................ ................................ ................................ .....................  73 \n6.7.7. sds prbs mon2 (0x09)  ................................ ................................ ................................ .....................  73 \n6.7.8. sds prbs mon3 (0x0A)  ................................ ................................ ................................ ....................  73 \n6.7.9. sds prbs mon4 (0x0B)  ................................ ................................ ................................ ....................  73 \n6.7.10. sds prbs mon5 (0x0C)  ................................ ................................ ................................ ..................  73 \n6.7.11. analog cfg2 (0xA1)  ................................ ................................ ................................ ......................  74 \n7. Timing and DC/AC Characteristics  ................................ ................................ ................................ .....................  75 \nMotorcomm YT8618 Datasheet  \n7 \n7.1. DC Characteristics  ................................ ................................ ................................ ................................ .... 75 \n7.2. AC Ch aracteristics  ................................ ................................ ................................ ................................ .... 76 \n7.2.1. QSGMII Differential Transmitter Characteristics  ................................ ................................ .........  76 \n7.2.2. QSGMII Differential Receiver Characteristics  ................................ ................................ ..............  76 \n7.2.3. SGMII Differential Transmitter Characteristics  ................................ ................................ ............  77 \n7.2.4. SGMII Differential Receiver Characteristics  ................................ ................................ .................  78 \n7.2.5. 1000BASE -X Differential Transmitter Characteristics  ................................ ................................ . 79 \n7.2.6. 1000BASE -X Differential Receiver Characteristics  ................................ ................................ ...... 80 \n7.2.7. MDC /MDIO Interface Characteristics  ................................ ................................ ...........................  81 \n7.2.8. Serial LED Timing ................................ ................................ ................................ .........................  82 \n7.3. Crystal Requirement  ................................ ................................ ................................ ................................ . 82 \n7.4. Oscillator/External Clock Requirement  ................................ ................................ ................................ .... 83 \n8. Power Requirements  ................................ ................................ ................................ ................................ ............  84 \n8.1. Absolut e Maximum Ratings  ................................ ................................ ................................ .....................  84 \n8.2. Recommended Operating Conduction  ................................ ................................ ................................ ...... 84 \n8.3. Power and Reset Sequence  ................................ ................................ ................................ .......................  84 \n8.4. Power Ripple  ................................ ................................ ................................ ................................ ............  85 \n8.5. Power Consu mption  ................................ ................................ ................................ ................................ .. 85 \n8.5.1. QSGMII x 2 + Copper x 8  ................................ ................................ ................................ .............  85 \n8.5.2. QSGMII x 1 + SGMII x 1 + Copper x 5  ................................ ................................ ........................  85 \n8.5.3. QSGMII x 1 + Copper x 3 + Combo x 1  ................................ ................................ .......................  85 \n8.5.4. SGMII x 2 + Copper x 2  ................................ ................................ ................................ ................  86 \n8.5.5. SGMII x 1 + Combo x 1  ................................ ................................ ................................ ................  86 \n8.6. Maximum Power Consumption  ................................ ................................ ................................ ................  87 \n9. Thermal Characteristics  ................................ ................................ ................................ ................................ ....... 88 \n9.1. Thermal Resistance  ................................ ................................ ................................ ................................ ... 88 \n10. Package  Information  ................................ ................................ ................................ ................................ ..........  89 \n10.1. LQFP -128 E -PAD  ................................ ................................ ................................ ................................ .. 89 \n10.2.  Mechanical Dimensions  ................................ ................................ ................................ ..........................  90 \n11. Ordering Information  ................................ ................................ ................................ ................................ .........  91 \n \n  \nMotorcomm YT8618 Datasheet  \n8 \nList of Table  \nTable 1. All Pins Description  ................................ ................................ ................................ ................................ ..... 6 \nTable 2. Media Dependent Interface ................................ ................................ ................................ ..........................  8 \nTable 3. QSGMII Interface Pins  ................................ ................................ ................................ ..............................  10 \nTable 4. Serial LED Interface  ................................ ................................ ................................ ................................ .. 10 \nTable 5. SYNCE Interface  ................................ ................................ ................................ ................................ ....... 10 \nTable 6. Configuration  ................................ ................................ ................................ ................................ .............  11 \nTable 7. Miscellaneous Interface  ................................ ................................ ................................ .............................  12 \nTable 8. Power and GND ................................ ................................ ................................ ................................ .........  13 \nTable 9. Reset Timing Characteristics  ................................ ................................ ................................ .....................  19 \nTable 10. SMI Mux (0xA000)  ................................ ................................ ................................ ................................ . 22 \nTable 11. SLED cfg (0xA004)  ................................ ................................ ................................ ................................ . 23 \nTable 12. mode_chg_reset (0xA005) ................................ ................................ ................................ .......................  24 \nTable 13. chip_mode (0xA007)  ................................ ................................ ................................ ...............................  24 \nTable 14. SYNCE0 cfg (0xA006) ................................ ................................ ................................ ............................  25 \nTable 15. SYNCE1 cfg (0xA00E)  ................................ ................................ ................................ ...........................  26 \nTable 16. PHY Link Up/Down INTn Mask (0xA010)  ................................ ................................ ............................  27 \nTable 17. PHY Link Up/Down INTn Status (0xA011)  ................................ ................................ ...........................  28 \nTable 18. UTP Legacy Interrupt Mask (0xA012)  ................................ ................................ ................................ .... 29 \nTable 19. UTP Legacy Interrupt Status (0xA013)  ................................ ................................ ................................ ... 29 \nTable 20. QSGMII Legacy Interrupt Mask (0xA014)  ................................ ................................ .............................  31 \nTable 21. QSGMII Legacy Interrupt Status (0xA015)  ................................ ................................ ............................  32 \nTable 22. pkg_cfg0 (0xA0a0)  ................................ ................................ ................................ ................................ .. 33 \nTable 23. pkg_cfg1 (0xA0a1)  ................................ ................................ ................................ ................................ .. 34 \nTable 24. pkg_cfg2 (0xA0a2)  ................................ ................................ ................................ ................................ .. 34 \nTable 25. pkg_rx_valid0 (0xA0a3)  ................................ ................................ ................................ ..........................  34 \nTable 26. pkg_rx_valid1 (0xA0a4)  ................................ ................................ ................................ ..........................  34 \nTable 27. pkg_rx_os0 (0xA0a5)  ................................ ................................ ................................ ..............................  34 \nTable 28. pkg_rx_os1 (0xA0a6)  ................................ ................................ ................................ ..............................  35 \nTable 29. pkg_rx_us0 (0xA0a7)  ................................ ................................ ................................ ..............................  35 \nTable 30. pkg_rx_us1 (0xA0a8)  ................................ ................................ ................................ ..............................  35 \nTable 31. pkg_rx_err (0xA0a9)  ................................ ................................ ................................ ...............................  35 \nTable 32. pkg_rx_os_bad (0xA0aa)  ................................ ................................ ................................ ........................  36 \nTable 33. pkg_rx_fragment (0xA0ab)  ................................ ................................ ................................ .....................  36 \nTable 34. pkg_rx_nosfd (0xA0ac)  ................................ ................................ ................................ ...........................  36 \nTable 35. pkg_tx_valid0 (0xA0ad)  ................................ ................................ ................................ ..........................  36 \nTable 36. pkg_tx_valid1 (0xA0ae)  ................................ ................................ ................................ ..........................  36 \nTable 37. pkg_tx_os0 (0xA0af)  ................................ ................................ ................................ ...............................  37 \nTable 38. pkg_tx_os1 (0xA0b0)  ................................ ................................ ................................ ..............................  37 \nTable 39. pkg_tx_us0 (0xA0b1)  ................................ ................................ ................................ ..............................  37 \nTable 40. pkg_tx_us1 (0xA0b2)  ................................ ................................ ................................ ..............................  37 \nMotorcomm YT8618 Datasheet  \n9 \nTable 41. pkg_tx_err (0xA0b3)  ................................ ................................ ................................ ...............................  38 \nTable 42. pkg_tx_os_bad (0xA0b4)  ................................ ................................ ................................ ........................  38 \nTable 43. pkg_tx_fragment (0xA0b5)  ................................ ................................ ................................ .....................  38 \nTable 44. pkg_tx_nosfd (0xA0b6)  ................................ ................................ ................................ ...........................  38 \nTable 45. pkg_cfg3 (0xA0b7)  ................................ ................................ ................................ ................................ .. 38 \nTable 46. pkg_az_cfg (0xA0b8)  ................................ ................................ ................................ ..............................  39 \nTable 47. pkg_da_sa_cfg (0xA0b9)  ................................ ................................ ................................ ........................  40 \nTable 48. manu_hw_reset (0xA0c0)  ................................ ................................ ................................ ........................  40 \nTable 49. Basic control register (0x00)  ................................ ................................ ................................ ...................  41 \nTable 50. Basic status register (0x01)  ................................ ................................ ................................ ......................  42 \nTable 51. PHY identification register1 (0x02)  ................................ ................................ ................................ ........  43 \nTable 52. PHY identification register2 (0x03)  ................................ ................................ ................................ ........  43 \nTable 53. Auto -Negotiation advertisement (0x04)  ................................ ................................ ................................ .. 43 \nTable 54. Auto -Negotiation link partner ability (0x05)  ................................ ................................ ...........................  46 \nTable 55. Auto -Negotiation expansion register (0x06)  ................................ ................................ ...........................  47 \nTable 56. Auto -Negotiation Next Page register (0 x07) ................................ ................................ ...........................  47 \nTable 57. Auto -Negotiation link partner Received Next Page register (0x08)  ................................ ........................  48 \nTable 58. MASTER -SLAVE control register (0x09)  ................................ ................................ ..............................  49 \nTable 59. MASTER -SLAVE status register (0x0A)  ................................ ................................ ...............................  50 \nTable 60. MMD access control register (0x0D)  ................................ ................................ ................................ ...... 51 \nTable 61. MMD access data register (0x0E)  ................................ ................................ ................................ ...........  51 \nTable 62. Extended status register (0x0F)  ................................ ................................ ................................ ...............  52 \nTable 63. PHY specific function control register (0x10)  ................................ ................................ .........................  52 \nTable 64. PHY specific status register (0x11)  ................................ ................................ ................................ .........  53 \nTable 65. Interrupt Mask Register (0x12)  ................................ ................................ ................................ ...............  54 \nTable 66. Interrupt Status Register (0x13)  ................................ ................................ ................................ ...............  54 \nTable 67. Speed Auto Downgrade Control Register (0x14)  ................................ ................................ ....................  55 \nTable 68. Rx Error Counter Register (0x15)  ................................ ................................ ................................ ...........  56 \nTable 69. Debug Register\'s Address Offset Register (0x1E)  ................................ ................................ ...................  56 \nTable 70. Debug Register\'s Data Register (0x1F)  ................................ ................................ ................................ ... 56 \nTable 71. LRE control (0x00)  ................................ ................................ ................................ ................................ .. 56 \nTable 72. LRE status (0x01)  ................................ ................................ ................................ ................................ .... 57 \nTable 73. PHY ID (0x02)  ................................ ................................ ................................ ................................ ........  58 \nTable 74. PHY ID (0x03)  ................................ ................................ ................................ ................................ ........  58 \nTable 75. LDS auto -negotiation advertised ability (0x04)  ................................ ................................ ......................  58 \nTable 76. LDS auto -negotiati on advertised control (0x05)  ................................ ................................ .....................  59 \nTable 77. LDS ability Next Page transmit (0x06)  ................................ ................................ ................................ ... 59 \nTable 78. LDS link partner ability (0x07)  ................................ ................................ ................................ ...............  59 \nTable 79. LDS link partner Next Page message (0x08)  ................................ ................................ ...........................  60 \nTable 80. LDS link partner Next Page message control (0x09)  ................................ ................................ ..............  60 \nTable 81. LDS expansion (0x0A)  ................................ ................................ ................................ ............................  60 \nTable 82. LDS Results (0x0B)  ................................ ................................ ................................ ................................ . 60 \nMotorcomm YT8618 Datasheet  \n10 \nTable 83. LDS Extended status (0x0F)  ................................ ................................ ................................ ....................  61 \nTable 84. PCS control 1 register (MMD3, 0x00)  ................................ ................................ ................................ .... 61 \nTable 85. PCS status 1 register (MMD3, 0x01) ................................ ................................ ................................ ....... 61 \nTable 86. EEE control and capability register (MMD3, 0x14)  ................................ ................................ ................  62 \nTable 87. EEE wake error counter (MMD3, 0x16)  ................................ ................................ ................................ . 62 \nTable 88. Local Device EEE Ability (MMD7, 0x3C)  ................................ ................................ .............................  62 \nTable 89. Link Partner EEE Ability (MMD7, 0x3D)  ................................ ................................ ..............................  62 \nTable 90. Autoneg Result of EEE (MMD7, 0x8000)  ................................ ................................ ..............................  63 \nTable 91. 10BT Debug, LPBKs Register (0x0A)  ................................ ................................ ................................ .... 63 \nTable 92. Sleep Control1 (0x27)  ................................ ................................ ................................ .............................  63 \nTable 93. debug mon1 (0x5A)  ................................ ................................ ................................ ................................ . 64 \nTable 94. debug mon2 (0x5B)  ................................ ................................ ................................ ................................ . 64 \nTable 95. debug mon3 (0x5C)  ................................ ................................ ................................ ................................ . 64 \nTable 96. debug mon4 (0x5D)  ................................ ................................ ................................ ................................ . 64 \nTable 97. Basic control register (0x00)  ................................ ................................ ................................ ...................  65 \nTable 98. Basic status register (0x01)  ................................ ................................ ................................ ......................  66 \nTable 99. Sds identification register1 (0x02)  ................................ ................................ ................................ ...........  66 \nTable 100. Sds  identification register2 (0x03)  ................................ ................................ ................................ .........  67 \nTable 101. Auto -Negotiation advertisement (0x04)  ................................ ................................ ................................  67 \nTable 102. Auto -Negotiation link partner ability (0x05)  ................................ ................................ .........................  68 \nTable 103. Auto -Negotiation expansion register (0x06)  ................................ ................................ .........................  68 \nTable 104. Auto -Negotiation Next Page register (0x07)  ................................ ................................ .........................  68 \nTable 105. Auto -Negotiation link partner Received Next Page register (0x08)  ................................ ......................  68 \nTable 106. Extended status register (0x0F)  ................................ ................................ ................................ .............  69 \nTable 107. Sds  specific status register (0x11)  ................................ ................................ ................................ .........  69 \nTable 108. 100fx cfg (0x14)  ................................ ................................ ................................ ................................ .... 70 \nTable 109. receive err counter mon (0x15)  ................................ ................................ ................................ ..............  70 \nTable 110. lint fail counter mon (0x16)  ................................ ................................ ................................ ...................  70 \nTable 111. bp_serdes_link_rst (0x00)  ................................ ................................ ................................ .....................  70 \nTable 112. sds analog digital interface cfg (0x02)  ................................ ................................ ................................ ... 71 \nTable 113. sds prbs cfg1 (0x05)  ................................ ................................ ................................ ..............................  72 \nTable 114. sds prbs cfg2 (0x06)  ................................ ................................ ................................ ..............................  72 \nTable 115. sds prbs cfg2 (0x07)  ................................ ................................ ................................ ..............................  73 \nTable 116. sds prbs mon1 (0x08)  ................................ ................................ ................................ ............................  73 \nTable 117. sds prbs mon2 (0x09)  ................................ ................................ ................................ ............................  73 \nTable 118. sds prbs mon3 (0x0A)  ................................ ................................ ................................ ............................  73 \nTable 119. sds prbs mon4 (0x0B)  ................................ ................................ ................................ ............................  73 \nTable 120. sds prbs mon5 (0x0C)  ................................ ................................ ................................ ............................  73 \nTable 121. analog cfg2 (0xA1)  ................................ ................................ ................................ ................................  74 \nTable 122. DC Characteristics  ................................ ................................ ................................ ................................ . 75 \nTable 123. QSGMII Differential Transmitter Characteristics  ................................ ................................ .................  76 \nTable 124. QSGMII Differential Receiver Characteristics  ................................ ................................ ......................  76 \nMotorcomm YT8618 Datasheet  \n11 \nTable 125. SGMII Differential Transmitter Charac teristics  ................................ ................................ ....................  77 \nTable 126. SGMII Differential Receiver Characteristics  ................................ ................................ ........................  78 \nTable 127. 1000BASE -X Differential Transmitter Characteristics  ................................ ................................ .........  79 \nTable 128. 1000BASE -X Differential Receiver Characteristics  ................................ ................................ .............  80 \nTable 129. MDC /MDIO Interface Characteristics ................................ ................................ ................................ ... 81 \nTable 130. MDC/MDIO Interface Characteristics ................................ ................................ ................................ ... 82 \nTable 131. Crystal Requirement  ................................ ................................ ................................ ..............................  82 \nTable 132. Oscillator/External Clock Requirement  ................................ ................................ ................................ . 83 \nTable 133. Absolute Maximum Ratings  ................................ ................................ ................................ ..................  84 \nTable 134. Recommended Operating Conduction  ................................ ................................ ................................ ... 84 \nTable 135. Power and Reset Sequence  ................................ ................................ ................................ ....................  84 \nTable 136. QSGMII x 2 + Copper x 8 Power Consumption  ................................ ................................ ...................  85 \nTable 137. QSGMII x 1 + SGMII x 1 + Copper x 5 Power Consumption  ................................ ..............................  85 \nTable 138. QSGMII x 1 + Copper x 3 + Combo x 1 Power Consumption  ................................ ..............................  85 \nTable 139. SGM II x 2 + Copper x 2 Power Consumption  ................................ ................................ ......................  86 \nTable 140. SGMII x 1 + Combo x 1 Power Consumption  ................................ ................................ ......................  86 \nTable 141. Maximum Power Consumption  ................................ ................................ ................................ .............  87 \nTable 142. Thermal Resistance  ................................ ................................ ................................ ................................  88 \n  \nMotorcomm YT8618 Datasheet  \n12 \nList of Figures  \nFigure 1. System Application  ................................ ................................ ................................ ................................ .... 2 \nFigure 2. YT8618 Pin Assignment  ................................ ................................ ................................ ............................  4 \nFigure 3. QSGMII x 2 + Copper x 8  ................................ ................................ ................................ ........................  14 \nFigure 4. QSGMII x 1 + SGMII x 1 + Copper x 5  ................................ ................................ ................................ .. 14 \nFigure 5. QSGMII x 1 + Copper x 3 + Combo x 1  ................................ ................................ ................................ .. 15 \nFigure 6. SGMII x 2 + Copper x 2  ................................ ................................ ................................ ...........................  15 \nFigure 7. SGMII x 1 + Combo x 1  ................................ ................................ ................................ ...........................  15 \nFigure 8. Reset Timing Diagram  ................................ ................................ ................................ .............................  19 \nFigure 9. Digital Loopback  ................................ ................................ ................................ ................................ ...... 20 \nFigure 10. External Loopback  ................................ ................................ ................................ ................................ . 20 \nFigure 11. Remote PHY Loopback  ................................ ................................ ................................ .........................  20 \nFigure 12. QSGMII Differential Transmitter Eye Diagram  ................................ ................................ ....................  76 \nFigure 13. QSGMII Differential Receiver Eye Diagram  ................................ ................................ .........................  77 \nFigure 14. SGMII Differential Transmitter Eye Diagram  ................................ ................................ .......................  78 \nFigure 15. SGMII Differential Receiver Eye Diagram  ................................ ................................ ............................  79 \nFigure 16. 1000BASE -X Differential Transmitter Eye Diagram  ................................ ................................ ............  80 \nFigure 17. 1000BASE -X Differential Receiver Eye Diagram  ................................ ................................ .................  81 \nFigure 18. MDC /MDIO Timing  Parameters  ................................ ................................ ................................ ............  81 \nFigure 19. MDC/MDIO Timing Parameters  ................................ ................................ ................................ ............  82 \nFigure 20. Power and Reset Sequence  ................................ ................................ ................................ .....................  84 \nMotorcomm YT8618 Datasheet  \n1 \n1. General  Description  \nThe YT8618 integrates octal independent 10/100/1000M Ethernet transceivers into a single IC, and performs all \nthe physical layer (PHY) functions for 1000Base -T, 100Base -TX, and 10Base -Te Ethernet on category 5 E UTP \ncable except 1000Base -T half -duplex. 10Base -Te functionality can also be achieved on standard category 3 or 4 \ncable.  \nThis device includes PCS, PMA, and PMD sub -layers. They perform encoding/ decoding, clock/data recovery, \ndigital adaptive equalization, echo cancellers, crosstalk elimination, and line driver, as well as other required \nsupporting circuit functions. The YT8618 also integrates an internal hybrid that allows the use of inexpensive 1:1 \ntransformer modules.  \nEach of the four independent transceivers features an innovative QSGMII for reduced PCB trace.  \n1.1. TARGET APPLICATIONS  \n\uf06c High Port Density Switch  \n\uf06c QSGMII MAC  \n \n \n \n \nMotorcomm YT8618 Datasheet  \n2 \n1.2. System Application  \n \nFigure 1. System Application  \n\nMotorcomm YT8618 Datasheet  \n3 \n2. Feature s  \n\uf06c Octal -port integrated 10/100/1000M Ethernet transceiver  \n\uf06c Support QSGMII (Quad Serial Gigabit Media Independent Interface) in 10/100/1000M mode  \n\uf06c Support SGMII mode direct link to one designated Copper Giga PHY w ith speed adaption  \n\uf06c Support LRE100 -4, disabled  by default  \n\uf09f Cable reach up to 400 meter @100Mbps  \n\uf06c Supports IEEE 802.3az -2010 (Energy Efficient Ethernet)  \n\uf09f EEE Buffering  \n\uf09f Incorporates EEE buffering for seamless support of legacy MACs  \n\uf06c Supports crossover detection  and auto -correction  \n\uf06c Supports a uto-detect ion and auto -correction of wiring pair swaps, pair skew, and pair polarity  \n\uf06c Supports Cable diagnostic  \n\uf06c Supports Link Down Power Saving (Sleep Mode)  \n\uf06c Supports one interrupt output to external CPU for notification  \n\uf06c Support f ast link failure indication  \n\uf06c Supports 120m for CAT.5E cable in 1000BASE -T \n\uf06c Support Serial LED interface  \n\uf06c Supports SyncE clock output Mux  \n\uf09f Recover clock from either SerDes  \n\uf09f Recover clock from either Copper PHY  \n\uf09f From internal 25Mhz Clock  \n\uf06c SerDes Test pattern  \n\uf09f PRBS -7/10/31 \n\uf09f IDLE/K28.5/D5.6  \n\uf09f Customized define by user  \n\uf09f SerDes BIST  \n\uf06c Packet Generator and Checker  \n\uf06c Low power consumption  \n\uf06c Easy layout, good EMI /EMS , and good thermal performanc  \n\uf06c Supports 25MHz crystal or 3.3V OSC input  \n\uf06c 3.3V and 1. 2V power supply  \n\uf06c LQPF 128 package  \nMotorcomm YT8618 Datasheet  \n4 \n3. Pin assigment  \n3.1. YT8618 LQFP -128 \n \nAVDDLP2MDIBNP2MDIBPP2MDIANP2MDIAPNCPLLVDDL 0P1MDIDNP1MDIDPP1MDICNP1MDICPAVDDLP1MDIBNP1MDIBPP1MDIANP1MDIAPAVDD HP0MDIDNP0MDIDPP0MDICNP0MDICPAVDDLP0MDIBNP0MDIBPP0MDIANP0MDIAP\nAVDD H\nPHYADDR 2\nPHYADDR 3/LEDDA\nPHYADDR 4/LEDCK\nRESET _N\nDVDDIO\nXTALI\nXTALO\nSGND\nS0TXP\nS0TXN\nSVDDL\nS0RXP\nS0RXN\nSVDDL\nSGND\nS1TXN\nS1TXP\nSGND\nS1RXN\nS1RXP\nSVDDL\nReserved\nSVDDH\nINTERRUPT\nDVDDL\nMDC\nMDIO\nDVDDIO\nReserved\nPHYADDR 0/SYNC _LOCK 0\nPHYADDR 1/SYNC _LOCK 1\nEN_PHY\nDVDDL\nCHIP _MODE 2\nCHIP _MODE 1\nCHIP _MODE 0\nAVDDH\nAVDDLP5MDI CPP5MDI CNP5MDI DPP5MDI DNPLLVDDL 1P6MDI APP6MDI ANP6MDI BPP6MDI BNAVDDLP6MDI CPP6MDI CNP6MDI DPP6MDI DNAVDD HP7MDI APP7MDI ANP7MDI BPP7MDI BNAVDDLP7MDI CPP7MDI CNP7MDI DPP7MDI DN1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n25\n26\n27\n28\n29\n30\n31\n32\n33\n34\n35\n36\n37\n38P2MDICP \nP2MDICN\nP2MDI DP \nP2MDI DN\nAVDD H\nP3MDI AP \nP3MDI AN\nP3MDI BP \nP3MDI BN \nAVDDL\nP3MDI CP\nP3MDI CN\nP3MDI DP\nP3MDI DN\nAVDD H\nAGND\nRBIAS\nAVDDL\nSYNCE 0\nSYNCE 1\nAVDD H\nDVDDL\nDVDDL\nAVDD H\nP4MDI AP\nP4MDI AN\nP4MDI BP\nP4MDI BN\nAVDDL\nP4MDI CP\nP4MDI CN\nP4MDI DP\nP4MDI DN\nAVDD H\nP5MDI AP\nP5MDI AN\nP5MDI BP\nP5MDI BN102\n128127126125124123122121120119118117116115114113112111110109108107106105104103\n3940414243444546474849505152535455565758596061626364101\n100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n85\n84\n83\n82\n81\n80\n79\n78\n77\n76\n75\n74\n73\n72\n71\n70\n69\n68\n67\n66\n65\nNC\n \nFigure 2. YT8618 Pin Assignment  \n \n \n \n \n \n \n  \nMotorcomm YT8618 Datasheet  \n5 \n3.2. Pin Descriptions  \n\uf06c I: Input Pin  \n\uf06c AI: Analog Input Pin  \n\uf06c O: Output Pin  \n\uf06c AO: Analog Output Pin  \n\uf06c IO: Bidirectional Input/ Output  Pin \n\uf06c AIO: Analog Bidirectional Input/Output Pin \n\uf06c LI: Latched Input During Power UP  or Hardware Reset  \n\uf06c P: Digital  Power Pin  \n\uf06c AP: Analog Power Pin  \n\uf06c A: Analog Pin  \n\uf06c G: Digital Ground Pin  \n\uf06c PD: Internal Pull -Down  \n\uf06c PU: Internal Pull -UP \n\uf06c SP: SerDes Power  \n\uf06c SG: SerDes Ground  \n\uf06c OD: Open Drain  \n\uf06c XT: Crystal Related  \n  \nMotorcomm YT8618 Datasheet  \n6 \n3.2.1.  All pins  \nTable 1. All Pins Description  \nNo. Pin Name  Type   No. Pin Name  Type  \n1 P2MDICP  AIO  37 P5MDIBP  AIO \n2 P2MDICN  AIO  38 P5MDIBN  AIO \n3 P2MDIDP  AIO  39 AVDDL  AP \n4 P2MDIDN  AIO  40 P5MDICP  AIO \n5 AVDDH  AP  41 P5MDICN  AIO \n6 P3MDIAP  AIO  42 P5MDIDP  AIO \n7 P3MDIAN  AIO  43 P5MDIDN  AIO \n8 P3MDIBP  AIO  44 PLLVDDL1  AP \n9 P3MDIBN  AIO  45 NC - \n10 AVDDL  AP  46 P6MDIAP  AIO \n11 P3MDICP  AIO  47 P6MDIAN  AIO \n12 P3MDICN  AIO  48 P6MDIBP  AIO \n13 P3MDIDP  AIO  49 P6MDIBN  AIO \n14 P3MDIDN  AIO  50 AVDDL  AP \n15 AVDDH  AP  51 P6MDICP  AIO \n16 AGND  AG  52 P6MDICN  AIO \n17 RBIAS  AO  53 P6MDIDP  AIO \n18 AVDDL  AP  54 P6MDIDN  AIO \n19 SYNC E0 O/PD   55 AVDDH  AP \n20 SYNC E1 O/PD   56 P7MDIAP  AIO \n21 AVDDH  AP  57 P7MDIAN  AIO \n22 DVDDL  P  58 P7MDIBP  AIO \n23 DVDDL  P  59 P7MDIBN  AIO \n24 AVDDH  AP  60 AVDDL  AP \n25 P4MDIAP  AIO  61 P7MDICP  AIO \n26 P4MDIAN  AIO  62 P7MDICN  AIO \n27 P4MDIBP  AIO  63 P7MDIDP  AIO \n28 P4MDIBN  AIO  64 P7MDIDN  AIO \n29 AVDDL  AP  65 AVDDH  AP \n30 P4MDICP  AIO  66 CHIP_MODE0  LI/PU  \n31 P4MDICN  AIO  67 CHIP_MODE1  LI/PU  \n32 P4MDIDP  AIO  68 CHIP_MODE2  LI/PU  \n33 P4MDIDN  AIO  69 DVDDL  P \n34 AVDDH  AP  70 EN_PHY  LI/PU \n35 P5MDIAP  AIO  71 PHYAD DR1/SYNC_LOCK1  LI/O/PD \n36 P5MDIAN  AIO  72 PHYAD DR0/SYNC_LOCK0  LI/O/PD \nMotorcomm YT8618 Datasheet  \n7 \nNo. Pin Name  Type   No. Pin Name  Type  \n73 Reserved  IO/PD  102 AVDDH  AP \n74 DVDDIO  P  103 P0MDIAP  AIO \n75 MDIO  IO/PU  104 P0MDIAN  AIO \n76 MDC  IO/PD  105 P0MDIBP  AIO \n77 DVDDL  P  106 P0MDIBN  AIO \n78 INTERRUPT  O/OD  107 AVDDL  AP \n79 SVDDH  SP  108 P0MDICP  AIO \n80 Reserved  PD  109 P0MDICN  AIO \n81 SVDDL  SP  110 P0MDIDP  AIO \n82 S1RXP  AO  111 P0MDIDN  AIO \n83 S1RXN  AO  112 AVDDH  AP \n84 SGND  SG  113 P1MDIAP  AIO \n85 S1TXP  AI  114 P1MDIAN  AIO \n86 S1TXN  AI  115 P1MDIBP  AIO \n87 SGND  SG  116 P1MDIBN  AIO \n88 SVDDL  SP  117 AVDDL  AP \n89 S0RXN  AO  118 P1MDICP  AIO \n90 S0RXP  AO  119 P1MDICN  AIO \n91 SVDDL  SP  120 P1MDIDP  AIO \n92 S0TXN  AI  121 P1MDIDN  AIO \n93 S0TXP  AI  122 PLLVDDL0  AP \n94 SGND  SG  123 NC - \n95 XTALO  XT  124 P2MDIAP  AIO \n96 XTALI  XT  125 P2MDIAN  AIO \n97 DVDDIO  P  126 P2MDIBP  AIO \n98 RESET_N  I/PU   127 P2MDIBN  AIO \n99 PHYAD DR4/LEDCK  LI/O/PD  128 AVDDL  AP \n100 PHYAD DR3/LEDDA  LI/O/PD  EPA\nD GND EPAD  G \n101 PHYAD DR2 LI/PD     \n \n \n \n \n \n \n \n \nMotorcomm YT8618 Datasheet  \n8 \n3.2.2.  Media Dependent Interface  \nTable 2. Media Dependent Interface  \nPin Name  Pin No.  Type  Description  \nP0MDIAP  103 AIO Port 0 Media Dependent Interface A~D.  \nFor 1000Base -T operation, differential data from the media is \ntransmitted and received on all four pairs. For 100Base -TX and \n10Base -Te operation, only MDIAP/N and MDIBP/N are used. Auto \nMDIX can reverse the pairs MDIAP/N and MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination \nresistor.  P0MDIAN  104 AIO \nP0MDIBP  105 AIO \nP0MDIBN  106 AIO \nP0MDICP  108 AIO \nP0MDICN  109 AIO \nP0MDIDP  110 AIO \nP0MDIDN  111 AIO \nP1MDIAP  113 AIO Port 1 Media Dependent Interface A~D.  \nFor 1000Base -T operation, differential data from the media is \ntransmitted and received on all four pairs. For 100Base -TX and \n10Base -Te operation, only MDIAP/N and MDIBP/N are used. Auto \nMDIX can reverse the pairs MDIAP/N and MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination \nresistor.  P1MDIAN  114 AIO \nP1MDIBP  115 AIO \nP1MDIBN  116 AIO \nP1MDICP  118 AIO \nP1MDICN  119 AIO \nP1MDIDP  120 AIO \nP1MDIDN  121 AIO \nP2MDIAP  124 AIO Port 2 Media Dependent Interface A~D.  \nFor 1000Base -T operation, differential data from the media is \ntransmitted and received on all four pairs. For 100Base -TX and \n10Base -Te operation, only MDIAP/N and MDIBP/N are used. Auto \nMDIX can reverse the pairs MDIAP/N and MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination \nresistor.  P2MDIAN  125 AIO \nP2MDIBP  126 AIO \nP2MDIBN  127 AIO \nP2MDICP  1 AIO \nP2MDICN  2 AIO \nP2MDIDP  3 AIO \nP2MDIDN  4 AIO \nP3MDIAP  6 AIO Port 3 Media Dependent Interface A~D.  \nFor 1000Base -T operation, differential data from the media is \ntransmitted and received on all four pairs. For 100Base -TX and \n10Base -Te operation, only MDIAP/N and MDIBP/N are used. Auto \nMDIX can reverse the pairs MDIAP/N and MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination \nresistor.  P3MDIAN  7 AIO \nP3MDIBP  8 AIO \nP3MDIBN  9 AIO \nP3MDICP  11 AIO \nP3MDICN  12 AIO \nP3MDIDP  13 AIO \nP3MDIDN  14 AIO \nP4MDIAP  25 AIO Port 4 Media Dependent Interface A~D.  \nFor 1000Base -T operation, differential data from the media is \ntransmitted and received on all four pairs. For 100Base -TX and \n10Base -Te operation, only MDIAP/N and MDIBP/N are used. Auto P4MDIAN  26 AIO \nP4MDIBP  27 AIO \nP4MDIBN  28 AIO \nMotorcomm YT8618 Datasheet  \n9 \nP4MDICP  30 AIO MDIX can reverse the pairs MDIAP/N and MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination \nresistor.  P4MDICN  31 AIO \nP4MDIDP  32 AIO \nP4MDIDN  33 AIO \nP5MDIAP  35 AIO Port 5 Media Dependent Interface A~D.  \nFor 1000Base -T operation, differential data from the media is \ntransmitted and received on all four pairs. For 100Base -TX and \n10Base -Te operation, only MDIAP/N and MDIBP/N are used. Auto \nMDIX can reverse the pairs MDIAP/N and MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination \nresistor.  P5MDIAN  36 AIO \nP5MDIBP  37 AIO \nP5MDIBN  38 AIO \nP5MDICP  40 AIO \nP5MDICN  41 AIO \nP5MDIDP  42 AIO \nP5MDIDN  43 AIO \nP6MDIAP  46 AIO Port 6 Media Dependent Interface A~D.  \nFor 1000Base -T operation, differential data from the media is \ntransmitted and received on all four pairs. For 100Base -TX and \n10Base -Te operation, only MDIAP/N and MDIBP/N are used. Auto \nMDIX can reverse the pairs MDIAP/N and MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination \nresistor.  P6MDIAN  47 AIO \nP6MDIBP  48 AIO \nP6MDIBN  49 AIO \nP6MDICP  51 AIO \nP6MDICN  52 AIO \nP6MDIDP  53 AIO \nP6MDIDN  54 AIO \nP7MDIAP  56 AIO Port 7 Media Dependent Interface A~D.  \nFor 1000Base -T operation, differential data from the media is \ntransmitted and received on all four pairs. For 100Base -TX and \n10Base -Te operation, only MDIAP/N and MDIBP/N are used. Auto \nMDIX can reverse the pairs MDIAP/N and MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination \nresistor.  P7MDIAN  57 AIO \nP7MDIBP  58 AIO \nP7MDIBN  59 AIO \nP7MDICP  61 AIO \nP7MDICN  62 AIO \nP7MDIDP  63 AIO \nP7MDIDN  64 AIO \n \nMotorcomm YT8618 Datasheet  \n10 \n3.2.3.  QSGMII Interface  Pins  \nTable 3. QSGMII  Interface  Pins  \nPin Name  Pin No.  Type  Description  \nS0RXP  90 AO QSGMII Differential Output.  \n5GHz serial interfaces to transfer data to an External device that \nsupports the QSGMII interface.  \nDifferential pairs have an internal 100ohm termination resistor.  S0RXN  89 AO \nS1RXP  82 AO \nS1RXN  83 AO \nS0TXP  93 AI QSGMII Differential Input.  \n5GHz serial interfaces to receive data from an External device that \nsupports the QSGMII interface.  \nDifferential pairs have an internal 100ohm termination resistor.  S0TXN  92 AI \nS1TXP  85 AI \nS1TXN  86 AI \n3.2.4.  Serial LED  Interface  \nTable 4. Serial LED  Interface  \nPin Name  Pin No.  Type  Description  \nPHYAD DR4/LED\nCK 99 LI/O/P\nD Serial LED Clock Output  \nPHYAD DR3/LED\nDA 100 LI/O/P\nD Serial LED Data Output  \n3.2.5.  SYNCE Interface  \nTable 5. SYNCE Interface  \nPin Name  Pin No.  Type  Description  \nSYNCE0  19 O/PD SYNCE 0 clock output  \nSYNC E1 20 O/PD SYNCE 1 clock output  \nPHYA DDR0/SYN\nC_LOCK0  72 LI/O/P\nD Sync E0 lock indicator  \nPHYAD DR1/SYN\nC_LOCK1  71 LI/O/P\nD Sync E1 lock indicator  \n \nMotorcomm YT8618 Datasheet  \n11 \n3.2.6.  Configuration   \nTable 6. Configuration  \nPin Name  Pin No.  Type  Description  \nPHYAD DR0/SYN\nC_LOCK 0 72 LI/O/PD PHYADDR0, PHY Address Select. These pins are the 5 -bit \nIEEE -specified PHY address. The states of these five pins are \nlatched during power -up or reset.  \nNote: This pin must be kept floating, or pulled high or low via an \nexternal 4.7k ohm resistor upon power  on or reset.  \nPHYAD DR1/SYN\nC_LOCK1  71 LI/O/PD PHYADDR1, PHY Address Select. These pins are the 5 -bit \nIEEE -specified PHY address. The states of these five pins are \nlatched during power -up or reset.  \nNote: This pin must be kept floating, or pulled high or low via an \nexternal 4.7k ohm resistor upon power on or reset.  \nPHYAD DR2 101 LI/PD  PHYADDR2, PHY Address Select. These pins are the 5 -bit \nIEEE -specified PHY address. The states of these five pins are \nlatched during power -up or re set.  \nNote: This pin must be kept floating, or pulled high or low via an \nexternal 4.7k ohm resistor upon power on or reset.  \nPHYAD DR3/LED\nDA \n 100 LI/O/PD PHYADDR3, PHY Address Select. These pins are the 5 -bit \nIEEE -specified PHY address. The states of these five pins are \nlatched during power -up or reset.  \nNote: This pin must be kept floating, or pulled high or low via an \nexternal 4.7k ohm resistor upon power  on or reset.  \nPHYAD DR4/LED\nCK 99 LI/O/PD  PHYADDR4, PHY Address Select. These pins are the 5 -bit \nIEEE -specified PHY address. The states of these five pins are \nlatched during power -up or reset.  \nNote: This pin must be kept floating, or pulled high or low via  an \nexternal 4.7k ohm resistor upon power on or reset.  \nEN_PHY  70 LI/PU Enable PHY Power  \n1: Power up all ports.  \n0: Power down all ports and set the MII register 0.11 power down \nas 1.  \nNote: This pin must be kept floating, or pulled high or low via an \nexternal 4.7k ohm resistor upon power on or reset.  \nCHIP_MODE2  68 LI/PU  CHIP MODE [2:0] refer to:  \n3\'b000 or 3\'b001: Reserved for feature useage;  \n3\'b010: QSGMII x 1 and S GMII  x 1 + Copper x  5 mode;  \n3\'b011: S GMII  x 2 + Copper x  2 mode;  \n3\'b100 or 3\'b101: Q SGMII  x 2 + Copper x  8 mode;  \n3\'b110: SGMII x  1 + Combo x  1; \n3\'b111: QSGMII  x 1 + Copper x  3 and Combo x  1; CHIP_MODE1  67 LI/PU  \nCHIP_MODE0  66 LI/PU  \n \nMotorcomm YT8618 Datasheet  \n12 \n3.2.7.  Miscellaneous  Interface  \nTable 7. Miscellaneous  Interface  \nPin Name  Pin No.  Type  Description  \nMDC  76 IO/PD MII Management Interface Clock Input.  \nThe clock reference for the MII management interface. The \nmaximum frequency support is 12.5MHz.  \nMDIO  75 IO/PU MII Management Interface Data Input/Output.  \nMDIO transfer management data in and out of the device \nsynchronous to the rising edge of MDC.  \nINTERRUPT  78 O/OD  Interrupt output when Interrupt even occurs , active low . \nAlways open drain, must  pull-up to DVDDIO via a 4.7K resistor.  \nRESET_N  98 I/PU  Hardware Reset (Active Low Reset Signal).  \nTo complete the reset function, this pin must be asserted for at least \n10ms. It must be pulled high for normal operation.  \nRBIAS  17 AO MDI Bias Resistor.  \nAdjusts the reference current for all PHYs.  \nThis pin must  connect to AGND via a 2.49k ohm resistor.  \nXTALI  96 XT 25MHz Crystal Clock Input.  \n25MHz±50ppm tolerance crystal reference or oscillator input.  \nWhen using a crystal, connect a loading capacitor from each pad to \nground.  \nWhen either using an oscillator or driving an external 25MHz clock \nfrom another device, XTALO should be kept floating.  \nThe maximum XTALI input voltage is 3.3V.  \nXTALO  95 XT 25MHz Crystal Clock Output.  \n25MHz±50ppm tolerance crystal output. Refer to XTALI.  \nReserved  73 IO/PD  Reserved. Must  be floating or  tied to GND via a 1K resistor for \nnormal operation  \nReserved  80 PD Internal pull down.   \nRecommended to be floating or connected to GND directly.  \nNC 45, 123  - - \n \nMotorcomm YT8618 Datasheet  \n13 \n3.2.8.  Power and GND  \nTable 8. Power and GND  \nPin Name  Pin No.  Type  Description  \nAVDDH  5, 15, 21, 24,  34, 55, \n65, 102, 112 AP Analog High Voltage Power  \nAVDDL  10,18,29.39,50,60,  \n107,117,128  AP Analog Low Voltage Power  \nPLLVDDL0  122 AP PLL Power  \nThis pin should be filtered with a low resistance series \nferrite bead and 1000pF + 2.2µ F shunt capacitors to \nground  \nPLLVDDL1  44 AP PLL Power  \nThis pin should be filtered with a low resistance series \nferrite bead and 1000pF + 2.2µ F shunt capacitors to \nground  \nSVDDH  79 SP QSGMII SerDes High Voltage Power  \nSVDDL  81,88,91  SP QSGMII SerDes Low Voltage Power  \nDVDDIO  74,97  P Digital I/O Power  \nDVDDL  22,23,69,77  P Digital Low Voltage Power  \nAGND  16 AG Analog Ground  \nSGND  84,87,94  SG SerDes Ground  \nGND  EPAD  G Digital/Analog Ground  \n \nMotorcomm YT8618 Datasheet  \n14 \n4. Function  Description  \n4.1. Mode selcetion  \n4.1.1.  QSGMII x 2 + Copper x 8  \n \nFigure 3. QSGMII x 2 + Copper x 8  \n4.1.2.  QSGMII  x 1 + SGMII x 1 + Copper  x 5  \n \nFigure 4. QSGMII  x 1 + SGMII x 1 +  Copper  x 5 \n\nMotorcomm YT8618 Datasheet  \n15 \n4.1.3.  QSGMII x 1 + Copper x 3 + Combo x  1 \n \nFigure 5. QSGMII x 1 + Copper x 3 + Combo x 1  \n \n4.1.4.  SGMII x 2 + Copper x 2 \n \nFigure 6. SGMII x 2 + Copper x 2 \n4.1.5.  SGMII x 1 + Combo  x 1 \n \nFigure 7. SGMII x 1 + Combo x 1  \n\nMotorcomm YT8618 Datasheet  \n16 \n4.2. Transmit Functions  \n4.2.1.  Transmit Encoder Modes  \n4.2.1.1.  1000 BASE -T \nIn 1000 BASE -T mode, the YT8618  scrambles transmit data bytes from the MAC interfaces to 9-bit symbols and \nencodes them into 4D five -level PAM signals over the four pairs of CAT5 cable.  \n4.2.1.2.  100 BASE -TX \nIn 100 BASE -TX mode, 4 -bit data from the MII is 4B/5B serialized, scrambled, and encoded to a three -level \nMLT3 sequence  transmitted by the PMA.  \n4.2.1.3.  10 BASE -Te \nIn 10 BASE -Te mode, the YT8618  transmits and receives  Manchester -encoded data.  \n4.3. Receive Functions  \n4.3.1.  Receive Decoder Modes  \n4.3.1.1.  1000 BASE -T \nIn 1000 BASE -T mode, the PMA  recovers the 4D PAM signals after accounting for the cabling conditions such as \nskew among the four pairs, the pair swap order, and the polarity of the pairs. The resulting code group is decoded \ninto 8 -bit data values. Data stream delimiters are translated appropriately and data is output to the MAC \ninterfaces.  \n4.3.1.2.  100 BASE -TX \nIn 100 BASE -TX mode, the receive  data stream is recovered and descrambled to align to the symbol boundaries. \nThe aligned data is the n parallelized and 5B/ 4B decoded to 4 -bit data. This output runs to the MII receive data \npins after data stream delimiters have been translated.  \n4.3.1.3.  10 BASE -Te \nIn 10 BASE -Te mode, the recovered  10 BASE -Te signal is decoded from Manchester then  aligned.  \n4.4. LRE100 -4 \nLRE100 -4 is the Motorcomm  proprietary mode in Long Reach Ethenet  (LRE)  application up to 400m in 100M \nmode  by 4 pairs . \n4.5. Management I nterface  \nThe Status and Control registers of the device are accessible through the MDIO and MDC serial interface. The \nfunctional and electrical properties of this management interface comply with IEEE 802.3, Section 22 and 45 and \nalso support MDC clock rates up to 12.5 MHz . \n \nMotorcomm YT8618 Datasheet  \n17 \n4.6. Auto -Negoitation  \nThe YT8618  negotiates its operation mode using the auto negotiation mechanism according to IEEE 802.3 clause \n28 over the copper media. Auto negotiation supports choosing the mode of operation automatically by comparing \nits own abilities and received abilities from l ink partner. The advertised abilities include:  \na) Speed: 10/100 /1000 Mbps  \nb) Duplex mode: full duplex and/or half duplex  \nAuto negotiation is initialized when the following scenarios happen:  \na) Power -up/Hardware/Software reset  \nb) Auto negotiation restart  \nc) Transition from  power -down to power up  \nd) Link down  \nAuto negotiation is enabled for YT8618  by default, and can be dis abled  by hardware or software control.  \n \n4.7. LDS  (Link discovey signaling)  \nYT8618  supports Long Range Ethernet (LRE), which uses link discovery signaling (LDS)  instead of auto \nnegotiation since the extended cable reach attenuates the auto negotiation link pulses. LDS is an extended reach \nsignaling scheme and protocol, which is used to  \na) Master/Slave assignment  \nb) Estimate cable length  \nc) Confirm pair number and  pair connectivity ordering  \nd) Choose highest common operation mode  \nIEEE -compliant PHYs will ignore LDS signal since its frequency is less than 2MHz according to IEEE802.3 \nclause 14. If the link partner is an IEEE legacy Ethernet PHY, YT8618  can detect the  standard NLP, FLP, MLT -3 \nIDLE signal, or 100BASE -T4 signal, and then transits LDS mode into Clause 28 auto negotiation mode. If the \nlink partner is an IEEE automotive ethernet PHY, YT8618  can also detect link partner’s master/slave mode, and \nconfigure its elf as an opposite master/slave mode.  \nForcing pair number and speed mode is also supported. The same forcing must be done at both ends of the link.  \n4.8. Polarity detection and auto correction  \nYT8618  can detect and correct two types of cable errors: swapping of  pairs within the UTP cable (swapping \nbetween pair 0 and pair 1, and(or) swapping between pair 2 and pair 3) and swapping of wires within a pair.  \n \n4.9. Energy Efficient Ethernet (EEE)  \nEEE is IEEE 802.3az, an extension of the IEEE 802.3 standard. EEE defines sup port for the PHY to operate in \nLow Power Idle (LPI) mode which, when enabled, supports QUIET times during low link utilization allowing \nboth link partners to disable portions of each PHY\'s circuitry and save power.  \nMotorcomm YT8618 Datasheet  \n18 \n4.10.  Synchronous Ethernet (Sync -E) \nYT8618  provides Synchronous Ethernet (Sync -E) support, and two Sync -E clock can output from SYNCE0 (pin \n19) or SYNCE1 (pin 20). The Sync -E clock  sources can be configured to recovery from UTP0~7 or SDS0~1 \nrespectively . When SYNCE0 lock, the SYNC_LOCK0 (pin 70) will be high if its extenal pull down, and be low if \nits external pull up ; When SYNCE1  lock, the SYNC_LOCK1  (pin 71) will be high if its extenal pull down, and be \nlow if its external pull up . \nThe recovery clock for Sync -E can be either a 125MHz , 31.25M Hz or 25M Hz clock.  \nWhen the PHY is in SLAVE mode, the CLKOUT will output the recoverd clock from the MDI. If the device is in \nMASTER mode, the CLKOUT will output the clock based on the local free run PLL.  \nIt\'s also configurable to output the 25MHz referece clock vi a SYNCE0 and(or) SYNCE1 pin.  \n4.11.  Link Down Power Saving (Sleep Mode)  \nYT8618  supports link down power saving, also called sleep mode. When UTP port link down and no signals over \nUTP cable for 40 seconds, YT8618  will enter sleep mode.  \nFor most of time in sleep mode, YT8618  will disable almost all the circuits except crystal clock and comparators \nfor channel 0/1 of 10BASE -Te. Access by MDC/MDIO interface is available.  \nAt a time interval in sleep mode, YT8618  will wake to transmit signals over TRXP1/TRXN1. The tim e interval is \na random value around 2.7s.  \nOnce detect signals over UTP cable, YT8618  will exit sleep mode.  \n4.12.  Interrupt  \nYT8618  provides an active low interrupt output pin (INT_N) based on change of the PHY status. Every interrupt \ncondition is represented by the read -only general interrupt status register (section 6.2.18. Interrupt Status Register \n(UTP MII register 0x13)  , EXT_0xA011, EXT_0xA013 and EXT_0xA015 ). \nThe interrupts can be individually enable or disable by setting or clearing bits in the interrupt enable register \n(section 6.2.17. Interrupt Mask Register (UTP MII register 0x12)  , EXT_0xA010, EXT_0xA012 and \nEXT_0xA014 ). \nNote 1: The interrupt of the YT8618  is a level -triggered mechanism.  \nNote 2 : The interrupt output pin (INT_N)  is open drain mode, and must pull-up to DVDDIO via a 4.7K resistor . \n  \nMotorcomm YT8618 Datasheet  \n19 \n5. Operational Description  \n5.1. Reset  \nYT8618  has a hardware reset pin(RESET_N) which is low active. RESET_N should be active for at least 10ms to \nmake sure all internal logic is reset to a known state. Hardware reset should be applied after power up.  \nRESET_N is also used as enable for power on strapping . During RESET_N is active, YT8618  latches input value s \non strapping s which are  used as configuration information to provide flexibility in application without MDIO  \naccess.  \nYT861 8 also provides three  kinds of software reset control registers . Two of them  are in each UTP port and are \nused to reset this UTP port’s internal logic except some mdio configuration registers , by setting  bit 15 of UTP  mii \nregister  (address 0x0) or LDS mii register  (address 0x0) . And the third  is in each QSGMII /SGMII  channel  and is \nused to reset this QSGMII /SGMII  channel \'s internal logic except CDR and some mdio configuration registers , by \nsetting bit15 of SerDes mii register(address 0x0) to 1. These three bits are self -clear after reset process is  done.  \nFor detailed information about what register will be reset by software reset, please refer to register table.  \nTable 9. Reset Timing Characteristics  \nSymbol  Description  Min Typ Max  Units  \nT1 The duration from all powers steady to reset \nsignal release to high  10 - - ms \nT2 The duration of reset signal remain low timing  10 - - ms \n \nVDD x\nRESET\nGNDGND\n \nFigure 8. Reset Timing Diagram  \n \n5.2. PHY Address  \nFor YT8618, Strapping  PHYAD DR[4:0]  is used to generate phy address  for port 0 . The other port\'s phy address is \nthe sum of the PHYAD DR [4:0] and port number. For example, if PHYAD DR [4:0] = 8, the phy address of port 3 \nis 11 (the sum of 8 and 3).  \n5.3. Loopback mode  \nThere are three loopback modes  in YT8618 . \nMotorcomm YT8618 Datasheet  \n20 \n5.3.1.  Digital Loopback  \nDigital loopback provides the ability to loop transmitted data back to the receiver using digital circuitry in the \nYT8618  device.  \n \nFigure 9. Digital Loopback  \n5.3.2.  External Loopback  \nExternal cable loopback loops Tx to Rx through a complete digital and analog path and an external cable, thus \ntesting all the digital data paths and all the analog circuits. Figure shows a block diagram of external cable \nloopback.   \n \nFigure 10. External  Loopback  \n5.3.3.  Remote PHY Loopback  \nThe Remote loopback connects the MDI receive path to the MDI transmit path, near the GMII interface, thus the \nremote link partner can detect the connectivity in the resulting loop. Figure below, shows the path of the remote \nloopback.  \n \nFigure 11. Remote PHY Loopback  \n \n\nMotorcomm YT8618 Datasheet  \n21 \n5.4. LED  \nThe YT8618 supports serial LED mode. In the serial LED mode, the data is clocked through a shift  register and \nthe shifted symbols are output to the 36 LED pins.  \nEach MDI port has thr ee indicator  symbols and each fiber port has three indicator symbols. Each symbol may \nhave different indicator . \nYou can find more information from YT8618 application note . \n5.5. Power Supplies  \nYT8618 requires external power supply  3.3 V  and 1.2V.  Please refer to section 8. Power Requirements  for more \ninformation.  \nMotorcomm YT8618 Datasheet  \n22 \n6. Register Overview  \n6.1. Common  Register  \n6.1.1.  SMI  Mux (0xA000 ) \nTable 10. SMI Mux ( 0xA000)  \nBit Symbol  Access  Default  Description  \n15:13 Reserved  RO 0x0 Reserved  \n12:8 MDIO_PHYAD  RO 0x0 the PHYAD field in current MDIO command  \n7:5 Reserved  RO 0x0 Reserved  \n4 en_brdst_phy  RW 0x0 When bit1 smi_sds_phy is 0, this bit controls to \nbroadcast write to all PHYs.  \n0: disable.  \n1: enable broadcast write.  \n3 en_brdst_q  RW 0x0 When bit1 smi_sds_phy is 1, this bit controls to \nbroadcast write to all QSGMII channels.  \n0: disable.  \n1: enable broadcast write;.  \n2 en_brdst_sf  RW 0x0 User should not set this register in YT8618.  \n1 Smi_sds_phy  RW 0x0 To control access whether phy register or sds \nregister.  \n0: to access phy.  \n1: to access sds.  \n0 smi_sf  RW 0x0 User should not set this register in YT8618.  \n6.1.2.  SLED cfg0  (0xA001 ) \nTable . SLED cfg0 (0xA001)  \nBit Symbol  Access  Default  Description  \n15 led_manu_en  RW 0x0 to control serial LEDs status manually. 1: \nenable; 0: disable, SLED are controled by \ninternal status then.  \n14:12  led_manu_st  RW 0x0 SLEDs\' manul status, corresponding to each \nport\'s 3 SLEDs.  \n11 led_act_low  RW 0x1 control SLED\'s polarity. 1: active low; 0: active \nhigh.  \nMotorcomm YT8618 Datasheet  \n23 \n10:8 led_bit_mask  RW 0x7 The thress mask bit for the three LED pins of \neach port: 1’b1: enable the pin output; 1’b0: \ndisable pin output.  \n7:0 led_en_ctrl  RW 0xFF  Control to enable the eight ports\' SLED: 1’b1: \nenabl e serial led output for this port; 1’b0: \ndisable serial led output for this port.  \n \n6.1.3.  SLED cfg (0xA004)  \nTable 11. SLED cfg (0xA004)  \nBit Symbol  Access  Default  Description  \n15:10  Reserved  RO 0x0 Always 0.  \n9 led_lsb  RW 0x1 control the SLED order; 1: LED00 first and \nLED35 last; 0: LED35 first and LED00 last.  \n8 led_seri_dis  RW 0x0 1: to disable the SLED function; 0: normal \nmode. See ext.A007.4 for detail.  \n7 led_clk_en  RW 0x1 1: enable SLED clock t o output to SLED_CK \npin; 0: disable SLED clock output and drive 0 \non SLED_CK pin.  \n6 led_data_en  RW 0x1 1: enable SLED data to output to SLED_DA \npin; 0: disable SLED data output and drive 0 on \nSLED_DA pin.  \n5:4 led_mode  RW 0x3 Control each port\'s LED indicator symbol \nnumber and the information it indicates.  \n2’b00, each port has one LED indicator \nsymbols, {1st led}, to indicates:  \n    MDI: [link/act]  \n    FIBER: [link/act]  \n2’b01, each port has 2 LED indicator symbols, \n{1st led, 2nd led}, to indicate:  \n    MDI: [speed1000/act] [speed100(10)/act]  \n    FIBER: [speed1000/act] [speed100/act]  \n2’b10, each port has 3 LED indicator symbols, \n{1st led, 2nd led, 3rd led}, to indicate:  \n    MDI: [speed1000/act] [speed100/act] \n[speed10/act]  \n    FIBER: [speed1000/act] [spee d100/act] \n[Disable]  \n2’b11, each port has 3 LED indicator symbols, \n{1st led, 2nd led, 3rd led}, to indicate:  \n    MDI: [link/act] [speed1000] [speed100]  \n    FIBER: [link/act] [speed1000] [speed100]  \nMotorcomm YT8618 Datasheet  \n24 \n3:2 led_burst_cycle  RW 0x2 Serial led burst cycle. SLED status will be \nupdated when the timer is done.  \n2’b00: 8ms  \n2’b01: 16ms  \n2’b10: 32ms  \n2’b11: 64ms  \n1:0 led_clk_cycle  RW 0x1 Serial led clock cycle:  \n2’b00: 80ns  \n2’b01: 160ns  \n2’b10: 240ns  \n2’b11: 320ns  \n6.1.4.  mode_chg_reset (0xA005)  \nTable 12. mode_chg_reset (0xA005)  \nBit Symbol  Access  Default  Description  \n15 mode_chg_reset  RW SC  0x0 This bit will asserts when ext.a007.12 en_phy or \next.a007.3:0 changes. When this bit asserts, \nwhole chip will be reset  except MDIO \nconfiguration registers . This bit is self -cleared.  \n14 en_manu_porten  RW 0x0 1: enable to control *_port_en in EXT 0xA00F \nmanually;  \n0: *_port_en in EXT 0xA00F is controled by \nchip_mode.  \n13 Reserved  RW 0x0 Reserved  \n12 iddq_mode_reg  RW 0x0 1: control  to enter IDDQ mode.  \n11 Reserved  RW 0x0 Reserved  \n10 Bypass_mdio_watchdog  RW 0x0 1: bypass mdio watch dog  \n9:0 Reserved  RO 0x80 Reserved  \n6.1.5.  chip_mode (0xA007)  \nTable 13. chip_mode (0xA007)  \nBit Symbol  Access  Default  Description  \n15:13  package_id  RO 0x7 The package_id for YT8618.  \n12 en_phy  RW POS  0x1 1: enable all the coppers port and serdes ports; \n0: disable all the copper ports and serdes ports.  \nThe strapping of EN_PHY will power down all \nthe copper ports; and the strapping value will be \nrecorded in this register. But writing this \nregister to 1 will not power down copper ports, \nbut only generates a whole chip reset, (refer to \nEXT 0xA005 bit [15]). \n11:6 reserved  RO 0x0 always 0.  \nMotorcomm YT8618 Datasheet  \n25 \n5 Reserved  RW 0x0 Reserved  \n4 dis_sled  RW 0x0 1: to disable SLED PINs SCL/SDA; 0: to enable \nSLED PINs SCL/SDA. To disable SLED, \next.A004.8 shall be set to 1 first, then set this \nregister to 1. SLEDs may behave abnormally if \nset this register to 1 before set EXT 0xA004 bit \n[8] to 1.  \n3:0 chip_mode  RW POS  0x7 4\'b0000 Reserved for feature useage  \n4\'b0001 Reserved for feature useage  \n4\'b0010, Qsgmii x1 and Sgmii x1 + Copper x5 \nmode;  \n4\'b0011, Sgmii x2 + Copper x2 mode ; \n4\'b0100, Qsgmii x2 + Copper x8 mode ; \n4\'b0101, Qsgmii x2 + Copper x8 mode;  \n4\'b0110, SGMII x1 + Combo x1 (Combo port \nconsist of Port3 and the other 5G Serdes works \nin fiber mode);  \n4\'b0111, Qsgmii x1 + Copper x3 and Combo x1 \n(Combo port consist of Port3 and the other 5G \nSerdes works in fiber mode);  \nChip_mode[3] is tied to 0 and can \'t be changed.  \n \n6.1.6.  SYNCE0 cfg (0xA006)  \nTable 14. SYNCE0 cfg (0xA006)  \nBit Symbol  Access  Default  Description  \n15 sync_clk_en_0  RW 0x0 1=enable to output the synce_clk0 to the pin \nSYNC0  and sync_lock0 to the pin \nPHYADDR0 /SYNC_LOCK0.  It doesn ’t control \nwhether to output the 25MHz referece clock to \nthe SYNCE0 pin, which is only controlled by \nbit13 and bit10.  \n14 bp_sync_lock_gating_0  RW 0x0 When synce_clk0 is not locked, this bit controls \nwhether to output the synce_clk0  to the pin \nSYNC0 or not.  \n1: to output;  \n0: to not output.  \n13 sel_synce_125m_0  RW 0x0 bit13 and bit10 controls the synce_clk0\'s \nfrequence and source: {sel_synce_125m_0, \nsel_clk_25m_xtl_0},  \n2\'b00: output 25MHz syncE clock;  \n2\'b01: output 31.25MHz syncE c lock;  \n2\'b10: output 125MHz syncE clock;  \nMotorcomm YT8618 Datasheet  \n26 \n2\'b11: output 25MHz reference clock.  \n12:11  reserved  RO 0x0 always 0.  \n10 sel_clk_25m_xtl_0  RW 0x0 refer to bit13 sel_synce_125m_0 for detail.  \n9 sel_rclk_sds1_0  RW 0x0 bit9:0, select the source of the synce_clk0 from \nthe recovered RX clocks. The recovered RX \nclocks include that from 8 port copper PHYs \nand two 5G serdes PHYs.  \nMSB has the higher priority, for example, \nbit9:0=0x280 means to output the sds1\'s RX \nrecovered clock; bit9:0=0x030 means to output \nthe port 5\'s RX recovered clock.  \nsds1, means the 5G serdes QSGMII1.  \nsds0, means the 5G serdes QSGMII0.  \nphy7, means the copper port 7.  \nphy6, means the copper port 6.  \nphy5, means the copper port 5.  \nphy4, means the copper port 4.  \nphy3, means the copper port 3.  \nphy2, m eans the copper port 2.  \nphy1, means the copper port 1.  \nphy0, means the copper port 0.  8 sel_rclk_sds0_0  RW 0x0 \n7 sel_rclk_phy7_0  RW 0x0 \n6 sel_rclk_phy6_0  RW 0x0 \n5 sel_rclk_phy5_0  RW 0x0 \n4 sel_rclk_phy4_0  RW 0x0 \n3 sel_rclk_phy3_0  RW 0x0 \n2 sel_rclk_phy2_0  RW 0x0 \n1 sel_rclk_phy1_0  RW 0x0 \n0 sel_rclk_phy0_0  RW 0x0 \n \n6.1.7.  SYNCE1 cfg (0xA00E)  \nTable 15. SYNCE1 cfg (0xA00E)  \nBit Symbol  Access  Default  Description  \n15 sync_clk_en_1  RW 0x0 1=enable to output the synce_clk1 to the pin \nSYNC1  and sync_lock1 to the pin \nPHYADDR 1/SYNC_LOCK 1. It doesn ’t control \nwhether to output the 25MHz referece clock to \nthe SYNCE 1 pin, which is only controlled by \nbit13 and bit10.  \n14 bp_sync_lock_gating_1  RW 0x0 When synce_clk1 is not locked, this bit controls \nwhether to output the synce_clk1 or crystal \nclock to the pin SYNC1 or not.  \n1: to output;  \n0: to not output.  \n13 sel_synce_125m_1  RW 0x0 bit13 and bit10 controls the synce_clk1\'s \nfrequence and source: {sel_ synce_125m_1, \nsel_clk_25m_xtl_1},  \n2\'b00: output 25MHz syncE clock;  \n2\'b01: output 31.25MHz syncE clock;  \n2\'b10: output 125MHz syncE clock;  \nMotorcomm YT8618 Datasheet  \n27 \n2\'b11: output 25MHz reference clock.  \n12:11  reserved  RO 0x0 always 0.  \n10 sel_clk_25m_xtl_1  RW 0x0 refer to bit13 sel_synce_125m_1 for detail.  \n9 sel_rclk_sds1_1  RW 0x0 bit9:0, select the source of the synce_clk1 from \nthe recovered RX clocks. The recovered RX \nclocks include that from 8 port copper PHYs \nand two 5G serdes PHYs.  \nMSB has the higher priority, for example, \nbit9:0=0x280 means to output the sds1\'s RX \nrecovered clock; bit9:0=0x030 means to output \nthe port 5\'s RX recovered clock.  \nsds1, means the 5G serdes QSGMII1.  \nsds0, means the 5G serdes QSGMII0.  \nphy7, means the copper port 7.  \nphy6, means the copper port 6.  \nphy5, means the copper port 5.  \nphy4, means the copper port 4.  \nphy3, means the copper port 3.  \nphy2, means the copper port 2.  \nphy1, means the copper port 1.  \nphy0, means the copper port 0.  8 sel_rclk_sds0_1  RW 0x0 \n7 sel_rclk_phy7_1  RW 0x0 \n6 sel_rclk_phy6_1  RW 0x0 \n5 sel_rclk_phy5_1  RW 0x0 \n4 sel_rclk_phy4_1  RW 0x0 \n3 sel_rclk_phy3_1  RW 0x0 \n2 sel_rclk_phy2_1  RW 0x0 \n1 sel_rclk_phy1_1  RW 0x0 \n0 sel_rclk_phy0_1  RW 0x0 \n6.1.8.  PHY Link Up/Down INTn Mask (0xA010)  \nTable 16. PHY Link Up/Down INTn Mask (0xA010)  \nBit Symbol  Access  Default  Description  \n15 phy7_link_up_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy7_link_up_int. 1: to enable the interrupt.  \n14 phy6_link_up_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy6_link_up_int. 1: to enable the interrupt.  \n13 phy5_link_up_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy5_link_up_int. 1: to enable the interrupt.  \n12 phy4_link_up_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy4_link_up_int. 1: to enable the interrupt.  \n11 phy3_link_up_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy3_link_up_int. 1: to enable the interrupt.  \n10 phy2_link_up_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy2_link_up_int. 1: to enable the interrupt.  \n9 phy1_link_up_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy1_link_up_int. 1: to enable the interrupt.  \n8 phy0_link_up_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy0_link_up_int. 1: to enable the interrupt.  \nMotorcomm YT8618 Datasheet  \n28 \n7 phy7_link_down_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy7_link_down_int. 1: to enable the interrupt.  \n6 phy6_link_down_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy6_link_down_int. 1: to enable the interrupt.  \n5 phy5_link_down_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy5_link_down_int. 1: to enable the interrupt.  \n4 phy4_link_down_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy4_link_down_int. 1: to enable the interrupt.  \n3 phy3_link_down_int_mask  RW 0x0 the interrupt mask bit for EXT A01 1 \nphy3_link_down_int. 1: to enable the interrupt.  \n2 phy2_link_down_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy2_link_down_int. 1: to enable the interrupt.  \n1 phy1_link_down_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy1_link_down_int. 1: to enable the interrupt.  \n0 phy0_link_down_int_mask  RW 0x0 the interrupt mask bit for EXT A011 \nphy0_link_down_int. 1: to enable the interrupt.  \n6.1.9.  PHY Link Up/Down INTn Status (0xA011)  \nTable 17. PHY Link Up/Dow n INTn Status (0xA011)  \nBit Symbol  Access  Default  Description  \n15 phy7_link_up_int  RO 0x0 It\'s the copper port # 7 link up interru pt status.  \n14 phy6_link_up_int  RO 0x0 It\'s the copper port # 6 link up interrupt status.  \n13 phy5_link_up_int  RO 0x0 It\'s the copper port # 5 link up interrupt status.  \n12 phy4_link_up_int  RO 0x0 It\'s the copper port # 4 link up interrupt status.  \n11 phy3_link_up_int  RO 0x0 It\'s the copper port # 3 link up interru pt status.  \n10 phy2_link_up_int  RO 0x0 It\'s the copper port # 2 link up interrupt status.  \n9 phy1_link_up_int  RO 0x0 It\'s the copper port # 1 link up interrupt status.  \n8 phy0_link_up_int  RO 0x0 It\'s the copper port # 0 link up interrupt status.  \n7 phy7_link_down_int  RO 0x0 It\'s the copper port # 7 link down interrupt \nstatus.  \n6 phy6_link_down_int  RO 0x0 It\'s the copper port # 6 link down interrupt \nstatus.  \n5 phy5_link_down_int  RO 0x0 It\'s the copper port # 5 link down interrupt \nstatus.  \n4 phy4_link_down_int  RO 0x0 It\'s the copper port # 4 link down interrupt \nstatus.  \n3 phy3_link_down_int  RO 0x0 It\'s the copper port # 3 link down interrupt \nstatus.  \n2 phy2_link_down_int  RO 0x0 It\'s the copper port # 2 link down interrupt \nstatus.  \nMotorcomm YT8618 Datasheet  \n29 \n1 phy1_link_down_int  RO 0x0 It\'s the copper port # 1 link down interrupt \nstatus.  \n0 phy0_link_down_int  RO 0x0 It\'s the copper port # 0 link down interrupt \nstatus.  \n6.1.10.  UTP Legacy Interrupt Mask (0xA012)  \nTable 18. UTP Legacy Interrupt Mask (0xA012)  \nBit Symbol  Access  Default  Description  \n15 en_clr_all_phys_intn  RW 0x0 1: reading EXT 0xA013 will clear itself and all \nUTP legacy interrupts\' status in MII 0x13;  \n0: to clear EXT 0xA013, UTP legacy interrupts\' \nstatus in MII 0x13 should be read clear first, \nthen read clear 0xA013.  \n14:8 Reserved  RW 0x0 not used.  \n7 utp7_legacy_int_mask  RW 0x0 the interrupt mask bit for EXT 0xA013 \nutp7_legacy_int. 1: to enable the interrupt.  \n6 utp6_legacy_int_mask  RW 0x0 the interrupt mask bit for EXT 0xA013 \nutp6_legacy_int. 1: to enable the interrupt.  \n5 utp5_legacy_int_mask  RW 0x0 the interrupt mask bit for EXT 0xA013 \nutp5_legacy_int. 1: to enable the interrupt.  \n4 utp4_legacy_int_mask  RW 0x0 the interrupt mask bit for EXT 0xA013 \nutp4_legacy_int. 1: to enable the interrupt.  \n3 utp3_legacy_int_mask  RW 0x0 the interrupt mask bit for EXT 0xA013 \nutp3_legacy_int. 1: to enable the interrupt.  \n2 utp2_legacy_int_mask  RW 0x0 the interrupt mask bit for EXT 0xA013 \nutp2_legacy_int. 1: to enable the interrupt.  \n1 utp1_legacy_int_mask  RW 0x0 the interrupt mask bit for EXT 0xA013 \nutp1_legacy_int. 1: to enable the interrupt.  \n0 utp0_legacy_int_mask  RW 0x0 the interrupt mask bit for EXT 0xA013 \nutp0_legacy_int. 1: to enable the interrupt.  \n6.1.11.  UTP Legacy Interrupt Status (0xA013)  \nTable 19. UTP Legacy Interrupt Status (0xA013)  \nBit Symbol  Access  Default  Description  \n15:8 Reserved  RO 0x0 always 0.  \n7 utp7_legacy_int  RO 0x0 the UTP legacy interrupt status bit for EXT \n0xA013 utp7_legacy_int. It\'s asserted when \ncopper port # 7 MII 0x13 is not  0. When EXT \n0xA012 bit [15] is 1, it\'s read clear; else, copper \nport # 7 MII 0x13 should be read clear first, then \nit will be cleared when read out.  \nMotorcomm YT8618 Datasheet  \n30 \n6 utp6_legacy_int  RO 0x0 the UTP legacy interrupt status bit for EXT \n0xA013 utp6_legacy_int. It\'s asserted when \ncopper port # 6 MII 0x13 is not 0. When EXT \n0xA012 bit [15] is 1, it\'s read clear; else, copper \nport # 6 MII 0x13 should be read clear first, then \nit will be cleared when read out.  \n5 utp5_legacy_int  RO 0x0 the UTP legacy interrupt status bit for EXT \n0xA013 utp5_legacy_int. It\'s asserted when \ncopper port # 5 MII 0x13 is not 0. When EXT \n0xA012 bit [15] is 1, it\'s read clear; else, copper \nport # 5 MII 0x13 should be read clear first, then \nit will be clea red when read out.  \n4 utp4_legacy_int  RO 0x0 the UTP legacy interrupt status bit for EXT \n0xA013 utp4_legacy_int. It\'s asserted when \ncopper port # 4 MII 0x13 is not 0. When EXT \n0xA012 bit15 is 1, it\'s read clear; else, copper \nport # 4 MII 0x13 should be read clear first, then \nit will be cleared when read out.  \n3 utp3_legacy_int  RO 0x0 the UTP legacy interrupt status bit for EXT \n0xA013 utp3_legacy_int. It\'s asserted when \ncopper port # 3 MII 0x13 is not 0. When EXT \n0xA012 bit [15] is 1, it\'s re ad clear; else, copper \nport # 3 MII 0x13 should be read clear first, then \nit will be cleared when read out.  \n2 utp2_legacy_int  RO 0x0 the UTP legacy interrupt status bit for EXT \n0xA013 utp2_legacy_int. It\'s asserted when \ncopper port # 2 MII 0x13 is  not 0. When EXT \n0xA012 bit [15] is 1, it\'s read clear; else, copper \nport # 2 MII 0x13 should be read clear first, then \nit will be cleared when read out.  \n1 utp1_legacy_int  RO 0x0 the UTP legacy interrupt status bit for EXT \n0xA013 utp1_legacy_int. It\'s asserted when \ncopper port # 1 MII 0x13 is not 0. When EXT \n0xA012 bit [15] is 1, it\'s read clear; else, copper \nport # 1 MII 0x13 should be read clear first, then \nit will be clea red when read out.  \n0 utp0_legacy_int  RO 0x0 the UTP legacy interrupt status bit for EXT \n0xA013 utp0_legacy_int. It\'s asserted when \ncopper port # 0 MII 0x13 is not 0. When EXT \n0xA012 bit [15] is 1, it\'s read clear; else, copper \nport # 0 MII 0x13 sho uld be read clear first, then \nit will be cleared when read out.  \nMotorcomm YT8618 Datasheet  \n31 \n6.1.12.  QSGMII Legacy Interrupt Mask (0xA014)  \nTable 20. QSGMII Legacy Interrupt Mask (0xA014)  \nBit Symbol  Access  Default  Description  \n15 q1_ch3_link_up_int_mask  RO 0x0 the interrupt mask bit for EXT 0xA015 \nq1_ch3_link_up_int. 1: to enable the interrupt.  \n14 q1_ch2_link_up_int_mask  RO 0x0 the interrupt mask bit for EXT 0xA015 \nq1_ch2_link_up_int. 1: to enable the interrupt.  \n13 q1_ch1_link_up_int_mask  RO 0x0 the interrupt mask  bit for EXT 0xA015 \nq1_ch1_link_up_int. 1: to enable the interrupt.  \n12 q1_ch0_link_up_int_mask  RO 0x0 the interrupt mask bit for EXT 0xA015 \nq1_ch0_link_up_int. 1: to enable the interrupt.  \n11 q0_ch3_link_up_int_mask  RO 0x0 the interrupt mask bit for EXT 0xA015 \nq0_ch3_link_up_int. 1: to enable the interrupt.  \n10 q0_ch2_link_up_int_mask  RO 0x0 the interrupt mask bit for EXT 0xA015 \nq0_ch2_link_up_int. 1: to enable the interrupt.  \n9 q0_ch1_link_up_int_mask  RO 0x0 the interrupt mask bit for EXT 0xA015 \nq0_ch1_link_up_int. 1: to enable the interrupt.  \n8 q0_ch0_link_up_int_mask  RO 0x0 the interrupt mask bit for EXT 0xA015 \nq0_ch0_link_up_int. 1: to enable the interrupt.  \n7 q1_ch3_link_down_int_mask  RO 0x0 the interrupt mask  bit for EXT 0xA015 \nq1_ch3_link_do wn_int. 1: to enable the \ninterrupt.  \n6 q1_ch2_link_down_int_mask  RO 0x0 the interrupt mask bit for EXT 0xA015 \nq1_ch2_link_down_int. 1: to enable the \ninterrupt.  \n5 q1_ch1_link_down_int_mask  RO 0x0 the interrupt mask bit for  EXT 0xA015 \nq1_ch1_link_down_int. 1: to enable the \ninterrupt.  \n4 q1_ch0_link_down_int_mask  RO 0x0 the interrupt mask bit for EXT 0xA015 \nq1_ch0_link_down_int. 1: to enable the \ninterrupt.  \n3 q0_ch3_link_down_int_mask  RO 0x0 the interrupt mask bit for EXT 0xA 015 \nq0_ch3_link_down_int. 1: to enable the \ninterrupt.  \n2 q0_ch2_link_down_int_mask  RO 0x0 the interrupt mask bit for EXT 0xA015 \nq0_ch2_link_down_int. 1: to enable the \ninterrupt.  \n1 q0_ch1_link_down_int_mask  RO 0x0 the interrupt mask bit for EXT 0xA015 \nq0_ch1_link_down_int. 1: to enable the \ninterrupt.  \nMotorcomm YT8618 Datasheet  \n32 \n0 q0_ch0_link_down_int_mask  RO 0x0 the interrupt mask bit for EXT 0xA015 \nq0_ch0_link_down_int. 1: to enable the \ninterrupt.  \n6.1.13.  QSGMII Legacy Interrupt Status (0xA015)  \nTable 21. QSGMI I Legacy Interrupt Status (0xA015)  \nBit Symbol  Access  Default  Description  \n15 q1_ch3_link_up_int  RO 0x0 It\'s the QSGMII #1 channel #3 link up interrupt \nstatus.  \n14 q1_ch2_link_up_int  RO 0x0 It\'s the QSGMII #1 channel #2 link up interrupt \nstatus.  \n13 q1_ch1_link_up_int  RO 0x0 It\'s the QSGMII #1 channel #1 link up interrupt \nstatus.  \n12 q1_ch0_link_up_int  RO 0x0 It\'s the QSGMII #1 channel #0 link up interrupt \nstatus.  \n11 q0_ch3_link_up_int  RO 0x0 It\'s the QSGMII #0 channel #3 link up interrupt \nstatus.  \n10 q0_ch2_link_up_int  RO 0x0 It\'s the QSGMII #0 channel #2 link up interrupt \nstatus.  \n9 q0_ch1_link_up_int  RO 0x0 It\'s the QSGMII #0 channel #1 link up interrupt \nstatus.  \n8 q0_ch0_link_up_int  RO 0x0 It\'s the QSGMII #0 channel #0 link up interrupt \nstatus.  \n7 q1_ch3_link_down_int  RO 0x0 It\'s the QSGMII #1 channel #3 link down \ninterrupt status.  \n6 q1_ch2_link_down_int  RO 0x0 It\'s the QSGMII #1 channel #2 link down \ninterrupt status.  \n5 q1_ch1_link_down_int  RO 0x0 It\'s the QSGMII #1 channel #1 link down \ninterrupt status.  \n4 q1_ch0_link_down_int  RO 0x0 It\'s the QSGMII #1 channel #0 link down \ninterrupt status.  \n3 q0_ch3_link_down_int  RO 0x0 It\'s the QSGMII #0 channel #3 link down \ninterrupt status.  \n2 q0_ch2_link_down_int  RO 0x0 It\'s the QSGMII #0 channel #2  link down \ninterrupt status.  \n1 q0_ch1_link_down_int  RO 0x0 It\'s the QSGMII #0 channel #1 link down \ninterrupt status.  \n0 q0_ch0_link_down_int  RO 0x0 It\'s the QSGMII #0 channel #0 link down \ninterrupt status.  \nMotorcomm YT8618 Datasheet  \n33 \n6.1.14.  pkg_cfg0 (0xA0a0)  \nPort Index  : 0 - 7 \nPort Offset  : 0x100 \nTable 22. pkg_cfg0 (0xA0a0)  \nBit Symbol  Access  Default  Description  \n15 u0_pkg_chk_en  RW 0x0 1: to enable RX/TX package checker.              \nFor RX checker, if EXT  0xA0B 7 bit[15] is 0, \nRX checker checks the downstream media\'s \nGMII RX data, else it checks upstream media\'s \nGMII RX data;   \nFor TX checker, if EXT  0xA0B7 bit [10] is 1, \nTX checker checks the pkg_gen\'s TX data; else \nif EXT 0xA0B7 bit [14] is 0, TX checker checks \nthe do wnstream media\'s GMII TX data, else, it \nchecks upstream media\'s GMII TX data . \n14 u0_pkg_en_gate  RW 0x1 1: to enable gate all the clocks to package self -\ntest module when bit15 pkg_chk_en is 0, bit13 \nbp_pkg_gen is 1 and bit12 pkg_gen_en is 0;  \n13 u0_bp_pkg_gen  RW 0x1 1: normal function; 0: test function, the TX data \nis sourced from pkg_gen;  \n12 u0_pkg_gen_en  RW SC  0x0 1: to enable pkg_gen generating GMII/ MII \npackages. But, the data will only be sent to \ntransceiver when bit13 bp_pkg_gen is 1\'b0.  \n11:8 u0_pkg_prm_lth  RW 0x8 The preamble length of the generated packages, \nin Byte unit. Pkg_gen function only support \n>=2 Byte preamble length. Values smaller than \n2 will be ignored by the pkg_gen module.  \n7:4 u0_pkg_ipg_lth  RW 0xc The IPG of the generated  packages, in Byte \nunit. Pkg_gen function only support >=2 Byte \npreamble length. Values smaller than 2 will be \nignored by the pkg_gen module.  \n3 u0_Xmit_mac_force_gen  RW 0x0 1: To enable pkg_gen to send out the generated \ndata even when the link is not esta blished.  \n2 u0_pkg_corrupt_crc  RW 0x0 1: to make pkg_gen to send out CRC error \npackages.  \n1:0 u0_pkg_payload  RW 0x0 Control the payload of the generated packages ,  \nexcluding the DA/SA field if EXT 0xA0B7 \nbit[12] is 1. \n00: the payload is increase byte; \n01: the payload is random data;  \n10: the payload is periodic 0x5A  0xA5;  \n11: the  payload is all 0x00 . \nMotorcomm YT8618 Datasheet  \n34 \n6.1.15.  pkg_cfg1 (0xA0a1)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 23. pkg_cfg1 (0xA0a1)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_length  RW 0x40  To set the length of the generated packages.  \n6.1.16.  pkg_cfg2 (0xA0a2)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 24. pkg_cfg2 (0xA0a2)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_burst_size  RW 0x0 To set the number of packages in a burst of \npackage generation.  \n0: to generate package continuously untill EXT \n0xA0A0 bit [15] is changed to 0;  \n6.1.17.  pkg_rx_valid0 (0xA0a3)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 25. pkg_rx_valid0 (0xA0a3)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ib_valid_high  RO RC  0x0 Pkg_ib_valid[31:16], pkg_ib_valid is the \nnumber of RX packages from wire whose CRC \nare good and length are >=64Byte and \n<=1518Byte.  \n6.1.18.  pkg_rx_valid1 (0xA0a4)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 26. pkg_rx_valid1 (0xA0a4)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ib_valid_low  RO RC  0x0 Pkg_ib_valid[15:0], pkg_ib_valid is the number \nof RX packages from wire whose CRC are good \nand length are >=64Byte and <=1518Byte.  \n6.1.19.  pkg_rx_os0 (0xA0a5)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 27. pkg_rx_os0 (0xA0a5)  \nBit Symbol  Access  Default  Description  \nMotorcomm YT8618 Datasheet  \n35 \n15:0 u0_pkg_ib_os_good_high  RO RC  0x0 Pkg_ib_os_good[31:0], pkg_ib_os_good is the \nnumber of RX packages from wire whose CRC \nare good and length are >1518Byte.  \n6.1.20.  pkg_rx_os1 (0xA0a6)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 28. pkg_rx_os1 (0xA0a6)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ib_os_good_low  RO RC  0x0 Pkg_ib_os_good[15:0], pkg_ib_os_good is the \nnumber of RX packages from wire whose CRC \nare good and length are >1518Byte.  \n6.1.21.  pkg_rx_us0 (0xA0a7)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 29. pkg_rx_us0 (0xA0a7)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ib_us_good_high  RO RC  0x0 Pkg_ib_us_good[31:0], pkg_ib_us_good is the \nnumber of RX packages from wire whose CRC \nare good and length are <64Byte.  \n6.1.22.  pkg_rx_us1 (0xA0a8)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 30. pkg_rx_us1 (0xA0a8)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ib_us_good_low  RO RC  0x0 Pkg_ib_us_good[15:0], pkg_ib_us_good is the \nnumber of RX packages from wire whose CRC \nare good and length are <64Byte.  \n6.1.23.  pkg_rx_err (0xA0a9)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 31. pkg_rx_err (0xA0a9)  \nBit Symbol  Access  Default Description  \n15:0 u0_pkg_ib_err  RO RC  0x0 pkg_ib_err is the number of RX packages from \nwire whose CRC are wrong and length are \n>=64Byte, <=1518Byte.  \n6.1.24.  pkg_rx_os_bad (0xA0aa)  \nPort Index  : 0 – 7 \nMotorcomm YT8618 Datasheet  \n36 \nPort Offset  : 0x100  \nTable 32. pkg_rx_os_bad (0xA0aa)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ib_os_bad  RO RC  0x0 pkg_ib_os_bad is the number of RX packages \nfrom wire whose CRC are wrong and length are \n>1518Byte.  \n6.1.25.  pkg_rx_fragment (0xA0ab)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 33. pkg_rx_fragment (0xA0ab)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ib_frag  RO RC  0x0 pkg_ib_frag is the number of RX packages from \nwire whose CRC are wrong and length are \n<64Byte.  \n6.1.26.  pkg_rx_nosfd (0xA0ac)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 34. pkg_rx_nosfd (0xA0ac)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ib_nosfd  RO RC  0x0 pkg_ib_nosfd is the number of RX packages \nfrom wire whose SFD are missed.  \n6.1.27.  pkg_tx_valid0 (0xA0ad)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 35. pkg_tx_valid0 (0xA0ad)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ob_valid_high  RO RC  0x0 Pkg_ob_valid[31:16], pkg_ob_valid is the \nnumber of TX packages from MII whose CRC \nare good and length are >=64Byte and \n<=1518Byte.  \n6.1.28.  pkg_tx_valid1 (0xA0ae)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 36. pkg_tx_valid1 (0xA0ae)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ob_valid_low  RO RC  0x0 Pkg_ob_valid[15:0], pkg_ob_valid is the \nnumber of TX packages from MII whose CRC \nMotorcomm YT8618 Datasheet  \n37 \nare good and length are >=64Byte and \n<=1518Byte.  \n6.1.29.  pkg_tx_os0 (0xA0af)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 37. pkg_tx_os0 (0xA0af)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ob_os_good_high  RO RC  0x0 Pkg_ob_os_good[31:0], pkg_ob_os_good is the \nnumber of TX packages from MII whose CRC \nare good and length are >1518Byte.  \n6.1.30.  pkg_tx_os1 (0xA0b0)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 38. pkg_tx_os1 (0xA0b0)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ob_os_good_low  RO RC  0x0 Pkg_ob_os_good[15:0], pkg_ob_os_good is the \nnumber of TX packages from MII whose CRC \nare good and length are >1518Byte.  \n6.1.31.  pkg_tx_us0 (0xA0b1)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 39. pkg_tx_us0 (0xA0b1)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ob_us_good_high  RO RC  0x0 Pkg_ob_us_good[31:0], pkg_ob_us_good is the \nnumber of TX packages from MII whose CRC \nare good and length are <64Byte.  \n6.1.32.  pkg_tx_us1 (0xA0b2)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 40. pkg_tx_us1 (0xA0b2)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ob_us_good_low  RO RC  0x0 Pkg_ob_us_good[15:0], pkg_ob_us_good is the \nnumber of TX packages from MII whose CRC \nare good and length are <64Byte.  \n6.1.33.  pkg_tx_err (0xA0b3)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nMotorcomm YT8618 Datasheet  \n38 \nTable 41. pkg_tx_err (0xA0b3)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ob_err  RO RC  0x0 pkg_ob_err is the number of TX packages from \nMII whose CRC are wrong and length are \n>=64Byte, <=1518Byte.  \n6.1.34.  pkg_tx_os_bad (0xA0b4)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 42. pkg_tx_os_bad (0xA0b4)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ob_os_bad  RO RC  0x0 pkg_ob_os_bad is the number of TX packages \nfrom MII whose CRC are wrong and length are \n>1518Byte.  \n6.1.35.  pkg_tx_fragment (0xA0b5)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 43. pkg_tx_fragment (0xA0b5)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ob_frag  RO RC  0x0 pkg_ob_frag is the number of TX packages \nfrom MII whose CRC are wrong and length are \n<64Byte.  \n6.1.36.  pkg_tx_nosfd (0xA0b6)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 44. pkg_tx_nosfd (0xA0b6)  \nBit Symbol  Access  Default  Description  \n15:0 u0_pkg_ob_nosfd  RO RC  0x0 pkg_ob_nosfd is the number of TX packages \nfrom MII whose SFD are missed.  \n6.1.37.  pkg_cfg3 (0xA0b7)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 45. pkg_cfg3 (0xA0b7)  \nBit Symbol  Access  Default  Description  \n15 u0_pkgchk_rxsrc_sel  RW 0x0 control RX checker\'s data source.  \n=0, RX checker checks the downstream media\'s \nGMII RX data,  \n=1, it checks upstream media\'s GMII RX data . \nMotorcomm YT8618 Datasheet  \n39 \n14 u0_pkgchk_txsrc_sel  RW 0x0 When ext.A0b7.10 is 0, it controls TX checker\'s \ndata source.  \n=0, TX checker checks the downstream media\'s \nGMII TX data;  \n=1, it checks upstream media\'s GMII TX data.  \nIt is not valid when EXT 0xA0B7 bit [10] is 1. \n13 u0_pkgen_txdir_sel  RW 0x0 Control the forward direction of the generated \npackages;  \n0=to downstream;  \n1=to upstream . \n12 u0_en_pkgen_da_sa  RW 0x0 1: set the DA/SA of the packet generated by \npkg_gen to a programmed value; For DA, if \nEXT 0xA0B7 bit [11] is 1, the DA is set to \nbroadcase address FF -FF-FF-FF-FF-FF; else, \nthe highest 5 Bytes are 00 -00-00-00-00, and the \nlowest 1 Byte is programmed by EXT 0xA0B9 \nbit[15:8]. For SA, the highest 5 Bytes are 00 -00-\n00-00-00, and the lowest 1 Byte is programmed \nby EXT 0xA0B9 bit[7:0].  \n0: the DA/SA is not programmed value  \n11 u0_pkg_brdcst  RW 0x0 Valid when EXT 0xA0B7 bit [12] is 1. \n1: set the DA to broadcase address FF -FF-FF-\nFF-FF-FF \n0: set the DA to a fixed programmed value.  \n10 u0_pkgchk_txsrc_pkgen  RW 0x0 1: the package checker on TX side will check \nthe tx data generated by pkg_gen;  \n0: the package checker on TX side will  not \ncheck the tx data  generated by pkg_gen. TX \nchecker\'s data source  is then controled by EXT  \n0xA0B7  bit[14]. \n9 u0_pkg_en_az  RW 0x0 1: enable to generate and send out LPI pattern \nduring IPG;  \n8:0 u0_pkg_in_az_t  RW 0x1ff  control the time dewll in LPI;  \nWhen speed is 1000Mbps, the timer ’s unit is \n1024ns; when speed is 100Mbps, the timer ’s \nunit is 1280 ns. \n6.1.38.  pkg_az_cfg (0xA0b8)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 46. pkg_az_cfg (0xA0b8)  \nBit Symbol  Access  Default  Description  \nMotorcomm YT8618 Datasheet  \n40 \n15:8 u0_pkgen_pre_az_t  RW 0x20  control the time after last package done and \nbefore sending LPI pattern;  \nWhen speed is 1000Mbps, the timer ’s unit is \n1024ns; when speed is 100Mbps, the timer ’s \nunit is 1280ns.  \n7:0 u0_pkgen_aft_az_t  RW 0x19  control the time after sending LPI pattern and \nbefore the next burst package;  \nWhen speed is 1000Mbps, the timer ’s unit is \n1024ns; when speed is 100Mbps, the timer ’s \nunit is 1280ns.  \n6.1.39.  pkg_da_sa_cfg (0xA0b9)  \nPort Index  : 0 – 7 \nPort Offset  : 0x100  \nTable 47. pkg_da_sa_cfg (0xA0b9)  \nBit Symbol  Access  Default  Description  \n15:8 u0_pkgen_da  RW 0x0 Lowest 8 bits of DA, others are zero. Refer to \nEXT 0xA0B7 bit[12] for detail.  \n7:0 u0_pkgen_sa  RW 0x0 Lowest 8 bits of SA, others are zero. Refer to \nEXT 0xA0B7 bit[12] for detail.  \n6.1.40.  manu_hw_reset (0xA0c0)  \nTable 48. manu_hw_reset (0xA0c0)  \nBit Symbol  Access  Default  Description  \n15 manu_hw_reset  RW 0x0 1: to reset whole chip including all register \nspace except itself.  The power on strapping will \nnot be triggerd but the last strapped value will \nbe reloaded.  \n14:0 reserved  RO 0x0 Reserved.  \n \n6.2. UTP  MII Register   \nThe YT8618  transceiver is designed to be fully compliant with the MII clause of the IEEE 802.3u Ethernet  \nspecification.  \nThe MII management interface registers are written and read serially, using the MDIO and MDC  pins.  \nA cloc k of up to 12.5 MHz must drive the MDC pin of the YT8618 . Data transferred to and from the  MDIO pin is \nsynchronized with the MDC clock. The following sections describe what each MII read or write  instruction \ncontains.  \nMotorcomm YT8618 Datasheet  \n41 \n6.2.1.  Basic control register (0x00)  \nTable 49. Basic control register (0x00)  \nBit Symbol  Access  Default  Description  \n15 Reset  RW SC  0x0 PHY Software Reset. Writing 1 to this bit \ncauses immediate PHY reset. Once the \noperation is done, this bit is cleared \nautomatically.  \n0: Normal operation  \n1: PHY reset  \n14 Loopback  RW SWC  0x0 Internal loopback control  \n1’b0: disable loopback  \n1’b1: enable loopback  \n13 Speed_Selection(LSB)  RW 0x0 LSB of speed_selection[1:0]. Link speed can be \nselected via either the Auto -Negotiation \nprocess, or  manual speed selection \nspeed_selection[1:0]. Speed_selection[1:0] is \nvalid when Auto -Negotiation is disabled by \nclearing bit 0.12 to zero.  \nBit6 bit13  \n1 1 = Reserved  \n1 0 = 1000Mb/s  \n0 1 = 100Mb/s  \n0 0 = 10Mb/s  \n12 Autoneg_En  RW 0x1 1: to enable auto -negotia tion; \n0: auto -negotiation is disabled.  \n11 Power_down  RW SWC  0x0 1 = Power down  \n0 = Normal operation  \nWhen the port is switched from power down to  \nnormal operation, software reset and Auto - \nNegotiation are performed even bit[15] Reset  \nand bit[9]  Re_Autoneg  are not set by the user.  \n10 Isolate  RW SWC  0x0 Isolate phy from QSGMII/SGMII/FIBER.  \n1’b0: Normal mode  \n1’b1: Isolate mode  \n9 Re_Autoneg  RW SC \nSWS  0x0 Auto -Negotiation automatically restarts after \nhardware or software reset regardelss of bit[9].  \n1 = Restart  Auto -Negotiation Process  \n0 = Normal operation  \n8 Duplex_Mode  RW 0x1 The duplex mode can be selected via either the \nAuto -Negotiation process or manual duplex \nselection. Manual duplex selection is allowed \nwhen Auto -Negotiation is disabled by setting \nbit[12]  to 0. \nMotorcomm YT8618 Datasheet  \n42 \n1 = Full Duplex  \n0 = Half Duplex  \n7 Collision_Test  RW SWC  0x0 Setting this bit to 1 makes the COL signal \nasserted whenever the TX_EN signal is \nasserted.  \n1 = Enable COL signal test  \n0 = Disable COL signal test  \n6 Speed_ Selection(MSB)  RW 0x1 See bit13.  \n5:0 Reserved  RO 0x0 Reserved. Write as 0, ignore on read  \n6.2.2.  Basic status register (0x01)  \nTable 50. Basic status register (0x01)  \nBit Symbol  Access  Default  Description  \n15 100Base -T4 RO 0x0 PHY doesn\'t support 100BASE -T4 \n14 100Base -X_Fd  RO 0x1 PHY supports 100BASE -X_FD  \n13 100Base -X_Hd  RO 0x1 PHY supports 100BASE -X_HD  \n12 10Mbps_Fd  RO 0x1 PHY supports 10Mbps_Fd  \n11 10Mbps_Hd  RO 0x1 PHY supports 10Mbps_Hd  \n10 100Base -T2_Fd  RO 0x0 PHY doesn\'t support 100Base -T2_Fd  \n9 100Base -T2_Hd  RO 0x0 PHY doesn\'t support 100Base -T2_Hd  \n8 Extended_Status  RO 0x1 Whether support Extended  status register in 0Fh  \n0: Not supported  \n1: Supported  \n7 Unidirect_Ability  RO 0x0 1\'b0: PHY able to transmit from MII only when \nthe PHY has determined that a valid link has \nbeen established  \n1’b1: PHY able to transmit from MII regardless \nof whether the PHY has determined that a valid \nlink has been established  \n6 Mf_Preamble_Suppression  RO 0x1 1\'b0: PHY will not accept management frames \nwith preamble suppressed  \n1’b1: PHY will accept management frames with \npreamble suppressed  \n5 Autoneg_Complete  RO SWC  0x0 1\'b0: Auto -negotiation process not completed  \n1’b1: Auto -negotiation process completed  \n4 Remote_Fault  RO RC \nSWC LH  0x0 1\'b0: no remote fault conditio n detected  \n1’b1: remote fault condition detected  \n3 Autoneg_Ability  RO 0x1 1\'b0: PHY not able to perform Auto -negotiation  \n1’b1: PHY able to perform Auto -negotiation  \n2 Link_Status  RO SWC \nLL 0x0 Link status  \n1’b0: Link is down  \n1’b1: Link is up  \nMotorcomm YT8618 Datasheet  \n43 \n1 Jabber_Detect  RO RC \nSWC LH  0x0 10Baset jabber detected. It would assert if TX \nactivity lasts longer than 42ms.  \n1’b0: no jabber condition detected  \n1’b1: Jabber condition detected.  \n0 Extended_Capability  RO 0x1 To indicate whether support Extended  registers, \nto access from address register 1Eh and data \nregister 1Fh  \n1’b0: Not supported  \n1’b1: Supported  \n6.2.3.  PHY identification register1 (0x02)  \nTable 51. PHY identification register1 (0x02)  \nBit Symbol  Access  Default  Description  \n15:0 Phy_Id  RO 0x4F51  Bits 3 to 18 of the Organizationally Unique \nIdentifier  \n6.2.4.  PHY identification register2 (0x03)  \nTable 52. PHY identification register2 (0x03)  \nBit Symbol  Access  Default  Description  \n15:10  Phy_Id  RO 0x3A  Bits 19 to  24 of the Organizationally Unique \nIdentifier  \n9:4 Type_No  RO 0x8 6 bits manufacturer\'s type number . \n3:0 Revision_No  RO 0x9 4 bits manufacturer\'s revision number.  \n6.2.5.  Auto -Negotiation advertisement (0x04)  \nTable 53. Auto -Negotiation  advertisement (0x04)  \nBit Symbol  Access  Default  Description  \n15 Next_Page  RW 0x0 This bit is updated immediately after the writing \noperation; however the configuration does not \ntake effect until any of the following occurs:  \nThis bit is updated immediately after the writing \noperation; however the configuration does not \ntake effect until any of the following occurs:  \n• Software reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is triggered by \nwriting register 0x0 bit[9]  \n• The port is switched from power down to \nnormal operation by writing register 0x0 bit[11]  \n• Link goes down  \nIf 1000BASE -T is advertised, the required Next \nPages are automatically transmitted. This bit \nMotorcomm YT8618 Datasheet  \n44 \nmust be set to 0 if no additional Next Page is \nneede d. \n1 = Advertise  \n0 = Not advertised  \n14 Ack RO 0x0 Always 0.  \n13 Remote_Fault  RW 0x0 1 = Set Remote Fault bit  \n0 = Do not set Remote Fault bit  \n12 Extended_N ext_Page  RW 0x1 Extended Next Page enable control bit  \n1 = Local device supports transmission of \nextended Next Pages \n0 = Local device does not support transmission \nof extended Next Pages.  \n11 Asymmetric_Pause  RW 0x1 This bit is updated immediately after the writing \noperation; however the configuration does  not \ntake effect until any of the following occurs:  \n• Software reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is triggered by \nwriting register 0x0 bit[9]  \n• The port is switched from power down to \nnormal operation by writing re gister 0x0 bit[11]  \n• Link goes down  \n1 = Asymmetric Pause  \n0 = No asymmetric Pause  \n10 Pause  RW 0x1 This bit is updated immediately after the writing \noperation; however the configuration does not \ntake effect until any of the following occurs:  \nThis bit is upd ated immediately after the writing \noperation; however the configuration does not \ntake effect until any of the following occurs:  \n• Software reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is triggered by \nwriting register 0x0 bit [9] \n• The port is switched from power down to \nnormal operation by writing register 0x0 bit[11]  \n• Link goes down  \n1 = Symmetric Pause  \n0 = No symmetric Pause  \n9 100BASE -T4 RO 0x0 1 = Able to perform 100BASE -T4 \n0 = Not able to perform 100BASE -T4 \nAlways 0  \n8 100BASE -TX_Full_Duplex  RW 0x1 This bit is updated immediately after the writing \noperation; however the configuration does not \nMotorcomm YT8618 Datasheet  \n45 \ntake effect until any of the following occurs:  \n• Software reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is triggered by \nwriting register 0x0 bit[9]  \n• The port is switched from power down to \nnormal operation by writing register 0x0 bit[11]  \n• Link goes down  \n1 = Advertise  \n0 = Not advertised  \n7 100BASE -\nTX_Half_Duplex  RW 0x1 This bit is updated i mmediately after the writing \noperation; however the configuration does not \ntake effect until any of the following occurs:  \nThis bit is updated immediately after the writing \noperation; however the configuration does not \ntake effect until any of the following  occurs:  \n• Software reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is triggered by \nwriting register 0x0 bit[9]  \n• The port is switched from power down to \nnormal operation by writing register 0x0 bit[11]  \n• Link goes down  \n1 = Adv ertise  \n0 = Not advertised  \n6 10BASE -Te_Full_Duplex  RW 0x1 This bit is updated immediately after the writing \noperation; however the configuration does not \ntake effect until any of the following occurs:  \n• Software reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is triggered by \nwriting register 0x0 bit[9]  \n• The port is switched from power down to \nnormal operation by writing register 0x0 bit[11]  \n• Link goes down  \n1 = Advertise  \n0 = Not advertised  \n5 10BASE -Te_Half_Duplex  RW 0x1 This bit is updated immediately after the writing \noperation; however the configuration does not \ntake effect until any of the following occurs:  \n• Software reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is triggered by \nwriting regis ter 0x0 bit[9]  \nMotorcomm YT8618 Datasheet  \n46 \n• The port is switched from power down to \nnormal operation by writing register 0x0 bit[11]  \n• Link goes down  \n1 = Advertise  \n0 = Not advertised  \n4:0 Selector_Field  RW 0x1 Selector Field mode.  \n00001 = IEEE 802.3  \n6.2.6.  Auto -Negotiation link partner ab ility (0x05)  \nTable 54. Auto -Negotiation link partner ability (0x05)  \nBit Symbol  Access  Default  Description  \n15 1000Base -X_Fd  RO SWC  0x0 Received Code Word Bit 15  \n1 = Link partner is capable of Next Page \n0 = Link partner is not capable of Next Page \n14 ACK  RO SWC  0x0 Acknowledge. Received Code Word Bit 14  \n1 = Link partner has received link code word  \n0 = Link partner has not received link code \nword  \n13 REMOTE_FAULT  RO SWC  0x0 Remote Fault. Received Code Word Bit 13  \n1 = Link partner has detected remote fault  \n0 = Link partner has not detected remote fault  \n12 RESERVED  RO SWC  0x0 Technology Ability Field. Received Code Word \nBit 12  \n11 ASYMMETRIC_PAUSE  RO SWC  0x0 Technology Ability Field. Received Code Word \nBit 11 \n1 = Link partner requests asymmetric pause  \n0 = Link partner does not request asymmetric  \npause  \n10 PAUSE  RO SWC  0x0 Technology Ability Field. Received Code Word \nBit 10  \n1 = Link partner supports pause operation  \n0 = Link partner does not support pause \noperation  \n9 100BASE -T4 RO SWC  0x0 Technology Ability Field. Received Code Word \nBit 9  \n1 = Link partner supports 100BASE -T4 \n0 = Link partner does not support100BASE -T4 \n8 100BASE -\nTX_FULL_DUPLEX  RO SWC  0x0 Technology Ability Field. Received Code Word \nBit 8  \n1 = Link partner supports 100BASE -TX full -\nduplex  \n0 = Link partner does not support 100BASE -TX \nfull-duplex  \nMotorcomm YT8618 Datasheet  \n47 \n7 100BASE -\nTX_HALF_DUPLEX  RO SWC  0x0 Technology Ability Field. Received Code Word \nBit 7  \n1 = Link partner supports 100BASE -TX half -\nduplex  \n0 = Link partner does not support 100BASE -TX \nhalf-duplex  \n6 10BASE -\nTe_FULL_DUPLEX  RO SWC  0x0 Technology Ability Field. Received Code Word \nBit 6  \n1 = Link partner supports 10BASE -Te full -\nduplex  \n0 = Link partner does not support 10BASE -Te \nfull-duplex  \n5 10BASE -\nTe_HALF _DUPLEX  RO SWC  0x0 Technology Ability Field. Received Code Word \nBit 5  \n1 = Link partner supports 10BASE -Te half -\nduplex  \n0 = Link partner does not support 10BASE -Te \nhalf-duplex  \n4:0 SELECTOR_FIELD  RO SWC  0x0 Selector Field Received Code Word Bit 4:0  \n6.2.7.  Auto -Negotiation expansion register (0x06)  \nTable 55. Auto -Negotiation expansion register (0x06)  \nBit Symbol  Access  Default  Description  \n15:5 Reserved  RO 0x0 Reserved  \n4 Parallel Detection fault  RO RC \nSWC LH  0x0 1 = Fault is detected  \n0 = No fault is detected  \n3 Link partner Next  Page able  RO SWC \nLH 0x0 1 = Link partner supports Next  Page e \n0 = Link partner does not support Next  Page \n2 Local N ext Page able  RO 0x1 1 = Local Device supports Next  Page \n0 = Local Device does not Next  Page \n1 Page received  RO RC \nLH 0x0 1 = A new page is received  \n0 = No new page is received  \n0 Link Partner Auto \nnegotiation able  RO 0x0 1 = Link partner supports auto -negotiation  \n0 = Link partner does not support auto -\nnegotiation  \n6.2.8.  Auto -Negotiation Next  Page register (0x07)  \nTable 56. Auto -Negotiation Next  Page register (0x07)  \nBit Symbol  Access  Default  Description  \n15 NEXT Page  RW 0x0 Transmit Code Word Bit 15  \n1 = The page is not the last page  \n0 = The page is the last page  \nMotorcomm YT8618 Datasheet  \n48 \n14 Reserved  RO 0x0 Transmit Code Word Bit 14  \n13 Message page mode  RW 0x1 Transmit Code Word Bit 13  \n1 = Message Page  \n0 = Unformatted Page  \n12 Ack2  RW 0x0 Transmit Code Word Bit 12  \n1 = Comply with message  \n0 = Cannot comply with message  \n11 Toggle  RO 0x0 Transmit Code Word Bit 11  \n1 = This bit in the previously exchanged Code \nWord is logic 0  \n0 = The Toggle bit in the previously exchanged \nCode Word is logic 1  \n10:0 Message/Unformatte  RW 0x1 Transm it Code Word Bits [10:0].  \nThese bits are encoded as Message Code Field \nwhen bit[13] is set to 1, or as Unformatted Code \nField when bit[13] is set to 0.  \n6.2.9.  Auto -Negotiation link partner Received Next  Page register (0x08)  \nTable 57. Auto -Negotiation link partner Received Next  Page register (0x08)  \nBit Symbol  Access  Default  Description  \n15 Next  Page RO 0x0 Received Code Word Bit 15  \n1 = This page is not the last page  \n0 = This page is the last page  \n14 Reserved  RO 0x0 Received Code Word Bit 14  \n13 Message page mode  RO 0x0 Received Code Word Bit 13  \n1 = Message Page  \n0 = Unformatted Page  \n12 Ack2  RO 0x0 Received Code Word Bit 12  \n1 = Comply with message  \n0 = Cannot comply with message  \n11 Toggle  RO 0x0 Received Code Word Bit 11  \n1 = This bit in the previously exchanged Code \nWord is logic 0  \n0 = The Toggle bit in the previously exchanged \nCode Word is logic 1  \n10:0 Message/Unformatte  RO 0x0 Received Code Word Bit 10:0  \nThese bits are encoded as Message Code Field \nwhen bit[13] is set to 1, or as Unformatted Code \nField when bit[13] is set to 0.  \nMotorcomm YT8618 Datasheet  \n49 \n6.2.10.  MASTER -SLAVE control register (0x09)  \nTable 58. MASTER -SLAVE control register (0x09)  \nBit Symbol  Access  Default  Description  \n15:13  Test mode  RW 0x0 The TX_TCLK signals from the RX_CLK pin \nis for jitter testing in test modes 2 and 3. When \nexiting the test mode, hardware reset or \nsoftware reset through writing register 0x0 \nbit[15] must be performed to ensure normal \noperation.  \n000 = Normal Mode  \n001 = Test Mo de 1 - Transmit Waveform Test  \n010 = Test Mode 2 - Transmit Jitter Test \n(MASTER mode)  \n011 = Test Mode 3 - Transmit Jitter Test \n(SLAVE mode)  \n100 = Test Mode 4 - Transmit Distortion Test  \n110, 111 = Reserved  \nnormal operation.  \n12 Master/Slave Manual \nconfigurat ion Enable  RW 0x0 This bit is updated immediately after the writing \noperation; however the configuration does not \ntake effect until any of the following occurs:  \n• Software reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is trig gered by \nwriting register 0x0 bit[9]  \n• The port is switched from power down to \nnormal operation by writing register 0x0 bit[11]  \n• Link goes down  \n1 = Manual MASTER/SLAVE configuration  \n0 = Automatic MASTER/SLAVE \nconfiguration.  \n11 Master/Slave configuration  RW 0x0 This bit is updated immediately after the writing \noperation; however the configuration does not \ntake effect until any of the following occurs:  \n• Software reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is triggered by \nwriting register 0x0 bit[9]  \n• The port is switched from power down to \nnormal operation by writing register 0x0 bit[11]  \n• Link goes down  \nThis bit is ignored if bit[12] is 0.  \n1 = Manual configuration as MASTER  \n0 = Manual configuration as SLAVE.  \nMotorcomm YT8618 Datasheet  \n50 \n10 Port Type  RW 0x1 This bit is updated immediately after the writing \noperation; however the configuration does not \ntake effect until any of the following occurs:  \n• Software reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is triggered by \nwriting register 0x0 bit[9]  \n• The port is switched from power down to \nnormal operation by writing register 0x0 bit[11]  \n• Link goes down  \nThis bit is ignored if bit[12] is 1.  \n1 = Prefer multi -port device (MASTER)  \n0 = Prefer single port device (SLAVE)  \n9 1000B ASE -T Full  RW 0x1 This bit is updated immediately after the writing \noperation; however the configuration does not \ntake effect until any of the following occurs:  \n• Software reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is trig gered by \nwriting register 0x0 bit[9]  \n• The port is switched from power down to \nnormal operation by writing register 0x0 bit[11]  \n• Link goes down  \n1 = Advertise  \n0 = Not advertised  \n8 1000BASE -T Half - RW 0x0 This bit is updated immediately after the writing \noperation; however the configuration does not \ntake effect until any of the following occurs:  \n• Software reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is triggered by \nwriting register 0x0 bit[9]  \n• The port is switched from powe r down to \nnormal operation by writing register 0x0 bit[11]  \n• Link goes down  \n1 = Advertise  \n0 = Not advertised (default)  \n7:0 Reserved  RW 0x0 Write as 0, ignore on read.  \n6.2.11.  MASTER -SLAVE status register (0x0A)  \nTable 59. MASTER -SLAVE status register (0x0A)  \nBit Symbol  Access  Default  Description  \n15 Master/Slave_cfg_error  RO RC \nSWC LH  0x0 This register bit will clear on read, rising of MII \n0.12 and rising of AN complete.  \nMotorcomm YT8618 Datasheet  \n51 \n1 = Master/Slave configuration fault detected  \n0 = No fault detected  \n14 Master/Slave  RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.  \n1 = Local PHY configuration resolved to Master  \n0 = Local PHY configuration resolved to Slave  \n13 Local Receiver Status  RO 0x0 1 = Local Receiver OK  \n0 = Local Receiver not OK  \n12 Remote Receiver  RO 0x0 1 = Remote Receiver OK  \n0 = Remote Receiver not OK  \n11 Link Partner  RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.  \n1 = Link Partner supports 1000BASE -T half \nduplex  \n0 = Link Partner does not support 1000BASE -T \nhalf duplex  \n10 Link Partner  RO 0x0 This bit is not valid unless register 0x1 bit5 is 1.  \n1 = Link Partner supports 1000Base -T full \nduplex  \n0 = Link Partner does not support 1000Base -T \nfull duplex  \n9:8 Reserved  RO 0x0 Reserved  \n7:0 Idle Error Count  RO RC  0x0 MSB of Idle  Error Counter. The register \nindicates the idle error count since the last read \noperation performed to this register. The \ncounter pegs at 11111111 and does not roll \nover.  \n6.2.12.  MMD access control register (0x0D)  \nTable 60. MMD access co ntrol register (0x0D)  \nBit Symbol  Access  Default  Description  \n15:14  Function  RW 0x0 00 = Address  \n01 = Data, no post increment  \n10 = Data, post increment on reads and writes  \n11 = Data, post increment on writes only  \n13:5 Reserved  RO 0x0 Reserved  \n4:0 DEVAD  RW 0x0 MMD register device address.  \n00001 = MMD1  \n00011 = MMD3  \n00111 = MMD7  \n6.2.13.  MMD access data register (0x0E)  \nTable 61. MMD access data register (0x0E)  \nBit Symbol  Access  Default  Description  \nMotorcomm YT8618 Datasheet  \n52 \n15:0 Address data  RW 0x0 If register 0xD bits [15:14] are 00, this register \nis used as MMD DEVAD address register. \nOtherwise, this register is used as MMD \nDEVAD data register as indicated by its address \nregister.  \n6.2.14.  Extended status register (0x0F)  \nTable 62. Extended status  register (0x0F)  \nBit Symbol  Access  Default  Description  \n15 1000BASE -X Full Duplex  RO 0x0 1 = PHY supports 1000BASE -X Full Duplex  \n0 = PHY does not supports 1000BASE -X Full \nDuplex  \nAlways 0.  \n14 1000BASE -X Half Duplex  RO 0x0 1 = PHY supports 1000BASE -X Half Duplex.  \n0 = PHY does not support 1000BASE -X Half \nDuplex.  \nAlways 0  \n13 1000BASE -T Full Duplex  RO 0x1 1 = PHY supports 1000BASE -T Full Duplex  \n0 = PHY does not supports 1000BASE -T Full \nDuplex  \nAlways 1  \n12 1000BASE -T Half Duplex  RO 0x0 1 = PHY supports 1000BASE -T Half Duplex  \n0 = PHY does not support 1000BASE -T Half \nDuplex  \nAlways 0.  \n11:0 Reserved  RO 0x0 Always 0  \n6.2.15.  PHY specific function control register (0x10)  \nTable 63. PHY specific function control register (0x10)  \nBit Symbol  Access  Default  Description  \n15:7 Reserved  RO 0x0 Reserved  \n6:5 Cross_md  RW 0x3 Changes made to these bits disrupt normal \noperation, thus a software reset is mandatory \nafter the change. And the configuration does not \ntake effect until software reset.  \n00 = M anual MDI configuration  \n01 = Manual MDIX configuration  \n10 = Reserved  \n11 = Enable automatic crossover for all modes  \n4 Int_polar_sel  RW 0x0 Reserved  \n3 Crs_on_tx  RW 0x0 This bit is effective in 10BASE -Te half -duplex \nmode and 100BASE -TX mode:  \nMotorcomm YT8618 Datasheet  \n53 \n1 = Assert CRS on transmitting or receiving  \n0 = Never assert CRS on transmitting, only \nassert it on receiving.  \n2 En_sqe_test  RW 0x0 1 = SQE test enabled, 0 = SQE test disabled  \nNote: SQE Test is automatically disabled in \nfull-duplex mode regardless the setting in this \nbit. \n1 En_pol_inv  RW 0x1 If polarity reversal is disabled, the polarity is \nforced to be normal in 10BASE -Te. \n1 = 10BASE -Te Polarity Reversal Enabled  \n0 = 10BASE -Te Polarity Reversal Disabled  \n0 Dis_jab  RW 0x0 Jabber takes effect only in 10BASE -Te half -\nduplex  mode.  \n1 = Disable jabber function  \n0 = Enable jabber function  \n6.2.16.  PHY specific status register (0x11)  \nTable 64. PHY specific status register (0x11)  \nBit Symbol  Access  Default  Description  \n15:14  Speed_mode  RO 0x0 These status bits are valid only when bit11 is 1. \nBit11 is set when Auto -Negotiation is \ncompleted or Auto -Negotiation is disabled.  \n11 = Reserved  \n10 = 1000 Mbps  \n01 = 100 Mbps  \n00 = 10 Mbps  \n13 Duplex  RO 0x0 This status bit is valid only when bit11 is 1. \nBit11 is set when Auto -Negotiation is \ncompleted or Auto -Negotiation is disabled.  \n1 = Full -duplex  \n0 = Half -duplex  \n12 Page Received real -time RO 0x0 1 = Page received  \n0 = Page not received  \n11 Speed and Duplex Resolved  RO 0x0 When Auto -Negotiation is disabled, this bit is \nset to 1 for force speed mode.  \n1 = Resolved  \n0 = Not resolved  \n10 Link status real -time RO 0x0 1 = Link up  \n0 = Link down  \n9:7 Reserved  RO 0x0 Reserved  \n6 MDI Crossover Status  RO 0x0 This status bit is valid only when bit11 is 1. \nBit11 is set when Auto -Negotiation is  \ncompleted or Auto -Negotiation is disabled.  \nMotorcomm YT8618 Datasheet  \n54 \nThe bit value depends on register 0x10 “PHY \nspecific function control register” bits6~bit5 \nconfigurations. Register 0x10 configurations \ntake effect after software reset.  \n1 = MDIX  \n0 = MDI  \n5 Wirespeed downgrade  RO 0x0 1 = Downgrade  \n0 = No Downgrade  \n4:2 Reserved  RO 0x0 Reserved  \n1 Polarity Real Time  RO 0x0 1 = Reverted polarity  \n0 = Normal polarity  \n0 Jabber Real Time  RO 0x0 1 = Jabber  \n0 = No jabber  \n6.2.17.  Interrupt Mask Register (0x12)  \nTable 65. Interrupt Mask Register (0x12)  \nBit Symbol  Access  Default  Description  \n15 Auto -Negotiation Error INT \nmask  RW 0x0 1 = Interrupt enable  \n0 = Interrupt disable  \n14 Speed Changed INT mask  RW 0x0 same as bit 15  \n13 Duplex changed INT mask  RW 0x0 same as bit 15  \n12 Page Received INT mask  RW 0x0 same as bit 15  \n11 Link Failed INT mask  RW 0x0 same as bit 15  \n10 Link Succeed INT mask  RW 0x0 same as bit 15  \n9:6 reserved  RW 0x0 No used.  \n5 Wirespeed downgraded \nINT mask  RW 0x0 same as bit 15  \n4:2 Reserved  RW 0x0 No used.  \n1 Polarity changed INT mask  RW 0x0 same as bit 15  \n0 Jabber Happened INT mask  RW 0x0 same as bit 15  \n6.2.18.  Interrupt Status Register (0x13)  \nTable 66. Interrupt Status Register (0x13)  \nBit Symbol  Access  Default  Description  \n15 Auto -Negotiation Error INT  RO 0x0 Error can take place when any of the following \nhappens:  \n• MASTER/SLAVE does not resolve correctly  \n• Parallel detect fault  \n• No common HCD  \n• Link does not come up after negotiation is \ncomplete  \nMotorcomm YT8618 Datasheet  \n55 \n• Selector Field is not equal  \n• flp_receive_idle=true while Autoneg \nArbitration FSM is in NEXT PAGE WAIT state  \n1 = Auto -Negotiation Error takes place  \n0 = No Auto -Negotiation Error takes place  \n14 Speed Changed INT  RO 0x0 1 = Speed changed  \n0 = Speed not changed  \n13 Duplex changed INT  RO 0x0 1 = duplex changed  \n0 = duplex not changed  \n12 Page Received INT  RO 0x0 1 = Page received  \n0 = Page not received  \n11 Link Failed INT  RO 0x0 1 = Phy link down takes place  \n0 = No link down takes place  \n10 Link Succeed INT  RO 0x0 1 = Phy link up takes place  \n0 = No link up takes place  \n9:6 Reserved  RO 0x0 reserved  \n5 Wirespeed downgraded \nINT  RO 0x0 1 = speed downgraded.  \n0 = Speed didn’t downgrade.  \n4:2 Reserved  RO 0x0 reserved  \n1 Polarity changed INT  RO 0x0 1 = PHY revered MDI polarity  \n0 = PHY didn’t revert MDI polarity  \n0 Jabber Happened INT  RO 0x0 1 = 10BaseT TX jabber happened  \n0 = 10BaseT TX jabber didn’t happen  \nPlease refer to mii.1.1 Jabber_Detect.  \n6.2.19.  Speed Auto Downgrade Control Register (0x14)  \nTable 67. Speed Auto  Downgrade Control Register (0x14)  \nBit Symbol  Access  Default  Description  \n15:12  Reserved  RO 0x0 Reserved  \n11:6 Reserved  RO 0x0 Reserved  \n5 En_speed_downgrade  RW POS  0x1 When this bit is set to 1, the PHY enables \nsmart -speed function. Writing this bit requires a \nsoftware reset to update.  \n4:2 Autoneg retry limit pre -\ndowngrade  RW 0x3 If these bits are set to 3, the PHY attempts five \ntimes (set value 3 + additional 2) before \ndowngrading. The number of attempts can be \nchanged by these bits. only take effect after \nsoftware reset  \n1 Bp_autospd_t imer RW 0x0 1 = the wirespeed downgrade FSM will bypass \nthe timer used for link stability check; only take \neffect after software reset  \n0 = not bypass the timer, then links that \nMotorcomm YT8618 Datasheet  \n56 \nestablished but hold for less than 2.5s would \nstill be taken as failure, autoneg retry counter \nwill increase by 1.  \n0 Reserved  RO 0x0 Reserved  \n6.2.20.  Rx Error Counter Register (0x15)  \nTable 68. Rx Error Counter Register (0x15)  \nBit Symbol  Access  Default  Description  \n15:0 Rx_err_counter  RO 0x0 Only valid for 1000M/s and 100M/s.  This \ncounter increase by 1 at the 1st rising of RX_ER \nwhen RX_DV is 1. The counter will hold at \nmaximum 16\'hFFFF and not roll over.  \n6.2.21.  Debug Register\'s Address Offset Register (0x1E)  \nTable 69. Debug Register\'s Ad dress Offset Register (0x1E)  \nBit Symbol  Access  Default  Description  \n15:8 Reserved  RO 0x0 Reserved  \n7:0 Debug Register Address \nOffset  RW 0x0 It\'s the address offset of the debug register that \nwill be Write or Read  \n6.2.22.  Debug Register\'s Data Register (0x1F)  \nTable 70. Debug Register\'s Data Register (0x1F)  \nBit Symbol  Access  Default  Description  \n15:0 Debug Register Datas  RW 0x0 It\'s the data to be written to the debug register \nindicated by the address offset in register 0x1E, \nor the data read out from that debug register.  \n \n6.3. LDS MII Register  \n6.3.1.  LRE control (0x00)  \nTable 71. LRE control (0x00)  \nBit Symbol  Access  Default  Description  \n15 Reset  RW SC  0x0 PHY Software Reset. Writing 1 to this bit \ncauses immediate PHY reset. Once the \noperation is done, this bit is cleared \nautomatically.; 1\'b0: Normal operation; 1\'b1: \nPHY reset  \n14 Loopback  RW 0x0 Loopback control; 1\'b0: disable loopback; 1\'b1: \nenable loopback  \n13 Restart_LDS  RW SC  0x0 1\'b1: restart LDS process  \nMotorcomm YT8618 Datasheet  \n57 \n12 LDS_Enable  RW 0x0 1\'b1: LDS enabled; 1\'b0: LDS disabled  \n11 Power_down  RW 0x0 1 = Power down; 0 = Normal operation; When \nthe port is switched from power down to; \nnormal operation, software reset and Auto -; \nNegotiation are performed even bit[15] RESET \nand b it[9] RESTART_AUTO_NEGOTIATION \nare not set by the user.  \n10 Isolate  RW 0x0 Isolate phy from MII/GMII/RGMII: PHY will \nnot respond to RGMII TXD/TX_CTL, and \npresent high impedance on RXD/RX_CTL.; \n1\'b0: Normal mode; 1\'b1: Isolate mode  \n9:6 Speed_selection  RW 0x0 4\'b0000: 10Mbps; 4\'b1000: 100Mbps; Others: \nreserved  \n5:4 Pair_selection  RW 0x0 2\'b00: 1 pair connection; 2\'b01: 2 pair \nconnections; 2\'b10: 4 pair connections; 2\'b11: \nreserved  \n3 M/S_selection  RW 0x0 1\'b1: manually force local device to master, \nwhen reg 0.12 = 0; 1\'b0: manually force local \ndevice to slave, when reg0.12 = 0  \n2 Force auto negotiation  RW 0x0 1\'b1: manually force local device to auto \nnegotiation state, when reg0.12 = 0  \n1:0 Reserved  RO 0x0 Reserved. Write as 0, ignore on read  \n6.3.2.  LRE status (0x01)  \nTable 72. LRE status (0x01)  \nBit Symbol  Access  Default  Description  \n15:14  Reserved  RO 0x0 Ignore on read  \n13 100Mbps_1 -pair capable  RO 0x0 1\'b1: 100Mbps 1 -pair capable; 1\'b0: Not \n100Mbps 1 -pair capable  \n12 100Mbps_4 -pair capable  RO 0x1 1\'b1: 100Mbps 4 -pair capable; 1\'b0: Not \n100Mbps 4 -pair capable  \n11 100Mbps_2 -pair capable  RO 0x0 1\'b1: 100Mbps 2 -pair capable; 1\'b0: Not \n100Mbps 2 -pair capable  \n10 10Mbps_2 -pair capable  RO 0x0 1\'b1: 10Mbps 2 -pair capable; 1\'b0: Not 10Mbps \n2-pair capable  \n9 10Mbps_1 -pair capable  RO 0x0 1\'b1: 10Mbps 1 -pair capable; 1\'b0: Not 10Mbps \n1-pair capable  \n8 Extended_Status  RO 0x1 Whether support EXTended status register in \n0Fh; 0: Not supported; 1: Supported  \n7 Reserved  RO 0x1 None  \n6 Mf_Preamble_Suppression  RO 0x1 1\'b0: PHY will not accept management frames \nwith preamble suppressed; 1\'b1: PHY will \nMotorcomm YT8618 Datasheet  \n58 \naccept management frames with preamble \nsuppressed  \n5 LDS_Complete  RO 0x0 1\'b1: LDS auto -negotiation complete; 1\'b0: LDS \nauto-negotiation not  complete  \n4 Support_IEEE_802.3 _PHY  RO 0x1 1\'b1: Support IEEE 802.3 PHY operation; 1\'b0: \nNot Support IEEE 802.3 PHY operation  \n3 LDS_Ability  RO 0x1 1\'b1: LDS auto -negotiation capable; 1\'b0: Not \nLDS auto -negotiation capable  \n2 Link_Status  RO 0x0 Link status; 1\'b0: Link is down; 1\'b1: Link is up  \n1 Jabber_Detect  RO LH  0x0 10Baset jabber detected; 1\'b0: no jabber \ncondition detected; 1\'b1: Jabber condition \ndetected  \n0 Extended_Capability  RO LH  0x1 To indicate whether support EXTended \nregisters, to access from address register 1Eh \nand data register 1Fh; 1\'b0: Not supported; 1\'b1: \nSupported  \n6.3.3.  PHY ID (0x02)  \nTable 73. PHY ID (0x02)  \nBit Symbol  Access  Default  Description  \n15:0 PHY_ID  RO 0x4f51  None  \n6.3.4.  PHY ID (0x03)  \nTable 74. PHY ID (0x03)  \nBit Symbol  Access  Default  Description  \n15:0 PHY_ID  RO 0xe889  None  \n6.3.5.  LDS auto -negotiation advertised ability (0x04)  \nTable 75. LDS auto -negotiation advertised ability (0x04)  \nBit Symbol  Access  Default  Description  \n15 Asymmetric_pause  RW 0x0 1\'b1: Advertise asymmetric pause; 1\'b0: \nAdvertise no asymmetric pause  \n14 Pause_capable  RW 0x0 1\'b1: Advertise pause capable; 1\'b0: Advertise \nno pause capable  \n13:6 Reserved  RO 0x0 reserved  \n5 100Mbps_1 -pair capable  RW 0x0 1\'b1: 100Mbps 1 -pair capable; 1\'b0: Not \n100Mbps 1 -pair capable  \n4 100Mbps_4 -pair capable  RW 0x1 1\'b1: 100Mbps 4 -pair capable; 1\'b0: Not \n100Mbps 4 -pair capable  \n3 100Mbps_2 -pair capable  RW 0x0 1\'b1: 100Mbps 2 -pair capable; 1\'b0 : Not \n100Mbps 2 -pair capable  \nMotorcomm YT8618 Datasheet  \n59 \n2 10Mbps_2 -pair capable  RW 0x0 1\'b1: 10Mbps 2 -pair capable; 1\'b0: Not 10Mbps \n2-pair capable  \n1 10Mbps_1 -pair capable  RW 0x0 1\'b1: 10Mbps 1 -pair capable; 1\'b0: Not 10Mbps \n1-pair capable  \n0 Auto negotiation capable  RW 0x1 1\'b1: Auto negotiation capable; 1\'b0: Auto \nnegotiation capable  \n6.3.6.  LDS auto -negotiation advertised control (0x05)  \nTable 76. LDS auto -negotiation advertised control (0x05)  \nBit Symbol  Access  Default  Description  \n15:13  Test_Mode  RW 0x0 Test Mode control  \n12:10  Reserved  RO 0x0 Reserved  \n9 Port_type_preference  RW 0x0 1\'b1: multiport device (Mater); 1\'b0: single -port \ndevice (Salve)  \n8 Ability_field_update  RW SC  0x0 1\'b1: Contents of register 06h are updated; 1\'b0: \nNo updates  \n7:0 Local_field_number  RW 0x0 Local field number of Next Page  message  \n6.3.7.  LDS ability nEXT page transmit (0x06)  \nTable 77. LDS ability Next Page  transmit (0x06)  \nBit Symbol  Access  Default  Description  \n15:0 Next_Page_message  RW 0x0 LDS Next Page  message  \n6.3.8.  LDS link partner ability (0x07)  \nTable 78. LDS link partner ability (0x07)  \nBit Symbol  Access  Default  Description  \n15 Asymmetric_pause  RO 0x0 1\'b1: link partner supports asymmetric pause; \n1\'b0: link partner doesn’t support asymmetric \npause  \n14 Pause_capable  RO 0x0 1\'b1: link partner supports pause capable; 1\'b0: \nlink partner doesn’t support pause capable  \n13:6 Reserved  RO 0x0 None  \n5 100Mbps_1 -pair_capable  RO 0x0 1\'b1: link partner 100Mbps 1 -pair capable; 1\'b0: \nlink partner not 100Mbps 1 -pair capable  \n4 100Mbps_4 -pair_capable  RO 0x0 1\'b1: link partner 100Mbps 4 -pair capable; 1\'b0: \nlink partner not 100Mbps 4 -pair capable  \n3 100Mbps_2 -pair_capable  RO 0x0 1\'b1: link partner 100Mbps 2 -pair capable; 1\'b0: \nlink partner not 100Mbps 2 -pair capable  \n2 10Mbps_2 -pair_capable  RO 0x0 1\'b1: link partner 10Mbps 2 -pair capable; 1\'b0: \nlink partner not 10Mbps 2 -pair capable  \nMotorcomm YT8618 Datasheet  \n60 \n1 10Mbps_1 -pair_capable  RO 0x0 1\'b1: link partner 10Mbps 1 -pair capable; 1\'b0:  \nlink partner not 10Mbps 1 -pair capable  \n0 Reserved  RO 0x0 None  \n6.3.9.  LDS link partner nEXT page message (0x08)  \nTable 79. LDS link partner Next P age message (0x08)  \nBit Symbol  Access  Default  Description  \n15:0 Link_partner_ Next _Page_message  RO 0x0 LDS link partner Next  Page message  \n6.3.10.  LDS link partner Next P age message control (0x09)  \nTable 80. LDS link partner Next P age message control (0x09)  \nBit Symbol  Access  Default  Description  \n15 Next_Page_read_flag  RW SC  0x0 1\'b1: Next  Page has been read  \n14:9 Reserved  RO 0x0 None  \n8 Remote_acknowledge  RO RC  0x0 1\'b1: acknowledge from link partner;  \n7:0 Remote_field_number  RO 0xff Remote field number of Next P age message  \n6.3.11.  LDS  expansion (0x0A)  \nTable 81. LDS expansion (0x0A)  \nBit Symbol  Access  Default  Description  \n15 Downgrade_ability  RO 0x0 1\'b1: LDS speed downgrade  \n14 Master/Slave  RO 0x0 1 = Local PHY configuration resolved to \nMaster; 0 = Local PHY configuration resolved \nto Slave  \n13:12  Connections_pairs  RO 0x0 Number of pairs; 2\'b00: 1 pair; 2\'b01: 2 pairs; \n2\'b10: 4 pairs; 2\'b11: reserved  \n11:0 Estimated_cable_length  RO 0x0 None  \n6.3.12.  LDS Results (0x0B)  \nTable 82. LDS Results (0x0B)  \nBit Symbol  Access  Default  Description  \n15:6 Reserved  RO 0x0 None  \n5 4-pair_100M  RO 0x0 1\'b1: local PHY configuration resolved to 4 -pair \n100M  \n4 Auto_negotiation  RO 0x0 1\'b1: local PHY configuration resolved to AN  \n3 1-pair_100M  RO 0x0 1\'b1: local PHY configuration resolved to 1 -pair \n100M  \n2 1-pair_10M  RO 0x0 1\'b1: local PHY configuration resolved to 1 -pair \n10M  \nMotorcomm YT8618 Datasheet  \n61 \n1 2-pair_100M  RO 0x0 1\'b1: local PHY configuration resolved to IEEE \n100M  \n0 2-pair_10M  RO 0x0 1\'b1: local PHY configuration resolved to IEEE \n10M  \n6.3.13.  LDS Extended status (0x0F)  \nTable 83. LDS Extended status (0x0F)  \nBit Symbol  Access  Default  Description  \n15:10  Reserved  RO 0x0 Reserved  \n9 Local_receiver status  RO 0x0 1\'b1: local receiver ok; 1\'b0: local receiver not \nok \n8 Remote_receiver status  RO 0x0 1\'b1: remote receiver ok; 1\'b0: remote receiver \nnot ok  \n7:0 Idle_error_count  RO 0x0 Number of idle errors since last read  \n6.4. UTP  MMD  Register  \n6.4.1.  PCS control 1 register (MMD3, 0x00)  \nTable 84. PCS control 1 register (MMD3, 0x00)  \nBit Symbol  Access  Default  Description  \n15 Pcs_rst  RW SC  0x0 Setting this bit will set all PCS registers to their \ndefault states. This action also initiate a reset in \nMII 0x0 bit15,  MMD1 and MMD7.  \n14:11  Reserved  RO 0x0 Reserved  \n10 Clock_stoppable  RW SWC  0x0 Not used.  \n9:0 Reserved  RO 0x0 Reserved  \n6.4.2.  PCS status 1 register (MMD3, 0x01)  \nTable 85. PCS status 1 register (MMD3, 0x01)  \nBit Symbol  Access  Default  Description  \n15:12  Reserved  RO 0x0 Reserved  \n11 Tx_lpi_rxed  RO LH  0x0 When read as 1, it indicates that the transmit \nPCS has received low power idle signaling one \nor more times since the register was last read. \nLatch High.  \n10 Rx_lpi_rxed  RO LH  0x0 When read as 1, it indicates that the receive PCS \nhas received low power idle signaling one or \nmore times since the register was last read. \nLatch High.  \nMotorcomm YT8618 Datasheet  \n62 \n9 Tx_lpi_indic  RO 0x0 When read as 1, it indicates that the transmit \nPCS is currently receiving low power idle \nsignals.  \n8 Rx_lpi_indic  RO 0x0 When read as 1, it indicates that the receive PCS \nis currently receiving low power idle signals.  \n7:3 Reserved  RO 0x0 Reserved  \n2 Pcsrx_lnk_status  RO LL  0x0 PCS status, latch low.  \n1:0 Reserved  RO 0x0 Reserved  \n6.4.3.  EEE control and capability register (MMD3, 0x14)  \nTable 86. EEE control and capability register (MMD3, 0x14)  \nBit Symbol  Access  Default  Description  \n15:3 Reserved  RO 0x0 Reserved  \n2 1000BASE -T EEE  RO 0x1 Always 1. EEE is supported for 1000BASE -T \n1 100BASE -TX EEE  RO 0x1 Always 1. EEE is  supported for 100BASE -TX \n0 Reserved  RO 0x0 Reserved  \n6.4.4.  EEE wake error counter (MMD3, 0x16)  \nTable 87. EEE wake error counter (MMD3, 0x16)  \nBit Symbol  Access  Default  Description  \n15:0 Lpi_wake_err_cnt  RO RC \nSWC  0x0 Count wake time faults where the PHY fails to \ncomplete its normal wake sequence within the \ntime required for the specific PHY type.  \n6.4.5.  Local Device EEE Ability (MMD7, 0x3C)  \nTable 88. Local Device EEE Ability (MMD7, 0x3C)  \nBit Symbol  Access  Default  Description  \n15:3 Reserved  RO 0x0 Reserved  \n2 EEE_1000BT  RW 0x0 PHY\'s 1000B ASE -T EEE ability.  \n1 EEE_100BT  RW 0x0 PHY\'s 100B ASE -TX EEE ability.  \n0 Reserved  RO 0x0 Reserved  \n6.4.6.  Link Partner EEE Ability (MMD7, 0x3D)  \nTable 89. Link Partner EEE Ability (MMD7, 0x3D)  \nBit Symbol  Access  Default  Description  \n15:3 Reserved  RO 0x0 Reserved  \n2 LP_ge_eee_ability  RO 0x0 Link partner\'s 1000B ASE -T EEE ability.  \n1 LP_ge_eee_ability  RO 0x0 Link partner\'s 100B ASE -TX EEE ability.  \n0 Reserved  RO 0x0 Reserved  \nMotorcomm YT8618 Datasheet  \n63 \n6.4.7.  Autoneg Result of EEE (MMD7, 0x8000)  \nTable 90. Autoneg Result of EEE (MMD7, 0x8000)  \nBit Symbol  Access  Default  Description  \n15:3 Reserved  RO 0x0 Reserved  \n2 En_ge_eee  RO 0x0 The autoneg result of whether 1000B ASE -T \nEEE is  supported by both sides.  \n1 En_fe_eee  RO 0x0 The autoneg result of whether 100B ASE -TX \nEEE is supported by both sides.  \n0 Reserved  RW 0x0 Reserved  \n \n6.5. UTP  EXT Register   \n6.5.1.  10BT Debug, LPBKs Register (0x0A)  \nTable 91. 10BT Debug, LPBKs Register (0x0A)  \nBit Symbol  Access  Default  Description  \n15:9 Reserved  RO 0x0 Reserved  \n8:6 phy_reg  RW 0x0 Reserved  \n5 rem_phy_lpbk  RW 0x0 control to set UTP to remote phy loopback \nmode or not.  \n4 Ext_lpbk  RW 0x0 control to set UTP to e xternal loopback  mode \nor not . \n3 Reserved  RO 0x1 Reserved  \n2:0 Test_mode_10bt  RW SWC  0x0 Test_mode[2:0] is for 10BASE -Te test mode \nselect:  \n \n6.5.2.  Sleep Control1 (0x27)  \nTable 92. Sleep Control1 (0x27)  \nBit Symbol  Access  Default  Description  \n15 En_sleep_sw  RW 0x1 1 = enable sleep mode: PHY will enter sleep \nmode and close AFE after unplug cable for a \ntimer;  \n14 Pllon_in_slp  RW 0x0 1 = keep PLL on in sleep mode;  \n0 = PLL will be ON and OFF periodly.  \n13:6 Reserved  RO 0x0 Reserved  \n5 Sleeping  RO 0x0 1 = PHY is slept;  \n0 = PHY is waked . \n4 Gate_25m  RO 0x0 Not used.  \n3:0 Reserved  RO 0x0 Reserved  \nMotorcomm YT8618 Datasheet  \n64 \n \n6.5.3.  debug mon1 (0x5A)  \nTable 93. debug mon1 (0x5A)  \nBit Symbol  Access  Default  Description  \n15 Hold_snap_shot  RO 0x0 Valid when EXT 0x58  bit14 en_snap_shot is \nset. \n14:0 Mse0  RO 0x0 Valid when EXT 0x58  bit14 en_snap_shot is \nset, or EXT 0x59  bit15 prob_auto is set. \nCorresponding to these two setting, it is  MDI \nchannel 0\'s MSE at the time snap shot condition \nis met, or at the time this EXT register is being \nread.  \n6.5.4.  debug mon2 (0x5B)  \nTable 94. debug mon2 (0x5B)  \nBit Symb ol Access  Default  Description  \n15 Hold_snap_shot_az  RO 0x0 Valid when EXT 0x58  bit15 en_snap_shot_az is \nset. \n1 = the snap shot condition is met and triggerd  \n14:0 Mse1  RO 0x0 Valid when EXT 0x58  bit14 en_snap_shot is \nset, or EXT 0x59  bit15 prob_auto is set. \nCorresponding to these two setting, it is MDI \nchannel 1\'s MSE at the time snap shot condition \nis met, or at the time this EXT register is being \nread.  \n6.5.5.  debug mon3 (0x5C)  \nTable 95. debug mon3 (0x5C)  \nBit Symbol  Access  Default  Description  \n15 Reserved  RO 0x0 Reserved  \n14:0 Mse2  RO 0x0 Valid when EXT 0x58  bit14 en_snap_shot is \nset, or EXT 0x59  bit15 prob_auto is set. \nCorresponding to these two setting, it is MDI \nchannel 2\'s MSE at the time snap shot condition \nis met, or at the time this EXT register is being \nread.  \n6.5.6.  debug mon4 (0x5D)  \nTable 96. debug mon4 (0x5D)  \nBit Symbol  Access  Default  Description  \n15 Reserved  RO 0x0 Reserved  \nMotorcomm YT8618 Datasheet  \n65 \n14:0 Mse3  RO 0x0 Valid when EXT 0x58  bit14 en_snap_shot is \nset, or EXT 0x59  bit15 prob_auto is set. \nCorresponding to these two setting, it is MDI \nchannel 3\'s MSE at the time snap shot condition \nis met, or at the time this EXT register is being \nread.  \n \n6.6. SDS (1.25G/5G)  MII Register  \n6.6.1.  Basic cont rol register (0x00)  \nTable 97. Basic control register (0x00)  \nBit Symbol  Access  Default  Description  \n15 Reset  RW SC  0x0 PHY Software Reset. Writing 1 to this bit \ncauses immediate PHY reset. Once the \noperation is done, this bit is cleared \nautomatically.  \n14 Loopback  RW 0x0 Internal loopback control , , when it ’s set, \nSGMII/Fiber ’s TX data will be loopbaced to \nRX. \n13 Speed_Selection(LSB)  RW 0x0 LSB of speed_selection[1:0]. Link speed can be \nselected via either the Auto -Negotiation \nprocess, or manual speed selection \nspeed_selection[1:0]. Speed_selection[1:0] is \nvalid when Auto -Negotiation is disabled by \nclearing bit 0.12 to zero.  \n12 Autoneg_En  RW 0x1 1: to enable auto -negotiation;  \n11 Power_down  RW 0x0 1 = Power down  \n10 Isolate  RW 0x0 Isolate SerDes from UTP  or other SerDes \ninterface.  \n9 Re_Autoneg  RW SC  0x0 1 = to restart auto -negotiation;  \n8 Duplex_Mode  RW 0x1 The duplex mode can be selected via either the \nAuto -Negotiation process or manual duplex \nselection. Manual duplex selection is allowed \nwhen Auto -Negotiation is disabled by setting \nbit[12] Autoneg_En  to 0. \n7 Reserved  RW 0x0 Reserved  \n6 Speed_ Selection(MSB)  RW 0x1 See bit13.  \n5:0 Reserved  RO 0x0 Reserved. Write as 0, ignore on read  \nMotorcomm YT8618 Datasheet  \n66 \n6.6.2.  Basic status register (0x01)  \nTable 98. Basic status register (0x01)  \nBit Symbol  Access  Default  Description  \n15 100Base -T4 RO 0x0 PHY doesn\'t support 100BASE -T4 \n14 100Base -X_Fd  RO 0x1 PHY supports 100BASE -X_FD  \n13 100Base -X_Hd  RO 0x0 PHY supports 100BASE -X_HD  \n12 10Mbps_Fd  RO 0x0 PHY supports 10Mbps_Fd  \n11 10Mbps_Hd  RO 0x0 PHY supports 10Mbps_Hd  \n10 100Base -T2_Fd  RO 0x0 PHY doesn\'t support 100Base -T2_Fd  \n9 100Base -T2_Hd  RO 0x0 PHY doesn\'t support 100Base -T2_Hd  \n8 Extended_Status  RO 0x1 1 = Extended status information in Register 15  \n0 = No extended status information in Register \n15 \n7 Unidirect_Ability  RO 0x1 1 = PHY able to transmit from media \nindependent interface regardless of whether the \nPHY has determined that a valid link has been \nestablished;  \n0 = PHY able to transmit from media \nindependent interface only when the PHY has \ndetermined that a valid link has  been established  \n6 Mf_Preamble_Suppression  RO 0x1 1 = PHY will accept management frames with \npreamble suppressed;  \n0 = PHY will not accept management frames \nwith preamble suppressed.  \n5 Autoneg_Complete  RO 0x0 1 = Auto -Negotiation process completed  \n0 = Auto -Negotiation process not completed  \n4 Remote_Fault  RO RC \nSWC LH  0x0 1 = remote fault condition detected  \n0 = no remote fault condition detected  \n3 Autoneg_Ability  RO 0x1 1 = PHY is able to perform Auto -Negotiation  \n0 = PHY is not able to perform  \n2 Link_Status  RO SWC \nLL 0x0 1 = link is up  \n0 = link is down  \n1 Jabber_Detect  RO 0x0 always 0  \n0 Extended_Capability  RO 0x1 To indicate whether support EXTended \nregisters, to access from address register 1Eh \nand data register 1Fh  \n6.6.3.  Sds identification register1  (0x02)  \nTable 99. Sds identification register1 (0x02)  \nBit Symbol  Access  Default  Description  \nMotorcomm YT8618 Datasheet  \n67 \n15:0 Phy_Id  RO 0x4f51  Bits 3 to 18 of the Organizationally Unique \nIdentifier  \n6.6.4.  Sds identification register2 (0x03)  \nTable 100. Sds identification register2 (0x03)  \nBit Symbol  Access  Default  Description  \n15:10  Phy_Id  RO 0x3a  Bits 19 to 24 of the Organizationally Unique \nIdentifier  \n9:4 Type_No  RO 0x8 6 bits manufacturer\'s type number  \n3:0 Revision_No  RO 0x9 4 bits manufacturer\'s revision number  \n6.6.5.  Auto -Negotiation advertisement (0x04)  \nTable 101. Auto -Negotiation advertisement (0x04)  \nBit Symbol  Access  Default  Description  \n15 Next_Page  RW 0x0 Reserved.  \nNext page exchange of SGMII/1000BASE -X \nAuto -negotiation is not supported in this IC  \n14 Ack RO 0x0 Always 0  \n13:12  Remote_Fault  RO 0x0 Always 0  \n11:9 Reserved  RO 0x0 Reserved  \n8 Asymmetric_Pause  RW 0x1 This bit is updated immediately after the writing \noperation; however the configuration does not \ntake effect until any of the following occurs:  \nSoftware reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is triggered by \nwriting register 0x0 bit[9]  \n• The port is switched from power  down to \nnormal operation by writing register 0x0 bit[11]  \n• Link goes down  \n1 = Asymmetric Pause  \n0 = No asymmetric Pause  \n7 Pause  RW 0x1 This bit is updated immediately after the writing \noperation; however the configuration does not \ntake effect until any of  the following occurs:  \n• Software reset is asserted by writing register \n0x0 bit[15]  \n• Restart Auto -Negotiation is triggered by \nwriting register 0x0 bit[9]  \n• The port is switched from power down to \nnormal operation by writing register 0x0 bit[11]  \n• Link goes down  \nMotorcomm YT8618 Datasheet  \n68 \n1 = Symmetric Pause  \n0 = No symmetric Pause  \n6 Half_duplex  RW 0x0 Half duplex ability  \n5 Full_duplex  RW 0x1 Full duplex ability  \n4:0 Reserved  RO 0x0 Reserved  \n6.6.6.  Auto -Negotiation link partner ability (0x05)  \nTable 102. Auto -Negotiation link partner ability (0x05)  \nBit Symbol  Access  Default  Description  \n15 Next_Page _or_Link  RO SWC  0x0 Received Code Word Bit 15 . \nIt’s Next page in 1000BASE -X auto -\nnegotiation, and link status or 0 in SGMII auto -\nnegotiation.  \n14 ACK  RO SWC  0x0 Acknowledge. Received Code Word Bit 14  \n13:12  REMOTE_FAULT  RO SWC  0x0 Remote Fault. Received Code Word Bit 13:12  \n11:9 RESERVED  RO 0x0 Reserved. Received Code Word Bit 11:9  \n8:7 PAUSE  RO SWC  0x0 Pause. Received Code Word Bit 8:7  \n6 HALF_DUPLEX  RO SWC  0x0 Half duplex. Received Code Word Bit 6  \n5 FULL_DUPLEX  RO SWC  0x0 Full duplex. Received Code Word Bit 5  \n4:0 RESERVED  RO 0x0 Reserved. Received Code Word Bit 4:0  \n6.6.7.  Auto -Negotiation expansion register (0x06)  \nTable 103. Auto -Negotiation expansion register (0x06)  \nBit Symbol  Access  Default  Description  \n15:3 Reserved  RO 0x0 Reserved  \n2 Local N ext Page able  RO 0x0 1 = Local Device supports N ext Page  \n1 Page received  RO RC \nLH 0x0 1 = A new page is received  \n0 Reserved  RO 0x0 Reserved  \n6.6.8.  Auto -Negotiation NEXT Page register (0x07)  \nTable 104. Auto -Negotiation N ext Page register (0x07)  \nBit Symbol  Access  Default  Description  \n15:0 Next Page  RO 0x0 always be 0  \n6.6.9.  Auto -Negotiation link partner Received N ext Page register (0x08)  \nTable 105. Auto -Negotiation link partner Received N ext Page register (0x08)  \nBit Symbol  Access  Default  Description  \n15:0 Link Partner N ext Page  RO 0x0 always be 0  \nMotorcomm YT8618 Datasheet  \n69 \n6.6.10.  Extended status register (0x0F)  \nTable 106. Extended status register (0x0F)  \nBit Symbol  Access  Default  Description  \n15 1000BASE -X Full Duplex  RO 0x1 1 = PHY supports 1000BASE -X Full Duplex  \n14 1000BASE -X Half Duplex  RO 0x0 1 = PHY supports 1000BASE -X Half Duplex.  \n13 1000BASE -T Full Duplex  RO 0x0 1 = PHY supports 1000BASE -T Full Duplex  \n12 1000BASE -T Half Duplex  RO 0x0 1 = PHY supports 1000BASE -T Half Duplex  \n11:0 Reserved  RO 0x0 Always 0  \n6.6.11.  Sds specific status register (0x11)  \nTable 107. Sds specific status register (0x11)  \nBit Symbol  Access  Default  Description  \n15:14  Speed_mode  RO 0x0 11 = Reserved  \n10 = 1000 Mbps  \n01 = 100 Mbps  \n00 = 10 Mbps  \n13 Duplex  RO 0x0 1 = Full -duplex  \n0 = Half -duplex   \n12:11  Pause  RO 0x0 Pause to mac  \n10 Link status real -time RO 0x0 1 = Link up  \n0 = Link down  \n9 Rx_lpi_active  RO 0x0 rx LPI is active  \n8 Duplex_error  RO 0x0 realtime duplex error  \n7 En_flowctrl_rx  RO 0x0 1 = Transmit pause enabled  \n0 = Transmit pause disabled  \n6 En_flowctrl_tx  RO 0x0 1 = Receive pause enabled  \n0 = Receive pause disabled  \n5:4 Ser_mode_cfg  RO 0x0 realtime serdes working mode.  \n00: SG_MAC;  \n01: SG_PHY;  \n10: FIB_1000;  \n11: FIB_100.  \n3:1 Xmit  RO 0x0 realtime transmit statemachine.  \n001: Xmit Idle;  \n010: Xmit Config;  \n100: Xmit Data.  \n0 Syncstatus  RO 0x0 realtime Serdes PCS syncstatus  \nMotorcomm YT8618 Datasheet  \n70 \n6.6.12.  100fx cfg (0x14)  \nTable 108. 100fx cfg (0x14)  \nBit Symbol  Access  Default  Description  \n15 Force_sg_status  RW 0x1 Reserved  \n13:12  Pause_to_mac_100fx  RW 0x3 Pause setting to mac in 100fx mode  \n11:0 Reserved  RO 0x0 Reserved  \n6.6.13.  receive err counter mon (0x15)  \nTable 109. receive err counter mon (0x15)  \nBit Symbol  Access  Default  Description  \n15:0 error_counter_rx  RO SWC  0x0 This counter increase by 1 at the 1st rising of \nRX_ER when RX_DV is 1. The counter will \nhold at maximum 16\'hFFFF and not roll over.  \n6.6.14.  lint fail counter mon (0x16)  \nTable 110. lint fail counter mon (0x16)  \nBit Symbol  Access  Default  Description  \n15:8 Reserved  RO 0x0 Reserved  \n7:0 Link_fail_cnt  RO SWC \nRC 0x0 link fail counter . This counter increase s by 1 \neach time the SerDes link goes down . \n6.7. SDS(5G) EXT Register  \n6.7.1.  bp_serdes_link_rst  (0x00)  \nTable 111. bp_serdes_link_rst  (0x00)  \nBit Symbol  Access  Default  Description  \n15 bp_serdes_link_rst  RW 0x0 1: to not reset the bridge between PHY and \nserdes when serdes is link down;  \n0: to reset the bridge.  \n14 sgtx_fifo_en  RW 0x0 1: to enable the SGMII TX FIFO so preamble \nwill not be dropped to align tx_even;  \n0: to bypass the SGMII TX FIFO.  \n13 en_swrst_selfclr  RW 0x0 1: serdes SW reset in  EXT 0x2 bit15  is self  \ncleared;  \n0: it\'s not selfcleared, should be write as 0 to \nclear. \n12 en_pcsrst_selfclr  RW 0x0 1: serdes PCS SW reset in EXT 0x2 bit8  is \nselfcleared;  \n0: it\'s not selfcleared, should be write as 0 to \nclear. \nMotorcomm YT8618 Datasheet  \n71 \n11 en_sw_reset_ana  RW 0x0 1: to enable serdes SW reset to reset analog \nTX/RX divider, TX/RX data path and PI code;  \n0: to disable serdes SW reset to reset analog \nTX/RX divider, TX/RX data path and PI code.  \n10 en_an_on_align_done  RW 0x1 1: to enable SGMII/1000B ASE -X restart \nautoneg when RX alignment is done;  \n0: to disable.  \n9:0 Reserved  RO 0x0 Reserved  \n \n6.7.2.  sds analog digital interface cfg (0x02)  \nTable 112. sds analog digital interface cfg (0x02)  \nBit Symbol  Access  Default  Description  \n15 Sw_reset  RW 0x0 SerDes software reset, high active; ext.0.13 \ncontrol it to be self clear or not,  by default it\'s \nnot self clear.  \n14 Tx_clk_sel  RW 0x0 select tx clock phase from analog. 1: inverted; \n0: non -inverted.  \n13 Rx_clk_sel  RW 0x1 select rx clock phase from analog, 1: inverted; \n0: non -inverted.  \n12 Rx_clk_cdr_sel  RW 0x1 select CDR\'s rx clock phase from analog, 1: \ninverted; 0: non -inverted.  \n11 Rot_clk_sel  RW 0x0 select rx clock phase used to latch rotator \nsetting, 1: inverted; 0: non -inverted.  \n10 Loopback  RW 0x0 sds internal loopback, for QSGMII, all 4 \nchannels\' TX are loopbacked to RX.  \n9 Reserved  RO 0x0 always 0.  \n8 pcs_sw_reset  RW 0x0 SerDes PCS software reset, high active; ; \next.0.12 control it to be self clear or not,  by \ndefault it\'s not self clear.  \n7 Tx_data_mlsb_sel  RW 0x0 1: swap msb and lsb for tx data to analog  \n6 Rx_data_mlsb_sel  RW 0x1 1: swap msb and lsb of rx data from analog . \n5 Tx_data_pol_sel  RW 0x0 1: 1 map to 0 and 0 map to 1 for tx data to \nanalog  \n4 Rx_data_pol_sel  RW 0x0 1: 1 map to 0 and 0 map to 1 for rx data from \nanalog  \n3 Cdr_data_mlsb_sel  RW 0x0 1: swap msb and lsb of rx data for cdr from \nanalog  \n2:1 Reserved  RW 0x0 Reserved  \n0 Reserved  RO 0x0 Reserved  \nMotorcomm YT8618 Datasheet  \n72 \n6.7.3.  sds prbs cfg1 (0x05)  \nTable 113. sds prbs cfg1 (0x05)  \nBit Symbol  Access  Default  Description  \n15 En_prbs  RW 0x0 enable TX PRBS or self -defined pattern, the \npattern type is determined by  bit8 \nTest_mode_prbs31  and bit7:5 test_mode.  \n14 En_bert  RW 0x0 enable Bit Error Rate Test;  \n13 Prbs_invert  RW 0x0 TX error injection function, it has highest \npolarity than prbs_err_once and prbs_err_cont. \n1: to send polarity inverted PRBS or self -\ndefined pattern;  \n12 Prbs_err_cont  RW 0x0 TX error injection function, it has the lowest \npolarity.1: to inject error on TX pattern \ncontinuously and periodic, the period is \ncontrolled by prbs_err_rate.  \n11:10  Prbs_err_rate  RW 0x0 It’s valid only when prbs_err_cont is 1.  \n2\'b00: inject one error every 1024 cycles;  \n2\'b01: inject one error every 2048 cycles;  \n2\'b10: inject one error every 4 096 cycles;  \n2\'b11: inject one error every 8192 cycles;  \n9 Prbs_err_once  RW 0x0 TX error injection function.At the rising of this \nbit, to send polarity inverted PRBS or self -\ndefined pattern for one cycle;  \n8 Test_mode_prbs31  RW 0x0 1: PRBS31, bit7:5 test_mo de[2:0] has no \neffect.0: not PRBS31, bit7:5 test_mode[2:0] \ntake effect then.  \n7:5 Test_mode  RW 0x0 Control the TX pattern in test mode:  3\'h0, \nPRBS7; 3\'h1, PRBS10; 3\'h2, Fix pattern, the fix \npattern is controlled by Ext.6;3\'h3, 010101…; \n3\'h4, 00110011…; 3\'h5, \n00000_11111_00000_11111…; 3\'h6, \n0000_0000_00_1111_1111_11…; 3\'h7, \nIncrease pattern, 0 ->1023 ->0->1023…  \n4:0 Reserved  RO 0x0 Reserved  \n6.7.4.  sds prbs cfg2 (0x06)  \nTable 114. sds prbs cfg2 (0x06)  \nBit Symbol  Access  Default  Description  \n15:0 Fix_pattern_15_0  RW 0x0 fix pattern transmited in test_mode 2  \nMotorcomm YT8618 Datasheet  \n73 \n6.7.5.  sds prbs cfg2 (0x07)  \nTable 115. sds prbs cfg2 (0x07)  \nBit Symbol  Acces s Default  Description  \n15:4 Reserved  RO 0x0 Reserved  \n3:0 Fix_pattern_19_16  RW 0x0 fix pattern transmited in test_mode 2  \n \n6.7.6.  sds prbs mon1 (0x08)  \nTable 116. sds prbs mon1 (0x08)  \nBit Symbol  Access  Default  Description  \n15:9 Reserved  RO 0x0 Reserved  \n8 Err RO 0x0 Err flag after PRBS has synchronized  \n7:2 Reserved  RO 0x0 Reserved  \n1 bisync_latch_low  RO LL  0x0 PRBS test synchronization status, once the sync \nis lost, this bit will latch low, until it\'s been read \nout. \n0 Bitsync  RO 0x0 real time PRBS test synchronization status  \n6.7.7.  sds prbs mon2 (0x09)  \nTable 117. sds prbs mon2 (0x09)  \nBit Symbol  Access  Default  Description  \n15:0 Err_cnt_15_0  RO 0x0 real time lowest 16 bits received error bit \ncounter  \n6.7.8.  sds prbs mon3 (0x0A)  \nTable 118. sds prbs mon3 (0x0A)  \nBit Symbol  Access  Default  Description  \n15:0 Err_cnt_31_16  RO 0x0 real time highest 16 bits received error bit \ncounter  \n6.7.9.  sds prbs mon4 (0x0B)  \nTable 119. sds prbs mon4 (0x0B)  \nBit Symbol  Access  Default  Description  \n15:0 Good_cnt_15_0  RO 0x0 real time lowest 16 bits received good bit \ncounter  \n6.7.10.  sds prbs mon5 (0x0C)  \nTable 120. sds prbs mon5 (0x0C)  \nBit Symbol  Access  Default  Description  \n15:0 Good_cnt_31_16  RO 0x0 real time highest 16 bits received good bit \nMotorcomm YT8618 Datasheet  \n74 \ncounter  \n6.7.11.  analog cfg2 (0xA1)  \nTable 121. analog cfg2 (0xA1)  \nBit Symbol  Access  Default  Description  \n15:12  Tx_driver_stg2  RW 0xA TX driver stage2 amplitude control  \nbit<3:2>: 00 +0mA 01: +2.5mA 10:+2.5mA \n11:+5mA  \nbit<1:0>: 00 +0mA 01: +0.625mA 10: \n+1.25mA 11:+2.5mA  \n11 Tx_driver_stg1  RW 0x1 TX driver stage1 amplitude control  \n10:8 Reserved  RO 0x0 Reserved  \n7:6 vb_tx_term  RW 0x2 tx output common mode voltage when tx power \ndown  \n00: 0.7V    01:0.8V  \n10:0.9V    11:1V  \n5 tx_vamp_post  RW 0x0 TX driver post stage1 amplitude control.  \n4 Reserved  RO 0x0 always 0.  \n3:1 tx_driver_post  RW 0x7 TX driver stage2 de -emphasize control  \nbit<2>: 0 +0mA, 1: +2.5mA  \nbit<1:0>:  \n00: +0mA  \n01: +0.625mA  \n10: +1.25mA  \n11:+2.5mA  \n0 Tx_pd  RW 0x0 power down analog tx  \n \nMotorcomm YT8618 Datasheet  \n75 \n7. Timing and DC/AC Characteristics  \n7.1. DC Characteristics  \nTable 122. DC Characteristics  \nSymbol  Parameter  Min Typ Max  Units  \nDVDDIO, AVDDH, \nSVDDH  3.3V Supply Voltage  3.135 3.30 3.465 V \nDVDDL, AVDDL , \nSVDDL, PLLVDDL  1.2V Supply Voltage  1.14 1.20  1.26 V \nVoh High Level Output Voltage  2.4 - - V \nVol Low Level Output Voltage  - - 0.4 V \nVih High Level Input Voltage  DVDDIO -0.7 - - V \nVil Low Level Input  Voltage  - - GND+0.7  V \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nMotorcomm YT8618 Datasheet  \n76 \n7.2. AC Characteristics  \n7.2.1.  QSGMII Differential Transmitter Characteristics  \nTable 123. QSGMII Differential Transmitter Characteristics  \nSymbol  Parameter  Min Typ Max  Units  \nUI Unit Interval  - 200 - ps \nT_X1  Eye Mask  - - 0.15 UI \nT_X2  Eye Mask  - - 0.4 UI \nT_Y1  Eye Mask  200 - - mV \nT_Y2  Eye Mask  - - 450 mV \nTTX-JITTER  Output Jitter  - - 0.30 UI \nTTx-RISE Output Rise Time  30 - - ps \nTTX-FALL Output Fall Time  30 - - ps \nRTX Differential Resistance  80 100 120 ohm \nCTX AC Coupling Capacitor  75 100 200 nF \nLTX Transmit Length in PCB (FR4)  - - 10 inch \n \n0VT_Y1T_Y2\n-T_Y1\n-T_Y2Amplitude\nT_X1 T_X2 1-T_X2 1-T_X1 0.0 1.0\nTime UI\n \nFigure 12. QSGMII Differential Transmitter Eye Diagram  \n \n7.2.2.  QSGMII Differential Receiver Characteristics  \nTable 124. QSGMII Differential Receiver Characteristics  \nSymbol  Parameter  Min Typ Max  Units  \nMotorcomm YT8618 Datasheet  \n77 \nUI Unit Interval  - 200 - ps \nR_X1  Eye Mask  - - 0.3 UI \nR_Y1  Eye Mask  50 - - mV \nR_Y2  Eye Mask  - - 600 mV \nTRX-JITTER  Input Jitter Tolerance  - - 0.60 UI \nRRX Differential Resistance  80 100 120 ohm \n \n0VR_Y1R_Y2\n-R_Y1\n-R_Y2Amplitude\nR_X1 0.5 1-R_X1 0.0 1.0\nTime UI\n \nFigure 13. QSGMII Differential Receiver Eye Diagram  \n \n \n \n \n \n \n \n \n \n \n7.2.3.  SGMII Differential Transmitter Characteristics  \nTable 125. SGMII Differential Transmitter Characteristics  \nSymbol  Parameter  Min Typ Max  Units  Notes  \nUI Unit Interval  799.94  800 800.06  ps 800ps ±  75ppm  \nT_X1  Eye Mask  - - 0.1875 UI - \nMotorcomm YT8618 Datasheet  \n78 \nT_X2  Eye Mask  - - 0.4 UI - \nT_Y1  Eye Mask  200 - - mV - \nT_Y2  Eye Mask  - - 450 mV - \nVTX-DIFFp -p Output Differential \nVoltage  400 700 900 mV - \nTTX-EYE Minimum TX Eye Width  0.625 - - UI - \nTTX-JITTER  Output Jitter  - - 0.375 UI TTX-JITTER -MAX = 1 - TTX-EYE -MIN \n= 0.3 75UI \nRTX Differential Resistance  80 100 120 ohm - \nCTX AC Coupling Capacitor  75 100 200 nF - \nLTX Transmit Length in \nPCB (FR4)  - - 10 inch - \n \n0VT_Y1T_Y2\n-T_Y1\n-T_Y2Amplitude\nT_X1 T_X2 1-T_X21-T_X1 0.0 1.0\nTime UIVTX-DIFFp-p-MIN VTX-DIFFp-p-MAXTTX-EYE-MIN\n \nFigure 14. SGMII Differential Transmitter Eye Diagram  \n \n \n \n7.2.4.  SGMII Differential Receiver Characteristics  \nTable 126. SGMII Differential Receiver Characteristics  \nSymbol  Parameter  Min Typ Max  Units  Notes  \nUI Unit Interval  799.94  800 800.06  ps 800ps ±  75ppm \nR_X1  Eye Mask  - - 0.3125  UI - \nMotorcomm YT8618 Datasheet  \n79 \nR_Y1  Eye Mask  50 - - mV - \nR_Y2  Eye Mask  - - 1000  mV - \nVRX-DIFFp -p Input Differential Voltage  100 - 2000  mV - \nTRX-EYE Minimum RX Eye Width  0.375  - - UI - \nTRX-JITTER  Input Jitter Tolerance  - - 0.625 UI TRX-JITTER -MAX = 1 - \nTRX-EYE -MIN  = 0.6 25UI \nRRX Differential Resistance  80 100 120 ohm - \n0VR_Y1R_Y2\n-R_Y1\n-R_Y2Amplitude\nR_X1 0.5 1-R_X1 0.0 1.0\nTime UITRX-EYE-MIN\nVRX-DIFFp-p-MIN VRX-DIFFp-p-MAX\n \nFigure 15. SGMII  Differential Receiver Eye Diagram  \n \n \n \n \n \n \n \n \n \n \n7.2.5.  1000BASE -X Differential Transmitter Characteristics  \nTable 127. 1000BASE -X Differential Transmitter Characteristics  \nSymbol  Parameter  Min Typ Max  Units  Notes  \nUI Unit Interval  799.94  800 800.06  ps 800ps ±  75ppm  \nT_X1  Eye Mask  - - 0.1875 UI - \nT_X2  Eye Mask  - - 0.4 UI - \nMotorcomm YT8618 Datasheet  \n80 \nT_Y1  Eye Mask  200 - - mV - \nT_Y2  Eye Mask  - - 450 mV - \nVTX-DIFFp -p Output Differential \nVoltage  400 700 900 mV - \nTTX-EYE Minimum TX Eye Width  0.625 - - UI - \nTTX-JITTER  Output Jitter  - - 0.375 UI TTX-JITTER -MAX = 1 - TTX-EYE -MIN \n= 0.375UI  \nRTX Differential Resistance  80 100 120 ohm - \nCTX AC Coupling Capacitor  75 100 200 nF - \nLTX Transmit Length in \nPCB (FR4)  - - 10 inch - \n \n0VT_Y1T_Y2\n-T_Y1\n-T_Y2Amplitude\nT_X1 T_X2 1-T_X21-T_X1 0.0 1.0\nTime UIVTX-DIFFp-p-MIN VTX-DIFFp-p-MAXTTX-EYE-MIN\n \nFigure 16. 1000BASE -X Differential Transmitter Eye Diagram  \n \n \n7.2.6.  1000BASE -X Differential Receiver Characteristics  \nTable 128. 1000BASE -X Differential Receiver Characteristics  \nSymbol  Parameter  Min Typ Max  Units  Notes  \nUI Unit Interval  799.94  800 800.06  ps 800ps ±  75ppm  \nR_X1  Eye Mask  - - 0.3125  UI - \nR_Y1  Eye Mask  50 - - mV - \nR_Y2  Eye Mask  - - 1000  mV - \nMotorcomm YT8618 Datasheet  \n81 \nVRX-DIFFp -p Input Differential Voltage  100 - 2000  mV - \nTRX-EYE Minimum RX Eye Width  0.375  - - UI - \nTRX-JITTER  Input Jitter Tolerance  - - 0.625 UI TRX-JITTER -MAX = 1 - \nTRX-EYE -MIN  = 0.625UI  \nRRX Differential Resistance  80 100 120 ohm - \n \n0VR_Y1R_Y2\n-R_Y1\n-R_Y2Amplitude\nR_X1 0.5 1-R_X1 0.0 1.0\nTime UITRX-EYE-MIN\nVRX-DIFFp-p-MIN VRX-DIFFp-p-MAX\n \nFigure 17. 1000BASE -X Differential Receiver Eye Diagram  \n \n7.2.7.  MDC /MDIO  Interface Characteristics  \nMDIOData \nInputData  OutputMDCt3 t2\nt4 t5 t6\n \nFigure 18. MDC /MDIO Timing Parameters  \n \nTable 129. MDC /MDIO Interface Characteristics  \nSymbol  Description  Min Typ Max  Units  \nt1 MDC Clock Period  80 - - ns \nMotorcomm YT8618 Datasheet  \n82 \nt2 MDC High Time  32 - - ns \nt3 MDC Low Time  32 - - ns \nt4 MDIO to MDC Rising Setup Time (Data Input)  10 - - ns \nt5 MDIO to MDC Rising Hold Time (Data Input)  10 - - ns \nt6 MDIO Valid from MDC rising edge (Data Output)  0 - 20 ns \n7.2.8.  Serial LED Timing  \n...\n......\n...t2t3\nt1\nLEDCK\nLEDDAt4\n \nFigure 19. MDC /MDIO Timing Parameters  \n \nTable 130. MDC/M DIO Interface Characteristics  \nSymbol  Description  Min Typ Max  Units  \nt1 Serial LED Clock Cycle Time  - 160 - ns \nt2 Serial LED Clock On/Off Duration  - 5.68 - us \nt3 Serial LED Burst Cycle Time  - 32 - ms \nt4 LEDDA  Valid from LEDCK  falling  edge  0 - - ns \n7.3. Crystal Requirement  \nTable 131. Crystal Requirement  \nSymbol  Description  Min Typ Max  Unit \nFref Parallel Resonant Crystal Reference Frequency  - 25 - MHz  \nFref Tolerance  Parallel Resonant Crystal Reference Frequency Tolerance  -50 - 50 ppm \nFref Duty Cycle  Reference Clock Input Duty Cycle  40 - 60 % \nESR Equivalent Series Resistance  - - 50 ohm \nDL Drive Level  - - 0.5 mW \nVih Crystal output high level  1.5 - - V \nVil Crystal output low level  - - 0.4 V \n \n \nMotorcomm YT8618 Datasheet  \n83 \n7.4. Oscillator/External Clock Requirement  \nTable 132. Oscillator/External Clock Requirement  \nParameter  Min Typ Max  Unit \nFrequency  - 25 - MHz  \nFrequency tolerance  -50 - 50 PPM  \nDuty Cycle  40 - 60 % \nVih 1.5 - - V \nVil - - 0.4 V \nRise Time (10%~90%)  - - 10 ns \nFall Time (10%~90%)  - - 10 ns \nRMS Jitter  (12kHz~20MHz  ) - - 1 ps \n \nMotorcomm YT8618 Datasheet  \n84 \n8. Power Requirements  \n8.1. Absolute Maximum Ratings  \nTable 133. Absolute Maximum Ratings  \nDescription  Symbol  Min Max  Unit \n3.3 V power supply  DVDDIO, AVDDH , SVDDH  -0.3 3.63 V \n1.2 V power supply  DVDDL, AVDDL ,SVDDL, PLLVDDL  -0.2 1.32 V \nJunction Temperature  - 125 °C \nStorage Temperature  -45 125 °C \n \n8.2. Recommended Operating Conduction  \nTable 134. Recommended Operating Conduction  \nDescription  Symbol  Min Typ Max  Unit \n3.3 V power supply  DVDDIO , AVDDH, SVDDH  3.135 3.30  3.465 V \n1.2 V power supply  DVDDL, AVDDL , SVDDL, PLLVDDL  1.14  1.20  1.26  V \nAmbient Operation Temperature Ta Commercial  0.00  - 70.00  °C \nAmbient Operation Temperature Ta Industry  -40.00  - 85.00  °C \n \n8.3. Power and Reset Sequence  \nAVDDL /DVDDL /\nSVDDL /PLLVDDL\nRESET\nGNDGNDT3\nGND\nT4AVDDH /DVDDH /\nSVDDH\n \nFigure 20. Power and Reset Sequence  \n \nTable 135. Power and Reset Sequence  \nSymbol  Description  Min Typ Max  Units  \nT1 The duration from all powers steady to reset signal release \nto high . 10 - - ms \nMotorcomm YT8618 Datasheet  \n85 \nT2 The duration of reset signal remain low timing . 10 - - ms \nT3 AVDDH/DVDDH/SVDDH power rising time . 0.5 - - ms \nT4 AVDDL/DVDDL/SVDDL/PLLVDDL power rising time . 0.5 - - ms \n \n8.4. Power Ripple  \nThe ripple  of AVDDH /DVDDH/SVDDH should  be less then 50mV . \nThe ripple  of AVDDL/DVDDL/SVDDL /PLLVDDL  should  be less than 30mV.  \n \n8.5. Power  Consumption  \n8.5.1.  QSGMII x 2 + Copper x 8  \nTable 136. QSGMII x 2 + Copper x 8  Power Consumption  \nCondition  AVDDH  \n(mA)  DVDDH  \n(mA)  SVDDH  \n(mA)  AVDDL  \n(mA)  DVDDL  \n(mA)  SVDDL  \n(mA)  Power  \nConsumption  \n(mW)  \nReset  46.2 0.1 2.1 2.2 12.1 6 184.08  \nPower Down  46.8 0 2.1 2.8 11.8 6.8 187.05  \nLink Up @1000Mbps  557.6  5.9 30.7 360.4  775.9  106.5  3452.22  \nTraffic @1000Mbps  556.2  5.9 30.8 361 890.2  106.9  3586.29  \nNote:  Test by TT IC with VDDH  = 3.3V and VDDL = 1.2V  at room temperature . \n \n8.5.2.  QSGMII x 1 + SGMII x 1 + Copper x 5  \nTable 137. QSGMII x 1 + SGMII x 1 + Copper x 5  Power Consumption  \nCondition  AVDDH  \n(mA)  DVDDH  \n(mA)  SVDDH  \n(mA)  AVDDL  \n(mA)  DVDDL  \n(mA)  SVDDL  \n(mA)  Power  \nConsumption  \n(mW)  \nPower Down  46.8 0 2.1 2.8 11.7 7.5 187.77  \nLink Up @1000Mbps  370.4  5.9 30.4 231.2  496.4  99.6 2334.75  \nTraffic @1000Mbps  369.3  5.9 30.4 231.5  572 100 2422.68  \nNote:  Test by TT IC with VDDH = 3.3V and VDDL = 1.2V  at room temperature . \n \n8.5.3.  QSGMII x 1 + Copper x 3 + Combo x 1  \nTable 138. QSGMII x 1 + Copper x 3 + Combo x 1  Power Consumption  \nCondition  AVDDH  \n(mA)  DVDDH  \n(mA)  SVDDH  \n(mA)  AVDDL  \n(mA)  DVDDL  \n(mA)  SVDDL  \n(mA)  Power  \nConsumption  \n(mW)  \nMotorcomm YT8618 Datasheet  \n86 \nPower Down  46.8 0 2.1 2.8 11.7 7.5 187.77  \nLink Up @1000Mbps  \n(Combo is Copper)  300.1  5.9 30.4 182.2  403.8  56.3 1880.88  \nTraffic @1000Mbps  \n(Combo is Copper)  299.3  5.9 30.4 182.3  465.3  56.8 1952.76  \nLink Up @1000Mbps  \n(Combo is Fiber)  235.2  5.9 30.4 137.1  316.7  99.4 1559.79  \nTraffic @1000Mbps  \n(Combo is Fiber)  234.7  5.9 30.4 137.2  364.6  100 1616.46  \nNote:  Test by TT IC with VDDH = 3.3V and VDDL = 1.2V  at room temperature . \n \n8.5.4.  SGMII x 2 + Copper x 2  \nTable 139. SGMII x 2 + Copper x 2  Power Consumption  \nCondition  AVDDH  \n(mA)  DVDDH  \n(mA)  SVDDH  \n(mA)  AVDDL  \n(mA)  DVDDL  \n(mA)  SVDDL  \n(mA)  Power  \nConsumption  \n(mW)  \nPower Down  46.8 0 2.1 2.8 11.7 8.2 188.61  \nLink Up @1000Mbps  182.4  5.9 30.2 101.7  213.2  93.3 1210.89  \nTraffic @1000Mbps  182.1  5.9 30.2 101.8  245.9  93.8 1249.86  \nNote:  Test by TT IC with VDDH = 3.3V and VDDL = 1.2V  at room temperature . \n \n8.5.5.  SGMII x 1 + Combo x 1  \nTable 140. SGMII x 1 + Combo x 1  Power Consumption  \nCondition  AVDDH  \n(mA)  DVDDH  \n(mA)  SVDDH  \n(mA)  AVDDL  \n(mA)  DVDDL  \n(mA)  SVDDL  \n(mA)  Power  \nConsumption  \n(mW)  \nPower Down  46.8 0 2.1 2.8 11.7 8.2 188.61  \nLink Up @1000Mbps  \n(Combo is Copper)  117.6  0 30.1 52.1 115.7  50.4 749.25  \nTraffic @1000Mbps  \n(Combo is Copper)  117.5  0 30.1 52.1 132.6  50.6 769.44  \nLink Up @1000Mbps  \n(Combo is Fiber)  46.8 0 30.1 2.8 24 93 397.53  \nTraffic @1000Mbps  \n(Combo is Fiber)  46.8 0 30.1 2.8 24.9 93.4 399.09  \nNote:  Test by TT IC with VDDH = 3.3V and VDDL = 1.2V  at room temperature . \n \nMotorcomm YT8618 Datasheet  \n87 \n8.6. Maximum Power Consumption  \nTable 141. Maximum  Power  Consumption   \nCondition  AVDDH  \n(mA)  DVDDH  \n(mA)  SVDDH  \n(mA)  AVDDL  \n(mA)  DVDDL  \n(mA)  SVDDL  \n(mA)  Power  \nConsumption  \n(mW)  \nReset  49 0.1 2.2 2.3 12.8 6.4 195.09  \nPower Down  49.6 0 2.2 3 12.5 7.2 198.18  \nLink Up @1000Mbps  591.1  6.3 32.5 382 822.5  112.9  3659.55  \nTraffic @1000Mbps  589.6  6.3 32.6 382.7  943.6  113.3  3801.57  \nNote: Test  by FF corner IC in QSGMII x 2 + Copper x 8  mode with VDDH = 3. 3V and VDDL = 1.2V  at high \ntemperature  85℃.  \n \nMotorcomm YT8618 Datasheet  \n88 \n9. Thermal  Characteristics  \n9.1. Thermal Resistance  \nTable 142. Thermal Resistance  \nSymbol  Parameter  Condition  Typ Units  \nθJA Thermal resistance - junction to ambient  \nθJA = (TJ - TA)/ P  \nP = Total power dissipation  JEDEC 3.0 in. x 4.5 in. 4 -layer \nPCB with no air flow  TA=25 °C 20.79  °C/W  \nJEDEC 3.0 in. x 4.5 in. 4 -layer \nPCB with no air flow TA=85 °C 18.98 °C/W  \nθJC Thermal resistance - junction to case  \nθJC = (TJ - TC)/ Ptop  \nPtop = Power dissipation from the top of \nthe package  JEDEC with no air flow  14.69  °C/W  \nθJB Thermal resistance - junction to board  \nθJB = (TJ - TB)/ Pbottom  \nPbottom = Power dissipation from the \nbottom of the package to the PCB \nsurface.  JEDEC with no air flow  9.78 °C/W  \n \nMotorcomm YT8618 Datasheet  \n89 \n10. Package  Information  \n10.1.  LQFP -128 E-PAD  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n\nMotorcomm YT8618 Datasheet  \n90 \n10.2.  Mechanical Dimensions  \n  \n \n\nMotorcomm YT8618 Datasheet  \n91 \n11. Ordering Information  \nMotorcomm offers an RoHS package that is compliant with RoHS  \nPart Number  Grade  Package  Pack  Status  Operation Temp  \nYT8618 C Consumer  LQFP -128 E -PAD  Tray 720ea  Mass Production  0 ~70° C  \nYT8618 H Industrial  LQFP -128 E -PAD  Tray 720ea  Mass Production  -40 ~ 85° C  \n \n'}]
!==============================================================================!
### Technical Summary of the Motorcomm YT8618

**Component Overview:**
The Motorcomm YT8618 is an integrated octal 10/100/1000M Ethernet transceiver designed for high port density applications. It performs all physical layer (PHY) functions for Ethernet standards including 1000Base-T, 100Base-TX, and 10Base-Te. The device supports various interfaces such as QSGMII and SGMII, making it suitable for a wide range of networking applications.

**Key Specifications:**

- **Voltage Ratings:**
  - Supply Voltage: 3.3V (DVDDIO, AVDDH, SVDDH)
  - Supply Voltage: 1.2V (DVDDL, AVDDL, SVDDL, PLLVDDL)

- **Current Ratings:**
  - Power Consumption varies based on configuration:
    - QSGMII x 2 + Copper x 8: Up to 3586.29 mW during traffic at 1000Mbps.
    - QSGMII x 1 + SGMII x 1 + Copper x 5: Up to 2422.68 mW during traffic at 1000Mbps.
    - QSGMII x 1 + Copper x 3 + Combo x 1: Up to 1952.76 mW during traffic at 1000Mbps.

- **Power Consumption:**
  - Maximum Power Consumption: 3659.55 mW (Link Up @1000Mbps, QSGMII x 2 + Copper x 8 configuration).

- **Operating Temperature Range:**
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C

- **Package Type:**
  - LQFP-128 E-PAD

- **Special Features:**
  - Supports Energy Efficient Ethernet (EEE) and Synchronous Ethernet (SyncE).
  - Features auto-negotiation, link down power saving (sleep mode), and cable diagnostics.
  - Integrated support for various Ethernet standards and modes, including Long Reach Ethernet (LRE).
  - Supports a serial LED interface for status indication.

- **Moisture Sensitive Level (MSL):**
  - Not specified in the provided datasheet.

**Description:**
The YT8618 is a highly integrated Ethernet transceiver that combines multiple independent transceivers into a single chip. It is designed to handle various Ethernet standards and provides features that enhance performance and energy efficiency. The device includes advanced functionalities such as auto-negotiation, link diagnostics, and power-saving modes, making it suitable for modern networking equipment.

**Typical Applications:**
- High port density switches
- Network interface cards (NICs)
- Routers and gateways
- Industrial Ethernet applications
- Data centers and enterprise networking solutions

This summary encapsulates the essential characteristics and applications of the Motorcomm YT8618, providing a clear understanding of its capabilities and intended use cases.