[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PropBinding/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PropBinding/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<82> s<81> l<3:1> el<1:3>
n<module> u<2> t<Module_keyword> p<23> s<3> l<3:1> el<3:7>
n<clock_divider_assertions> u<3> t<StringConst> p<23> s<22> l<3:8> el<3:32>
n<> u<4> t<PortDir_Inp> p<7> s<6> l<4:5> el<4:10>
n<> u<5> t<Data_type_or_implicit> p<6> l<4:11> el<4:11>
n<> u<6> t<Net_port_type> p<7> c<5> l<4:11> el<4:11>
n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<4:5> el<4:10>
n<clk> u<8> t<StringConst> p<9> l<4:11> el<4:14>
n<> u<9> t<Ansi_port_declaration> p<22> c<7> s<15> l<4:5> el<4:14>
n<> u<10> t<PortDir_Inp> p<13> s<12> l<5:5> el<5:10>
n<> u<11> t<Data_type_or_implicit> p<12> l<5:11> el<5:11>
n<> u<12> t<Net_port_type> p<13> c<11> l<5:11> el<5:11>
n<> u<13> t<Net_port_header> p<15> c<10> s<14> l<5:5> el<5:10>
n<reset> u<14> t<StringConst> p<15> l<5:11> el<5:16>
n<> u<15> t<Ansi_port_declaration> p<22> c<13> s<21> l<5:5> el<5:16>
n<> u<16> t<PortDir_Inp> p<19> s<18> l<6:5> el<6:10>
n<> u<17> t<Data_type_or_implicit> p<18> l<6:11> el<6:11>
n<> u<18> t<Net_port_type> p<19> c<17> l<6:11> el<6:11>
n<> u<19> t<Net_port_header> p<21> c<16> s<20> l<6:5> el<6:10>
n<clk_out> u<20> t<StringConst> p<21> l<6:11> el<6:18>
n<> u<21> t<Ansi_port_declaration> p<22> c<19> l<6:5> el<6:18>
n<> u<22> t<List_of_port_declarations> p<23> c<9> l<3:33> el<7:2>
n<> u<23> t<Module_ansi_header> p<79> c<2> s<60> l<3:1> el<7:3>
n<p_reset> u<24> t<StringConst> p<54> s<52> l<10:14> el<10:21>
n<> u<25> t<Edge_Posedge> p<30> s<29> l<11:11> el<11:18>
n<clk> u<26> t<StringConst> p<27> l<11:19> el<11:22>
n<> u<27> t<Primary_literal> p<28> c<26> l<11:19> el<11:22>
n<> u<28> t<Primary> p<29> c<27> l<11:19> el<11:22>
n<> u<29> t<Expression> p<30> c<28> l<11:19> el<11:22>
n<> u<30> t<Event_expression> p<31> c<25> l<11:11> el<11:22>
n<> u<31> t<Clocking_event> p<52> c<30> s<51> l<11:9> el<11:23>
n<reset> u<32> t<StringConst> p<33> l<12:9> el<12:14>
n<> u<33> t<Primary_literal> p<34> c<32> l<12:9> el<12:14>
n<> u<34> t<Primary> p<35> c<33> l<12:9> el<12:14>
n<> u<35> t<Expression> p<36> c<34> l<12:9> el<12:14>
n<> u<36> t<Expression_or_dist> p<37> c<35> l<12:9> el<12:14>
n<> u<37> t<Sequence_expr> p<51> c<36> s<50> l<12:9> el<12:14>
n<##1> u<38> t<Pound_Pound_delay> p<39> l<12:19> el<12:22>
n<> u<39> t<Cycle_delay_range> p<48> c<38> s<47> l<12:19> el<12:22>
n<clk_out> u<40> t<StringConst> p<41> l<12:24> el<12:31>
n<> u<41> t<Primary_literal> p<42> c<40> l<12:24> el<12:31>
n<> u<42> t<Primary> p<43> c<41> l<12:24> el<12:31>
n<> u<43> t<Expression> p<45> c<42> l<12:24> el<12:31>
n<> u<44> t<Unary_Not> p<45> s<43> l<12:23> el<12:24>
n<> u<45> t<Expression> p<46> c<44> l<12:23> el<12:31>
n<> u<46> t<Expression_or_dist> p<47> c<45> l<12:23> el<12:31>
n<> u<47> t<Sequence_expr> p<48> c<46> l<12:23> el<12:31>
n<> u<48> t<Sequence_expr> p<49> c<39> l<12:19> el<12:31>
n<> u<49> t<Property_expr> p<51> c<48> l<12:19> el<12:31>
n<> u<50> t<OVERLAP_IMPLY> p<51> s<49> l<12:15> el<12:18>
n<> u<51> t<Property_expr> p<52> c<37> l<12:9> el<12:31>
n<> u<52> t<Property_spec> p<54> c<31> s<53> l<11:9> el<12:31>
n<> u<53> t<ENDPROPERTY> p<54> l<13:5> el<13:16>
n<> u<54> t<Property_declaration> p<55> c<24> l<10:5> el<13:16>
n<> u<55> t<Assertion_item_declaration> p<56> c<54> l<10:5> el<13:16>
n<> u<56> t<Package_or_generate_item_declaration> p<57> c<55> l<10:5> el<13:16>
n<> u<57> t<Module_or_generate_item_declaration> p<58> c<56> l<10:5> el<13:16>
n<> u<58> t<Module_common_item> p<59> c<57> l<10:5> el<13:16>
n<> u<59> t<Module_or_generate_item> p<60> c<58> l<10:5> el<13:16>
n<> u<60> t<Non_port_module_item> p<79> c<59> s<77> l<10:5> el<13:16>
n<p_reset> u<61> t<StringConst> p<62> l<16:22> el<16:29>
n<> u<62> t<Primary_literal> p<63> c<61> l<16:22> el<16:29>
n<> u<63> t<Primary> p<64> c<62> l<16:22> el<16:29>
n<> u<64> t<Expression> p<65> c<63> l<16:22> el<16:29>
n<> u<65> t<Expression_or_dist> p<66> c<64> l<16:22> el<16:29>
n<> u<66> t<Sequence_expr> p<67> c<65> l<16:22> el<16:29>
n<> u<67> t<Property_expr> p<68> c<66> l<16:22> el<16:29>
n<> u<68> t<Property_spec> p<71> c<67> s<70> l<16:22> el<16:29>
n<> u<69> t<Statement_or_null> p<70> l<16:30> el<16:31>
n<> u<70> t<Action_block> p<71> c<69> l<16:30> el<16:31>
n<> u<71> t<Assert_property_statement> p<72> c<68> l<16:5> el<16:31>
n<> u<72> t<Concurrent_assertion_statement> p<73> c<71> l<16:5> el<16:31>
n<> u<73> t<Concurrent_assertion_item> p<74> c<72> l<16:5> el<16:31>
n<> u<74> t<Assertion_item> p<75> c<73> l<16:5> el<16:31>
n<> u<75> t<Module_common_item> p<76> c<74> l<16:5> el<16:31>
n<> u<76> t<Module_or_generate_item> p<77> c<75> l<16:5> el<16:31>
n<> u<77> t<Non_port_module_item> p<79> c<76> s<78> l<16:5> el<16:31>
n<> u<78> t<ENDMODULE> p<79> l<18:1> el<18:10>
n<> u<79> t<Module_declaration> p<80> c<23> l<3:1> el<18:10>
n<> u<80> t<Description> p<81> c<79> l<3:1> el<18:10>
n<> u<81> t<Source_text> p<82> c<80> l<3:1> el<18:10>
n<> u<82> t<Top_level_rule> c<1> l<3:1> el<21:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PropBinding/dut.sv:3:1: No timescale set for "clock_divider_assertions".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PropBinding/dut.sv:3:1: Compile module "work@clock_divider_assertions".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assert_stmt                                            1
constant                                               1
design                                                 1
logic_net                                              3
logic_typespec                                         3
module_inst                                            1
operation                                              4
port                                                   3
property_decl                                          1
property_spec                                          2
ref_obj                                                7
ref_typespec                                           3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PropBinding/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PropBinding/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PropBinding/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_module_inst: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@clock_divider_assertions
  |vpiPropertyDecl:
  \_property_decl: (work@clock_divider_assertions.p_reset), line:10:14, endln:10:21
    |vpiParent:
    \_module_inst: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:p_reset
    |vpiFullName:work@clock_divider_assertions.p_reset
    |vpiPropertySpec:
    \_property_spec: , line:11:9, endln:12:31
      |vpiParent:
      \_property_decl: (work@clock_divider_assertions.p_reset), line:10:14, endln:10:21
      |vpiClockingEvent:
      \_operation: , line:11:11, endln:11:22
        |vpiParent:
        \_property_spec: , line:11:9, endln:12:31
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@clock_divider_assertions.p_reset.clk), line:11:19, endln:11:22
          |vpiParent:
          \_operation: , line:11:11, endln:11:22
          |vpiName:clk
          |vpiFullName:work@clock_divider_assertions.p_reset.clk
          |vpiActual:
          \_logic_net: (work@clock_divider_assertions.clk), line:4:11, endln:4:14
      |vpiPropertyExpr:
      \_operation: , line:12:9, endln:12:31
        |vpiParent:
        \_property_spec: , line:11:9, endln:12:31
        |vpiOpType:52
        |vpiOperand:
        \_ref_obj: (work@clock_divider_assertions.p_reset.reset), line:12:9, endln:12:14
          |vpiParent:
          \_operation: , line:12:9, endln:12:31
          |vpiName:reset
          |vpiFullName:work@clock_divider_assertions.p_reset.reset
          |vpiActual:
          \_logic_net: (work@clock_divider_assertions.reset), line:5:11, endln:5:16
        |vpiOperand:
        \_operation: , line:12:19, endln:12:31
          |vpiParent:
          \_operation: , line:12:9, endln:12:31
          |vpiOpType:53
          |vpiOperand:
          \_constant: , line:12:19, endln:12:22
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_operation: , line:12:23, endln:12:31
            |vpiParent:
            \_operation: , line:12:19, endln:12:31
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@clock_divider_assertions.p_reset.clk_out), line:12:24, endln:12:31
              |vpiParent:
              \_operation: , line:12:23, endln:12:31
              |vpiName:clk_out
              |vpiFullName:work@clock_divider_assertions.p_reset.clk_out
              |vpiActual:
              \_logic_net: (work@clock_divider_assertions.clk_out), line:6:11, endln:6:18
  |vpiDefName:work@clock_divider_assertions
  |vpiNet:
  \_logic_net: (work@clock_divider_assertions.clk), line:4:11, endln:4:14
    |vpiParent:
    \_module_inst: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:clk
    |vpiFullName:work@clock_divider_assertions.clk
  |vpiNet:
  \_logic_net: (work@clock_divider_assertions.reset), line:5:11, endln:5:16
    |vpiParent:
    \_module_inst: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:reset
    |vpiFullName:work@clock_divider_assertions.reset
  |vpiNet:
  \_logic_net: (work@clock_divider_assertions.clk_out), line:6:11, endln:6:18
    |vpiParent:
    \_module_inst: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:clk_out
    |vpiFullName:work@clock_divider_assertions.clk_out
  |vpiAssertion:
  \_assert_stmt: (work@clock_divider_assertions), line:16:5, endln:16:31
    |vpiParent:
    \_module_inst: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiFullName:work@clock_divider_assertions
    |vpiProperty:
    \_property_spec: , line:16:22, endln:16:29
      |vpiParent:
      \_assert_stmt: (work@clock_divider_assertions), line:16:5, endln:16:31
      |vpiPropertyExpr:
      \_ref_obj: (work@clock_divider_assertions.p_reset), line:16:22, endln:16:29
        |vpiParent:
        \_property_spec: , line:16:22, endln:16:29
        |vpiName:p_reset
        |vpiFullName:work@clock_divider_assertions.p_reset
        |vpiActual:
        \_property_decl: (work@clock_divider_assertions.p_reset), line:10:14, endln:10:21
  |vpiPort:
  \_port: (clk), line:4:11, endln:4:14
    |vpiParent:
    \_module_inst: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@clock_divider_assertions.clk.clk), line:4:11, endln:4:14
      |vpiParent:
      \_port: (clk), line:4:11, endln:4:14
      |vpiName:clk
      |vpiFullName:work@clock_divider_assertions.clk.clk
      |vpiActual:
      \_logic_net: (work@clock_divider_assertions.clk), line:4:11, endln:4:14
    |vpiTypedef:
    \_ref_typespec: (work@clock_divider_assertions.clk)
      |vpiParent:
      \_port: (clk), line:4:11, endln:4:14
      |vpiFullName:work@clock_divider_assertions.clk
      |vpiActual:
      \_logic_typespec: , line:4:11, endln:4:11
  |vpiPort:
  \_port: (reset), line:5:11, endln:5:16
    |vpiParent:
    \_module_inst: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@clock_divider_assertions.reset.reset), line:5:11, endln:5:16
      |vpiParent:
      \_port: (reset), line:5:11, endln:5:16
      |vpiName:reset
      |vpiFullName:work@clock_divider_assertions.reset.reset
      |vpiActual:
      \_logic_net: (work@clock_divider_assertions.reset), line:5:11, endln:5:16
    |vpiTypedef:
    \_ref_typespec: (work@clock_divider_assertions.reset)
      |vpiParent:
      \_port: (reset), line:5:11, endln:5:16
      |vpiFullName:work@clock_divider_assertions.reset
      |vpiActual:
      \_logic_typespec: , line:5:11, endln:5:11
  |vpiPort:
  \_port: (clk_out), line:6:11, endln:6:18
    |vpiParent:
    \_module_inst: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:clk_out
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@clock_divider_assertions.clk_out.clk_out), line:6:11, endln:6:18
      |vpiParent:
      \_port: (clk_out), line:6:11, endln:6:18
      |vpiName:clk_out
      |vpiFullName:work@clock_divider_assertions.clk_out.clk_out
      |vpiActual:
      \_logic_net: (work@clock_divider_assertions.clk_out), line:6:11, endln:6:18
    |vpiTypedef:
    \_ref_typespec: (work@clock_divider_assertions.clk_out)
      |vpiParent:
      \_port: (clk_out), line:6:11, endln:6:18
      |vpiFullName:work@clock_divider_assertions.clk_out
      |vpiActual:
      \_logic_typespec: , line:6:11, endln:6:11
\_weaklyReferenced:
\_logic_typespec: , line:4:11, endln:4:11
\_logic_typespec: , line:5:11, endln:5:11
\_logic_typespec: , line:6:11, endln:6:11
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/PropBinding/dut.sv:11:9: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/PropBinding/dut.sv:10:14: Non synthesizable construct, p_reset
[LINT]: ${SURELOG_DIR}/tests/PropBinding/dut.sv:16:22: Non synthesizable construct,
============================== End Linting Results ==============================

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PropBinding/dut.sv | ${SURELOG_DIR}/build/regression/PropBinding/roundtrip/dut_000.sv | 7 | 18 |
============================== End RoundTrip Results ==============================
