Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:32:25 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postRoute.timing.rpt
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 st/key5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.947ns (34.791%)  route 1.775ns (65.209%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 4.582 - 2.000 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.077ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.983ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.267     3.214    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X2Y143                                                      r  st/key5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_FDRE_C_Q)         0.101     3.315 r  st/key5_reg[17]/Q
                         net (fo=3, routed)           0.285     3.600    st/O10[17]
    SLICE_X2Y147         LUT4 (Prop_LUT4_I0_O)        0.163     3.763 r  st/full6_i_38/O
                         net (fo=1, routed)           0.002     3.765    ri/I6[0]
    SLICE_X2Y147         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.368     4.133 f  ri/full6_reg_i_4/CO[7]
                         net (fo=3, routed)           0.385     4.518    ri/st/location22_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I2_O)        0.101     4.619 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.121     4.740    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.774 f  ri/full1_i_3/O
                         net (fo=80, routed)          0.261     5.035    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.061     5.096 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.201     5.297    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.119     5.416 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.520     5.936    st/E[0]
    SLICE_X4Y144         FDRE                                         r  st/key3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    G9                                                0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.245    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.245 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     2.513    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.572 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1487, routed)        2.010     4.582    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y144                                                      r  st/key3_reg[1]/C
                         clock pessimism              0.521     5.103    
                         clock uncertainty           -0.035     5.068    
    SLICE_X4Y144         FDRE (Setup_FDRE_C_CE)      -0.038     5.030    st/key3_reg[1]
  -------------------------------------------------------------------
                         required time                          5.030    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                 -0.906    




