

================================================================
== Vivado HLS Report for 'poll_ocm'
================================================================
* Date:           Wed Apr 01 12:40:06 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        Poll_ocm_fetch_ACP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|  2 ~ 15  |          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!or_cond)
	16  / (or_cond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.88ns
ST_1: mem_index_phi5 (5)  [1/1] 0.00ns
:0  %mem_index_phi5 = alloca i4

ST_1: addr_read (6)  [1/1] 1.00ns
:1  %addr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %addr)

ST_1: addr1 (7)  [1/1] 0.00ns
:2  %addr1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %addr_read, i32 2, i32 31)

ST_1: tmp_2 (8)  [1/1] 0.00ns
:3  %tmp_2 = zext i30 %addr1 to i32

ST_1: adjSize6 (9)  [1/1] 0.00ns
:4  %adjSize6 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %addr_read, i32 2, i32 5)

ST_1: ADDR_BUS_addr (10)  [1/1] 0.00ns
:5  %ADDR_BUS_addr = getelementptr i32* %ADDR_BUS, i32 %tmp_2

ST_1: StgValue_23 (11)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %DATA_BUS), !map !24

ST_1: StgValue_24 (12)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ADDR_BUS), !map !30

ST_1: StgValue_25 (13)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @poll_ocm_str) nounwind

ST_1: StgValue_26 (14)  [1/1] 0.00ns  loc: poll_ocm.cpp:8
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %ADDR_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_27 (15)  [1/1] 0.00ns  loc: poll_ocm.cpp:8
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %addr, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_28 (16)  [1/1] 0.00ns  loc: poll_ocm.cpp:9
:11  call void (...)* @_ssdm_op_SpecInterface(i32* %DATA_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [9 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_29 (17)  [1/1] 0.00ns  loc: poll_ocm.cpp:9
:12  call void (...)* @_ssdm_op_SpecInterface(i32 %data, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_30 (18)  [1/1] 0.00ns  loc: poll_ocm.cpp:14
:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: ptr_cmp (19)  [1/1] 1.88ns
:14  %ptr_cmp = icmp eq i4 %adjSize6, 0

ST_1: StgValue_32 (20)  [1/1] 1.57ns
:15  store i4 0, i4* %mem_index_phi5

ST_1: StgValue_33 (21)  [1/1] 0.00ns  loc: poll_ocm.cpp:21
:16  br label %.backedge


 <State 2>: 8.75ns
ST_2: mem_index_phi5_load (23)  [1/1] 0.00ns
.backedge:0  %mem_index_phi5_load = load i4* %mem_index_phi5

ST_2: loop_begin (24)  [1/1] 0.00ns
.backedge:1  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_2: ptr_cmp7 (25)  [1/1] 1.88ns
.backedge:2  %ptr_cmp7 = icmp eq i4 %mem_index_phi5_load, %adjSize6

ST_2: or_cond (26)  [1/1] 1.37ns  loc: poll_ocm.cpp:22
.backedge:3  %or_cond = or i1 %ptr_cmp, %ptr_cmp7

ST_2: StgValue_38 (27)  [1/1] 0.00ns  loc: poll_ocm.cpp:22
.backedge:4  br i1 %or_cond, label %.backedge.backedge, label %.preheader.preheader

ST_2: ADDR_BUS_load_req (29)  [7/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)

ST_2: StgValue_40 (35)  [1/1] 1.57ns
.preheader.preheader:6  store i4 %adjSize6, i4* %mem_index_phi5


 <State 3>: 8.75ns
ST_3: ADDR_BUS_load_req (29)  [6/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 4>: 8.75ns
ST_4: ADDR_BUS_load_req (29)  [5/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 5>: 8.75ns
ST_5: ADDR_BUS_load_req (29)  [4/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 6>: 8.75ns
ST_6: ADDR_BUS_load_req (29)  [3/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 7>: 8.75ns
ST_7: ADDR_BUS_load_req (29)  [2/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 8>: 8.75ns
ST_8: ADDR_BUS_load_req (29)  [1/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 9>: 8.75ns
ST_9: ADDR_BUS_addr_read (30)  [1/1] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:1  %ADDR_BUS_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %ADDR_BUS_addr)


 <State 10>: 8.75ns
ST_10: temp (31)  [1/1] 2.44ns  loc: poll_ocm.cpp:27
.preheader.preheader:2  %temp = add nsw i32 %ADDR_BUS_addr_read, 1

ST_10: ADDR_BUS_addr_req (32)  [1/1] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:3  %ADDR_BUS_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 11>: 8.75ns
ST_11: StgValue_50 (33)  [1/1] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:4  call void @_ssdm_op_Write.m_axi.i32P(i32* %ADDR_BUS_addr, i32 %temp, i4 -1)


 <State 12>: 8.75ns
ST_12: ADDR_BUS_addr_resp (34)  [5/5] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:5  %ADDR_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %ADDR_BUS_addr)


 <State 13>: 8.75ns
ST_13: ADDR_BUS_addr_resp (34)  [4/5] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:5  %ADDR_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %ADDR_BUS_addr)


 <State 14>: 8.75ns
ST_14: ADDR_BUS_addr_resp (34)  [3/5] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:5  %ADDR_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %ADDR_BUS_addr)


 <State 15>: 8.75ns
ST_15: ADDR_BUS_addr_resp (34)  [2/5] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:5  %ADDR_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %ADDR_BUS_addr)


 <State 16>: 8.75ns
ST_16: ADDR_BUS_addr_resp (34)  [1/5] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:5  %ADDR_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %ADDR_BUS_addr)

ST_16: StgValue_56 (36)  [1/1] 0.00ns
.preheader.preheader:7  br label %.backedge.backedge

ST_16: StgValue_57 (38)  [1/1] 0.00ns
.backedge.backedge:0  br label %.backedge



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.88ns
The critical path consists of the following:
	s_axi read on port 'addr' [6]  (1 ns)
	'icmp' operation ('ptr_cmp') [19]  (1.88 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'ADDR_BUS' (poll_ocm.cpp:27) [29]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'ADDR_BUS' (poll_ocm.cpp:27) [29]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'ADDR_BUS' (poll_ocm.cpp:27) [29]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'ADDR_BUS' (poll_ocm.cpp:27) [29]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'ADDR_BUS' (poll_ocm.cpp:27) [29]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'ADDR_BUS' (poll_ocm.cpp:27) [29]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'ADDR_BUS' (poll_ocm.cpp:27) [29]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'ADDR_BUS' (poll_ocm.cpp:27) [30]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'ADDR_BUS' (poll_ocm.cpp:28) [32]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus write on port 'ADDR_BUS' (poll_ocm.cpp:28) [33]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus access on port 'ADDR_BUS' (poll_ocm.cpp:28) [34]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus access on port 'ADDR_BUS' (poll_ocm.cpp:28) [34]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus access on port 'ADDR_BUS' (poll_ocm.cpp:28) [34]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus access on port 'ADDR_BUS' (poll_ocm.cpp:28) [34]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus access on port 'ADDR_BUS' (poll_ocm.cpp:28) [34]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
