Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Oct  8 19:13:28 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lock_timing_summary_routed.rpt -pb lock_timing_summary_routed.pb -rpx lock_timing_summary_routed.rpx -warn_on_violation
| Design       : lock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     40          
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (186)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (13)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (186)
--------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/U1/state_reg_reg[18]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U1/q3_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U1/q3_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U1/q3_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U1/q3_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   92          inf        0.000                      0                   92           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 correct_reg/G
                            (positive level-sensitive latch)
  Destination:            correct
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 4.092ns (62.260%)  route 2.480ns (37.740%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          LDPE                         0.000     0.000 r  correct_reg/G
    SLICE_X4Y11          LDPE (EnToQ_ldpe_G_Q)        0.562     0.562 r  correct_reg/Q
                         net (fo=1, routed)           2.480     3.042    correct_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.572 r  correct_OBUF_inst/O
                         net (fo=0)                   0.000     6.572    correct
    E19                                                               r  correct (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incorrect_reg/G
                            (positive level-sensitive latch)
  Destination:            incorrect
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.273ns  (logic 4.239ns (67.568%)  route 2.035ns (32.432%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          LDCE                         0.000     0.000 r  incorrect_reg/G
    SLICE_X5Y11          LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  incorrect_reg/Q
                         net (fo=1, routed)           2.035     2.769    incorrect_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.273 r  incorrect_OBUF_inst/O
                         net (fo=0)                   0.000     6.273    incorrect
    U16                                                               r  incorrect (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig2[1]
                            (input port)
  Destination:            FSM_onehot_state_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.757ns  (logic 1.572ns (41.851%)  route 2.185ns (58.149%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  dig2[1] (IN)
                         net (fo=0)                   0.000     0.000    dig2[1]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  dig2_IBUF[1]_inst/O
                         net (fo=2, routed)           1.806     3.254    U1/dig2_IBUF[1]
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.378 r  U1/FSM_onehot_state_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.379     3.757    state_next__0[2]
    SLICE_X2Y11          LDCE                                         r  FSM_onehot_state_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig1[1]
                            (input port)
  Destination:            FSM_onehot_state_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.743ns  (logic 1.585ns (42.356%)  route 2.158ns (57.644%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  dig1[1] (IN)
                         net (fo=0)                   0.000     0.000    dig1[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  dig1_IBUF[1]_inst/O
                         net (fo=2, routed)           1.376     2.837    U1/dig1_IBUF[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     2.961 r  U1/FSM_onehot_state_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.781     3.743    state_next__0[1]
    SLICE_X1Y11          LDCE                                         r  FSM_onehot_state_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig1[1]
                            (input port)
  Destination:            FSM_onehot_state_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.626ns  (logic 1.585ns (43.724%)  route 2.040ns (56.276%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  dig1[1] (IN)
                         net (fo=0)                   0.000     0.000    dig1[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  dig1_IBUF[1]_inst/O
                         net (fo=2, routed)           1.378     2.839    U1/dig1_IBUF[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     2.963 r  U1/FSM_onehot_state_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.662     3.626    state_next__0[5]
    SLICE_X2Y11          LDCE                                         r  FSM_onehot_state_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig3[1]
                            (input port)
  Destination:            FSM_onehot_state_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.246ns  (logic 1.590ns (48.982%)  route 1.656ns (51.018%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  dig3[1] (IN)
                         net (fo=0)                   0.000     0.000    dig3[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  dig3_IBUF[1]_inst/O
                         net (fo=2, routed)           1.277     2.743    U1/dig3_IBUF[1]
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.867 r  U1/FSM_onehot_state_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     3.246    state_next__0[3]
    SLICE_X2Y11          LDCE                                         r  FSM_onehot_state_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig4[1]
                            (input port)
  Destination:            FSM_onehot_state_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.190ns  (logic 1.583ns (49.626%)  route 1.607ns (50.374%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  dig4[1] (IN)
                         net (fo=0)                   0.000     0.000    dig4[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  dig4_IBUF[1]_inst/O
                         net (fo=2, routed)           1.607     3.066    U1/dig4_IBUF[1]
    SLICE_X2Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.190 r  U1/FSM_onehot_state_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.190    state_next__0[8]
    SLICE_X2Y11          LDCE                                         r  FSM_onehot_state_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig4[1]
                            (input port)
  Destination:            FSM_onehot_state_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.153ns  (logic 1.583ns (50.198%)  route 1.570ns (49.802%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  dig4[1] (IN)
                         net (fo=0)                   0.000     0.000    dig4[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  dig4_IBUF[1]_inst/O
                         net (fo=2, routed)           1.570     3.029    U1/dig4_IBUF[1]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     3.153 r  U1/FSM_onehot_state_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.153    state_next__0[4]
    SLICE_X2Y10          LDCE                                         r  FSM_onehot_state_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig2[1]
                            (input port)
  Destination:            FSM_onehot_state_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.094ns  (logic 1.572ns (50.827%)  route 1.521ns (49.173%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  dig2[1] (IN)
                         net (fo=0)                   0.000     0.000    dig2[1]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  dig2_IBUF[1]_inst/O
                         net (fo=2, routed)           1.521     2.970    U1/dig2_IBUF[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.094 r  U1/FSM_onehot_state_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.094    state_next__0[6]
    SLICE_X1Y11          LDCE                                         r  FSM_onehot_state_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig3[1]
                            (input port)
  Destination:            FSM_onehot_state_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.029ns  (logic 1.590ns (52.490%)  route 1.439ns (47.510%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  dig3[1] (IN)
                         net (fo=0)                   0.000     0.000    dig3[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  dig3_IBUF[1]_inst/O
                         net (fo=2, routed)           1.439     2.905    U1/dig3_IBUF[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.029 r  U1/FSM_onehot_state_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.029    state_next__0[7]
    SLICE_X1Y11          LDCE                                         r  FSM_onehot_state_next_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/q1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/q2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  U1/q1_reg[0]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/q1_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    U1/q1[0]
    SLICE_X1Y14          FDCE                                         r  U1/q2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/q1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/q2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  U1/q1_reg[1]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/q1_reg[1]/Q
                         net (fo=1, routed)           0.056     0.197    U1/q1[1]
    SLICE_X1Y14          FDCE                                         r  U1/q2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/q1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/q2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  U1/q1_reg[2]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/q1_reg[2]/Q
                         net (fo=1, routed)           0.056     0.197    U1/q1[2]
    SLICE_X1Y14          FDCE                                         r  U1/q2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/q1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/q2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  U1/q1_reg[3]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/q1_reg[3]/Q
                         net (fo=1, routed)           0.056     0.197    U1/q1[3]
    SLICE_X1Y14          FDCE                                         r  U1/q2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/q2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/q3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  U1/q2_reg[2]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/q2_reg[2]/Q
                         net (fo=1, routed)           0.115     0.243    U1/q2[2]
    SLICE_X1Y13          FDCE                                         r  U1/q3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            incorrect_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[4]/C
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=4, routed)           0.126     0.267    FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X5Y11          LDCE                                         r  incorrect_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          LDCE                         0.000     0.000 r  FSM_onehot_state_next_reg[0]/G
    SLICE_X1Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_state_next_reg[0]/Q
                         net (fo=1, routed)           0.112     0.270    state_next[0]
    SLICE_X1Y12          FDPE                                         r  FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/q2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/q3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.381%)  route 0.174ns (57.619%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  U1/q2_reg[1]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/q2_reg[1]/Q
                         net (fo=1, routed)           0.174     0.302    U1/q2[1]
    SLICE_X1Y13          FDCE                                         r  U1/q3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.532%)  route 0.121ns (39.468%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[3]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg_reg[3]/Q
                         net (fo=2, routed)           0.121     0.262    U1/Q[3]
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.307 r  U1/FSM_onehot_state_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.307    state_next__0[4]
    SLICE_X2Y10          LDCE                                         r  FSM_onehot_state_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.158ns (50.338%)  route 0.156ns (49.662%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          LDCE                         0.000     0.000 r  FSM_onehot_state_next_reg[7]/G
    SLICE_X1Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_state_next_reg[7]/Q
                         net (fo=1, routed)           0.156     0.314    state_next[7]
    SLICE_X3Y11          FDCE                                         r  FSM_onehot_state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





