#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1be26e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1be2360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1c0a260 .functor NOT 1, L_0x1c35240, C4<0>, C4<0>, C4<0>;
L_0x1c35020 .functor XOR 2, L_0x1c34ee0, L_0x1c34f80, C4<00>, C4<00>;
L_0x1c35130 .functor XOR 2, L_0x1c35020, L_0x1c35090, C4<00>, C4<00>;
v0x1c31ab0_0 .net "Y1_dut", 0 0, L_0x1c33e00;  1 drivers
v0x1c31b70_0 .net "Y1_ref", 0 0, L_0x1be6a50;  1 drivers
v0x1c31c10_0 .net "Y3_dut", 0 0, L_0x1c34c40;  1 drivers
v0x1c31ce0_0 .net "Y3_ref", 0 0, L_0x1c33140;  1 drivers
v0x1c31db0_0 .net *"_ivl_10", 1 0, L_0x1c35090;  1 drivers
v0x1c31ea0_0 .net *"_ivl_12", 1 0, L_0x1c35130;  1 drivers
v0x1c31f40_0 .net *"_ivl_2", 1 0, L_0x1c34e40;  1 drivers
v0x1c32000_0 .net *"_ivl_4", 1 0, L_0x1c34ee0;  1 drivers
v0x1c320e0_0 .net *"_ivl_6", 1 0, L_0x1c34f80;  1 drivers
v0x1c321c0_0 .net *"_ivl_8", 1 0, L_0x1c35020;  1 drivers
v0x1c322a0_0 .var "clk", 0 0;
v0x1c32340_0 .var/2u "stats1", 223 0;
v0x1c32400_0 .var/2u "strobe", 0 0;
v0x1c324c0_0 .net "tb_match", 0 0, L_0x1c35240;  1 drivers
v0x1c32590_0 .net "tb_mismatch", 0 0, L_0x1c0a260;  1 drivers
v0x1c32630_0 .net "w", 0 0, v0x1c2fab0_0;  1 drivers
v0x1c326d0_0 .net "y", 5 0, v0x1c2fb50_0;  1 drivers
L_0x1c34e40 .concat [ 1 1 0 0], L_0x1c33140, L_0x1be6a50;
L_0x1c34ee0 .concat [ 1 1 0 0], L_0x1c33140, L_0x1be6a50;
L_0x1c34f80 .concat [ 1 1 0 0], L_0x1c34c40, L_0x1c33e00;
L_0x1c35090 .concat [ 1 1 0 0], L_0x1c33140, L_0x1be6a50;
L_0x1c35240 .cmp/eeq 2, L_0x1c34e40, L_0x1c35130;
S_0x1bfb130 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1be2360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1be6a50 .functor AND 1, L_0x1c328f0, v0x1c2fab0_0, C4<1>, C4<1>;
L_0x1bfbe00 .functor OR 1, L_0x1c32ab0, L_0x1c32b50, C4<0>, C4<0>;
L_0x1c0a2d0 .functor OR 1, L_0x1bfbe00, L_0x1c32c70, C4<0>, C4<0>;
L_0x1c32f90 .functor OR 1, L_0x1c0a2d0, L_0x1c32de0, C4<0>, C4<0>;
L_0x1c330d0 .functor NOT 1, v0x1c2fab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c33140 .functor AND 1, L_0x1c32f90, L_0x1c330d0, C4<1>, C4<1>;
v0x1c0a3d0_0 .net "Y1", 0 0, L_0x1be6a50;  alias, 1 drivers
v0x1c0a470_0 .net "Y3", 0 0, L_0x1c33140;  alias, 1 drivers
v0x1be6b60_0 .net *"_ivl_1", 0 0, L_0x1c328f0;  1 drivers
v0x1be6c30_0 .net *"_ivl_11", 0 0, L_0x1c32c70;  1 drivers
v0x1c2eac0_0 .net *"_ivl_12", 0 0, L_0x1c0a2d0;  1 drivers
v0x1c2ebf0_0 .net *"_ivl_15", 0 0, L_0x1c32de0;  1 drivers
v0x1c2ecd0_0 .net *"_ivl_16", 0 0, L_0x1c32f90;  1 drivers
v0x1c2edb0_0 .net *"_ivl_18", 0 0, L_0x1c330d0;  1 drivers
v0x1c2ee90_0 .net *"_ivl_5", 0 0, L_0x1c32ab0;  1 drivers
v0x1c2f000_0 .net *"_ivl_7", 0 0, L_0x1c32b50;  1 drivers
v0x1c2f0e0_0 .net *"_ivl_8", 0 0, L_0x1bfbe00;  1 drivers
v0x1c2f1c0_0 .net "w", 0 0, v0x1c2fab0_0;  alias, 1 drivers
v0x1c2f280_0 .net "y", 5 0, v0x1c2fb50_0;  alias, 1 drivers
L_0x1c328f0 .part v0x1c2fb50_0, 0, 1;
L_0x1c32ab0 .part v0x1c2fb50_0, 1, 1;
L_0x1c32b50 .part v0x1c2fb50_0, 2, 1;
L_0x1c32c70 .part v0x1c2fb50_0, 4, 1;
L_0x1c32de0 .part v0x1c2fb50_0, 5, 1;
S_0x1c2f3e0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1be2360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1c2f640_0 .net "clk", 0 0, v0x1c322a0_0;  1 drivers
v0x1c2f720_0 .var/2s "errored1", 31 0;
v0x1c2f800_0 .var/2s "onehot_error", 31 0;
v0x1c2f8c0_0 .net "tb_match", 0 0, L_0x1c35240;  alias, 1 drivers
v0x1c2f980_0 .var/2s "temp", 31 0;
v0x1c2fab0_0 .var "w", 0 0;
v0x1c2fb50_0 .var "y", 5 0;
E_0x1bf5680/0 .event negedge, v0x1c2f640_0;
E_0x1bf5680/1 .event posedge, v0x1c2f640_0;
E_0x1bf5680 .event/or E_0x1bf5680/0, E_0x1bf5680/1;
S_0x1c2fc50 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1be2360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1c33380 .functor AND 1, L_0x1c332e0, v0x1c2fab0_0, C4<1>, C4<1>;
L_0x1c334e0 .functor NOT 1, v0x1c2fab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c33550 .functor AND 1, L_0x1c33440, L_0x1c334e0, C4<1>, C4<1>;
L_0x1c33660 .functor OR 1, L_0x1c33380, L_0x1c33550, C4<0>, C4<0>;
L_0x1c33840 .functor NOT 1, v0x1c2fab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c339c0 .functor AND 1, L_0x1c337a0, L_0x1c33840, C4<1>, C4<1>;
L_0x1c33b10 .functor OR 1, L_0x1c33660, L_0x1c339c0, C4<0>, C4<0>;
L_0x1c33cf0 .functor AND 1, L_0x1c33c20, v0x1c2fab0_0, C4<1>, C4<1>;
L_0x1c33e00 .functor OR 1, L_0x1c33b10, L_0x1c33cf0, C4<0>, C4<0>;
L_0x1c34000 .functor AND 1, L_0x1c33f60, v0x1c2fab0_0, C4<1>, C4<1>;
L_0x1c34200 .functor NOT 1, v0x1c2fab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c34270 .functor AND 1, L_0x1c34120, L_0x1c34200, C4<1>, C4<1>;
L_0x1c343a0 .functor OR 1, L_0x1c34000, L_0x1c34270, C4<0>, C4<0>;
L_0x1c34550 .functor AND 1, L_0x1c344b0, v0x1c2fab0_0, C4<1>, C4<1>;
L_0x1c34330 .functor OR 1, L_0x1c343a0, L_0x1c34550, C4<0>, C4<0>;
L_0x1c34a30 .functor NOT 1, v0x1c2fab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c34b30 .functor AND 1, L_0x1c34730, L_0x1c34a30, C4<1>, C4<1>;
L_0x1c34c40 .functor OR 1, L_0x1c34330, L_0x1c34b30, C4<0>, C4<0>;
v0x1c2fef0_0 .net "Y1", 0 0, L_0x1c33e00;  alias, 1 drivers
v0x1c2ffb0_0 .net "Y3", 0 0, L_0x1c34c40;  alias, 1 drivers
v0x1c30070_0 .net *"_ivl_1", 0 0, L_0x1c332e0;  1 drivers
v0x1c30160_0 .net *"_ivl_10", 0 0, L_0x1c33660;  1 drivers
v0x1c30240_0 .net *"_ivl_13", 0 0, L_0x1c337a0;  1 drivers
v0x1c30370_0 .net *"_ivl_14", 0 0, L_0x1c33840;  1 drivers
v0x1c30450_0 .net *"_ivl_16", 0 0, L_0x1c339c0;  1 drivers
v0x1c30530_0 .net *"_ivl_18", 0 0, L_0x1c33b10;  1 drivers
v0x1c30610_0 .net *"_ivl_2", 0 0, L_0x1c33380;  1 drivers
v0x1c30780_0 .net *"_ivl_21", 0 0, L_0x1c33c20;  1 drivers
v0x1c30860_0 .net *"_ivl_22", 0 0, L_0x1c33cf0;  1 drivers
v0x1c30940_0 .net *"_ivl_27", 0 0, L_0x1c33f60;  1 drivers
v0x1c30a20_0 .net *"_ivl_28", 0 0, L_0x1c34000;  1 drivers
v0x1c30b00_0 .net *"_ivl_31", 0 0, L_0x1c34120;  1 drivers
v0x1c30be0_0 .net *"_ivl_32", 0 0, L_0x1c34200;  1 drivers
v0x1c30cc0_0 .net *"_ivl_34", 0 0, L_0x1c34270;  1 drivers
v0x1c30da0_0 .net *"_ivl_36", 0 0, L_0x1c343a0;  1 drivers
v0x1c30e80_0 .net *"_ivl_39", 0 0, L_0x1c344b0;  1 drivers
v0x1c30f60_0 .net *"_ivl_40", 0 0, L_0x1c34550;  1 drivers
v0x1c31040_0 .net *"_ivl_42", 0 0, L_0x1c34330;  1 drivers
v0x1c31120_0 .net *"_ivl_45", 0 0, L_0x1c34730;  1 drivers
v0x1c31200_0 .net *"_ivl_46", 0 0, L_0x1c34a30;  1 drivers
v0x1c312e0_0 .net *"_ivl_48", 0 0, L_0x1c34b30;  1 drivers
v0x1c313c0_0 .net *"_ivl_5", 0 0, L_0x1c33440;  1 drivers
v0x1c314a0_0 .net *"_ivl_6", 0 0, L_0x1c334e0;  1 drivers
v0x1c31580_0 .net *"_ivl_8", 0 0, L_0x1c33550;  1 drivers
v0x1c31660_0 .net "w", 0 0, v0x1c2fab0_0;  alias, 1 drivers
v0x1c31700_0 .net "y", 5 0, v0x1c2fb50_0;  alias, 1 drivers
L_0x1c332e0 .part v0x1c2fb50_0, 0, 1;
L_0x1c33440 .part v0x1c2fb50_0, 1, 1;
L_0x1c337a0 .part v0x1c2fb50_0, 3, 1;
L_0x1c33c20 .part v0x1c2fb50_0, 5, 1;
L_0x1c33f60 .part v0x1c2fb50_0, 1, 1;
L_0x1c34120 .part v0x1c2fb50_0, 2, 1;
L_0x1c344b0 .part v0x1c2fb50_0, 3, 1;
L_0x1c34730 .part v0x1c2fb50_0, 5, 1;
S_0x1c31890 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1be2360;
 .timescale -12 -12;
E_0x1bf51d0 .event anyedge, v0x1c32400_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c32400_0;
    %nor/r;
    %assign/vec4 v0x1c32400_0, 0;
    %wait E_0x1bf51d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c2f3e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c2f720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c2f800_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1c2f3e0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bf5680;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1c2fb50_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1c2fab0_0, 0;
    %load/vec4 v0x1c2f8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c2f800_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c2f800_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c2f720_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bf5680;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1c2f980_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1c2f980_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x1c2f980_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1c2f980_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1c2f980_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1c2f980_0;
    %pad/s 6;
    %assign/vec4 v0x1c2fb50_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1c2fab0_0, 0;
    %load/vec4 v0x1c2f8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c2f720_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c2f720_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1c2f800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1c2f720_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1c2f800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1c2f720_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1be2360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c322a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c32400_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1be2360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c322a0_0;
    %inv;
    %store/vec4 v0x1c322a0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1be2360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c2f640_0, v0x1c32590_0, v0x1c326d0_0, v0x1c32630_0, v0x1c31b70_0, v0x1c31ab0_0, v0x1c31ce0_0, v0x1c31c10_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1be2360;
T_6 ;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1be2360;
T_7 ;
    %wait E_0x1bf5680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c32340_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c32340_0, 4, 32;
    %load/vec4 v0x1c324c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c32340_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c32340_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c32340_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1c31b70_0;
    %load/vec4 v0x1c31b70_0;
    %load/vec4 v0x1c31ab0_0;
    %xor;
    %load/vec4 v0x1c31b70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c32340_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c32340_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1c31ce0_0;
    %load/vec4 v0x1c31ce0_0;
    %load/vec4 v0x1c31c10_0;
    %xor;
    %load/vec4 v0x1c31ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c32340_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1c32340_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c32340_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/2012_q2b/iter0/response2/top_module.sv";
