Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 23 14:41:59 2025
| Host         : LAPTOP-9C9D7G8P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dino_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display_inst/clk_divider_reg[15]/Q (HIGH)

 There are 298 register/latch pins with no clock driven by root clock pin: pclk_gen/num_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/clk_cnt_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: tone_active_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1281 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.175        0.000                      0                  442        0.061        0.000                      0                  442        4.500        0.000                       0                   320  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.175        0.000                      0                  442        0.061        0.000                      0                  442        4.500        0.000                       0                   320  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 2.558ns (52.977%)  route 2.270ns (47.023%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.633     5.154    noteGen_00/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  noteGen_00/clk_cnt_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  noteGen_00/clk_cnt_2_reg[13]/Q
                         net (fo=2, routed)           1.121     6.731    noteGen_00/clk_cnt_2_reg[13]
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.855 r  noteGen_00/c_clk_i_7/O
                         net (fo=1, routed)           0.000     6.855    noteGen_00/c_clk_i_7_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.387 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.149     8.537    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.661 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.661    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.193 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.307 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.307    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.535    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  noteGen_00/clk_cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    noteGen_00/clk_cnt_2_reg[16]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.983 r  noteGen_00/clk_cnt_2_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.983    noteGen_00/clk_cnt_2_reg[20]_i_1_n_6
    SLICE_X0Y38          FDCE                                         r  noteGen_00/clk_cnt_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.516    14.857    noteGen_00/clk_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  noteGen_00/clk_cnt_2_reg[21]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDCE (Setup_fdce_C_D)        0.062    15.158    noteGen_00/clk_cnt_2_reg[21]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 tone_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.145ns (25.248%)  route 3.390ns (74.752%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  tone_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  tone_counter_reg[9]/Q
                         net (fo=3, routed)           0.626     6.259    tone_counter_reg_n_0_[9]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.295     6.554 r  tone_counter[31]_i_14/O
                         net (fo=1, routed)           0.378     6.932    tone_counter[31]_i_14_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.056 r  tone_counter[31]_i_7/O
                         net (fo=1, routed)           0.738     7.794    tone_counter[31]_i_7_n_0
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     7.918 r  tone_counter[31]_i_3/O
                         net (fo=40, routed)          0.763     8.681    tone_counter[31]_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.884     9.689    tone_counter[31]_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  tone_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  tone_counter_reg[18]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.873    tone_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 tone_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.145ns (25.248%)  route 3.390ns (74.752%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  tone_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  tone_counter_reg[9]/Q
                         net (fo=3, routed)           0.626     6.259    tone_counter_reg_n_0_[9]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.295     6.554 r  tone_counter[31]_i_14/O
                         net (fo=1, routed)           0.378     6.932    tone_counter[31]_i_14_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.056 r  tone_counter[31]_i_7/O
                         net (fo=1, routed)           0.738     7.794    tone_counter[31]_i_7_n_0
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     7.918 r  tone_counter[31]_i_3/O
                         net (fo=40, routed)          0.763     8.681    tone_counter[31]_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.884     9.689    tone_counter[31]_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  tone_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  tone_counter_reg[20]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.873    tone_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 tone_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.145ns (25.248%)  route 3.390ns (74.752%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  tone_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  tone_counter_reg[9]/Q
                         net (fo=3, routed)           0.626     6.259    tone_counter_reg_n_0_[9]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.295     6.554 r  tone_counter[31]_i_14/O
                         net (fo=1, routed)           0.378     6.932    tone_counter[31]_i_14_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.056 r  tone_counter[31]_i_7/O
                         net (fo=1, routed)           0.738     7.794    tone_counter[31]_i_7_n_0
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     7.918 r  tone_counter[31]_i_3/O
                         net (fo=40, routed)          0.763     8.681    tone_counter[31]_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.884     9.689    tone_counter[31]_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  tone_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  tone_counter_reg[21]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.873    tone_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 tone_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.145ns (25.248%)  route 3.390ns (74.752%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  tone_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  tone_counter_reg[9]/Q
                         net (fo=3, routed)           0.626     6.259    tone_counter_reg_n_0_[9]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.295     6.554 r  tone_counter[31]_i_14/O
                         net (fo=1, routed)           0.378     6.932    tone_counter[31]_i_14_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.056 r  tone_counter[31]_i_7/O
                         net (fo=1, routed)           0.738     7.794    tone_counter[31]_i_7_n_0
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     7.918 r  tone_counter[31]_i_3/O
                         net (fo=40, routed)          0.763     8.681    tone_counter[31]_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.884     9.689    tone_counter[31]_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  tone_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  tone_counter_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.873    tone_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 tone_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.145ns (25.248%)  route 3.390ns (74.752%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  tone_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  tone_counter_reg[9]/Q
                         net (fo=3, routed)           0.626     6.259    tone_counter_reg_n_0_[9]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.295     6.554 r  tone_counter[31]_i_14/O
                         net (fo=1, routed)           0.378     6.932    tone_counter[31]_i_14_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.056 r  tone_counter[31]_i_7/O
                         net (fo=1, routed)           0.738     7.794    tone_counter[31]_i_7_n_0
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     7.918 r  tone_counter[31]_i_3/O
                         net (fo=40, routed)          0.763     8.681    tone_counter[31]_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.884     9.689    tone_counter[31]_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  tone_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  tone_counter_reg[30]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.873    tone_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 tone_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.145ns (25.248%)  route 3.390ns (74.752%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  tone_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  tone_counter_reg[9]/Q
                         net (fo=3, routed)           0.626     6.259    tone_counter_reg_n_0_[9]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.295     6.554 r  tone_counter[31]_i_14/O
                         net (fo=1, routed)           0.378     6.932    tone_counter[31]_i_14_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.056 r  tone_counter[31]_i_7/O
                         net (fo=1, routed)           0.738     7.794    tone_counter[31]_i_7_n_0
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     7.918 r  tone_counter[31]_i_3/O
                         net (fo=40, routed)          0.763     8.681    tone_counter[31]_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.884     9.689    tone_counter[31]_i_1_n_0
    SLICE_X5Y14          FDCE                                         r  tone_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  tone_counter_reg[31]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.873    tone_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 tone_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.145ns (25.248%)  route 3.390ns (74.752%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  tone_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  tone_counter_reg[9]/Q
                         net (fo=3, routed)           0.626     6.259    tone_counter_reg_n_0_[9]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.295     6.554 r  tone_counter[31]_i_14/O
                         net (fo=1, routed)           0.378     6.932    tone_counter[31]_i_14_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.056 r  tone_counter[31]_i_7/O
                         net (fo=1, routed)           0.738     7.794    tone_counter[31]_i_7_n_0
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     7.918 r  tone_counter[31]_i_3/O
                         net (fo=40, routed)          0.763     8.681    tone_counter[31]_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.884     9.689    tone_counter[31]_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  tone_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  tone_counter_reg[7]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.873    tone_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 tone_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.145ns (25.248%)  route 3.390ns (74.752%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  tone_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  tone_counter_reg[9]/Q
                         net (fo=3, routed)           0.626     6.259    tone_counter_reg_n_0_[9]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.295     6.554 r  tone_counter[31]_i_14/O
                         net (fo=1, routed)           0.378     6.932    tone_counter[31]_i_14_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.056 r  tone_counter[31]_i_7/O
                         net (fo=1, routed)           0.738     7.794    tone_counter[31]_i_7_n_0
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     7.918 r  tone_counter[31]_i_3/O
                         net (fo=40, routed)          0.763     8.681    tone_counter[31]_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.884     9.689    tone_counter[31]_i_1_n_0
    SLICE_X5Y14          FDCE                                         r  tone_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  tone_counter_reg[8]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.873    tone_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 tone_counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.952ns (21.123%)  route 3.555ns (78.877%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  tone_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  tone_counter_reg[31]/Q
                         net (fo=2, routed)           0.863     6.471    tone_counter_reg_n_0_[31]
    SLICE_X2Y15          LUT4 (Prop_lut4_I0_O)        0.124     6.595 r  tone_counter[31]_i_15/O
                         net (fo=1, routed)           0.427     7.022    tone_counter[31]_i_15_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.146 f  tone_counter[31]_i_8/O
                         net (fo=1, routed)           0.659     7.805    tone_counter[31]_i_8_n_0
    SLICE_X4Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.929 r  tone_counter[31]_i_3/O
                         net (fo=40, routed)          0.763     8.692    tone_counter[31]_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.842     9.658    tone_counter[31]_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  tone_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  tone_counter_reg[25]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y14          FDCE (Setup_fdce_C_CE)      -0.169    14.911    tone_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  5.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.625%)  route 0.231ns (55.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.563     1.446    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X33Y4          FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  kbd_decoder/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           0.231     1.818    kbd_decoder/inst/key_in[3]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.045     1.863 r  kbd_decoder/inst/key[3]_i_1/O
                         net (fo=1, routed)           0.000     1.863    kbd_decoder/key0_in[3]
    SLICE_X36Y5          FDCE                                         r  kbd_decoder/key_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.832     1.959    kbd_decoder/clk_IBUF_BUFG
    SLICE_X36Y5          FDCE                                         r  kbd_decoder/key_reg[3]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y5          FDCE (Hold_fdce_C_D)         0.092     1.802    kbd_decoder/key_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 kbd_decoder/been_break_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.200%)  route 0.253ns (54.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.562     1.445    kbd_decoder/clk_IBUF_BUFG
    SLICE_X34Y5          FDCE                                         r  kbd_decoder/been_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  kbd_decoder/been_break_reg/Q
                         net (fo=2, routed)           0.253     1.863    kbd_decoder/been_break_reg_n_0
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.045     1.908 r  kbd_decoder/key[8]_i_1/O
                         net (fo=1, routed)           0.000     1.908    kbd_decoder/key0_in[8]
    SLICE_X36Y5          FDCE                                         r  kbd_decoder/key_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.832     1.959    kbd_decoder/clk_IBUF_BUFG
    SLICE_X36Y5          FDCE                                         r  kbd_decoder/key_reg[8]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y5          FDCE (Hold_fdce_C_D)         0.092     1.802    kbd_decoder/key_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 kbd_decoder/been_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/op/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.148ns (34.532%)  route 0.281ns (65.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.562     1.445    kbd_decoder/clk_IBUF_BUFG
    SLICE_X34Y4          FDCE                                         r  kbd_decoder/been_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.148     1.593 r  kbd_decoder/been_ready_reg/Q
                         net (fo=3, routed)           0.281     1.874    kbd_decoder/op/pb_in_delay_reg_0
    SLICE_X40Y3          FDRE                                         r  kbd_decoder/op/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.833     1.960    kbd_decoder/op/clk_IBUF_BUFG
    SLICE_X40Y3          FDRE                                         r  kbd_decoder/op/pb_in_delay_reg/C
                         clock pessimism             -0.249     1.711    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.022     1.733    kbd_decoder/op/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 kbd_decoder/been_extend_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.206ns (38.944%)  route 0.323ns (61.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.562     1.445    kbd_decoder/clk_IBUF_BUFG
    SLICE_X34Y5          FDCE                                         r  kbd_decoder/been_extend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  kbd_decoder/been_extend_reg/Q
                         net (fo=2, routed)           0.323     1.932    kbd_decoder/been_extend_reg_n_0
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.042     1.974 r  kbd_decoder/key[9]_i_2/O
                         net (fo=1, routed)           0.000     1.974    kbd_decoder/key0_in[9]
    SLICE_X36Y5          FDCE                                         r  kbd_decoder/key_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.832     1.959    kbd_decoder/clk_IBUF_BUFG
    SLICE_X36Y5          FDCE                                         r  kbd_decoder/key_reg[9]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y5          FDCE (Hold_fdce_C_D)         0.107     1.817    kbd_decoder/key_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 kbd_decoder/key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.017%)  route 0.361ns (65.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.562     1.445    kbd_decoder/clk_IBUF_BUFG
    SLICE_X35Y5          FDCE                                         r  kbd_decoder/key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kbd_decoder/key_reg[4]/Q
                         net (fo=17, routed)          0.361     1.947    kbd_decoder/key_reg_n_0_[4]
    SLICE_X42Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.992 r  kbd_decoder/key_down[46]_i_1/O
                         net (fo=1, routed)           0.000     1.992    kbd_decoder/p_0_in[46]
    SLICE_X42Y7          FDCE                                         r  kbd_decoder/key_down_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.832     1.959    kbd_decoder/clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  kbd_decoder/key_down_reg[46]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.121     1.831    kbd_decoder/key_down_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/key_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.240%)  route 0.129ns (47.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.563     1.446    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X33Y6          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.129     1.716    kbd_decoder/inst/rx_data[7]
    SLICE_X34Y6          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.831     1.958    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X34Y6          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y6          FDCE (Hold_fdce_C_D)         0.063     1.543    kbd_decoder/inst/key_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.350%)  route 0.110ns (36.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.563     1.446    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X28Y3          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/Q
                         net (fo=6, routed)           0.110     1.697    kbd_decoder/inst/Ps2Interface_i/p_1_in_0
    SLICE_X29Y3          LUT3 (Prop_lut3_I0_O)        0.049     1.746 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[13]_i_1/O
                         net (fo=1, routed)           0.000     1.746    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[13]_i_1_n_0
    SLICE_X29Y3          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.833     1.960    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X29Y3          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X29Y3          FDCE (Hold_fdce_C_D)         0.107     1.566    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/key_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.716%)  route 0.350ns (65.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.563     1.446    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X33Y4          FDCE                                         r  kbd_decoder/inst/key_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  kbd_decoder/inst/key_in_reg[1]/Q
                         net (fo=2, routed)           0.350     1.937    kbd_decoder/inst/key_in[1]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.045     1.982 r  kbd_decoder/inst/key[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    kbd_decoder/key0_in[1]
    SLICE_X36Y5          FDCE                                         r  kbd_decoder/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.832     1.959    kbd_decoder/clk_IBUF_BUFG
    SLICE_X36Y5          FDCE                                         r  kbd_decoder/key_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y5          FDCE (Hold_fdce_C_D)         0.091     1.801    kbd_decoder/key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/key_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.240%)  route 0.129ns (47.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.563     1.446    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X33Y6          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=3, routed)           0.129     1.716    kbd_decoder/inst/rx_data[5]
    SLICE_X34Y6          FDCE                                         r  kbd_decoder/inst/key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.831     1.958    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X34Y6          FDCE                                         r  kbd_decoder/inst/key_in_reg[5]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y6          FDCE (Hold_fdce_C_D)         0.052     1.532    kbd_decoder/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/frame_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/frame_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.563     1.446    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X30Y5          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  kbd_decoder/inst/Ps2Interface_i/frame_reg[10]/Q
                         net (fo=1, routed)           0.083     1.693    kbd_decoder/inst/Ps2Interface_i/frame_reg_n_0_[10]
    SLICE_X31Y5          LUT5 (Prop_lut5_I4_O)        0.045     1.738 r  kbd_decoder/inst/Ps2Interface_i/frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.738    kbd_decoder/inst/Ps2Interface_i/p_1_in[9]
    SLICE_X31Y5          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.832     1.959    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X31Y5          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X31Y5          FDCE (Hold_fdce_C_D)         0.092     1.551    kbd_decoder/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y53   B/clk1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   B/clk1/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y53   B/clk1/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y52   B/clk1/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   B/clk1/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y53   B/clk1/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y53   B/clk1/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y51   B/clk1/out_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57    B/u1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    B/u1/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    B/u1/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    B/u1/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    B/u1/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    B/u1/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    B/u1/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y53   B/clk1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   B/clk1/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y53   B/clk1/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y52   B/clk1/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   B/clk1/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y53   B/clk1/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y53   B/clk1/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   B/clk1/out_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    B/u1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    B/u1/count_reg[12]/C



