[2025-09-17 20:42:49] START suite=gap trace=bc-5
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-5.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 4582835 heartbeat IPC: 2.182 cumulative IPC: 2.182 (Simulation time: 00 hr 00 min 27 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6896313 cumulative IPC: 2.9 (Simulation time: 00 hr 00 min 49 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6896313 cumulative IPC: 2.9 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 6896314 heartbeat IPC: 4.322 cumulative IPC: 5 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 33774475 heartbeat IPC: 0.372 cumulative IPC: 0.372 (Simulation time: 00 hr 02 min 42 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 58734629 heartbeat IPC: 0.4006 cumulative IPC: 0.3858 (Simulation time: 00 hr 04 min 17 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 83391709 heartbeat IPC: 0.4056 cumulative IPC: 0.3922 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 108039465 heartbeat IPC: 0.4057 cumulative IPC: 0.3955 (Simulation time: 00 hr 10 min 04 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 132486959 heartbeat IPC: 0.409 cumulative IPC: 0.3981 (Simulation time: 00 hr 13 min 00 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 156451080 heartbeat IPC: 0.4173 cumulative IPC: 0.4012 (Simulation time: 00 hr 15 min 57 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 180431938 heartbeat IPC: 0.417 cumulative IPC: 0.4034 (Simulation time: 00 hr 18 min 48 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 204279454 heartbeat IPC: 0.4193 cumulative IPC: 0.4053 (Simulation time: 00 hr 21 min 47 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 228138482 heartbeat IPC: 0.4191 cumulative IPC: 0.4068 (Simulation time: 00 hr 24 min 45 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 244720046 cumulative IPC: 0.4086 (Simulation time: 00 hr 27 min 36 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 244720046 cumulative IPC: 0.4086 (Simulation time: 00 hr 27 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-5.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4086 instructions: 100000002 cycles: 244720046
CPU 0 Branch Prediction Accuracy: 93.41% MPKI: 8.904 Average ROB Occupancy at Mispredict: 75.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.904
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 12087471
LQ_STALL: 0
SQ_STALL: 559419


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 68.17769
REPLAY_LOAD: 85.509895
NON_REPLAY_LOAD: 66.361855

== Total ==
ADDR_TRANS: 806133
REPLAY_LOAD: 3235096
NON_REPLAY_LOAD: 8046242

== Counts ==
ADDR_TRANS: 11824
REPLAY_LOAD: 37833
NON_REPLAY_LOAD: 121248

cpu0->cpu0_STLB TOTAL        ACCESS:    2335459 HIT:     926366 MISS:    1409093 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2335459 HIT:     926366 MISS:    1409093 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 99.42 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   15861500 HIT:    5307504 MISS:   10553996 MSHR_MERGE:     709302
cpu0->cpu0_L2C LOAD         ACCESS:    7832387 HIT:     642221 MISS:    7190166 MSHR_MERGE:      48462
cpu0->cpu0_L2C RFO          ACCESS:      35786 HIT:       5590 MISS:      30196 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2333856 HIT:     404210 MISS:    1929646 MSHR_MERGE:     660840
cpu0->cpu0_L2C WRITE        ACCESS:    3856742 HIT:    3856699 MISS:         43 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1802729 HIT:     398784 MISS:    1403945 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1659153 ISSUED:    1659153 USEFUL:     321606 USELESS:     315783
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 109.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5657380 HIT:    5657380 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    5657380 HIT:    5657380 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   36556837 HIT:   25222341 MISS:   11334496 MSHR_MERGE:     988065
cpu0->cpu0_L1D LOAD         ACCESS:   24773986 HIT:   16417973 MISS:    8356013 MSHR_MERGE:     523626
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     876303 HIT:      68873 MISS:     807430 MSHR_MERGE:     131902
cpu0->cpu0_L1D WRITE        ACCESS:    8104464 HIT:    8021746 MISS:      82718 MSHR_MERGE:      46931
cpu0->cpu0_L1D TRANSLATION  ACCESS:    2802084 HIT:     713749 MISS:    2088335 MSHR_MERGE:     285606
cpu0->cpu0_L1D PREFETCH REQUESTED:    1162930 ISSUED:     876301 USEFUL:     138907 USELESS:     282647
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 108.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5329023 HIT:    5329023 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    5329023 HIT:    5329023 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   32173207 HIT:   28019226 MISS:    4153981 MSHR_MERGE:    1818522
cpu0->cpu0_DTLB LOAD         ACCESS:   32173207 HIT:   28019226 MISS:    4153981 MSHR_MERGE:    1818522
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 63.37 cycles
cpu0->LLC TOTAL        ACCESS:   13553142 HIT:    7155955 MISS:    6397187 MSHR_MERGE:      23672
cpu0->LLC LOAD         ACCESS:    7141704 HIT:    2243491 MISS:    4898213 MSHR_MERGE:       5027
cpu0->LLC RFO          ACCESS:      30196 HIT:       1015 MISS:      29181 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1268806 HIT:     111582 MISS:    1157224 MSHR_MERGE:      18645
cpu0->LLC WRITE        ACCESS:    3708491 HIT:    3708369 MISS:        122 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1403945 HIT:    1091498 MISS:     312447 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 132.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     117637
  ROW_BUFFER_MISS:    6251704
  AVG DBUS CONGESTED CYCLE: 3.579
Channel 0 WQ ROW_BUFFER_HIT:     602927
  ROW_BUFFER_MISS:    2148110
  FULL:          0
Channel 0 REFRESHES ISSUED:      20394

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0         7127       210907       843093      1589324
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           86       174839       737306       513573
  STLB miss resolved @ L2C                0          352        52334       149084       223317
  STLB miss resolved @ LLC                0          689        82162       457672       596877
  STLB miss resolved @ MEM                0          235        84925       202822       206799

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 21:10:26] END   suite=gap trace=bc-5 (rc=0)
