<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _work.LBUS_IFContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000026.htm">work.LBUS_IF</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#19" z="CLK" h1="8" h2="8" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#25" z="LBUS_ADDR[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#25" z="LBUS_ADDR[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#25" z="LBUS_ADDR[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#25" z="LBUS_ADDR[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#25" z="LBUS_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#25" z="LBUS_ADDR[5]" h1="2" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#25" z="LBUS_ADDR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#25" z="LBUS_ADDR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#25" z="LBUS_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#25" z="LBUS_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#25" z="LBUS_ADDR[10]" h1="4" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#25" z="LBUS_ADDR[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#25" z="LBUS_ADDR[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#24" z="LBUS_CS" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[3]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[4]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[5]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[6]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[7]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[8]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[9]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[10]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[11]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[12]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[13]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[14]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[15]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[16]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[17]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[18]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[19]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[20]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[21]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[22]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[23]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[24]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[25]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[26]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[27]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[28]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[29]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[30]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#26" z="LBUS_DATA[31]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#23" z="LBUS_RD" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#22" z="LBUS_WR" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_OP_ADDR[0]" lnk="__HDL_srcfile_1.htm#31"" z="REG_OP_ADDR[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_OP_ADDR[1]" lnk="__HDL_srcfile_1.htm#31"" z="REG_OP_ADDR[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_OP_ADDR[2]" lnk="__HDL_srcfile_1.htm#31"" z="REG_OP_ADDR[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_OP_ADDR[3]" lnk="__HDL_srcfile_1.htm#31"" z="REG_OP_ADDR[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_OP_ADDR[4]" lnk="__HDL_srcfile_1.htm#31"" z="REG_OP_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_OP_ADDR[5]" lnk="__HDL_srcfile_1.htm#31"" z="REG_OP_ADDR[5]" h1="2" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_OP_ADDR[6]" lnk="__HDL_srcfile_1.htm#31"" z="REG_OP_ADDR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_OP_ADDR[7]" lnk="__HDL_srcfile_1.htm#31"" z="REG_OP_ADDR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_OP_ADDR[8]" lnk="__HDL_srcfile_1.htm#31"" z="REG_OP_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_OP_ADDR[9]" lnk="__HDL_srcfile_1.htm#31"" z="REG_OP_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_OP_ADDR[10]" lnk="__HDL_srcfile_1.htm#31"" z="REG_OP_ADDR[10]" h1="4" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_OP_ADDR[11]" lnk="__HDL_srcfile_1.htm#31"" z="REG_OP_ADDR[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_OP_ADDR[12]" lnk="__HDL_srcfile_1.htm#31"" z="REG_OP_ADDR[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_ACK" lnk="__HDL_srcfile_1.htm#33"" z="REG_RD_ACK" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[0]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[1]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[2]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[3]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[3]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[4]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[4]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[5]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[5]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[6]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[6]" h1="4" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[7]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[8]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[9]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[9]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[10]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[10]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[11]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[12]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[13]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[13]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[14]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[14]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[15]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[15]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[16]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[16]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[17]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[17]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[18]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[19]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[20]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[21]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[22]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[23]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[24]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[24]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[25]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[25]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[26]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[26]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[27]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[27]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[28]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[28]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[29]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[29]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[30]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[30]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_DATA[31]" lnk="__HDL_srcfile_1.htm#34"" z="REG_RD_DATA[31]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_RD_REQ" lnk="__HDL_srcfile_1.htm#32"" z="REG_RD_REQ" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_ACK" lnk="__HDL_srcfile_1.htm#28"" z="REG_WR_ACK" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[0]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[1]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[2]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[3]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[3]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[4]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[4]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[5]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[5]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[6]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[6]" h1="4" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[7]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[7]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[8]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[8]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[9]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[9]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[10]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[10]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[11]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[12]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[13]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[13]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[14]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[14]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[15]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[15]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[16]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[16]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[17]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[17]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[18]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[18]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[19]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[19]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[20]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[20]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[21]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[21]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[22]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[22]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[23]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[23]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[24]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[24]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[25]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[25]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[26]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[26]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[27]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[27]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[28]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[28]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[29]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[29]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[30]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[30]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_DATA[31]" lnk="__HDL_srcfile_1.htm#30"" z="REG_WR_DATA[31]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG_WR_REQ" lnk="__HDL_srcfile_1.htm#29"" z="REG_WR_REQ" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/RST" lnk="__HDL_srcfile_1.htm#20"" z="RST" h1="2" h2="8" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#58" z="r_LBUS_ADDR[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#58" z="r_LBUS_ADDR[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#58" z="r_LBUS_ADDR[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#58" z="r_LBUS_ADDR[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#58" z="r_LBUS_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#58" z="r_LBUS_ADDR[5]" h1="2" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#58" z="r_LBUS_ADDR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#58" z="r_LBUS_ADDR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#58" z="r_LBUS_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#58" z="r_LBUS_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#58" z="r_LBUS_ADDR[10]" h1="4" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#58" z="r_LBUS_ADDR[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#58" z="r_LBUS_ADDR[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#47" z="r_LBUS_CS[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#47" z="r_LBUS_CS[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#47" z="r_LBUS_CS[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#47" z="r_LBUS_CS[3]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#55" z="r_LBUS_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[0]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[1]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[2]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[3]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[4]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[5]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[6]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[7]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[8]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[9]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[10]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[11]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[12]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[13]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[14]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[15]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[16]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[17]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[18]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[19]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[20]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[21]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[22]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[23]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[24]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[25]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[26]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[27]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[28]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[29]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[30]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#54" z="r_LBUS_DIFF[31]" h1="8" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[3]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[4]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[5]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[6]" h1="4" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[9]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[10]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[13]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[14]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[15]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[16]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[17]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[24]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[25]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[26]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[27]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[28]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[29]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[30]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#56" z="r_LBUS_DOFF[31]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[3]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[4]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[5]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[6]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[7]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[8]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[9]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[10]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[11]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[12]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[13]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[14]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[15]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[16]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[17]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[18]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[19]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[20]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[21]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[22]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[23]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[24]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[25]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[26]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[27]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[28]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[29]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[30]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#57" z="r_LBUS_DTFF[31]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#46" z="r_LBUS_RD[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#46" z="r_LBUS_RD[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#46" z="r_LBUS_RD[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#46" z="r_LBUS_RD[3]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#46" z="r_LBUS_RD[4]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#46" z="r_LBUS_RD[5]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#45" z="r_LBUS_WR[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#45" z="r_LBUS_WR[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#45" z="r_LBUS_WR[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#45" z="r_LBUS_WR[3]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#64" z="r_REG_OP_ADDR[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#64" z="r_REG_OP_ADDR[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#64" z="r_REG_OP_ADDR[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#64" z="r_REG_OP_ADDR[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#64" z="r_REG_OP_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#64" z="r_REG_OP_ADDR[5]" h1="2" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#64" z="r_REG_OP_ADDR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#64" z="r_REG_OP_ADDR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#64" z="r_REG_OP_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_1.htm#64" z="r_REG_OP_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#64" z="r_REG_OP_ADDR[10]" h1="4" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#64" z="r_REG_OP_ADDR[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#64" z="r_REG_OP_ADDR[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#63" z="r_REG_RD_REQ" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[3]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[4]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[5]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[6]" h1="4" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[7]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[8]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[9]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[10]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[13]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[14]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[15]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[16]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[17]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[18]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[19]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[20]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[21]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[22]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[23]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[24]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[25]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[26]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[27]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[28]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[29]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[30]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#65" z="r_REG_WR_DATA[31]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#62" z="r_REG_WR_REQ" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#51" z="s_LBUS_CS_DN" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#52" z="s_LBUS_CS_UP" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[0]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[1]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[2]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[3]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[3]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[4]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[4]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[5]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[5]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[6]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[6]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[7]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[7]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[8]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[8]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[9]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[9]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[10]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[10]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[11]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[11]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[12]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[12]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[13]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[13]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[14]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[14]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[15]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[15]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[16]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[16]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[17]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[17]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[18]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[18]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[19]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[19]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[20]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[20]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[21]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[21]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[22]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[22]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[23]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[23]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[24]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[24]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[25]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[25]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[26]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[26]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[27]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[27]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[28]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[28]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[29]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[29]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[30]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[30]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U00_LBUS_IF/s_LBUS_DIFF[31]" lnk="__HDL_srcfile_1.htm#53"" z="s_LBUS_DIFF[31]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#50" z="s_LBUS_RD_DN" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#49" z="s_LBUS_WR_DN" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#61" z="s_REG_RD_REQ" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_1.htm#60" z="s_REG_WR_REQ" h1="4" h2="4" c="G" p="100.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
