<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>TargetInstrInfo.cpp source code [llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='TargetInstrInfo.cpp.html'>TargetInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- TargetInstrInfo.cpp - Target Instruction Information --------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/CodeGen/PseudoSourceValue.h.html">"llvm/CodeGen/PseudoSourceValue.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html">"llvm/CodeGen/ScoreboardHazardRecognizer.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/StackMaps.h.html">"llvm/CodeGen/StackMaps.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/MC/MCInstrItineraries.h.html">"llvm/MC/MCInstrItineraries.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../include/c++/7/cctype.html">&lt;cctype&gt;</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableHazardRecognizer" title='DisableHazardRecognizer' data-type='cl::opt&lt;bool&gt;' data-ref="DisableHazardRecognizer">DisableHazardRecognizer</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="37">37</th><td>  <q>"disable-sched-hazard"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="38">38</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable hazard detection during preRA scheduling"</q>));</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZN4llvm15TargetInstrInfoD1Ev" title='llvm::TargetInstrInfo::~TargetInstrInfo' data-ref="_ZN4llvm15TargetInstrInfoD1Ev">~TargetInstrInfo</dfn>() {</td></tr>
<tr><th id="41">41</th><td>}</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>*</td></tr>
<tr><th id="44">44</th><td><a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="1MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="1MCID">MCID</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2OpNum" title='OpNum' data-type='unsigned int' data-ref="2OpNum">OpNum</dfn>,</td></tr>
<tr><th id="45">45</th><td>                             <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="3TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="3TRI">TRI</dfn>,</td></tr>
<tr><th id="46">46</th><td>                             <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="4MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="47">47</th><td>  <b>if</b> (<a class="local col2 ref" href="#2OpNum" title='OpNum' data-ref="2OpNum">OpNum</a> &gt;= <a class="local col1 ref" href="#1MCID" title='MCID' data-ref="1MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="48">48</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <em>short</em> <dfn class="local col5 decl" id="5RegClass" title='RegClass' data-type='short' data-ref="5RegClass">RegClass</dfn> = <a class="local col1 ref" href="#1MCID" title='MCID' data-ref="1MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col2 ref" href="#2OpNum" title='OpNum' data-ref="2OpNum">OpNum</a>].<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a>;</td></tr>
<tr><th id="51">51</th><td>  <b>if</b> (<a class="local col1 ref" href="#1MCID" title='MCID' data-ref="1MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col2 ref" href="#2OpNum" title='OpNum' data-ref="2OpNum">OpNum</a>].<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv" title='llvm::MCOperandInfo::isLookupPtrRegClass' data-ref="_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv">isLookupPtrRegClass</a>())</td></tr>
<tr><th id="52">52</th><td>    <b>return</b> <a class="local col3 ref" href="#3TRI" title='TRI' data-ref="3TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</a>(<a class="local col4 ref" href="#4MF" title='MF' data-ref="4MF">MF</a>, <a class="local col5 ref" href="#5RegClass" title='RegClass' data-ref="5RegClass">RegClass</a>);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i>// Instructions like INSERT_SUBREG do not have fixed register classes.</i></td></tr>
<tr><th id="55">55</th><td>  <b>if</b> (<a class="local col5 ref" href="#5RegClass" title='RegClass' data-ref="5RegClass">RegClass</a> &lt; <var>0</var>)</td></tr>
<tr><th id="56">56</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <i>// Otherwise just look it up normally.</i></td></tr>
<tr><th id="59">59</th><td>  <b>return</b> <a class="local col3 ref" href="#3TRI" title='TRI' data-ref="3TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#5RegClass" title='RegClass' data-ref="5RegClass">RegClass</a>);</td></tr>
<tr><th id="60">60</th><td>}</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i class="doc">/// insertNoop - Insert a noop into the instruction stream at the specified</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">/// point.</i></td></tr>
<tr><th id="64">64</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::TargetInstrInfo::insertNoop' data-ref="_ZNK4llvm15TargetInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="6MBB">MBB</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                 <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="7MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="7MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="66">66</th><td>  <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement insertNoop!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 66)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target didn't implement insertNoop!"</q>);</td></tr>
<tr><th id="67">67</th><td>}</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isAsmCommentPKcRKN4llvm9MCAsmInfoE" title='isAsmComment' data-type='bool isAsmComment(const char * Str, const llvm::MCAsmInfo &amp; MAI)' data-ref="_ZL12isAsmCommentPKcRKN4llvm9MCAsmInfoE">isAsmComment</dfn>(<em>const</em> <em>char</em> *<dfn class="local col8 decl" id="8Str" title='Str' data-type='const char *' data-ref="8Str">Str</dfn>, <em>const</em> <a class="type" href="../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> &amp;<dfn class="local col9 decl" id="9MAI" title='MAI' data-type='const llvm::MCAsmInfo &amp;' data-ref="9MAI">MAI</dfn>) {</td></tr>
<tr><th id="70">70</th><td>  <b>return</b> <a class="ref" href="../../../../include/string.h.html#strncmp" title='strncmp' data-ref="strncmp">strncmp</a>(<a class="local col8 ref" href="#8Str" title='Str' data-ref="8Str">Str</a>, <a class="local col9 ref" href="#9MAI" title='MAI' data-ref="9MAI">MAI</a>.<a class="ref" href="../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo16getCommentStringEv" title='llvm::MCAsmInfo::getCommentString' data-ref="_ZNK4llvm9MCAsmInfo16getCommentStringEv">getCommentString</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4dataEv" title='llvm::StringRef::data' data-ref="_ZNK4llvm9StringRef4dataEv">data</a>(),</td></tr>
<tr><th id="71">71</th><td>                 <a class="local col9 ref" href="#9MAI" title='MAI' data-ref="9MAI">MAI</a>.<a class="ref" href="../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo16getCommentStringEv" title='llvm::MCAsmInfo::getCommentString' data-ref="_ZNK4llvm9MCAsmInfo16getCommentStringEv">getCommentString</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4sizeEv" title='llvm::StringRef::size' data-ref="_ZNK4llvm9StringRef4sizeEv">size</a>()) == <var>0</var>;</td></tr>
<tr><th id="72">72</th><td>}</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i class="doc">/// Measure the specified inline asm to determine an approximation of its</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">/// length.</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">/// Comments (which run till the next SeparatorString or newline) do not</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">/// count as an instruction.</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">/// Any other non-whitespace text is considered an instruction, with</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">/// multiple instructions separated by SeparatorString or newlines.</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">/// Variable-length instructions are not handled here; this function</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">/// may be overloaded in the target code to do that.</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">/// We implement a special case of the .space directive which takes only a</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">/// single integer argument in base 10 that is the size in bytes. This is a</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">/// restricted form of the GAS directive in that we only interpret</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">/// simple--i.e. not a logical or arithmetic expression--size values without</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">/// the optional fill value. This is primarily used for creating arbitrary</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">/// sized inline asm blocks for testing purposes.</i></td></tr>
<tr><th id="88">88</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" title='llvm::TargetInstrInfo::getInlineAsmLength' data-ref="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE">getInlineAsmLength</dfn>(</td></tr>
<tr><th id="89">89</th><td>  <em>const</em> <em>char</em> *<dfn class="local col0 decl" id="10Str" title='Str' data-type='const char *' data-ref="10Str">Str</dfn>,</td></tr>
<tr><th id="90">90</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> &amp;<dfn class="local col1 decl" id="11MAI" title='MAI' data-type='const llvm::MCAsmInfo &amp;' data-ref="11MAI">MAI</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col2 decl" id="12STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="12STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="91">91</th><td>  <i>// Count the number of instructions in the asm.</i></td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <dfn class="local col3 decl" id="13AtInsnStart" title='AtInsnStart' data-type='bool' data-ref="13AtInsnStart">AtInsnStart</dfn> = <b>true</b>;</td></tr>
<tr><th id="93">93</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="14Length" title='Length' data-type='unsigned int' data-ref="14Length">Length</dfn> = <var>0</var>;</td></tr>
<tr><th id="94">94</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="15MaxInstLength" title='MaxInstLength' data-type='const unsigned int' data-ref="15MaxInstLength">MaxInstLength</dfn> = <a class="local col1 ref" href="#11MAI" title='MAI' data-ref="11MAI">MAI</a>.<a class="virtual ref" href="../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE" title='llvm::MCAsmInfo::getMaxInstLength' data-ref="_ZNK4llvm9MCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE">getMaxInstLength</a>(<a class="local col2 ref" href="#12STI" title='STI' data-ref="12STI">STI</a>);</td></tr>
<tr><th id="95">95</th><td>  <b>for</b> (; *<a class="local col0 ref" href="#10Str" title='Str' data-ref="10Str">Str</a>; ++<a class="local col0 ref" href="#10Str" title='Str' data-ref="10Str">Str</a>) {</td></tr>
<tr><th id="96">96</th><td>    <b>if</b> (*<a class="local col0 ref" href="#10Str" title='Str' data-ref="10Str">Str</a> == <kbd>'\n'</kbd> || <a class="ref" href="../../../../include/string.h.html#strncmp" title='strncmp' data-ref="strncmp">strncmp</a>(<a class="local col0 ref" href="#10Str" title='Str' data-ref="10Str">Str</a>, <a class="local col1 ref" href="#11MAI" title='MAI' data-ref="11MAI">MAI</a>.<a class="ref" href="../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo18getSeparatorStringEv" title='llvm::MCAsmInfo::getSeparatorString' data-ref="_ZNK4llvm9MCAsmInfo18getSeparatorStringEv">getSeparatorString</a>(),</td></tr>
<tr><th id="97">97</th><td>                                <a class="ref" href="../../../../include/string.h.html#strlen" title='strlen' data-ref="strlen">strlen</a>(<a class="local col1 ref" href="#11MAI" title='MAI' data-ref="11MAI">MAI</a>.<a class="ref" href="../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo18getSeparatorStringEv" title='llvm::MCAsmInfo::getSeparatorString' data-ref="_ZNK4llvm9MCAsmInfo18getSeparatorStringEv">getSeparatorString</a>())) == <var>0</var>) {</td></tr>
<tr><th id="98">98</th><td>      <a class="local col3 ref" href="#13AtInsnStart" title='AtInsnStart' data-ref="13AtInsnStart">AtInsnStart</a> = <b>true</b>;</td></tr>
<tr><th id="99">99</th><td>    } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL12isAsmCommentPKcRKN4llvm9MCAsmInfoE" title='isAsmComment' data-use='c' data-ref="_ZL12isAsmCommentPKcRKN4llvm9MCAsmInfoE">isAsmComment</a>(<a class="local col0 ref" href="#10Str" title='Str' data-ref="10Str">Str</a>, <a class="local col1 ref" href="#11MAI" title='MAI' data-ref="11MAI">MAI</a>)) {</td></tr>
<tr><th id="100">100</th><td>      <i>// Stop counting as an instruction after a comment until the next</i></td></tr>
<tr><th id="101">101</th><td><i>      // separator.</i></td></tr>
<tr><th id="102">102</th><td>      <a class="local col3 ref" href="#13AtInsnStart" title='AtInsnStart' data-ref="13AtInsnStart">AtInsnStart</a> = <b>false</b>;</td></tr>
<tr><th id="103">103</th><td>    }</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>    <b>if</b> (<a class="local col3 ref" href="#13AtInsnStart" title='AtInsnStart' data-ref="13AtInsnStart">AtInsnStart</a> &amp;&amp; !<span class="namespace">std::</span><a class="ref" href="../../../../include/ctype.h.html#116" title='isspace' data-ref="isspace">isspace</a>(<b>static_cast</b>&lt;<em>unsigned</em> <em>char</em>&gt;(*<a class="local col0 ref" href="#10Str" title='Str' data-ref="10Str">Str</a>))) {</td></tr>
<tr><th id="106">106</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="16AddLength" title='AddLength' data-type='unsigned int' data-ref="16AddLength">AddLength</dfn> = <a class="local col5 ref" href="#15MaxInstLength" title='MaxInstLength' data-ref="15MaxInstLength">MaxInstLength</a>;</td></tr>
<tr><th id="107">107</th><td>      <b>if</b> (<a class="ref" href="../../../../include/string.h.html#strncmp" title='strncmp' data-ref="strncmp">strncmp</a>(<a class="local col0 ref" href="#10Str" title='Str' data-ref="10Str">Str</a>, <q>".space"</q>, <var>6</var>) == <var>0</var>) {</td></tr>
<tr><th id="108">108</th><td>        <em>char</em> *<dfn class="local col7 decl" id="17EStr" title='EStr' data-type='char *' data-ref="17EStr">EStr</dfn>;</td></tr>
<tr><th id="109">109</th><td>        <em>int</em> <dfn class="local col8 decl" id="18SpaceSize" title='SpaceSize' data-type='int' data-ref="18SpaceSize">SpaceSize</dfn>;</td></tr>
<tr><th id="110">110</th><td>        <a class="local col8 ref" href="#18SpaceSize" title='SpaceSize' data-ref="18SpaceSize">SpaceSize</a> = <a class="ref" href="../../../../include/stdlib.h.html#strtol" title='strtol' data-ref="strtol">strtol</a>(<a class="local col0 ref" href="#10Str" title='Str' data-ref="10Str">Str</a> + <var>6</var>, &amp;<a class="local col7 ref" href="#17EStr" title='EStr' data-ref="17EStr">EStr</a>, <var>10</var>);</td></tr>
<tr><th id="111">111</th><td>        <a class="local col8 ref" href="#18SpaceSize" title='SpaceSize' data-ref="18SpaceSize">SpaceSize</a> = <a class="local col8 ref" href="#18SpaceSize" title='SpaceSize' data-ref="18SpaceSize">SpaceSize</a> &lt; <var>0</var> ? <var>0</var> : <a class="local col8 ref" href="#18SpaceSize" title='SpaceSize' data-ref="18SpaceSize">SpaceSize</a>;</td></tr>
<tr><th id="112">112</th><td>        <b>while</b> (*<a class="local col7 ref" href="#17EStr" title='EStr' data-ref="17EStr">EStr</a> != <kbd>'\n'</kbd> &amp;&amp; <span class="namespace">std::</span><a class="ref" href="../../../../include/ctype.h.html#116" title='isspace' data-ref="isspace">isspace</a>(<b>static_cast</b>&lt;<em>unsigned</em> <em>char</em>&gt;(*<a class="local col7 ref" href="#17EStr" title='EStr' data-ref="17EStr">EStr</a>)))</td></tr>
<tr><th id="113">113</th><td>          ++<a class="local col7 ref" href="#17EStr" title='EStr' data-ref="17EStr">EStr</a>;</td></tr>
<tr><th id="114">114</th><td>        <b>if</b> (*<a class="local col7 ref" href="#17EStr" title='EStr' data-ref="17EStr">EStr</a> == <kbd>'\0'</kbd> || *<a class="local col7 ref" href="#17EStr" title='EStr' data-ref="17EStr">EStr</a> == <kbd>'\n'</kbd> ||</td></tr>
<tr><th id="115">115</th><td>            <a class="tu ref" href="#_ZL12isAsmCommentPKcRKN4llvm9MCAsmInfoE" title='isAsmComment' data-use='c' data-ref="_ZL12isAsmCommentPKcRKN4llvm9MCAsmInfoE">isAsmComment</a>(<a class="local col7 ref" href="#17EStr" title='EStr' data-ref="17EStr">EStr</a>, <a class="local col1 ref" href="#11MAI" title='MAI' data-ref="11MAI">MAI</a>)) <i>// Successfully parsed .space argument</i></td></tr>
<tr><th id="116">116</th><td>          <a class="local col6 ref" href="#16AddLength" title='AddLength' data-ref="16AddLength">AddLength</a> = <a class="local col8 ref" href="#18SpaceSize" title='SpaceSize' data-ref="18SpaceSize">SpaceSize</a>;</td></tr>
<tr><th id="117">117</th><td>      }</td></tr>
<tr><th id="118">118</th><td>      <a class="local col4 ref" href="#14Length" title='Length' data-ref="14Length">Length</a> += <a class="local col6 ref" href="#16AddLength" title='AddLength' data-ref="16AddLength">AddLength</a>;</td></tr>
<tr><th id="119">119</th><td>      <a class="local col3 ref" href="#13AtInsnStart" title='AtInsnStart' data-ref="13AtInsnStart">AtInsnStart</a> = <b>false</b>;</td></tr>
<tr><th id="120">120</th><td>    }</td></tr>
<tr><th id="121">121</th><td>  }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <b>return</b> <a class="local col4 ref" href="#14Length" title='Length' data-ref="14Length">Length</a>;</td></tr>
<tr><th id="124">124</th><td>}</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i class="doc">/// ReplaceTailWithBranchTo - Delete the instruction OldInst and everything</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">/// after it, replacing it with an unconditional branch to NewDest.</i></td></tr>
<tr><th id="128">128</th><td><em>void</em></td></tr>
<tr><th id="129">129</th><td><a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" title='llvm::TargetInstrInfo::ReplaceTailWithBranchTo' data-ref="_ZNK4llvm15TargetInstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE">ReplaceTailWithBranchTo</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="19Tail" title='Tail' data-type='MachineBasicBlock::iterator' data-ref="19Tail">Tail</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                         <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="20NewDest" title='NewDest' data-type='llvm::MachineBasicBlock *' data-ref="20NewDest">NewDest</dfn>) <em>const</em> {</td></tr>
<tr><th id="131">131</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="21MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="21MBB">MBB</dfn> = <a class="local col9 ref" href="#19Tail" title='Tail' data-ref="19Tail">Tail</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <i>// Remove all the old successors of MBB from the CFG.</i></td></tr>
<tr><th id="134">134</th><td>  <b>while</b> (!<a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>())</td></tr>
<tr><th id="135">135</th><td>    <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEN9__gnu_cxx17__normal_iteratorIPPS0_St6vectorIS3_SaIS3_EEEEb" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEN9__gnu_cxx17__normal_iteratorIPPS0_St6vectorIS3_SaIS3_EEEEb">removeSuccessor</a>(<a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>());</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i>// Save off the debug loc before erasing the instruction.</i></td></tr>
<tr><th id="138">138</th><td>  <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="22DL" title='DL' data-type='llvm::DebugLoc' data-ref="22DL">DL</dfn> = <a class="ref fake" href="../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col9 ref" href="#19Tail" title='Tail' data-ref="19Tail">Tail</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i>// Remove all the dead instructions from the end of MBB.</i></td></tr>
<tr><th id="141">141</th><td>  <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">erase</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#19Tail" title='Tail' data-ref="19Tail">Tail</a>, <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <i>// If MBB isn't immediately before MBB, insert a branch to it.</i></td></tr>
<tr><th id="144">144</th><td>  <b>if</b> (<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>) <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col0 ref" href="#20NewDest" title='NewDest' data-ref="20NewDest">NewDest</a>))</td></tr>
<tr><th id="145">145</th><td>    <a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::TargetInstrInfo::insertBranch' data-ref="_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'>*<a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a></span>, <a class="local col0 ref" href="#20NewDest" title='NewDest' data-ref="20NewDest">NewDest</a>, <b>nullptr</b>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>0</var>&gt;<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev">(</a>), <a class="local col2 ref" href="#22DL" title='DL' data-ref="22DL">DL</a>);</td></tr>
<tr><th id="146">146</th><td>  <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col0 ref" href="#20NewDest" title='NewDest' data-ref="20NewDest">NewDest</a>);</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="23MI">MI</dfn>,</td></tr>
<tr><th id="150">150</th><td>                                                      <em>bool</em> <dfn class="local col4 decl" id="24NewMI" title='NewMI' data-type='bool' data-ref="24NewMI">NewMI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="25Idx1" title='Idx1' data-type='unsigned int' data-ref="25Idx1">Idx1</dfn>,</td></tr>
<tr><th id="151">151</th><td>                                                      <em>unsigned</em> <dfn class="local col6 decl" id="26Idx2" title='Idx2' data-type='unsigned int' data-ref="26Idx2">Idx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="152">152</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="27MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="27MCID">MCID</dfn> = <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="153">153</th><td>  <em>bool</em> <dfn class="local col8 decl" id="28HasDef" title='HasDef' data-type='bool' data-ref="28HasDef">HasDef</dfn> = <a class="local col7 ref" href="#27MCID" title='MCID' data-ref="27MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="154">154</th><td>  <b>if</b> (<a class="local col8 ref" href="#28HasDef" title='HasDef' data-ref="28HasDef">HasDef</a> &amp;&amp; !<a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="155">155</th><td>    <i>// No idea how to commute this instruction. Target should implement its own.</i></td></tr>
<tr><th id="156">156</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="29CommutableOpIdx1" title='CommutableOpIdx1' data-type='unsigned int' data-ref="29CommutableOpIdx1">CommutableOpIdx1</dfn> = <a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>; (<em>void</em>)<a class="local col9 ref" href="#29CommutableOpIdx1" title='CommutableOpIdx1' data-ref="29CommutableOpIdx1">CommutableOpIdx1</a>;</td></tr>
<tr><th id="159">159</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30CommutableOpIdx2" title='CommutableOpIdx2' data-type='unsigned int' data-ref="30CommutableOpIdx2">CommutableOpIdx2</dfn> = <a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>; (<em>void</em>)<a class="local col0 ref" href="#30CommutableOpIdx2" title='CommutableOpIdx2' data-ref="30CommutableOpIdx2">CommutableOpIdx2</a>;</td></tr>
<tr><th id="160">160</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (findCommutedOpIndices(MI, CommutableOpIdx1, CommutableOpIdx2) &amp;&amp; CommutableOpIdx1 == Idx1 &amp;&amp; CommutableOpIdx2 == Idx2 &amp;&amp; &quot;TargetInstrInfo::CommuteInstructionImpl(): not commutable operands.&quot;) ? void (0) : __assert_fail (&quot;findCommutedOpIndices(MI, CommutableOpIdx1, CommutableOpIdx2) &amp;&amp; CommutableOpIdx1 == Idx1 &amp;&amp; CommutableOpIdx2 == Idx2 &amp;&amp; \&quot;TargetInstrInfo::CommuteInstructionImpl(): not commutable operands.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 162, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="virtual member" href="#_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</a>(<span class='refarg'><a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#29CommutableOpIdx1" title='CommutableOpIdx1' data-ref="29CommutableOpIdx1">CommutableOpIdx1</a></span>, <span class='refarg'><a class="local col0 ref" href="#30CommutableOpIdx2" title='CommutableOpIdx2' data-ref="30CommutableOpIdx2">CommutableOpIdx2</a></span>) &amp;&amp;</td></tr>
<tr><th id="161">161</th><td>         <a class="local col9 ref" href="#29CommutableOpIdx1" title='CommutableOpIdx1' data-ref="29CommutableOpIdx1">CommutableOpIdx1</a> == <a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a> &amp;&amp; <a class="local col0 ref" href="#30CommutableOpIdx2" title='CommutableOpIdx2' data-ref="30CommutableOpIdx2">CommutableOpIdx2</a> == <a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a> &amp;&amp;</td></tr>
<tr><th id="162">162</th><td>         <q>"TargetInstrInfo::CommuteInstructionImpl(): not commutable operands."</q>);</td></tr>
<tr><th id="163">163</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(Idx1).isReg() &amp;&amp; MI.getOperand(Idx2).isReg() &amp;&amp; &quot;This only knows how to commute register operands so far&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(Idx1).isReg() &amp;&amp; MI.getOperand(Idx2).isReg() &amp;&amp; \&quot;This only knows how to commute register operands so far\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 164, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="164">164</th><td>         <q>"This only knows how to commute register operands so far"</q>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31Reg0" title='Reg0' data-type='unsigned int' data-ref="31Reg0">Reg0</dfn> = <a class="local col8 ref" href="#28HasDef" title='HasDef' data-ref="28HasDef">HasDef</a> ? <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() : <var>0</var>;</td></tr>
<tr><th id="167">167</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="32Reg1" title='Reg1' data-type='unsigned int' data-ref="32Reg1">Reg1</dfn> = <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="168">168</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33Reg2" title='Reg2' data-type='unsigned int' data-ref="33Reg2">Reg2</dfn> = <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="169">169</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34SubReg0" title='SubReg0' data-type='unsigned int' data-ref="34SubReg0">SubReg0</dfn> = <a class="local col8 ref" href="#28HasDef" title='HasDef' data-ref="28HasDef">HasDef</a> ? <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() : <var>0</var>;</td></tr>
<tr><th id="170">170</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35SubReg1" title='SubReg1' data-type='unsigned int' data-ref="35SubReg1">SubReg1</dfn> = <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="171">171</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36SubReg2" title='SubReg2' data-type='unsigned int' data-ref="36SubReg2">SubReg2</dfn> = <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="172">172</th><td>  <em>bool</em> <dfn class="local col7 decl" id="37Reg1IsKill" title='Reg1IsKill' data-type='bool' data-ref="37Reg1IsKill">Reg1IsKill</dfn> = <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <dfn class="local col8 decl" id="38Reg2IsKill" title='Reg2IsKill' data-type='bool' data-ref="38Reg2IsKill">Reg2IsKill</dfn> = <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <dfn class="local col9 decl" id="39Reg1IsUndef" title='Reg1IsUndef' data-type='bool' data-ref="39Reg1IsUndef">Reg1IsUndef</dfn> = <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <dfn class="local col0 decl" id="40Reg2IsUndef" title='Reg2IsUndef' data-type='bool' data-ref="40Reg2IsUndef">Reg2IsUndef</dfn> = <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="176">176</th><td>  <em>bool</em> <dfn class="local col1 decl" id="41Reg1IsInternal" title='Reg1IsInternal' data-type='bool' data-ref="41Reg1IsInternal">Reg1IsInternal</dfn> = <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isInternalReadEv" title='llvm::MachineOperand::isInternalRead' data-ref="_ZNK4llvm14MachineOperand14isInternalReadEv">isInternalRead</a>();</td></tr>
<tr><th id="177">177</th><td>  <em>bool</em> <dfn class="local col2 decl" id="42Reg2IsInternal" title='Reg2IsInternal' data-type='bool' data-ref="42Reg2IsInternal">Reg2IsInternal</dfn> = <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isInternalReadEv" title='llvm::MachineOperand::isInternalRead' data-ref="_ZNK4llvm14MachineOperand14isInternalReadEv">isInternalRead</a>();</td></tr>
<tr><th id="178">178</th><td>  <i>// Avoid calling isRenamable for virtual registers since we assert that</i></td></tr>
<tr><th id="179">179</th><td><i>  // renamable property is only queried/set for physical registers.</i></td></tr>
<tr><th id="180">180</th><td>  <em>bool</em> <dfn class="local col3 decl" id="43Reg1IsRenamable" title='Reg1IsRenamable' data-type='bool' data-ref="43Reg1IsRenamable">Reg1IsRenamable</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col2 ref" href="#32Reg1" title='Reg1' data-ref="32Reg1">Reg1</a>)</td></tr>
<tr><th id="181">181</th><td>                             ? <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11isRenamableEv" title='llvm::MachineOperand::isRenamable' data-ref="_ZNK4llvm14MachineOperand11isRenamableEv">isRenamable</a>()</td></tr>
<tr><th id="182">182</th><td>                             : <b>false</b>;</td></tr>
<tr><th id="183">183</th><td>  <em>bool</em> <dfn class="local col4 decl" id="44Reg2IsRenamable" title='Reg2IsRenamable' data-type='bool' data-ref="44Reg2IsRenamable">Reg2IsRenamable</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#33Reg2" title='Reg2' data-ref="33Reg2">Reg2</a>)</td></tr>
<tr><th id="184">184</th><td>                             ? <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11isRenamableEv" title='llvm::MachineOperand::isRenamable' data-ref="_ZNK4llvm14MachineOperand11isRenamableEv">isRenamable</a>()</td></tr>
<tr><th id="185">185</th><td>                             : <b>false</b>;</td></tr>
<tr><th id="186">186</th><td>  <i>// If destination is tied to either of the commuted source register, then</i></td></tr>
<tr><th id="187">187</th><td><i>  // it must be updated.</i></td></tr>
<tr><th id="188">188</th><td>  <b>if</b> (<a class="local col8 ref" href="#28HasDef" title='HasDef' data-ref="28HasDef">HasDef</a> &amp;&amp; <a class="local col1 ref" href="#31Reg0" title='Reg0' data-ref="31Reg0">Reg0</a> == <a class="local col2 ref" href="#32Reg1" title='Reg1' data-ref="32Reg1">Reg1</a> &amp;&amp;</td></tr>
<tr><th id="189">189</th><td>      <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>) == <var>0</var>) {</td></tr>
<tr><th id="190">190</th><td>    <a class="local col8 ref" href="#38Reg2IsKill" title='Reg2IsKill' data-ref="38Reg2IsKill">Reg2IsKill</a> = <b>false</b>;</td></tr>
<tr><th id="191">191</th><td>    <a class="local col1 ref" href="#31Reg0" title='Reg0' data-ref="31Reg0">Reg0</a> = <a class="local col3 ref" href="#33Reg2" title='Reg2' data-ref="33Reg2">Reg2</a>;</td></tr>
<tr><th id="192">192</th><td>    <a class="local col4 ref" href="#34SubReg0" title='SubReg0' data-ref="34SubReg0">SubReg0</a> = <a class="local col6 ref" href="#36SubReg2" title='SubReg2' data-ref="36SubReg2">SubReg2</a>;</td></tr>
<tr><th id="193">193</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#28HasDef" title='HasDef' data-ref="28HasDef">HasDef</a> &amp;&amp; <a class="local col1 ref" href="#31Reg0" title='Reg0' data-ref="31Reg0">Reg0</a> == <a class="local col3 ref" href="#33Reg2" title='Reg2' data-ref="33Reg2">Reg2</a> &amp;&amp;</td></tr>
<tr><th id="194">194</th><td>             <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>) == <var>0</var>) {</td></tr>
<tr><th id="195">195</th><td>    <a class="local col7 ref" href="#37Reg1IsKill" title='Reg1IsKill' data-ref="37Reg1IsKill">Reg1IsKill</a> = <b>false</b>;</td></tr>
<tr><th id="196">196</th><td>    <a class="local col1 ref" href="#31Reg0" title='Reg0' data-ref="31Reg0">Reg0</a> = <a class="local col2 ref" href="#32Reg1" title='Reg1' data-ref="32Reg1">Reg1</a>;</td></tr>
<tr><th id="197">197</th><td>    <a class="local col4 ref" href="#34SubReg0" title='SubReg0' data-ref="34SubReg0">SubReg0</a> = <a class="local col5 ref" href="#35SubReg1" title='SubReg1' data-ref="35SubReg1">SubReg1</a>;</td></tr>
<tr><th id="198">198</th><td>  }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="45CommutedMI" title='CommutedMI' data-type='llvm::MachineInstr *' data-ref="45CommutedMI">CommutedMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="201">201</th><td>  <b>if</b> (<a class="local col4 ref" href="#24NewMI" title='NewMI' data-ref="24NewMI">NewMI</a>) {</td></tr>
<tr><th id="202">202</th><td>    <i>// Create a new instruction.</i></td></tr>
<tr><th id="203">203</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="46MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="46MF">MF</dfn> = *<a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="204">204</th><td>    <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a> = <a class="local col6 ref" href="#46MF" title='MF' data-ref="46MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(&amp;<a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>);</td></tr>
<tr><th id="205">205</th><td>  } <b>else</b> {</td></tr>
<tr><th id="206">206</th><td>    <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a> = &amp;<a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>;</td></tr>
<tr><th id="207">207</th><td>  }</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <b>if</b> (<a class="local col8 ref" href="#28HasDef" title='HasDef' data-ref="28HasDef">HasDef</a>) {</td></tr>
<tr><th id="210">210</th><td>    <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#31Reg0" title='Reg0' data-ref="31Reg0">Reg0</a>);</td></tr>
<tr><th id="211">211</th><td>    <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col4 ref" href="#34SubReg0" title='SubReg0' data-ref="34SubReg0">SubReg0</a>);</td></tr>
<tr><th id="212">212</th><td>  }</td></tr>
<tr><th id="213">213</th><td>  <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#32Reg1" title='Reg1' data-ref="32Reg1">Reg1</a>);</td></tr>
<tr><th id="214">214</th><td>  <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#33Reg2" title='Reg2' data-ref="33Reg2">Reg2</a>);</td></tr>
<tr><th id="215">215</th><td>  <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col5 ref" href="#35SubReg1" title='SubReg1' data-ref="35SubReg1">SubReg1</a>);</td></tr>
<tr><th id="216">216</th><td>  <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col6 ref" href="#36SubReg2" title='SubReg2' data-ref="36SubReg2">SubReg2</a>);</td></tr>
<tr><th id="217">217</th><td>  <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col7 ref" href="#37Reg1IsKill" title='Reg1IsKill' data-ref="37Reg1IsKill">Reg1IsKill</a>);</td></tr>
<tr><th id="218">218</th><td>  <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col8 ref" href="#38Reg2IsKill" title='Reg2IsKill' data-ref="38Reg2IsKill">Reg2IsKill</a>);</td></tr>
<tr><th id="219">219</th><td>  <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col9 ref" href="#39Reg1IsUndef" title='Reg1IsUndef' data-ref="39Reg1IsUndef">Reg1IsUndef</a>);</td></tr>
<tr><th id="220">220</th><td>  <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col0 ref" href="#40Reg2IsUndef" title='Reg2IsUndef' data-ref="40Reg2IsUndef">Reg2IsUndef</a>);</td></tr>
<tr><th id="221">221</th><td>  <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17setIsInternalReadEb" title='llvm::MachineOperand::setIsInternalRead' data-ref="_ZN4llvm14MachineOperand17setIsInternalReadEb">setIsInternalRead</a>(<a class="local col1 ref" href="#41Reg1IsInternal" title='Reg1IsInternal' data-ref="41Reg1IsInternal">Reg1IsInternal</a>);</td></tr>
<tr><th id="222">222</th><td>  <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17setIsInternalReadEb" title='llvm::MachineOperand::setIsInternalRead' data-ref="_ZN4llvm14MachineOperand17setIsInternalReadEb">setIsInternalRead</a>(<a class="local col2 ref" href="#42Reg2IsInternal" title='Reg2IsInternal' data-ref="42Reg2IsInternal">Reg2IsInternal</a>);</td></tr>
<tr><th id="223">223</th><td>  <i>// Avoid calling setIsRenamable for virtual registers since we assert that</i></td></tr>
<tr><th id="224">224</th><td><i>  // renamable property is only queried/set for physical registers.</i></td></tr>
<tr><th id="225">225</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col2 ref" href="#32Reg1" title='Reg1' data-ref="32Reg1">Reg1</a>))</td></tr>
<tr><th id="226">226</th><td>    <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx2" title='Idx2' data-ref="26Idx2">Idx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setIsRenamableEb" title='llvm::MachineOperand::setIsRenamable' data-ref="_ZN4llvm14MachineOperand14setIsRenamableEb">setIsRenamable</a>(<a class="local col3 ref" href="#43Reg1IsRenamable" title='Reg1IsRenamable' data-ref="43Reg1IsRenamable">Reg1IsRenamable</a>);</td></tr>
<tr><th id="227">227</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#33Reg2" title='Reg2' data-ref="33Reg2">Reg2</a>))</td></tr>
<tr><th id="228">228</th><td>    <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25Idx1" title='Idx1' data-ref="25Idx1">Idx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setIsRenamableEb" title='llvm::MachineOperand::setIsRenamable' data-ref="_ZN4llvm14MachineOperand14setIsRenamableEb">setIsRenamable</a>(<a class="local col4 ref" href="#44Reg2IsRenamable" title='Reg2IsRenamable' data-ref="44Reg2IsRenamable">Reg2IsRenamable</a>);</td></tr>
<tr><th id="229">229</th><td>  <b>return</b> <a class="local col5 ref" href="#45CommutedMI" title='CommutedMI' data-ref="45CommutedMI">CommutedMI</a>;</td></tr>
<tr><th id="230">230</th><td>}</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="47MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="47MI">MI</dfn>, <em>bool</em> <dfn class="local col8 decl" id="48NewMI" title='NewMI' data-type='bool' data-ref="48NewMI">NewMI</dfn>,</td></tr>
<tr><th id="233">233</th><td>                                                  <em>unsigned</em> <dfn class="local col9 decl" id="49OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="49OpIdx1">OpIdx1</dfn>,</td></tr>
<tr><th id="234">234</th><td>                                                  <em>unsigned</em> <dfn class="local col0 decl" id="50OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="50OpIdx2">OpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="235">235</th><td>  <i>// If OpIdx1 or OpIdx2 is not specified, then this method is free to choose</i></td></tr>
<tr><th id="236">236</th><td><i>  // any commutable operand, which is done in findCommutedOpIndices() method</i></td></tr>
<tr><th id="237">237</th><td><i>  // called below.</i></td></tr>
<tr><th id="238">238</th><td>  <b>if</b> ((<a class="local col9 ref" href="#49OpIdx1" title='OpIdx1' data-ref="49OpIdx1">OpIdx1</a> == <a class="member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a> || <a class="local col0 ref" href="#50OpIdx2" title='OpIdx2' data-ref="50OpIdx2">OpIdx2</a> == <a class="member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>) &amp;&amp;</td></tr>
<tr><th id="239">239</th><td>      !<a class="virtual member" href="#_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</a>(<span class='refarg'><a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#49OpIdx1" title='OpIdx1' data-ref="49OpIdx1">OpIdx1</a></span>, <span class='refarg'><a class="local col0 ref" href="#50OpIdx2" title='OpIdx2' data-ref="50OpIdx2">OpIdx2</a></span>)) {</td></tr>
<tr><th id="240">240</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isCommutable() &amp;&amp; &quot;Precondition violation: MI must be commutable.&quot;) ? void (0) : __assert_fail (&quot;MI.isCommutable() &amp;&amp; \&quot;Precondition violation: MI must be commutable.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 241, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>() &amp;&amp;</td></tr>
<tr><th id="241">241</th><td>           <q>"Precondition violation: MI must be commutable."</q>);</td></tr>
<tr><th id="242">242</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td>  <b>return</b> <a class="virtual member" href="#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a></span>, <a class="local col8 ref" href="#48NewMI" title='NewMI' data-ref="48NewMI">NewMI</a>, <a class="local col9 ref" href="#49OpIdx1" title='OpIdx1' data-ref="49OpIdx1">OpIdx1</a>, <a class="local col0 ref" href="#50OpIdx2" title='OpIdx2' data-ref="50OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="245">245</th><td>}</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" title='llvm::TargetInstrInfo::fixCommutedOpIndices' data-ref="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj">fixCommutedOpIndices</dfn>(<em>unsigned</em> &amp;<dfn class="local col1 decl" id="51ResultIdx1" title='ResultIdx1' data-type='unsigned int &amp;' data-ref="51ResultIdx1">ResultIdx1</dfn>,</td></tr>
<tr><th id="248">248</th><td>                                           <em>unsigned</em> &amp;<dfn class="local col2 decl" id="52ResultIdx2" title='ResultIdx2' data-type='unsigned int &amp;' data-ref="52ResultIdx2">ResultIdx2</dfn>,</td></tr>
<tr><th id="249">249</th><td>                                           <em>unsigned</em> <dfn class="local col3 decl" id="53CommutableOpIdx1" title='CommutableOpIdx1' data-type='unsigned int' data-ref="53CommutableOpIdx1">CommutableOpIdx1</dfn>,</td></tr>
<tr><th id="250">250</th><td>                                           <em>unsigned</em> <dfn class="local col4 decl" id="54CommutableOpIdx2" title='CommutableOpIdx2' data-type='unsigned int' data-ref="54CommutableOpIdx2">CommutableOpIdx2</dfn>) {</td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (<a class="local col1 ref" href="#51ResultIdx1" title='ResultIdx1' data-ref="51ResultIdx1">ResultIdx1</a> == <a class="member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a> &amp;&amp;</td></tr>
<tr><th id="252">252</th><td>      <a class="local col2 ref" href="#52ResultIdx2" title='ResultIdx2' data-ref="52ResultIdx2">ResultIdx2</a> == <a class="member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>) {</td></tr>
<tr><th id="253">253</th><td>    <a class="local col1 ref" href="#51ResultIdx1" title='ResultIdx1' data-ref="51ResultIdx1">ResultIdx1</a> = <a class="local col3 ref" href="#53CommutableOpIdx1" title='CommutableOpIdx1' data-ref="53CommutableOpIdx1">CommutableOpIdx1</a>;</td></tr>
<tr><th id="254">254</th><td>    <a class="local col2 ref" href="#52ResultIdx2" title='ResultIdx2' data-ref="52ResultIdx2">ResultIdx2</a> = <a class="local col4 ref" href="#54CommutableOpIdx2" title='CommutableOpIdx2' data-ref="54CommutableOpIdx2">CommutableOpIdx2</a>;</td></tr>
<tr><th id="255">255</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#51ResultIdx1" title='ResultIdx1' data-ref="51ResultIdx1">ResultIdx1</a> == <a class="member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>) {</td></tr>
<tr><th id="256">256</th><td>    <b>if</b> (<a class="local col2 ref" href="#52ResultIdx2" title='ResultIdx2' data-ref="52ResultIdx2">ResultIdx2</a> == <a class="local col3 ref" href="#53CommutableOpIdx1" title='CommutableOpIdx1' data-ref="53CommutableOpIdx1">CommutableOpIdx1</a>)</td></tr>
<tr><th id="257">257</th><td>      <a class="local col1 ref" href="#51ResultIdx1" title='ResultIdx1' data-ref="51ResultIdx1">ResultIdx1</a> = <a class="local col4 ref" href="#54CommutableOpIdx2" title='CommutableOpIdx2' data-ref="54CommutableOpIdx2">CommutableOpIdx2</a>;</td></tr>
<tr><th id="258">258</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#52ResultIdx2" title='ResultIdx2' data-ref="52ResultIdx2">ResultIdx2</a> == <a class="local col4 ref" href="#54CommutableOpIdx2" title='CommutableOpIdx2' data-ref="54CommutableOpIdx2">CommutableOpIdx2</a>)</td></tr>
<tr><th id="259">259</th><td>      <a class="local col1 ref" href="#51ResultIdx1" title='ResultIdx1' data-ref="51ResultIdx1">ResultIdx1</a> = <a class="local col3 ref" href="#53CommutableOpIdx1" title='CommutableOpIdx1' data-ref="53CommutableOpIdx1">CommutableOpIdx1</a>;</td></tr>
<tr><th id="260">260</th><td>    <b>else</b></td></tr>
<tr><th id="261">261</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="262">262</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#52ResultIdx2" title='ResultIdx2' data-ref="52ResultIdx2">ResultIdx2</a> == <a class="member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>) {</td></tr>
<tr><th id="263">263</th><td>    <b>if</b> (<a class="local col1 ref" href="#51ResultIdx1" title='ResultIdx1' data-ref="51ResultIdx1">ResultIdx1</a> == <a class="local col3 ref" href="#53CommutableOpIdx1" title='CommutableOpIdx1' data-ref="53CommutableOpIdx1">CommutableOpIdx1</a>)</td></tr>
<tr><th id="264">264</th><td>      <a class="local col2 ref" href="#52ResultIdx2" title='ResultIdx2' data-ref="52ResultIdx2">ResultIdx2</a> = <a class="local col4 ref" href="#54CommutableOpIdx2" title='CommutableOpIdx2' data-ref="54CommutableOpIdx2">CommutableOpIdx2</a>;</td></tr>
<tr><th id="265">265</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#51ResultIdx1" title='ResultIdx1' data-ref="51ResultIdx1">ResultIdx1</a> == <a class="local col4 ref" href="#54CommutableOpIdx2" title='CommutableOpIdx2' data-ref="54CommutableOpIdx2">CommutableOpIdx2</a>)</td></tr>
<tr><th id="266">266</th><td>      <a class="local col2 ref" href="#52ResultIdx2" title='ResultIdx2' data-ref="52ResultIdx2">ResultIdx2</a> = <a class="local col3 ref" href="#53CommutableOpIdx1" title='CommutableOpIdx1' data-ref="53CommutableOpIdx1">CommutableOpIdx1</a>;</td></tr>
<tr><th id="267">267</th><td>    <b>else</b></td></tr>
<tr><th id="268">268</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="269">269</th><td>  } <b>else</b></td></tr>
<tr><th id="270">270</th><td>    <i>// Check that the result operand indices match the given commutable</i></td></tr>
<tr><th id="271">271</th><td><i>    // operand indices.</i></td></tr>
<tr><th id="272">272</th><td>    <b>return</b> (<a class="local col1 ref" href="#51ResultIdx1" title='ResultIdx1' data-ref="51ResultIdx1">ResultIdx1</a> == <a class="local col3 ref" href="#53CommutableOpIdx1" title='CommutableOpIdx1' data-ref="53CommutableOpIdx1">CommutableOpIdx1</a> &amp;&amp; <a class="local col2 ref" href="#52ResultIdx2" title='ResultIdx2' data-ref="52ResultIdx2">ResultIdx2</a> == <a class="local col4 ref" href="#54CommutableOpIdx2" title='CommutableOpIdx2' data-ref="54CommutableOpIdx2">CommutableOpIdx2</a>) ||</td></tr>
<tr><th id="273">273</th><td>           (<a class="local col1 ref" href="#51ResultIdx1" title='ResultIdx1' data-ref="51ResultIdx1">ResultIdx1</a> == <a class="local col4 ref" href="#54CommutableOpIdx2" title='CommutableOpIdx2' data-ref="54CommutableOpIdx2">CommutableOpIdx2</a> &amp;&amp; <a class="local col2 ref" href="#52ResultIdx2" title='ResultIdx2' data-ref="52ResultIdx2">ResultIdx2</a> == <a class="local col3 ref" href="#53CommutableOpIdx1" title='CommutableOpIdx1' data-ref="53CommutableOpIdx1">CommutableOpIdx1</a>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="276">276</th><td>}</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="55MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="55MI">MI</dfn>,</td></tr>
<tr><th id="279">279</th><td>                                            <em>unsigned</em> &amp;<dfn class="local col6 decl" id="56SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="56SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="280">280</th><td>                                            <em>unsigned</em> &amp;<dfn class="local col7 decl" id="57SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="57SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="281">281</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.isBundle() &amp;&amp; &quot;TargetInstrInfo::findCommutedOpIndices() can&apos;t handle bundles&quot;) ? void (0) : __assert_fail (&quot;!MI.isBundle() &amp;&amp; \&quot;TargetInstrInfo::findCommutedOpIndices() can&apos;t handle bundles\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 282, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>() &amp;&amp;</td></tr>
<tr><th id="282">282</th><td>         <q>"TargetInstrInfo::findCommutedOpIndices() can't handle bundles"</q>);</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="58MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="58MCID">MCID</dfn> = <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (!<a class="local col8 ref" href="#58MCID" title='MCID' data-ref="58MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isCommutableEv" title='llvm::MCInstrDesc::isCommutable' data-ref="_ZNK4llvm11MCInstrDesc12isCommutableEv">isCommutable</a>())</td></tr>
<tr><th id="286">286</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <i>// This assumes v0 = op v1, v2 and commuting would swap v1 and v2. If this</i></td></tr>
<tr><th id="289">289</th><td><i>  // is not true, then the target must implement this.</i></td></tr>
<tr><th id="290">290</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="59CommutableOpIdx1" title='CommutableOpIdx1' data-type='unsigned int' data-ref="59CommutableOpIdx1">CommutableOpIdx1</dfn> = <a class="local col8 ref" href="#58MCID" title='MCID' data-ref="58MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="291">291</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="60CommutableOpIdx2" title='CommutableOpIdx2' data-type='unsigned int' data-ref="60CommutableOpIdx2">CommutableOpIdx2</dfn> = <a class="local col9 ref" href="#59CommutableOpIdx1" title='CommutableOpIdx1' data-ref="59CommutableOpIdx1">CommutableOpIdx1</a> + <var>1</var>;</td></tr>
<tr><th id="292">292</th><td>  <b>if</b> (!<a class="member" href="#_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" title='llvm::TargetInstrInfo::fixCommutedOpIndices' data-ref="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj">fixCommutedOpIndices</a>(<span class='refarg'><a class="local col6 ref" href="#56SrcOpIdx1" title='SrcOpIdx1' data-ref="56SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col7 ref" href="#57SrcOpIdx2" title='SrcOpIdx2' data-ref="57SrcOpIdx2">SrcOpIdx2</a></span>,</td></tr>
<tr><th id="293">293</th><td>                            <a class="local col9 ref" href="#59CommutableOpIdx1" title='CommutableOpIdx1' data-ref="59CommutableOpIdx1">CommutableOpIdx1</a>, <a class="local col0 ref" href="#60CommutableOpIdx2" title='CommutableOpIdx2' data-ref="60CommutableOpIdx2">CommutableOpIdx2</a>))</td></tr>
<tr><th id="294">294</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <b>if</b> (!<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#56SrcOpIdx1" title='SrcOpIdx1' data-ref="56SrcOpIdx1">SrcOpIdx1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#57SrcOpIdx2" title='SrcOpIdx2' data-ref="57SrcOpIdx2">SrcOpIdx2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="297">297</th><td>    <i>// No idea.</i></td></tr>
<tr><th id="298">298</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="299">299</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="300">300</th><td>}</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="61MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="303">303</th><td>  <b>if</b> (!<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <i>// Conditional branch is a special case.</i></td></tr>
<tr><th id="306">306</th><td>  <b>if</b> (<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; !<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>())</td></tr>
<tr><th id="307">307</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="308">308</th><td>  <b>if</b> (!<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE" title='llvm::MachineInstr::isPredicable' data-ref="_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE">isPredicable</a>())</td></tr>
<tr><th id="309">309</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="310">310</th><td>  <b>return</b> !<a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPredicated' data-ref="_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>);</td></tr>
<tr><th id="311">311</th><td>}</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::TargetInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm15TargetInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(</td></tr>
<tr><th id="314">314</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="62MI">MI</dfn>, <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col3 decl" id="63Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="63Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="315">315</th><td>  <em>bool</em> <dfn class="local col4 decl" id="64MadeChange" title='MadeChange' data-type='bool' data-ref="64MadeChange">MadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.isBundle() &amp;&amp; &quot;TargetInstrInfo::PredicateInstruction() can&apos;t handle bundles&quot;) ? void (0) : __assert_fail (&quot;!MI.isBundle() &amp;&amp; \&quot;TargetInstrInfo::PredicateInstruction() can&apos;t handle bundles\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 318, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>() &amp;&amp;</td></tr>
<tr><th id="318">318</th><td>         <q>"TargetInstrInfo::PredicateInstruction() can't handle bundles"</q>);</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="65MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="65MCID">MCID</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="321">321</th><td>  <b>if</b> (!<a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE" title='llvm::MachineInstr::isPredicable' data-ref="_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE">isPredicable</a>())</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="66j" title='j' data-type='unsigned int' data-ref="66j">j</dfn> = <var>0</var>, <dfn class="local col7 decl" id="67i" title='i' data-type='unsigned int' data-ref="67i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="68e" title='e' data-type='unsigned int' data-ref="68e">e</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#67i" title='i' data-ref="67i">i</a> != <a class="local col8 ref" href="#68e" title='e' data-ref="68e">e</a>; ++<a class="local col7 ref" href="#67i" title='i' data-ref="67i">i</a>) {</td></tr>
<tr><th id="325">325</th><td>    <b>if</b> (<a class="local col5 ref" href="#65MCID" title='MCID' data-ref="65MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col7 ref" href="#67i" title='i' data-ref="67i">i</a>].<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo11isPredicateEv" title='llvm::MCOperandInfo::isPredicate' data-ref="_ZNK4llvm13MCOperandInfo11isPredicateEv">isPredicate</a>()) {</td></tr>
<tr><th id="326">326</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="69MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="69MO">MO</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#67i" title='i' data-ref="67i">i</a>);</td></tr>
<tr><th id="327">327</th><td>      <b>if</b> (<a class="local col9 ref" href="#69MO" title='MO' data-ref="69MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="328">328</th><td>        <a class="local col9 ref" href="#69MO" title='MO' data-ref="69MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#63Pred" title='Pred' data-ref="63Pred">Pred</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#66j" title='j' data-ref="66j">j</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="329">329</th><td>        <a class="local col4 ref" href="#64MadeChange" title='MadeChange' data-ref="64MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="330">330</th><td>      } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#69MO" title='MO' data-ref="69MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="331">331</th><td>        <a class="local col9 ref" href="#69MO" title='MO' data-ref="69MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col3 ref" href="#63Pred" title='Pred' data-ref="63Pred">Pred</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#66j" title='j' data-ref="66j">j</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="332">332</th><td>        <a class="local col4 ref" href="#64MadeChange" title='MadeChange' data-ref="64MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="333">333</th><td>      } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#69MO" title='MO' data-ref="69MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>()) {</td></tr>
<tr><th id="334">334</th><td>        <a class="local col9 ref" href="#69MO" title='MO' data-ref="69MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(<a class="local col3 ref" href="#63Pred" title='Pred' data-ref="63Pred">Pred</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#66j" title='j' data-ref="66j">j</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="335">335</th><td>        <a class="local col4 ref" href="#64MadeChange" title='MadeChange' data-ref="64MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="336">336</th><td>      }</td></tr>
<tr><th id="337">337</th><td>      ++<a class="local col6 ref" href="#66j" title='j' data-ref="66j">j</a>;</td></tr>
<tr><th id="338">338</th><td>    }</td></tr>
<tr><th id="339">339</th><td>  }</td></tr>
<tr><th id="340">340</th><td>  <b>return</b> <a class="local col4 ref" href="#64MadeChange" title='MadeChange' data-ref="64MadeChange">MadeChange</a>;</td></tr>
<tr><th id="341">341</th><td>}</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::TargetInstrInfo::hasLoadFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasLoadFromStackSlot</dfn>(</td></tr>
<tr><th id="344">344</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="70MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="70MI">MI</dfn>,</td></tr>
<tr><th id="345">345</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; &amp;<dfn class="local col1 decl" id="71Accesses" title='Accesses' data-type='SmallVectorImpl&lt;const llvm::MachineMemOperand *&gt; &amp;' data-ref="71Accesses">Accesses</dfn>) <em>const</em> {</td></tr>
<tr><th id="346">346</th><td>  <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col2 decl" id="72StartSize" title='StartSize' data-type='size_t' data-ref="72StartSize">StartSize</dfn> = <a class="local col1 ref" href="#71Accesses" title='Accesses' data-ref="71Accesses">Accesses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="347">347</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mmo_iterator" title='llvm::MachineInstr::mmo_iterator' data-type='ArrayRef&lt;MachineMemOperand *&gt;::iterator' data-ref="llvm::MachineInstr::mmo_iterator">mmo_iterator</a> <dfn class="local col3 decl" id="73o" title='o' data-type='MachineInstr::mmo_iterator' data-ref="73o">o</dfn> = <a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>(),</td></tr>
<tr><th id="348">348</th><td>                                  <dfn class="local col4 decl" id="74oe" title='oe' data-type='MachineInstr::mmo_iterator' data-ref="74oe">oe</dfn> = <a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15memoperands_endEv" title='llvm::MachineInstr::memoperands_end' data-ref="_ZNK4llvm12MachineInstr15memoperands_endEv">memoperands_end</a>();</td></tr>
<tr><th id="349">349</th><td>       <a class="local col3 ref" href="#73o" title='o' data-ref="73o">o</a> != <a class="local col4 ref" href="#74oe" title='oe' data-ref="74oe">oe</a>; ++<a class="local col3 ref" href="#73o" title='o' data-ref="73o">o</a>) {</td></tr>
<tr><th id="350">350</th><td>    <b>if</b> ((*<a class="local col3 ref" href="#73o" title='o' data-ref="73o">o</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand6isLoadEv" title='llvm::MachineMemOperand::isLoad' data-ref="_ZNK4llvm17MachineMemOperand6isLoadEv">isLoad</a>() &amp;&amp;</td></tr>
<tr><th id="351">351</th><td>        <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm16dyn_cast_or_nullEPT0_" title='llvm::dyn_cast_or_null' data-ref="_ZN4llvm16dyn_cast_or_nullEPT0_">dyn_cast_or_null</a>&lt;<a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a>&gt;((*<a class="local col3 ref" href="#73o" title='o' data-ref="73o">o</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>()))</td></tr>
<tr><th id="352">352</th><td>      <a class="local col1 ref" href="#71Accesses" title='Accesses' data-ref="71Accesses">Accesses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(*<a class="local col3 ref" href="#73o" title='o' data-ref="73o">o</a>);</td></tr>
<tr><th id="353">353</th><td>  }</td></tr>
<tr><th id="354">354</th><td>  <b>return</b> <a class="local col1 ref" href="#71Accesses" title='Accesses' data-ref="71Accesses">Accesses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <a class="local col2 ref" href="#72StartSize" title='StartSize' data-ref="72StartSize">StartSize</a>;</td></tr>
<tr><th id="355">355</th><td>}</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::TargetInstrInfo::hasStoreToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasStoreToStackSlot</dfn>(</td></tr>
<tr><th id="358">358</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="75MI">MI</dfn>,</td></tr>
<tr><th id="359">359</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; &amp;<dfn class="local col6 decl" id="76Accesses" title='Accesses' data-type='SmallVectorImpl&lt;const llvm::MachineMemOperand *&gt; &amp;' data-ref="76Accesses">Accesses</dfn>) <em>const</em> {</td></tr>
<tr><th id="360">360</th><td>  <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col7 decl" id="77StartSize" title='StartSize' data-type='size_t' data-ref="77StartSize">StartSize</dfn> = <a class="local col6 ref" href="#76Accesses" title='Accesses' data-ref="76Accesses">Accesses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="361">361</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mmo_iterator" title='llvm::MachineInstr::mmo_iterator' data-type='ArrayRef&lt;MachineMemOperand *&gt;::iterator' data-ref="llvm::MachineInstr::mmo_iterator">mmo_iterator</a> <dfn class="local col8 decl" id="78o" title='o' data-type='MachineInstr::mmo_iterator' data-ref="78o">o</dfn> = <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>(),</td></tr>
<tr><th id="362">362</th><td>                                  <dfn class="local col9 decl" id="79oe" title='oe' data-type='MachineInstr::mmo_iterator' data-ref="79oe">oe</dfn> = <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15memoperands_endEv" title='llvm::MachineInstr::memoperands_end' data-ref="_ZNK4llvm12MachineInstr15memoperands_endEv">memoperands_end</a>();</td></tr>
<tr><th id="363">363</th><td>       <a class="local col8 ref" href="#78o" title='o' data-ref="78o">o</a> != <a class="local col9 ref" href="#79oe" title='oe' data-ref="79oe">oe</a>; ++<a class="local col8 ref" href="#78o" title='o' data-ref="78o">o</a>) {</td></tr>
<tr><th id="364">364</th><td>    <b>if</b> ((*<a class="local col8 ref" href="#78o" title='o' data-ref="78o">o</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7isStoreEv" title='llvm::MachineMemOperand::isStore' data-ref="_ZNK4llvm17MachineMemOperand7isStoreEv">isStore</a>() &amp;&amp;</td></tr>
<tr><th id="365">365</th><td>        <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm16dyn_cast_or_nullEPT0_" title='llvm::dyn_cast_or_null' data-ref="_ZN4llvm16dyn_cast_or_nullEPT0_">dyn_cast_or_null</a>&lt;<a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a>&gt;((*<a class="local col8 ref" href="#78o" title='o' data-ref="78o">o</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>()))</td></tr>
<tr><th id="366">366</th><td>      <a class="local col6 ref" href="#76Accesses" title='Accesses' data-ref="76Accesses">Accesses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(*<a class="local col8 ref" href="#78o" title='o' data-ref="78o">o</a>);</td></tr>
<tr><th id="367">367</th><td>  }</td></tr>
<tr><th id="368">368</th><td>  <b>return</b> <a class="local col6 ref" href="#76Accesses" title='Accesses' data-ref="76Accesses">Accesses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <a class="local col7 ref" href="#77StartSize" title='StartSize' data-ref="77StartSize">StartSize</a>;</td></tr>
<tr><th id="369">369</th><td>}</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo17getStackSlotRangeEPKNS_19TargetRegisterClassEjRjS4_RKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getStackSlotRange' data-ref="_ZNK4llvm15TargetInstrInfo17getStackSlotRangeEPKNS_19TargetRegisterClassEjRjS4_RKNS_15MachineFunctionE">getStackSlotRange</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="80RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="80RC">RC</dfn>,</td></tr>
<tr><th id="372">372</th><td>                                        <em>unsigned</em> <dfn class="local col1 decl" id="81SubIdx" title='SubIdx' data-type='unsigned int' data-ref="81SubIdx">SubIdx</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="82Size" title='Size' data-type='unsigned int &amp;' data-ref="82Size">Size</dfn>,</td></tr>
<tr><th id="373">373</th><td>                                        <em>unsigned</em> &amp;<dfn class="local col3 decl" id="83Offset" title='Offset' data-type='unsigned int &amp;' data-ref="83Offset">Offset</dfn>,</td></tr>
<tr><th id="374">374</th><td>                                        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="84MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="84MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="375">375</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="85TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="85TRI">TRI</dfn> = <a class="local col4 ref" href="#84MF" title='MF' data-ref="84MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="376">376</th><td>  <b>if</b> (!<a class="local col1 ref" href="#81SubIdx" title='SubIdx' data-ref="81SubIdx">SubIdx</a>) {</td></tr>
<tr><th id="377">377</th><td>    <a class="local col2 ref" href="#82Size" title='Size' data-ref="82Size">Size</a> = <a class="local col5 ref" href="#85TRI" title='TRI' data-ref="85TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col0 ref" href="#80RC" title='RC' data-ref="80RC">RC</a>);</td></tr>
<tr><th id="378">378</th><td>    <a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="379">379</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="380">380</th><td>  }</td></tr>
<tr><th id="381">381</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="86BitSize" title='BitSize' data-type='unsigned int' data-ref="86BitSize">BitSize</dfn> = <a class="local col5 ref" href="#85TRI" title='TRI' data-ref="85TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getSubRegIdxSizeEj" title='llvm::MCRegisterInfo::getSubRegIdxSize' data-ref="_ZNK4llvm14MCRegisterInfo16getSubRegIdxSizeEj">getSubRegIdxSize</a>(<a class="local col1 ref" href="#81SubIdx" title='SubIdx' data-ref="81SubIdx">SubIdx</a>);</td></tr>
<tr><th id="382">382</th><td>  <i>// Convert bit size to byte size.</i></td></tr>
<tr><th id="383">383</th><td>  <b>if</b> (<a class="local col6 ref" href="#86BitSize" title='BitSize' data-ref="86BitSize">BitSize</a> % <var>8</var>)</td></tr>
<tr><th id="384">384</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <em>int</em> <dfn class="local col7 decl" id="87BitOffset" title='BitOffset' data-type='int' data-ref="87BitOffset">BitOffset</dfn> = <a class="local col5 ref" href="#85TRI" title='TRI' data-ref="85TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo18getSubRegIdxOffsetEj" title='llvm::MCRegisterInfo::getSubRegIdxOffset' data-ref="_ZNK4llvm14MCRegisterInfo18getSubRegIdxOffsetEj">getSubRegIdxOffset</a>(<a class="local col1 ref" href="#81SubIdx" title='SubIdx' data-ref="81SubIdx">SubIdx</a>);</td></tr>
<tr><th id="387">387</th><td>  <b>if</b> (<a class="local col7 ref" href="#87BitOffset" title='BitOffset' data-ref="87BitOffset">BitOffset</a> &lt; <var>0</var> || <a class="local col7 ref" href="#87BitOffset" title='BitOffset' data-ref="87BitOffset">BitOffset</a> % <var>8</var>)</td></tr>
<tr><th id="388">388</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <a class="local col2 ref" href="#82Size" title='Size' data-ref="82Size">Size</a> = <a class="local col6 ref" href="#86BitSize" title='BitSize' data-ref="86BitSize">BitSize</a> /= <var>8</var>;</td></tr>
<tr><th id="391">391</th><td>  <a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset">Offset</a> = (<em>unsigned</em>)<a class="local col7 ref" href="#87BitOffset" title='BitOffset' data-ref="87BitOffset">BitOffset</a> / <var>8</var>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI-&gt;getSpillSize(*RC) &gt;= (Offset + Size) &amp;&amp; &quot;bad subregister range&quot;) ? void (0) : __assert_fail (&quot;TRI-&gt;getSpillSize(*RC) &gt;= (Offset + Size) &amp;&amp; \&quot;bad subregister range\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 393, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#85TRI" title='TRI' data-ref="85TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col0 ref" href="#80RC" title='RC' data-ref="80RC">RC</a>) &gt;= (<a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset">Offset</a> + <a class="local col2 ref" href="#82Size" title='Size' data-ref="82Size">Size</a>) &amp;&amp; <q>"bad subregister range"</q>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <b>if</b> (!<a class="local col4 ref" href="#84MF" title='MF' data-ref="84MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>().<a class="ref" href="../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout14isLittleEndianEv" title='llvm::DataLayout::isLittleEndian' data-ref="_ZNK4llvm10DataLayout14isLittleEndianEv">isLittleEndian</a>()) {</td></tr>
<tr><th id="396">396</th><td>    <a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset">Offset</a> = <a class="local col5 ref" href="#85TRI" title='TRI' data-ref="85TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col0 ref" href="#80RC" title='RC' data-ref="80RC">RC</a>) - (<a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset">Offset</a> + <a class="local col2 ref" href="#82Size" title='Size' data-ref="82Size">Size</a>);</td></tr>
<tr><th id="397">397</th><td>  }</td></tr>
<tr><th id="398">398</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="399">399</th><td>}</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRKS4_RKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::reMaterialize' data-ref="_ZNK4llvm15TargetInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRKS4_RKNS_18TargetRegisterInfoE">reMaterialize</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="88MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="88MBB">MBB</dfn>,</td></tr>
<tr><th id="402">402</th><td>                                    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="89I" title='I' data-type='MachineBasicBlock::iterator' data-ref="89I">I</dfn>,</td></tr>
<tr><th id="403">403</th><td>                                    <em>unsigned</em> <dfn class="local col0 decl" id="90DestReg" title='DestReg' data-type='unsigned int' data-ref="90DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="91SubIdx" title='SubIdx' data-type='unsigned int' data-ref="91SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="404">404</th><td>                                    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="92Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="92Orig">Orig</dfn>,</td></tr>
<tr><th id="405">405</th><td>                                    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="93TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="93TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="406">406</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="94MI" title='MI' data-type='llvm::MachineInstr *' data-ref="94MI">MI</dfn> = <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(&amp;<a class="local col2 ref" href="#92Orig" title='Orig' data-ref="92Orig">Orig</a>);</td></tr>
<tr><th id="407">407</th><td>  <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::substituteRegister' data-ref="_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE">substituteRegister</a>(<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#90DestReg" title='DestReg' data-ref="90DestReg">DestReg</a>, <a class="local col1 ref" href="#91SubIdx" title='SubIdx' data-ref="91SubIdx">SubIdx</a>, <a class="local col3 ref" href="#93TRI" title='TRI' data-ref="93TRI">TRI</a>);</td></tr>
<tr><th id="408">408</th><td>  <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a>, <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>);</td></tr>
<tr><th id="409">409</th><td>}</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE" title='llvm::TargetInstrInfo::produceSameValue' data-ref="_ZNK4llvm15TargetInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE">produceSameValue</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="95MI0" title='MI0' data-type='const llvm::MachineInstr &amp;' data-ref="95MI0">MI0</dfn>,</td></tr>
<tr><th id="412">412</th><td>                                       <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="96MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="96MI1">MI1</dfn>,</td></tr>
<tr><th id="413">413</th><td>                                       <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="97MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="97MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="414">414</th><td>  <b>return</b> <a class="local col5 ref" href="#95MI0" title='MI0' data-ref="95MI0">MI0</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE" title='llvm::MachineInstr::isIdenticalTo' data-ref="_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE">isIdenticalTo</a>(<a class="local col6 ref" href="#96MI1" title='MI1' data-ref="96MI1">MI1</a>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MICheckType::IgnoreVRegDefs" title='llvm::MachineInstr::MICheckType::IgnoreVRegDefs' data-ref="llvm::MachineInstr::MICheckType::IgnoreVRegDefs">IgnoreVRegDefs</a>);</td></tr>
<tr><th id="415">415</th><td>}</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_" title='llvm::TargetInstrInfo::duplicate' data-ref="_ZNK4llvm15TargetInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_">duplicate</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="98MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="98MBB">MBB</dfn>,</td></tr>
<tr><th id="418">418</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="99InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="99InsertBefore">InsertBefore</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="100Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="100Orig">Orig</dfn>) <em>const</em> {</td></tr>
<tr><th id="419">419</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Orig.isNotDuplicable() &amp;&amp; &quot;Instruction cannot be duplicated&quot;) ? void (0) : __assert_fail (&quot;!Orig.isNotDuplicable() &amp;&amp; \&quot;Instruction cannot be duplicated\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 419, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#100Orig" title='Orig' data-ref="100Orig">Orig</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isNotDuplicableENS0_9QueryTypeE" title='llvm::MachineInstr::isNotDuplicable' data-ref="_ZNK4llvm12MachineInstr15isNotDuplicableENS0_9QueryTypeE">isNotDuplicable</a>() &amp;&amp; <q>"Instruction cannot be duplicated"</q>);</td></tr>
<tr><th id="420">420</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="101MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="101MF">MF</dfn> = *<a class="local col8 ref" href="#98MBB" title='MBB' data-ref="98MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="421">421</th><td>  <b>return</b> <a class="local col1 ref" href="#101MF" title='MF' data-ref="101MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CloneMachineInstrBundleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_" title='llvm::MachineFunction::CloneMachineInstrBundle' data-ref="_ZN4llvm15MachineFunction23CloneMachineInstrBundleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_">CloneMachineInstrBundle</a>(<span class='refarg'><a class="local col8 ref" href="#98MBB" title='MBB' data-ref="98MBB">MBB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#99InsertBefore" title='InsertBefore' data-ref="99InsertBefore">InsertBefore</a>, <a class="local col0 ref" href="#100Orig" title='Orig' data-ref="100Orig">Orig</a>);</td></tr>
<tr><th id="422">422</th><td>}</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><i  data-doc="_ZL11canFoldCopyRKN4llvm12MachineInstrEj">// If the COPY instruction in MI can be folded to a stack operation, return</i></td></tr>
<tr><th id="425">425</th><td><i  data-doc="_ZL11canFoldCopyRKN4llvm12MachineInstrEj">// the register class to use.</i></td></tr>
<tr><th id="426">426</th><td><em>static</em> <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="tu decl def" id="_ZL11canFoldCopyRKN4llvm12MachineInstrEj" title='canFoldCopy' data-type='const llvm::TargetRegisterClass * canFoldCopy(const llvm::MachineInstr &amp; MI, unsigned int FoldIdx)' data-ref="_ZL11canFoldCopyRKN4llvm12MachineInstrEj">canFoldCopy</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="102MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="102MI">MI</dfn>,</td></tr>
<tr><th id="427">427</th><td>                                              <em>unsigned</em> <dfn class="local col3 decl" id="103FoldIdx" title='FoldIdx' data-type='unsigned int' data-ref="103FoldIdx">FoldIdx</dfn>) {</td></tr>
<tr><th id="428">428</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isCopy() &amp;&amp; &quot;MI must be a COPY instruction&quot;) ? void (0) : __assert_fail (&quot;MI.isCopy() &amp;&amp; \&quot;MI must be a COPY instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 428, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <q>"MI must be a COPY instruction"</q>);</td></tr>
<tr><th id="429">429</th><td>  <b>if</b> (<a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <var>2</var>)</td></tr>
<tr><th id="430">430</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="431">431</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FoldIdx&lt;2 &amp;&amp; &quot;FoldIdx refers no nonexistent operand&quot;) ? void (0) : __assert_fail (&quot;FoldIdx&lt;2 &amp;&amp; \&quot;FoldIdx refers no nonexistent operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 431, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#103FoldIdx" title='FoldIdx' data-ref="103FoldIdx">FoldIdx</a>&lt;<var>2</var> &amp;&amp; <q>"FoldIdx refers no nonexistent operand"</q>);</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="104FoldOp" title='FoldOp' data-type='const llvm::MachineOperand &amp;' data-ref="104FoldOp">FoldOp</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#103FoldIdx" title='FoldIdx' data-ref="103FoldIdx">FoldIdx</a>);</td></tr>
<tr><th id="434">434</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="105LiveOp" title='LiveOp' data-type='const llvm::MachineOperand &amp;' data-ref="105LiveOp">LiveOp</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> - <a class="local col3 ref" href="#103FoldIdx" title='FoldIdx' data-ref="103FoldIdx">FoldIdx</a>);</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>  <b>if</b> (<a class="local col4 ref" href="#104FoldOp" title='FoldOp' data-ref="104FoldOp">FoldOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() || <a class="local col5 ref" href="#105LiveOp" title='LiveOp' data-ref="105LiveOp">LiveOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="437">437</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="106FoldReg" title='FoldReg' data-type='unsigned int' data-ref="106FoldReg">FoldReg</dfn> = <a class="local col4 ref" href="#104FoldOp" title='FoldOp' data-ref="104FoldOp">FoldOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="440">440</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="107LiveReg" title='LiveReg' data-type='unsigned int' data-ref="107LiveReg">LiveReg</dfn> = <a class="local col5 ref" href="#105LiveOp" title='LiveOp' data-ref="105LiveOp">LiveOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(FoldReg) &amp;&amp; &quot;Cannot fold physregs&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(FoldReg) &amp;&amp; \&quot;Cannot fold physregs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 443, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#106FoldReg" title='FoldReg' data-ref="106FoldReg">FoldReg</a>) &amp;&amp;</td></tr>
<tr><th id="443">443</th><td>         <q>"Cannot fold physregs"</q>);</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="108MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="108MRI">MRI</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="446">446</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="109RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="109RC">RC</dfn> = <a class="local col8 ref" href="#108MRI" title='MRI' data-ref="108MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#106FoldReg" title='FoldReg' data-ref="106FoldReg">FoldReg</a>);</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#105LiveOp" title='LiveOp' data-ref="105LiveOp">LiveOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="449">449</th><td>    <b>return</b> <a class="local col9 ref" href="#109RC" title='RC' data-ref="109RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col5 ref" href="#105LiveOp" title='LiveOp' data-ref="105LiveOp">LiveOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ? <a class="local col9 ref" href="#109RC" title='RC' data-ref="109RC">RC</a> : <b>nullptr</b>;</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <b>if</b> (<a class="local col9 ref" href="#109RC" title='RC' data-ref="109RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#108MRI" title='MRI' data-ref="108MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#107LiveReg" title='LiveReg' data-ref="107LiveReg">LiveReg</a>)))</td></tr>
<tr><th id="452">452</th><td>    <b>return</b> <a class="local col9 ref" href="#109RC" title='RC' data-ref="109RC">RC</a>;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <i>// FIXME: Allow folding when register classes are memory compatible.</i></td></tr>
<tr><th id="455">455</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="456">456</th><td>}</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo7getNoopERNS_6MCInstE" title='llvm::TargetInstrInfo::getNoop' data-ref="_ZNK4llvm15TargetInstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="110NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="110NopInst">NopInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="459">459</th><td>  <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Not implemented&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 459)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not implemented"</q>);</td></tr>
<tr><th id="460">460</th><td>}</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL14foldPatchpointRN4llvm15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEEiRKNS_15TargetInstrInfoE" title='foldPatchpoint' data-type='llvm::MachineInstr * foldPatchpoint(llvm::MachineFunction &amp; MF, llvm::MachineInstr &amp; MI, ArrayRef&lt;unsigned int&gt; Ops, int FrameIndex, const llvm::TargetInstrInfo &amp; TII)' data-ref="_ZL14foldPatchpointRN4llvm15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEEiRKNS_15TargetInstrInfoE">foldPatchpoint</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="111MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="111MF">MF</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="112MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="112MI">MI</dfn>,</td></tr>
<tr><th id="463">463</th><td>                                    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="113Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="113Ops">Ops</dfn>, <em>int</em> <dfn class="local col4 decl" id="114FrameIndex" title='FrameIndex' data-type='int' data-ref="114FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="464">464</th><td>                                    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col5 decl" id="115TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="115TII">TII</dfn>) {</td></tr>
<tr><th id="465">465</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="116StartIdx" title='StartIdx' data-type='unsigned int' data-ref="116StartIdx">StartIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="466">466</th><td>  <b>switch</b> (<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="467">467</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#112" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP">STACKMAP</a>: {</td></tr>
<tr><th id="468">468</th><td>    <i>// StackMapLiveValues are foldable</i></td></tr>
<tr><th id="469">469</th><td>    <a class="local col6 ref" href="#116StartIdx" title='StartIdx' data-ref="116StartIdx">StartIdx</a> = <a class="type" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMapOpers" title='llvm::StackMapOpers' data-ref="llvm::StackMapOpers">StackMapOpers</a><a class="ref" href="../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE" title='llvm::StackMapOpers::StackMapOpers' data-ref="_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>).<a class="ref" href="../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm13StackMapOpers9getVarIdxEv" title='llvm::StackMapOpers::getVarIdx' data-ref="_ZNK4llvm13StackMapOpers9getVarIdxEv">getVarIdx</a>();</td></tr>
<tr><th id="470">470</th><td>    <b>break</b>;</td></tr>
<tr><th id="471">471</th><td>  }</td></tr>
<tr><th id="472">472</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a>: {</td></tr>
<tr><th id="473">473</th><td>    <i>// For PatchPoint, the call args are not foldable (even if reported in the</i></td></tr>
<tr><th id="474">474</th><td><i>    // stackmap e.g. via anyregcc).</i></td></tr>
<tr><th id="475">475</th><td>    <a class="local col6 ref" href="#116StartIdx" title='StartIdx' data-ref="116StartIdx">StartIdx</a> = <a class="type" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::PatchPointOpers" title='llvm::PatchPointOpers' data-ref="llvm::PatchPointOpers">PatchPointOpers</a><a class="ref" href="../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE" title='llvm::PatchPointOpers::PatchPointOpers' data-ref="_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>).<a class="ref" href="../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers9getVarIdxEv" title='llvm::PatchPointOpers::getVarIdx' data-ref="_ZNK4llvm15PatchPointOpers9getVarIdxEv">getVarIdx</a>();</td></tr>
<tr><th id="476">476</th><td>    <b>break</b>;</td></tr>
<tr><th id="477">477</th><td>  }</td></tr>
<tr><th id="478">478</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#134" title='llvm::TargetOpcode::STATEPOINT' data-ref="llvm::TargetOpcode::STATEPOINT">STATEPOINT</a>: {</td></tr>
<tr><th id="479">479</th><td>    <i>// For statepoints, fold deopt and gc arguments, but not call arguments.</i></td></tr>
<tr><th id="480">480</th><td>    <a class="local col6 ref" href="#116StartIdx" title='StartIdx' data-ref="116StartIdx">StartIdx</a> = <a class="type" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers" title='llvm::StatepointOpers' data-ref="llvm::StatepointOpers">StatepointOpers</a><a class="ref" href="../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm15StatepointOpersC1EPKNS_12MachineInstrE" title='llvm::StatepointOpers::StatepointOpers' data-ref="_ZN4llvm15StatepointOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>).<a class="ref" href="../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15StatepointOpers9getVarIdxEv" title='llvm::StatepointOpers::getVarIdx' data-ref="_ZNK4llvm15StatepointOpers9getVarIdxEv">getVarIdx</a>();</td></tr>
<tr><th id="481">481</th><td>    <b>break</b>;</td></tr>
<tr><th id="482">482</th><td>  }</td></tr>
<tr><th id="483">483</th><td>  <b>default</b>:</td></tr>
<tr><th id="484">484</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected stackmap opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 484)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected stackmap opcode"</q>);</td></tr>
<tr><th id="485">485</th><td>  }</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <i>// Return false if any operands requested for folding are not foldable (not</i></td></tr>
<tr><th id="488">488</th><td><i>  // part of the stackmap's live values).</i></td></tr>
<tr><th id="489">489</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="117Op" title='Op' data-type='unsigned int' data-ref="117Op">Op</dfn> : <a class="local col3 ref" href="#113Ops" title='Ops' data-ref="113Ops">Ops</a>) {</td></tr>
<tr><th id="490">490</th><td>    <b>if</b> (<a class="local col7 ref" href="#117Op" title='Op' data-ref="117Op">Op</a> &lt; <a class="local col6 ref" href="#116StartIdx" title='StartIdx' data-ref="116StartIdx">StartIdx</a>)</td></tr>
<tr><th id="491">491</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="492">492</th><td>  }</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="118NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="118NewMI">NewMI</dfn> =</td></tr>
<tr><th id="495">495</th><td>      <a class="local col1 ref" href="#111MF" title='MF' data-ref="111MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb" title='llvm::MachineFunction::CreateMachineInstr' data-ref="_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb">CreateMachineInstr</a>(<a class="local col5 ref" href="#115TII" title='TII' data-ref="115TII">TII</a>.<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()), <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <b>true</b>);</td></tr>
<tr><th id="496">496</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="119MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="119MIB">MIB</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a><a class="local col1 ref" href="#111MF" title='MF' data-ref="111MF">MF</a>, <a class="local col8 ref" href="#118NewMI" title='NewMI' data-ref="118NewMI">NewMI</a>);</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <i>// No need to fold return, the meta data, and function arguments</i></td></tr>
<tr><th id="499">499</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="120i" title='i' data-type='unsigned int' data-ref="120i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#120i" title='i' data-ref="120i">i</a> &lt; <a class="local col6 ref" href="#116StartIdx" title='StartIdx' data-ref="116StartIdx">StartIdx</a>; ++<a class="local col0 ref" href="#120i" title='i' data-ref="120i">i</a>)</td></tr>
<tr><th id="500">500</th><td>    <a class="local col9 ref" href="#119MIB" title='MIB' data-ref="119MIB">MIB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#120i" title='i' data-ref="120i">i</a>));</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="121i" title='i' data-type='unsigned int' data-ref="121i">i</dfn> = <a class="local col6 ref" href="#116StartIdx" title='StartIdx' data-ref="116StartIdx">StartIdx</a>; <a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a> &lt; <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a>) {</td></tr>
<tr><th id="503">503</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="122MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="122MO">MO</dfn> = <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a>);</td></tr>
<tr><th id="504">504</th><td>    <b>if</b> (<a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col3 ref" href="#113Ops" title='Ops' data-ref="113Ops">Ops</a></span>, <a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a>)) {</td></tr>
<tr><th id="505">505</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="123SpillSize" title='SpillSize' data-type='unsigned int' data-ref="123SpillSize">SpillSize</dfn>;</td></tr>
<tr><th id="506">506</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="124SpillOffset" title='SpillOffset' data-type='unsigned int' data-ref="124SpillOffset">SpillOffset</dfn>;</td></tr>
<tr><th id="507">507</th><td>      <i>// Compute the spill slot size and offset.</i></td></tr>
<tr><th id="508">508</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="125RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="125RC">RC</dfn> =</td></tr>
<tr><th id="509">509</th><td>        <a class="local col1 ref" href="#111MF" title='MF' data-ref="111MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="510">510</th><td>      <em>bool</em> <dfn class="local col6 decl" id="126Valid" title='Valid' data-type='bool' data-ref="126Valid">Valid</dfn> =</td></tr>
<tr><th id="511">511</th><td>          <a class="local col5 ref" href="#115TII" title='TII' data-ref="115TII">TII</a>.<a class="virtual ref" href="#_ZNK4llvm15TargetInstrInfo17getStackSlotRangeEPKNS_19TargetRegisterClassEjRjS4_RKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getStackSlotRange' data-ref="_ZNK4llvm15TargetInstrInfo17getStackSlotRangeEPKNS_19TargetRegisterClassEjRjS4_RKNS_15MachineFunctionE">getStackSlotRange</a>(<a class="local col5 ref" href="#125RC" title='RC' data-ref="125RC">RC</a>, <a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(), <span class='refarg'><a class="local col3 ref" href="#123SpillSize" title='SpillSize' data-ref="123SpillSize">SpillSize</a></span>, <span class='refarg'><a class="local col4 ref" href="#124SpillOffset" title='SpillOffset' data-ref="124SpillOffset">SpillOffset</a></span>, <a class="local col1 ref" href="#111MF" title='MF' data-ref="111MF">MF</a>);</td></tr>
<tr><th id="512">512</th><td>      <b>if</b> (!<a class="local col6 ref" href="#126Valid" title='Valid' data-ref="126Valid">Valid</a>)</td></tr>
<tr><th id="513">513</th><td>        <a class="ref" href="../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"cannot spill patchpoint subregister operand"</q>);</td></tr>
<tr><th id="514">514</th><td>      <a class="local col9 ref" href="#119MIB" title='MIB' data-ref="119MIB">MIB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="type" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMaps" title='llvm::StackMaps' data-ref="llvm::StackMaps">StackMaps</a>::<a class="enum" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMaps::IndirectMemRefOp" title='llvm::StackMaps::IndirectMemRefOp' data-ref="llvm::StackMaps::IndirectMemRefOp">IndirectMemRefOp</a>);</td></tr>
<tr><th id="515">515</th><td>      <a class="local col9 ref" href="#119MIB" title='MIB' data-ref="119MIB">MIB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#123SpillSize" title='SpillSize' data-ref="123SpillSize">SpillSize</a>);</td></tr>
<tr><th id="516">516</th><td>      <a class="local col9 ref" href="#119MIB" title='MIB' data-ref="119MIB">MIB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#114FrameIndex" title='FrameIndex' data-ref="114FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="517">517</th><td>      <a class="local col9 ref" href="#119MIB" title='MIB' data-ref="119MIB">MIB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#124SpillOffset" title='SpillOffset' data-ref="124SpillOffset">SpillOffset</a>);</td></tr>
<tr><th id="518">518</th><td>    }</td></tr>
<tr><th id="519">519</th><td>    <b>else</b></td></tr>
<tr><th id="520">520</th><td>      <a class="local col9 ref" href="#119MIB" title='MIB' data-ref="119MIB">MIB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>);</td></tr>
<tr><th id="521">521</th><td>  }</td></tr>
<tr><th id="522">522</th><td>  <b>return</b> <a class="local col8 ref" href="#118NewMI" title='NewMI' data-ref="118NewMI">NewMI</a>;</td></tr>
<tr><th id="523">523</th><td>}</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEEiPNS_13LiveIntervalsEPNS_10VirtRegMapE" title='llvm::TargetInstrInfo::foldMemoryOperand' data-ref="_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEEiPNS_13LiveIntervalsEPNS_10VirtRegMapE">foldMemoryOperand</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="127MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="127MI">MI</dfn>,</td></tr>
<tr><th id="526">526</th><td>                                                 <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="128Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="128Ops">Ops</dfn>, <em>int</em> <dfn class="local col9 decl" id="129FI" title='FI' data-type='int' data-ref="129FI">FI</dfn>,</td></tr>
<tr><th id="527">527</th><td>                                                 <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col0 decl" id="130LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="130LIS">LIS</dfn>,</td></tr>
<tr><th id="528">528</th><td>                                                 <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col1 decl" id="131VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="131VRM">VRM</dfn>) <em>const</em> {</td></tr>
<tr><th id="529">529</th><td>  <em>auto</em> <dfn class="local col2 decl" id="132Flags" title='Flags' data-type='llvm::MachineMemOperand::Flags' data-ref="132Flags">Flags</dfn> = <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MONone" title='llvm::MachineMemOperand::Flags::MONone' data-ref="llvm::MachineMemOperand::Flags::MONone">MONone</a>;</td></tr>
<tr><th id="530">530</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="133OpIdx" title='OpIdx' data-type='unsigned int' data-ref="133OpIdx">OpIdx</dfn> : <a class="local col8 ref" href="#128Ops" title='Ops' data-ref="128Ops">Ops</a>)</td></tr>
<tr><th id="531">531</th><td>    <a class="local col2 ref" href="#132Flags" title='Flags' data-ref="132Flags">Flags</a> <a class="ref" href="../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailoRERT_S1_" title='llvm::BitmaskEnumDetail::operator|=' data-ref="_ZN4llvm17BitmaskEnumDetailoRERT_S1_">|=</a> <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#133OpIdx" title='OpIdx' data-ref="133OpIdx">OpIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() ? <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a></td></tr>
<tr><th id="532">532</th><td>                                          : <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>;</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="134MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="134MBB">MBB</dfn> = <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="535">535</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB &amp;&amp; &quot;foldMemoryOperand needs an inserted instruction&quot;) ? void (0) : __assert_fail (&quot;MBB &amp;&amp; \&quot;foldMemoryOperand needs an inserted instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 535, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a> &amp;&amp; <q>"foldMemoryOperand needs an inserted instruction"</q>);</td></tr>
<tr><th id="536">536</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="135MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="135MF">MF</dfn> = *<a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <i>// If we're not folding a load into a subreg, the size of the load is the</i></td></tr>
<tr><th id="539">539</th><td><i>  // size of the spill slot. But if we are, we need to figure out what the</i></td></tr>
<tr><th id="540">540</th><td><i>  // actual load size is.</i></td></tr>
<tr><th id="541">541</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="136MemSize" title='MemSize' data-type='int64_t' data-ref="136MemSize">MemSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="542">542</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="137MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="137MFI">MFI</dfn> = <a class="local col5 ref" href="#135MF" title='MF' data-ref="135MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="543">543</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="138TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="138TRI">TRI</dfn> = <a class="local col5 ref" href="#135MF" title='MF' data-ref="135MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <b>if</b> (<a class="local col2 ref" href="#132Flags" title='Flags' data-ref="132Flags">Flags</a> <a class="ref" href="../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>) {</td></tr>
<tr><th id="546">546</th><td>    <a class="local col6 ref" href="#136MemSize" title='MemSize' data-ref="136MemSize">MemSize</a> = <a class="local col7 ref" href="#137MFI" title='MFI' data-ref="137MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#129FI" title='FI' data-ref="129FI">FI</a>);</td></tr>
<tr><th id="547">547</th><td>  } <b>else</b> {</td></tr>
<tr><th id="548">548</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="139OpIdx" title='OpIdx' data-type='unsigned int' data-ref="139OpIdx">OpIdx</dfn> : <a class="local col8 ref" href="#128Ops" title='Ops' data-ref="128Ops">Ops</a>) {</td></tr>
<tr><th id="549">549</th><td>      <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="140OpSize" title='OpSize' data-type='int64_t' data-ref="140OpSize">OpSize</dfn> = <a class="local col7 ref" href="#137MFI" title='MFI' data-ref="137MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#129FI" title='FI' data-ref="129FI">FI</a>);</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>      <b>if</b> (<em>auto</em> <dfn class="local col1 decl" id="141SubReg" title='SubReg' data-type='unsigned int' data-ref="141SubReg"><a class="local col1 ref" href="#141SubReg" title='SubReg' data-ref="141SubReg">SubReg</a></dfn> = <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#139OpIdx" title='OpIdx' data-ref="139OpIdx">OpIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="552">552</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="142SubRegSize" title='SubRegSize' data-type='unsigned int' data-ref="142SubRegSize">SubRegSize</dfn> = <a class="local col8 ref" href="#138TRI" title='TRI' data-ref="138TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getSubRegIdxSizeEj" title='llvm::MCRegisterInfo::getSubRegIdxSize' data-ref="_ZNK4llvm14MCRegisterInfo16getSubRegIdxSizeEj">getSubRegIdxSize</a>(<a class="local col1 ref" href="#141SubReg" title='SubReg' data-ref="141SubReg">SubReg</a>);</td></tr>
<tr><th id="553">553</th><td>        <b>if</b> (<a class="local col2 ref" href="#142SubRegSize" title='SubRegSize' data-ref="142SubRegSize">SubRegSize</a> &gt; <var>0</var> &amp;&amp; !(<a class="local col2 ref" href="#142SubRegSize" title='SubRegSize' data-ref="142SubRegSize">SubRegSize</a> % <var>8</var>))</td></tr>
<tr><th id="554">554</th><td>          <a class="local col0 ref" href="#140OpSize" title='OpSize' data-ref="140OpSize">OpSize</a> = <a class="local col2 ref" href="#142SubRegSize" title='SubRegSize' data-ref="142SubRegSize">SubRegSize</a> / <var>8</var>;</td></tr>
<tr><th id="555">555</th><td>      }</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>      <a class="local col6 ref" href="#136MemSize" title='MemSize' data-ref="136MemSize">MemSize</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col6 ref" href="#136MemSize" title='MemSize' data-ref="136MemSize">MemSize</a>, <a class="local col0 ref" href="#140OpSize" title='OpSize' data-ref="140OpSize">OpSize</a>);</td></tr>
<tr><th id="558">558</th><td>    }</td></tr>
<tr><th id="559">559</th><td>  }</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MemSize &amp;&amp; &quot;Did not expect a zero-sized stack slot&quot;) ? void (0) : __assert_fail (&quot;MemSize &amp;&amp; \&quot;Did not expect a zero-sized stack slot\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 561, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#136MemSize" title='MemSize' data-ref="136MemSize">MemSize</a> &amp;&amp; <q>"Did not expect a zero-sized stack slot"</q>);</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="143NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="143NewMI">NewMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#112" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP">STACKMAP</a> ||</td></tr>
<tr><th id="566">566</th><td>      <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a> ||</td></tr>
<tr><th id="567">567</th><td>      <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#134" title='llvm::TargetOpcode::STATEPOINT' data-ref="llvm::TargetOpcode::STATEPOINT">STATEPOINT</a>) {</td></tr>
<tr><th id="568">568</th><td>    <i>// Fold stackmap/patchpoint.</i></td></tr>
<tr><th id="569">569</th><td>    <a class="local col3 ref" href="#143NewMI" title='NewMI' data-ref="143NewMI">NewMI</a> = <a class="tu ref" href="#_ZL14foldPatchpointRN4llvm15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEEiRKNS_15TargetInstrInfoE" title='foldPatchpoint' data-use='c' data-ref="_ZL14foldPatchpointRN4llvm15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEEiRKNS_15TargetInstrInfoE">foldPatchpoint</a>(<span class='refarg'><a class="local col5 ref" href="#135MF" title='MF' data-ref="135MF">MF</a></span>, <span class='refarg'><a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a></span>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col8 ref" href="#128Ops" title='Ops' data-ref="128Ops">Ops</a>, <a class="local col9 ref" href="#129FI" title='FI' data-ref="129FI">FI</a>, *<b>this</b>);</td></tr>
<tr><th id="570">570</th><td>    <b>if</b> (<a class="local col3 ref" href="#143NewMI" title='NewMI' data-ref="143NewMI">NewMI</a>)</td></tr>
<tr><th id="571">571</th><td>      <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>, <a class="local col3 ref" href="#143NewMI" title='NewMI' data-ref="143NewMI">NewMI</a>);</td></tr>
<tr><th id="572">572</th><td>  } <b>else</b> {</td></tr>
<tr><th id="573">573</th><td>    <i>// Ask the target to do the actual folding.</i></td></tr>
<tr><th id="574">574</th><td>    <a class="local col3 ref" href="#143NewMI" title='NewMI' data-ref="143NewMI">NewMI</a> = <a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiP2615185" title='llvm::TargetInstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm15TargetInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiP2615185">foldMemoryOperandImpl</a>(<span class='refarg'><a class="local col5 ref" href="#135MF" title='MF' data-ref="135MF">MF</a></span>, <span class='refarg'><a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a></span>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col8 ref" href="#128Ops" title='Ops' data-ref="128Ops">Ops</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>, <a class="local col9 ref" href="#129FI" title='FI' data-ref="129FI">FI</a>, <a class="local col0 ref" href="#130LIS" title='LIS' data-ref="130LIS">LIS</a>, <a class="local col1 ref" href="#131VRM" title='VRM' data-ref="131VRM">VRM</a>);</td></tr>
<tr><th id="575">575</th><td>  }</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <b>if</b> (<a class="local col3 ref" href="#143NewMI" title='NewMI' data-ref="143NewMI">NewMI</a>) {</td></tr>
<tr><th id="578">578</th><td>    <a class="local col3 ref" href="#143NewMI" title='NewMI' data-ref="143NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10setMemRefsERNS_15MachineFunctionENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstr::setMemRefs' data-ref="_ZN4llvm12MachineInstr10setMemRefsERNS_15MachineFunctionENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<span class='refarg'><a class="local col5 ref" href="#135MF" title='MF' data-ref="135MF">MF</a></span>, <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>());</td></tr>
<tr><th id="579">579</th><td>    <i>// Add a memory operand, foldMemoryOperandImpl doesn't do that.</i></td></tr>
<tr><th id="580">580</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!(Flags &amp; MachineMemOperand::MOStore) || NewMI-&gt;mayStore()) &amp;&amp; &quot;Folded a def to a non-store!&quot;) ? void (0) : __assert_fail (&quot;(!(Flags &amp; MachineMemOperand::MOStore) || NewMI-&gt;mayStore()) &amp;&amp; \&quot;Folded a def to a non-store!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 582, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!(<a class="local col2 ref" href="#132Flags" title='Flags' data-ref="132Flags">Flags</a> <a class="ref" href="../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>) ||</td></tr>
<tr><th id="581">581</th><td>            <a class="local col3 ref" href="#143NewMI" title='NewMI' data-ref="143NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) &amp;&amp;</td></tr>
<tr><th id="582">582</th><td>           <q>"Folded a def to a non-store!"</q>);</td></tr>
<tr><th id="583">583</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!(Flags &amp; MachineMemOperand::MOLoad) || NewMI-&gt;mayLoad()) &amp;&amp; &quot;Folded a use to a non-load!&quot;) ? void (0) : __assert_fail (&quot;(!(Flags &amp; MachineMemOperand::MOLoad) || NewMI-&gt;mayLoad()) &amp;&amp; \&quot;Folded a use to a non-load!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 585, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!(<a class="local col2 ref" href="#132Flags" title='Flags' data-ref="132Flags">Flags</a> <a class="ref" href="../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>) ||</td></tr>
<tr><th id="584">584</th><td>            <a class="local col3 ref" href="#143NewMI" title='NewMI' data-ref="143NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) &amp;&amp;</td></tr>
<tr><th id="585">585</th><td>           <q>"Folded a use to a non-load!"</q>);</td></tr>
<tr><th id="586">586</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MFI.getObjectOffset(FI) != -1) ? void (0) : __assert_fail (&quot;MFI.getObjectOffset(FI) != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 586, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#137MFI" title='MFI' data-ref="137MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col9 ref" href="#129FI" title='FI' data-ref="129FI">FI</a>) != -<var>1</var>);</td></tr>
<tr><th id="587">587</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="144MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="144MMO">MMO</dfn> = <a class="local col5 ref" href="#135MF" title='MF' data-ref="135MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="588">588</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col5 ref" href="#135MF" title='MF' data-ref="135MF">MF</a></span>, <a class="local col9 ref" href="#129FI" title='FI' data-ref="129FI">FI</a>), <a class="local col2 ref" href="#132Flags" title='Flags' data-ref="132Flags">Flags</a>, <a class="local col6 ref" href="#136MemSize" title='MemSize' data-ref="136MemSize">MemSize</a>,</td></tr>
<tr><th id="589">589</th><td>        <a class="local col7 ref" href="#137MFI" title='MFI' data-ref="137MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col9 ref" href="#129FI" title='FI' data-ref="129FI">FI</a>));</td></tr>
<tr><th id="590">590</th><td>    <a class="local col3 ref" href="#143NewMI" title='NewMI' data-ref="143NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'><a class="local col5 ref" href="#135MF" title='MF' data-ref="135MF">MF</a></span>, <a class="local col4 ref" href="#144MMO" title='MMO' data-ref="144MMO">MMO</a>);</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>    <b>return</b> <a class="local col3 ref" href="#143NewMI" title='NewMI' data-ref="143NewMI">NewMI</a>;</td></tr>
<tr><th id="593">593</th><td>  }</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <i>// Straight COPY may fold as load/store.</i></td></tr>
<tr><th id="596">596</th><td>  <b>if</b> (!<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="local col8 ref" href="#128Ops" title='Ops' data-ref="128Ops">Ops</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="597">597</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="145RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="145RC">RC</dfn> = <a class="tu ref" href="#_ZL11canFoldCopyRKN4llvm12MachineInstrEj" title='canFoldCopy' data-use='c' data-ref="_ZL11canFoldCopyRKN4llvm12MachineInstrEj">canFoldCopy</a>(<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>, <a class="local col8 ref" href="#128Ops" title='Ops' data-ref="128Ops">Ops</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="600">600</th><td>  <b>if</b> (!<a class="local col5 ref" href="#145RC" title='RC' data-ref="145RC">RC</a>)</td></tr>
<tr><th id="601">601</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="146MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="146MO">MO</dfn> = <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> - <a class="local col8 ref" href="#128Ops" title='Ops' data-ref="128Ops">Ops</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="604">604</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="147Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="147Pos">Pos</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>;</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <b>if</b> (<a class="local col2 ref" href="#132Flags" title='Flags' data-ref="132Flags">Flags</a> == <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>)</td></tr>
<tr><th id="607">607</th><td>    <a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegist740367" title='llvm::TargetInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegist740367">storeRegToStackSlot</a>(<span class='refarg'>*<a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147Pos" title='Pos' data-ref="147Pos">Pos</a>, <a class="local col6 ref" href="#146MO" title='MO' data-ref="146MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#146MO" title='MO' data-ref="146MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>(), <a class="local col9 ref" href="#129FI" title='FI' data-ref="129FI">FI</a>, <a class="local col5 ref" href="#145RC" title='RC' data-ref="145RC">RC</a>, <a class="local col8 ref" href="#138TRI" title='TRI' data-ref="138TRI">TRI</a>);</td></tr>
<tr><th id="608">608</th><td>  <b>else</b></td></tr>
<tr><th id="609">609</th><td>    <a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegist12604998" title='llvm::TargetInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegist12604998">loadRegFromStackSlot</a>(<span class='refarg'>*<a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147Pos" title='Pos' data-ref="147Pos">Pos</a>, <a class="local col6 ref" href="#146MO" title='MO' data-ref="146MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#129FI" title='FI' data-ref="129FI">FI</a>, <a class="local col5 ref" href="#145RC" title='RC' data-ref="145RC">RC</a>, <a class="local col8 ref" href="#138TRI" title='TRI' data-ref="138TRI">TRI</a>);</td></tr>
<tr><th id="610">610</th><td>  <b>return</b> &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col7 ref" href="#147Pos" title='Pos' data-ref="147Pos">Pos</a>;</td></tr>
<tr><th id="611">611</th><td>}</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEES2_PNS_13LiveIntervalsE" title='llvm::TargetInstrInfo::foldMemoryOperand' data-ref="_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEES2_PNS_13LiveIntervalsE">foldMemoryOperand</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="148MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="148MI">MI</dfn>,</td></tr>
<tr><th id="614">614</th><td>                                                 <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="149Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="149Ops">Ops</dfn>,</td></tr>
<tr><th id="615">615</th><td>                                                 <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="150LoadMI" title='LoadMI' data-type='llvm::MachineInstr &amp;' data-ref="150LoadMI">LoadMI</dfn>,</td></tr>
<tr><th id="616">616</th><td>                                                 <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col1 decl" id="151LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="151LIS">LIS</dfn>) <em>const</em> {</td></tr>
<tr><th id="617">617</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LoadMI.canFoldAsLoad() &amp;&amp; &quot;LoadMI isn&apos;t foldable!&quot;) ? void (0) : __assert_fail (&quot;LoadMI.canFoldAsLoad() &amp;&amp; \&quot;LoadMI isn&apos;t foldable!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 617, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#150LoadMI" title='LoadMI' data-ref="150LoadMI">LoadMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13canFoldAsLoadENS0_9QueryTypeE" title='llvm::MachineInstr::canFoldAsLoad' data-ref="_ZNK4llvm12MachineInstr13canFoldAsLoadENS0_9QueryTypeE">canFoldAsLoad</a>() &amp;&amp; <q>"LoadMI isn't foldable!"</q>);</td></tr>
<tr><th id="618">618</th><td><u>#<span data-ppcond="618">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="619">619</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="152OpIdx" title='OpIdx' data-type='unsigned int' data-ref="152OpIdx">OpIdx</dfn> : <a class="local col9 ref" href="#149Ops" title='Ops' data-ref="149Ops">Ops</a>)</td></tr>
<tr><th id="620">620</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpIdx).isUse() &amp;&amp; &quot;Folding load into def!&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(OpIdx).isUse() &amp;&amp; \&quot;Folding load into def!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 620, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#152OpIdx" title='OpIdx' data-ref="152OpIdx">OpIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <q>"Folding load into def!"</q>);</td></tr>
<tr><th id="621">621</th><td><u>#<span data-ppcond="618">endif</span></u></td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="153MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="153MBB">MBB</dfn> = *<a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="624">624</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="154MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="154MF">MF</dfn> = *<a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <i>// Ask the target to do the actual folding.</i></td></tr>
<tr><th id="627">627</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="155NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="155NewMI">NewMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="628">628</th><td>  <em>int</em> <dfn class="local col6 decl" id="156FrameIndex" title='FrameIndex' data-type='int' data-ref="156FrameIndex">FrameIndex</dfn> = <var>0</var>;</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <b>if</b> ((<a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#112" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP">STACKMAP</a> ||</td></tr>
<tr><th id="631">631</th><td>       <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a> ||</td></tr>
<tr><th id="632">632</th><td>       <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#134" title='llvm::TargetOpcode::STATEPOINT' data-ref="llvm::TargetOpcode::STATEPOINT">STATEPOINT</a>) &amp;&amp;</td></tr>
<tr><th id="633">633</th><td>      <a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</a>(<a class="local col0 ref" href="#150LoadMI" title='LoadMI' data-ref="150LoadMI">LoadMI</a>, <span class='refarg'><a class="local col6 ref" href="#156FrameIndex" title='FrameIndex' data-ref="156FrameIndex">FrameIndex</a></span>)) {</td></tr>
<tr><th id="634">634</th><td>    <i>// Fold stackmap/patchpoint.</i></td></tr>
<tr><th id="635">635</th><td>    <a class="local col5 ref" href="#155NewMI" title='NewMI' data-ref="155NewMI">NewMI</a> = <a class="tu ref" href="#_ZL14foldPatchpointRN4llvm15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEEiRKNS_15TargetInstrInfoE" title='foldPatchpoint' data-use='c' data-ref="_ZL14foldPatchpointRN4llvm15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEEiRKNS_15TargetInstrInfoE">foldPatchpoint</a>(<span class='refarg'><a class="local col4 ref" href="#154MF" title='MF' data-ref="154MF">MF</a></span>, <span class='refarg'><a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a></span>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col9 ref" href="#149Ops" title='Ops' data-ref="149Ops">Ops</a>, <a class="local col6 ref" href="#156FrameIndex" title='FrameIndex' data-ref="156FrameIndex">FrameIndex</a>, *<b>this</b>);</td></tr>
<tr><th id="636">636</th><td>    <b>if</b> (<a class="local col5 ref" href="#155NewMI" title='NewMI' data-ref="155NewMI">NewMI</a>)</td></tr>
<tr><th id="637">637</th><td>      <a class="local col5 ref" href="#155NewMI" title='NewMI' data-ref="155NewMI">NewMI</a> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>, <a class="local col5 ref" href="#155NewMI" title='NewMI' data-ref="155NewMI">NewMI</a>);</td></tr>
<tr><th id="638">638</th><td>  } <b>else</b> {</td></tr>
<tr><th id="639">639</th><td>    <i>// Ask the target to do the actual folding.</i></td></tr>
<tr><th id="640">640</th><td>    <a class="local col5 ref" href="#155NewMI" title='NewMI' data-ref="155NewMI">NewMI</a> = <a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES48512590" title='llvm::TargetInstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm15TargetInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES48512590">foldMemoryOperandImpl</a>(<span class='refarg'><a class="local col4 ref" href="#154MF" title='MF' data-ref="154MF">MF</a></span>, <span class='refarg'><a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a></span>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col9 ref" href="#149Ops" title='Ops' data-ref="149Ops">Ops</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#150LoadMI" title='LoadMI' data-ref="150LoadMI">LoadMI</a></span>, <a class="local col1 ref" href="#151LIS" title='LIS' data-ref="151LIS">LIS</a>);</td></tr>
<tr><th id="641">641</th><td>  }</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <b>if</b> (!<a class="local col5 ref" href="#155NewMI" title='NewMI' data-ref="155NewMI">NewMI</a>)</td></tr>
<tr><th id="644">644</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>  <i>// Copy the memoperands from the load to the folded instruction.</i></td></tr>
<tr><th id="647">647</th><td>  <b>if</b> (<a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>()) {</td></tr>
<tr><th id="648">648</th><td>    <a class="local col5 ref" href="#155NewMI" title='NewMI' data-ref="155NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10setMemRefsERNS_15MachineFunctionENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstr::setMemRefs' data-ref="_ZN4llvm12MachineInstr10setMemRefsERNS_15MachineFunctionENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<span class='refarg'><a class="local col4 ref" href="#154MF" title='MF' data-ref="154MF">MF</a></span>, <a class="local col0 ref" href="#150LoadMI" title='LoadMI' data-ref="150LoadMI">LoadMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>());</td></tr>
<tr><th id="649">649</th><td>  } <b>else</b> {</td></tr>
<tr><th id="650">650</th><td>    <i>// Handle the rare case of folding multiple loads.</i></td></tr>
<tr><th id="651">651</th><td>    <a class="local col5 ref" href="#155NewMI" title='NewMI' data-ref="155NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10setMemRefsERNS_15MachineFunctionENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstr::setMemRefs' data-ref="_ZN4llvm12MachineInstr10setMemRefsERNS_15MachineFunctionENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<span class='refarg'><a class="local col4 ref" href="#154MF" title='MF' data-ref="154MF">MF</a></span>, <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>());</td></tr>
<tr><th id="652">652</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mmo_iterator" title='llvm::MachineInstr::mmo_iterator' data-type='ArrayRef&lt;MachineMemOperand *&gt;::iterator' data-ref="llvm::MachineInstr::mmo_iterator">mmo_iterator</a> <dfn class="local col7 decl" id="157I" title='I' data-type='MachineInstr::mmo_iterator' data-ref="157I">I</dfn> = <a class="local col0 ref" href="#150LoadMI" title='LoadMI' data-ref="150LoadMI">LoadMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>(),</td></tr>
<tr><th id="653">653</th><td>                                    <dfn class="local col8 decl" id="158E" title='E' data-type='MachineInstr::mmo_iterator' data-ref="158E">E</dfn> = <a class="local col0 ref" href="#150LoadMI" title='LoadMI' data-ref="150LoadMI">LoadMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15memoperands_endEv" title='llvm::MachineInstr::memoperands_end' data-ref="_ZNK4llvm12MachineInstr15memoperands_endEv">memoperands_end</a>();</td></tr>
<tr><th id="654">654</th><td>         <a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a> != <a class="local col8 ref" href="#158E" title='E' data-ref="158E">E</a>; ++<a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>) {</td></tr>
<tr><th id="655">655</th><td>      <a class="local col5 ref" href="#155NewMI" title='NewMI' data-ref="155NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'><a class="local col4 ref" href="#154MF" title='MF' data-ref="154MF">MF</a></span>, *<a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>);</td></tr>
<tr><th id="656">656</th><td>    }</td></tr>
<tr><th id="657">657</th><td>  }</td></tr>
<tr><th id="658">658</th><td>  <b>return</b> <a class="local col5 ref" href="#155NewMI" title='NewMI' data-ref="155NewMI">NewMI</a>;</td></tr>
<tr><th id="659">659</th><td>}</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" title='llvm::TargetInstrInfo::hasReassociableOperands' data-ref="_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE">hasReassociableOperands</dfn>(</td></tr>
<tr><th id="662">662</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="159Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="159Inst">Inst</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="160MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="160MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="663">663</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="161Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="161Op1">Op1</dfn> = <a class="local col9 ref" href="#159Inst" title='Inst' data-ref="159Inst">Inst</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="664">664</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="162Op2" title='Op2' data-type='const llvm::MachineOperand &amp;' data-ref="162Op2">Op2</dfn> = <a class="local col9 ref" href="#159Inst" title='Inst' data-ref="159Inst">Inst</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="665">665</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="163MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="163MRI">MRI</dfn> = <a class="local col0 ref" href="#160MBB" title='MBB' data-ref="160MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>  <i>// We need virtual register definitions for the operands that we will</i></td></tr>
<tr><th id="668">668</th><td><i>  // reassociate.</i></td></tr>
<tr><th id="669">669</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="164MI1" title='MI1' data-type='llvm::MachineInstr *' data-ref="164MI1">MI1</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="670">670</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="165MI2" title='MI2' data-type='llvm::MachineInstr *' data-ref="165MI2">MI2</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="671">671</th><td>  <b>if</b> (<a class="local col1 ref" href="#161Op1" title='Op1' data-ref="161Op1">Op1</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#161Op1" title='Op1' data-ref="161Op1">Op1</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="672">672</th><td>    <a class="local col4 ref" href="#164MI1" title='MI1' data-ref="164MI1">MI1</a> = <a class="local col3 ref" href="#163MRI" title='MRI' data-ref="163MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col1 ref" href="#161Op1" title='Op1' data-ref="161Op1">Op1</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="673">673</th><td>  <b>if</b> (<a class="local col2 ref" href="#162Op2" title='Op2' data-ref="162Op2">Op2</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#162Op2" title='Op2' data-ref="162Op2">Op2</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="674">674</th><td>    <a class="local col5 ref" href="#165MI2" title='MI2' data-ref="165MI2">MI2</a> = <a class="local col3 ref" href="#163MRI" title='MRI' data-ref="163MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col2 ref" href="#162Op2" title='Op2' data-ref="162Op2">Op2</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <i>// And they need to be in the trace (otherwise, they won't have a depth).</i></td></tr>
<tr><th id="677">677</th><td>  <b>return</b> <a class="local col4 ref" href="#164MI1" title='MI1' data-ref="164MI1">MI1</a> &amp;&amp; <a class="local col5 ref" href="#165MI2" title='MI2' data-ref="165MI2">MI2</a> &amp;&amp; <a class="local col4 ref" href="#164MI1" title='MI1' data-ref="164MI1">MI1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col0 ref" href="#160MBB" title='MBB' data-ref="160MBB">MBB</a> &amp;&amp; <a class="local col5 ref" href="#165MI2" title='MI2' data-ref="165MI2">MI2</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col0 ref" href="#160MBB" title='MBB' data-ref="160MBB">MBB</a>;</td></tr>
<tr><th id="678">678</th><td>}</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo22hasReassociableSiblingERKNS_12MachineInstrERb" title='llvm::TargetInstrInfo::hasReassociableSibling' data-ref="_ZNK4llvm15TargetInstrInfo22hasReassociableSiblingERKNS_12MachineInstrERb">hasReassociableSibling</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="166Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="166Inst">Inst</dfn>,</td></tr>
<tr><th id="681">681</th><td>                                             <em>bool</em> &amp;<dfn class="local col7 decl" id="167Commuted" title='Commuted' data-type='bool &amp;' data-ref="167Commuted">Commuted</dfn>) <em>const</em> {</td></tr>
<tr><th id="682">682</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="168MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="168MBB">MBB</dfn> = <a class="local col6 ref" href="#166Inst" title='Inst' data-ref="166Inst">Inst</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="683">683</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="169MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="169MRI">MRI</dfn> = <a class="local col8 ref" href="#168MBB" title='MBB' data-ref="168MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="684">684</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="170MI1" title='MI1' data-type='llvm::MachineInstr *' data-ref="170MI1">MI1</dfn> = <a class="local col9 ref" href="#169MRI" title='MRI' data-ref="169MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col6 ref" href="#166Inst" title='Inst' data-ref="166Inst">Inst</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="685">685</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="171MI2" title='MI2' data-type='llvm::MachineInstr *' data-ref="171MI2">MI2</dfn> = <a class="local col9 ref" href="#169MRI" title='MRI' data-ref="169MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col6 ref" href="#166Inst" title='Inst' data-ref="166Inst">Inst</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="686">686</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="172AssocOpcode" title='AssocOpcode' data-type='unsigned int' data-ref="172AssocOpcode">AssocOpcode</dfn> = <a class="local col6 ref" href="#166Inst" title='Inst' data-ref="166Inst">Inst</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>  <i>// If only one operand has the same opcode and it's the second source operand,</i></td></tr>
<tr><th id="689">689</th><td><i>  // the operands must be commuted.</i></td></tr>
<tr><th id="690">690</th><td>  <a class="local col7 ref" href="#167Commuted" title='Commuted' data-ref="167Commuted">Commuted</a> = <a class="local col0 ref" href="#170MI1" title='MI1' data-ref="170MI1">MI1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col2 ref" href="#172AssocOpcode" title='AssocOpcode' data-ref="172AssocOpcode">AssocOpcode</a> &amp;&amp; <a class="local col1 ref" href="#171MI2" title='MI2' data-ref="171MI2">MI2</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col2 ref" href="#172AssocOpcode" title='AssocOpcode' data-ref="172AssocOpcode">AssocOpcode</a>;</td></tr>
<tr><th id="691">691</th><td>  <b>if</b> (<a class="local col7 ref" href="#167Commuted" title='Commuted' data-ref="167Commuted">Commuted</a>)</td></tr>
<tr><th id="692">692</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col0 ref" href="#170MI1" title='MI1' data-ref="170MI1">MI1</a></span>, <span class='refarg'><a class="local col1 ref" href="#171MI2" title='MI2' data-ref="171MI2">MI2</a></span>);</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>  <i>// 1. The previous instruction must be the same type as Inst.</i></td></tr>
<tr><th id="695">695</th><td><i>  // 2. The previous instruction must have virtual register definitions for its</i></td></tr>
<tr><th id="696">696</th><td><i>  //    operands in the same basic block as Inst.</i></td></tr>
<tr><th id="697">697</th><td><i>  // 3. The previous instruction's result must only be used by Inst.</i></td></tr>
<tr><th id="698">698</th><td>  <b>return</b> <a class="local col0 ref" href="#170MI1" title='MI1' data-ref="170MI1">MI1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col2 ref" href="#172AssocOpcode" title='AssocOpcode' data-ref="172AssocOpcode">AssocOpcode</a> &amp;&amp;</td></tr>
<tr><th id="699">699</th><td>         <a class="virtual member" href="#_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" title='llvm::TargetInstrInfo::hasReassociableOperands' data-ref="_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE">hasReassociableOperands</a>(*<a class="local col0 ref" href="#170MI1" title='MI1' data-ref="170MI1">MI1</a>, <a class="local col8 ref" href="#168MBB" title='MBB' data-ref="168MBB">MBB</a>) &amp;&amp;</td></tr>
<tr><th id="700">700</th><td>         <a class="local col9 ref" href="#169MRI" title='MRI' data-ref="169MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col0 ref" href="#170MI1" title='MI1' data-ref="170MI1">MI1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="701">701</th><td>}</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td><i>// 1. The operation must be associative and commutative.</i></td></tr>
<tr><th id="704">704</th><td><i>// 2. The instruction must have virtual register definitions for its</i></td></tr>
<tr><th id="705">705</th><td><i>//    operands in the same basic block.</i></td></tr>
<tr><th id="706">706</th><td><i>// 3. The instruction must have a reassociable sibling.</i></td></tr>
<tr><th id="707">707</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo24isReassociationCandidateERKNS_12MachineInstrERb" title='llvm::TargetInstrInfo::isReassociationCandidate' data-ref="_ZNK4llvm15TargetInstrInfo24isReassociationCandidateERKNS_12MachineInstrERb">isReassociationCandidate</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="173Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="173Inst">Inst</dfn>,</td></tr>
<tr><th id="708">708</th><td>                                               <em>bool</em> &amp;<dfn class="local col4 decl" id="174Commuted" title='Commuted' data-type='bool &amp;' data-ref="174Commuted">Commuted</dfn>) <em>const</em> {</td></tr>
<tr><th id="709">709</th><td>  <b>return</b> <a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isAssociativeAndCommutative' data-ref="_ZNK4llvm15TargetInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE">isAssociativeAndCommutative</a>(<a class="local col3 ref" href="#173Inst" title='Inst' data-ref="173Inst">Inst</a>) &amp;&amp;</td></tr>
<tr><th id="710">710</th><td>         <a class="virtual member" href="#_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" title='llvm::TargetInstrInfo::hasReassociableOperands' data-ref="_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE">hasReassociableOperands</a>(<a class="local col3 ref" href="#173Inst" title='Inst' data-ref="173Inst">Inst</a>, <a class="local col3 ref" href="#173Inst" title='Inst' data-ref="173Inst">Inst</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()) &amp;&amp;</td></tr>
<tr><th id="711">711</th><td>         <a class="member" href="#_ZNK4llvm15TargetInstrInfo22hasReassociableSiblingERKNS_12MachineInstrERb" title='llvm::TargetInstrInfo::hasReassociableSibling' data-ref="_ZNK4llvm15TargetInstrInfo22hasReassociableSiblingERKNS_12MachineInstrERb">hasReassociableSibling</a>(<a class="local col3 ref" href="#173Inst" title='Inst' data-ref="173Inst">Inst</a>, <span class='refarg'><a class="local col4 ref" href="#174Commuted" title='Commuted' data-ref="174Commuted">Commuted</a></span>);</td></tr>
<tr><th id="712">712</th><td>}</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td><i>// The concept of the reassociation pass is that these operations can benefit</i></td></tr>
<tr><th id="715">715</th><td><i>// from this kind of transformation:</i></td></tr>
<tr><th id="716">716</th><td><i>//</i></td></tr>
<tr><th id="717">717</th><td><i>// A = ? op ?</i></td></tr>
<tr><th id="718">718</th><td><i>// B = A op X (Prev)</i></td></tr>
<tr><th id="719">719</th><td><i>// C = B op Y (Root)</i></td></tr>
<tr><th id="720">720</th><td><i>// --&gt;</i></td></tr>
<tr><th id="721">721</th><td><i>// A = ? op ?</i></td></tr>
<tr><th id="722">722</th><td><i>// B = X op Y</i></td></tr>
<tr><th id="723">723</th><td><i>// C = A op B</i></td></tr>
<tr><th id="724">724</th><td><i>//</i></td></tr>
<tr><th id="725">725</th><td><i>// breaking the dependency between A and B, allowing them to be executed in</i></td></tr>
<tr><th id="726">726</th><td><i>// parallel (or back-to-back in a pipeline) instead of depending on each other.</i></td></tr>
<tr><th id="727">727</th><td><i></i></td></tr>
<tr><th id="728">728</th><td><i>// FIXME: This has the potential to be expensive (compile time) while not</i></td></tr>
<tr><th id="729">729</th><td><i>// improving the code at all. Some ways to limit the overhead:</i></td></tr>
<tr><th id="730">730</th><td><i>// 1. Track successful transforms; bail out if hit rate gets too low.</i></td></tr>
<tr><th id="731">731</th><td><i>// 2. Only enable at -O3 or some other non-default optimization level.</i></td></tr>
<tr><th id="732">732</th><td><i>// 3. Pre-screen pattern candidates here: if an operand of the previous</i></td></tr>
<tr><th id="733">733</th><td><i>//    instruction is known to not increase the critical path, then don't match</i></td></tr>
<tr><th id="734">734</th><td><i>//    that pattern.</i></td></tr>
<tr><th id="735">735</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='llvm::TargetInstrInfo::getMachineCombinerPatterns' data-ref="_ZNK4llvm15TargetInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getMachineCombinerPatterns</dfn>(</td></tr>
<tr><th id="736">736</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="175Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="175Root">Root</dfn>,</td></tr>
<tr><th id="737">737</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col6 decl" id="176Patterns" title='Patterns' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="176Patterns">Patterns</dfn>) <em>const</em> {</td></tr>
<tr><th id="738">738</th><td>  <em>bool</em> <dfn class="local col7 decl" id="177Commute" title='Commute' data-type='bool' data-ref="177Commute">Commute</dfn>;</td></tr>
<tr><th id="739">739</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm15TargetInstrInfo24isReassociationCandidateERKNS_12MachineInstrERb" title='llvm::TargetInstrInfo::isReassociationCandidate' data-ref="_ZNK4llvm15TargetInstrInfo24isReassociationCandidateERKNS_12MachineInstrERb">isReassociationCandidate</a>(<a class="local col5 ref" href="#175Root" title='Root' data-ref="175Root">Root</a>, <span class='refarg'><a class="local col7 ref" href="#177Commute" title='Commute' data-ref="177Commute">Commute</a></span>)) {</td></tr>
<tr><th id="740">740</th><td>    <i>// We found a sequence of instructions that may be suitable for a</i></td></tr>
<tr><th id="741">741</th><td><i>    // reassociation of operands to increase ILP. Specify each commutation</i></td></tr>
<tr><th id="742">742</th><td><i>    // possibility for the Prev instruction in the sequence and let the</i></td></tr>
<tr><th id="743">743</th><td><i>    // machine combiner decide if changing the operands is worthwhile.</i></td></tr>
<tr><th id="744">744</th><td>    <b>if</b> (<a class="local col7 ref" href="#177Commute" title='Commute' data-ref="177Commute">Commute</a>) {</td></tr>
<tr><th id="745">745</th><td>      <a class="local col6 ref" href="#176Patterns" title='Patterns' data-ref="176Patterns">Patterns</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_AX_YB" title='llvm::MachineCombinerPattern::REASSOC_AX_YB' data-ref="llvm::MachineCombinerPattern::REASSOC_AX_YB">REASSOC_AX_YB</a>);</td></tr>
<tr><th id="746">746</th><td>      <a class="local col6 ref" href="#176Patterns" title='Patterns' data-ref="176Patterns">Patterns</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XA_YB" title='llvm::MachineCombinerPattern::REASSOC_XA_YB' data-ref="llvm::MachineCombinerPattern::REASSOC_XA_YB">REASSOC_XA_YB</a>);</td></tr>
<tr><th id="747">747</th><td>    } <b>else</b> {</td></tr>
<tr><th id="748">748</th><td>      <a class="local col6 ref" href="#176Patterns" title='Patterns' data-ref="176Patterns">Patterns</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_AX_BY" title='llvm::MachineCombinerPattern::REASSOC_AX_BY' data-ref="llvm::MachineCombinerPattern::REASSOC_AX_BY">REASSOC_AX_BY</a>);</td></tr>
<tr><th id="749">749</th><td>      <a class="local col6 ref" href="#176Patterns" title='Patterns' data-ref="176Patterns">Patterns</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XA_BY" title='llvm::MachineCombinerPattern::REASSOC_XA_BY' data-ref="llvm::MachineCombinerPattern::REASSOC_XA_BY">REASSOC_XA_BY</a>);</td></tr>
<tr><th id="750">750</th><td>    }</td></tr>
<tr><th id="751">751</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="752">752</th><td>  }</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="755">755</th><td>}</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><i class="doc">/// Return true when a code sequence can improve loop throughput.</i></td></tr>
<tr><th id="758">758</th><td><em>bool</em></td></tr>
<tr><th id="759">759</th><td><a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo19isThroughputPatternENS_22MachineCombinerPatternE" title='llvm::TargetInstrInfo::isThroughputPattern' data-ref="_ZNK4llvm15TargetInstrInfo19isThroughputPatternENS_22MachineCombinerPatternE">isThroughputPattern</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col8 decl" id="178Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="178Pattern">Pattern</dfn>) <em>const</em> {</td></tr>
<tr><th id="760">760</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="761">761</th><td>}</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td><i class="doc">/// Attempt the reassociation transformation to reduce critical path length.</i></td></tr>
<tr><th id="764">764</th><td><i class="doc">/// See the above comments before getMachineCombinerPatterns().</i></td></tr>
<tr><th id="765">765</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo14reassociateOpsERNS_12MachineInstrES2_NS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12Dense2920997" title='llvm::TargetInstrInfo::reassociateOps' data-ref="_ZNK4llvm15TargetInstrInfo14reassociateOpsERNS_12MachineInstrES2_NS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12Dense2920997">reassociateOps</dfn>(</td></tr>
<tr><th id="766">766</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="179Root">Root</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="180Prev" title='Prev' data-type='llvm::MachineInstr &amp;' data-ref="180Prev">Prev</dfn>,</td></tr>
<tr><th id="767">767</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col1 decl" id="181Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="181Pattern">Pattern</dfn>,</td></tr>
<tr><th id="768">768</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col2 decl" id="182InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="182InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="769">769</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col3 decl" id="183DelInstrs" title='DelInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="183DelInstrs">DelInstrs</dfn>,</td></tr>
<tr><th id="770">770</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="184InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="184InstrIdxForVirtReg">InstrIdxForVirtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="771">771</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="185MF" title='MF' data-type='llvm::MachineFunction *' data-ref="185MF">MF</dfn> = <a class="local col9 ref" href="#179Root" title='Root' data-ref="179Root">Root</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="772">772</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="186MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="186MRI">MRI</dfn> = <a class="local col5 ref" href="#185MF" title='MF' data-ref="185MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="773">773</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col7 decl" id="187TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="187TII">TII</dfn> = <a class="local col5 ref" href="#185MF" title='MF' data-ref="185MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="774">774</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="188TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="188TRI">TRI</dfn> = <a class="local col5 ref" href="#185MF" title='MF' data-ref="185MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="775">775</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="189RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="189RC">RC</dfn> = <a class="local col9 ref" href="#179Root" title='Root' data-ref="179Root">Root</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::getRegClassConstraint' data-ref="_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">getRegClassConstraint</a>(<var>0</var>, <a class="local col7 ref" href="#187TII" title='TII' data-ref="187TII">TII</a>, <a class="local col8 ref" href="#188TRI" title='TRI' data-ref="188TRI">TRI</a>);</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <i>// This array encodes the operand index for each parameter because the</i></td></tr>
<tr><th id="778">778</th><td><i>  // operands may be commuted. Each row corresponds to a pattern value,</i></td></tr>
<tr><th id="779">779</th><td><i>  // and each column specifies the index of A, B, X, Y.</i></td></tr>
<tr><th id="780">780</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="190OpIdx" title='OpIdx' data-type='unsigned int [4][4]' data-ref="190OpIdx">OpIdx</dfn>[<var>4</var>][<var>4</var>] = {</td></tr>
<tr><th id="781">781</th><td>    { <var>1</var>, <var>1</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="782">782</th><td>    { <var>1</var>, <var>2</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="783">783</th><td>    { <var>2</var>, <var>1</var>, <var>1</var>, <var>2</var> },</td></tr>
<tr><th id="784">784</th><td>    { <var>2</var>, <var>2</var>, <var>1</var>, <var>1</var> }</td></tr>
<tr><th id="785">785</th><td>  };</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>  <em>int</em> <dfn class="local col1 decl" id="191Row" title='Row' data-type='int' data-ref="191Row">Row</dfn>;</td></tr>
<tr><th id="788">788</th><td>  <b>switch</b> (<a class="local col1 ref" href="#181Pattern" title='Pattern' data-ref="181Pattern">Pattern</a>) {</td></tr>
<tr><th id="789">789</th><td>  <b>case</b> <a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_AX_BY" title='llvm::MachineCombinerPattern::REASSOC_AX_BY' data-ref="llvm::MachineCombinerPattern::REASSOC_AX_BY">REASSOC_AX_BY</a>: <a class="local col1 ref" href="#191Row" title='Row' data-ref="191Row">Row</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="790">790</th><td>  <b>case</b> <a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_AX_YB" title='llvm::MachineCombinerPattern::REASSOC_AX_YB' data-ref="llvm::MachineCombinerPattern::REASSOC_AX_YB">REASSOC_AX_YB</a>: <a class="local col1 ref" href="#191Row" title='Row' data-ref="191Row">Row</a> = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="791">791</th><td>  <b>case</b> <a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XA_BY" title='llvm::MachineCombinerPattern::REASSOC_XA_BY' data-ref="llvm::MachineCombinerPattern::REASSOC_XA_BY">REASSOC_XA_BY</a>: <a class="local col1 ref" href="#191Row" title='Row' data-ref="191Row">Row</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="792">792</th><td>  <b>case</b> <a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XA_YB" title='llvm::MachineCombinerPattern::REASSOC_XA_YB' data-ref="llvm::MachineCombinerPattern::REASSOC_XA_YB">REASSOC_XA_YB</a>: <a class="local col1 ref" href="#191Row" title='Row' data-ref="191Row">Row</a> = <var>3</var>; <b>break</b>;</td></tr>
<tr><th id="793">793</th><td>  <b>default</b>: <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected MachineCombinerPattern&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 793)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected MachineCombinerPattern"</q>);</td></tr>
<tr><th id="794">794</th><td>  }</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="192OpA" title='OpA' data-type='llvm::MachineOperand &amp;' data-ref="192OpA">OpA</dfn> = <a class="local col0 ref" href="#180Prev" title='Prev' data-ref="180Prev">Prev</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#190OpIdx" title='OpIdx' data-ref="190OpIdx">OpIdx</a>[<a class="local col1 ref" href="#191Row" title='Row' data-ref="191Row">Row</a>][<var>0</var>]);</td></tr>
<tr><th id="797">797</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="193OpB" title='OpB' data-type='llvm::MachineOperand &amp;' data-ref="193OpB">OpB</dfn> = <a class="local col9 ref" href="#179Root" title='Root' data-ref="179Root">Root</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#190OpIdx" title='OpIdx' data-ref="190OpIdx">OpIdx</a>[<a class="local col1 ref" href="#191Row" title='Row' data-ref="191Row">Row</a>][<var>1</var>]);</td></tr>
<tr><th id="798">798</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="194OpX" title='OpX' data-type='llvm::MachineOperand &amp;' data-ref="194OpX">OpX</dfn> = <a class="local col0 ref" href="#180Prev" title='Prev' data-ref="180Prev">Prev</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#190OpIdx" title='OpIdx' data-ref="190OpIdx">OpIdx</a>[<a class="local col1 ref" href="#191Row" title='Row' data-ref="191Row">Row</a>][<var>2</var>]);</td></tr>
<tr><th id="799">799</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="195OpY" title='OpY' data-type='llvm::MachineOperand &amp;' data-ref="195OpY">OpY</dfn> = <a class="local col9 ref" href="#179Root" title='Root' data-ref="179Root">Root</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#190OpIdx" title='OpIdx' data-ref="190OpIdx">OpIdx</a>[<a class="local col1 ref" href="#191Row" title='Row' data-ref="191Row">Row</a>][<var>3</var>]);</td></tr>
<tr><th id="800">800</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="196OpC" title='OpC' data-type='llvm::MachineOperand &amp;' data-ref="196OpC">OpC</dfn> = <a class="local col9 ref" href="#179Root" title='Root' data-ref="179Root">Root</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="197RegA" title='RegA' data-type='unsigned int' data-ref="197RegA">RegA</dfn> = <a class="local col2 ref" href="#192OpA" title='OpA' data-ref="192OpA">OpA</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="803">803</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="198RegB" title='RegB' data-type='unsigned int' data-ref="198RegB">RegB</dfn> = <a class="local col3 ref" href="#193OpB" title='OpB' data-ref="193OpB">OpB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="804">804</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="199RegX" title='RegX' data-type='unsigned int' data-ref="199RegX">RegX</dfn> = <a class="local col4 ref" href="#194OpX" title='OpX' data-ref="194OpX">OpX</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="805">805</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="200RegY" title='RegY' data-type='unsigned int' data-ref="200RegY">RegY</dfn> = <a class="local col5 ref" href="#195OpY" title='OpY' data-ref="195OpY">OpY</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="806">806</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="201RegC" title='RegC' data-type='unsigned int' data-ref="201RegC">RegC</dfn> = <a class="local col6 ref" href="#196OpC" title='OpC' data-ref="196OpC">OpC</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#197RegA" title='RegA' data-ref="197RegA">RegA</a>))</td></tr>
<tr><th id="809">809</th><td>    <a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col7 ref" href="#197RegA" title='RegA' data-ref="197RegA">RegA</a>, <a class="local col9 ref" href="#189RC" title='RC' data-ref="189RC">RC</a>);</td></tr>
<tr><th id="810">810</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#198RegB" title='RegB' data-ref="198RegB">RegB</a>))</td></tr>
<tr><th id="811">811</th><td>    <a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col8 ref" href="#198RegB" title='RegB' data-ref="198RegB">RegB</a>, <a class="local col9 ref" href="#189RC" title='RC' data-ref="189RC">RC</a>);</td></tr>
<tr><th id="812">812</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#199RegX" title='RegX' data-ref="199RegX">RegX</a>))</td></tr>
<tr><th id="813">813</th><td>    <a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col9 ref" href="#199RegX" title='RegX' data-ref="199RegX">RegX</a>, <a class="local col9 ref" href="#189RC" title='RC' data-ref="189RC">RC</a>);</td></tr>
<tr><th id="814">814</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#200RegY" title='RegY' data-ref="200RegY">RegY</a>))</td></tr>
<tr><th id="815">815</th><td>    <a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col0 ref" href="#200RegY" title='RegY' data-ref="200RegY">RegY</a>, <a class="local col9 ref" href="#189RC" title='RC' data-ref="189RC">RC</a>);</td></tr>
<tr><th id="816">816</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#201RegC" title='RegC' data-ref="201RegC">RegC</a>))</td></tr>
<tr><th id="817">817</th><td>    <a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col1 ref" href="#201RegC" title='RegC' data-ref="201RegC">RegC</a>, <a class="local col9 ref" href="#189RC" title='RC' data-ref="189RC">RC</a>);</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>  <i>// Create a new virtual register for the result of (X op Y) instead of</i></td></tr>
<tr><th id="820">820</th><td><i>  // recycling RegB because the MachineCombiner's computation of the critical</i></td></tr>
<tr><th id="821">821</th><td><i>  // path requires a new register definition rather than an existing one.</i></td></tr>
<tr><th id="822">822</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="202NewVR" title='NewVR' data-type='unsigned int' data-ref="202NewVR">NewVR</dfn> = <a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#189RC" title='RC' data-ref="189RC">RC</a>);</td></tr>
<tr><th id="823">823</th><td>  <a class="local col4 ref" href="#184InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="184InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col2 ref" href="#202NewVR" title='NewVR' data-ref="202NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="203Opcode" title='Opcode' data-type='unsigned int' data-ref="203Opcode">Opcode</dfn> = <a class="local col9 ref" href="#179Root" title='Root' data-ref="179Root">Root</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="826">826</th><td>  <em>bool</em> <dfn class="local col4 decl" id="204KillA" title='KillA' data-type='bool' data-ref="204KillA">KillA</dfn> = <a class="local col2 ref" href="#192OpA" title='OpA' data-ref="192OpA">OpA</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="827">827</th><td>  <em>bool</em> <dfn class="local col5 decl" id="205KillX" title='KillX' data-type='bool' data-ref="205KillX">KillX</dfn> = <a class="local col4 ref" href="#194OpX" title='OpX' data-ref="194OpX">OpX</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="828">828</th><td>  <em>bool</em> <dfn class="local col6 decl" id="206KillY" title='KillY' data-type='bool' data-ref="206KillY">KillY</dfn> = <a class="local col5 ref" href="#195OpY" title='OpY' data-ref="195OpY">OpY</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>  <i>// Create new instructions for insertion.</i></td></tr>
<tr><th id="831">831</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="207MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="207MIB1">MIB1</dfn> =</td></tr>
<tr><th id="832">832</th><td>      <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#185MF" title='MF' data-ref="185MF">MF</a></span>, <a class="local col0 ref" href="#180Prev" title='Prev' data-ref="180Prev">Prev</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col7 ref" href="#187TII" title='TII' data-ref="187TII">TII</a>-&gt;<a class="member" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#203Opcode" title='Opcode' data-ref="203Opcode">Opcode</a>), <a class="local col2 ref" href="#202NewVR" title='NewVR' data-ref="202NewVR">NewVR</a>)</td></tr>
<tr><th id="833">833</th><td>          .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#199RegX" title='RegX' data-ref="199RegX">RegX</a>, <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#205KillX" title='KillX' data-ref="205KillX">KillX</a>))</td></tr>
<tr><th id="834">834</th><td>          .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#200RegY" title='RegY' data-ref="200RegY">RegY</a>, <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#206KillY" title='KillY' data-ref="206KillY">KillY</a>));</td></tr>
<tr><th id="835">835</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="208MIB2" title='MIB2' data-type='llvm::MachineInstrBuilder' data-ref="208MIB2">MIB2</dfn> =</td></tr>
<tr><th id="836">836</th><td>      <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#185MF" title='MF' data-ref="185MF">MF</a></span>, <a class="local col9 ref" href="#179Root" title='Root' data-ref="179Root">Root</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col7 ref" href="#187TII" title='TII' data-ref="187TII">TII</a>-&gt;<a class="member" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#203Opcode" title='Opcode' data-ref="203Opcode">Opcode</a>), <a class="local col1 ref" href="#201RegC" title='RegC' data-ref="201RegC">RegC</a>)</td></tr>
<tr><th id="837">837</th><td>          .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#197RegA" title='RegA' data-ref="197RegA">RegA</a>, <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#204KillA" title='KillA' data-ref="204KillA">KillA</a>))</td></tr>
<tr><th id="838">838</th><td>          .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#202NewVR" title='NewVR' data-ref="202NewVR">NewVR</a>, <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>));</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>  <a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_" title='llvm::TargetInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm15TargetInstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_">setSpecialOperandAttr</a>(<span class='refarg'><a class="local col9 ref" href="#179Root" title='Root' data-ref="179Root">Root</a></span>, <span class='refarg'><a class="local col0 ref" href="#180Prev" title='Prev' data-ref="180Prev">Prev</a></span>, <span class='refarg'>*<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#207MIB1" title='MIB1' data-ref="207MIB1">MIB1</a></span>, <span class='refarg'>*<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#208MIB2" title='MIB2' data-ref="208MIB2">MIB2</a></span>);</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  <i>// Record new instructions for insertion and old instructions for deletion.</i></td></tr>
<tr><th id="843">843</th><td>  <a class="local col2 ref" href="#182InsInstrs" title='InsInstrs' data-ref="182InsInstrs">InsInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#207MIB1" title='MIB1' data-ref="207MIB1">MIB1</a>);</td></tr>
<tr><th id="844">844</th><td>  <a class="local col2 ref" href="#182InsInstrs" title='InsInstrs' data-ref="182InsInstrs">InsInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#208MIB2" title='MIB2' data-ref="208MIB2">MIB2</a>);</td></tr>
<tr><th id="845">845</th><td>  <a class="local col3 ref" href="#183DelInstrs" title='DelInstrs' data-ref="183DelInstrs">DelInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col0 ref" href="#180Prev" title='Prev' data-ref="180Prev">Prev</a>);</td></tr>
<tr><th id="846">846</th><td>  <a class="local col3 ref" href="#183DelInstrs" title='DelInstrs' data-ref="183DelInstrs">DelInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col9 ref" href="#179Root" title='Root' data-ref="179Root">Root</a>);</td></tr>
<tr><th id="847">847</th><td>}</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931" title='llvm::TargetInstrInfo::genAlternativeCodeSequence' data-ref="_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931">genAlternativeCodeSequence</dfn>(</td></tr>
<tr><th id="850">850</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="209Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="209Root">Root</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col0 decl" id="210Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="210Pattern">Pattern</dfn>,</td></tr>
<tr><th id="851">851</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col1 decl" id="211InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="211InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="852">852</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col2 decl" id="212DelInstrs" title='DelInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="212DelInstrs">DelInstrs</dfn>,</td></tr>
<tr><th id="853">853</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="213InstIdxForVirtReg" title='InstIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="213InstIdxForVirtReg">InstIdxForVirtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="854">854</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="214MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="214MRI">MRI</dfn> = <a class="local col9 ref" href="#209Root" title='Root' data-ref="209Root">Root</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>  <i>// Select the previous instruction in the sequence based on the input pattern.</i></td></tr>
<tr><th id="857">857</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="215Prev" title='Prev' data-type='llvm::MachineInstr *' data-ref="215Prev">Prev</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="858">858</th><td>  <b>switch</b> (<a class="local col0 ref" href="#210Pattern" title='Pattern' data-ref="210Pattern">Pattern</a>) {</td></tr>
<tr><th id="859">859</th><td>  <b>case</b> <a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_AX_BY" title='llvm::MachineCombinerPattern::REASSOC_AX_BY' data-ref="llvm::MachineCombinerPattern::REASSOC_AX_BY">REASSOC_AX_BY</a>:</td></tr>
<tr><th id="860">860</th><td>  <b>case</b> <a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XA_BY" title='llvm::MachineCombinerPattern::REASSOC_XA_BY' data-ref="llvm::MachineCombinerPattern::REASSOC_XA_BY">REASSOC_XA_BY</a>:</td></tr>
<tr><th id="861">861</th><td>    <a class="local col5 ref" href="#215Prev" title='Prev' data-ref="215Prev">Prev</a> = <a class="local col4 ref" href="#214MRI" title='MRI' data-ref="214MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col9 ref" href="#209Root" title='Root' data-ref="209Root">Root</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="862">862</th><td>    <b>break</b>;</td></tr>
<tr><th id="863">863</th><td>  <b>case</b> <a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_AX_YB" title='llvm::MachineCombinerPattern::REASSOC_AX_YB' data-ref="llvm::MachineCombinerPattern::REASSOC_AX_YB">REASSOC_AX_YB</a>:</td></tr>
<tr><th id="864">864</th><td>  <b>case</b> <a class="type" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XA_YB" title='llvm::MachineCombinerPattern::REASSOC_XA_YB' data-ref="llvm::MachineCombinerPattern::REASSOC_XA_YB">REASSOC_XA_YB</a>:</td></tr>
<tr><th id="865">865</th><td>    <a class="local col5 ref" href="#215Prev" title='Prev' data-ref="215Prev">Prev</a> = <a class="local col4 ref" href="#214MRI" title='MRI' data-ref="214MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col9 ref" href="#209Root" title='Root' data-ref="209Root">Root</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="866">866</th><td>    <b>break</b>;</td></tr>
<tr><th id="867">867</th><td>  <b>default</b>:</td></tr>
<tr><th id="868">868</th><td>    <b>break</b>;</td></tr>
<tr><th id="869">869</th><td>  }</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Prev &amp;&amp; &quot;Unknown pattern for machine combiner&quot;) ? void (0) : __assert_fail (&quot;Prev &amp;&amp; \&quot;Unknown pattern for machine combiner\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 871, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#215Prev" title='Prev' data-ref="215Prev">Prev</a> &amp;&amp; <q>"Unknown pattern for machine combiner"</q>);</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>  <a class="member" href="#_ZNK4llvm15TargetInstrInfo14reassociateOpsERNS_12MachineInstrES2_NS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12Dense2920997" title='llvm::TargetInstrInfo::reassociateOps' data-ref="_ZNK4llvm15TargetInstrInfo14reassociateOpsERNS_12MachineInstrES2_NS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12Dense2920997">reassociateOps</a>(<span class='refarg'><a class="local col9 ref" href="#209Root" title='Root' data-ref="209Root">Root</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#215Prev" title='Prev' data-ref="215Prev">Prev</a></span>, <a class="local col0 ref" href="#210Pattern" title='Pattern' data-ref="210Pattern">Pattern</a>, <span class='refarg'><a class="local col1 ref" href="#211InsInstrs" title='InsInstrs' data-ref="211InsInstrs">InsInstrs</a></span>, <span class='refarg'><a class="local col2 ref" href="#212DelInstrs" title='DelInstrs' data-ref="212DelInstrs">DelInstrs</a></span>, <span class='refarg'><a class="local col3 ref" href="#213InstIdxForVirtReg" title='InstIdxForVirtReg' data-ref="213InstIdxForVirtReg">InstIdxForVirtReg</a></span>);</td></tr>
<tr><th id="874">874</th><td>}</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo40isReallyTriviallyReMaterializableGenericERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::TargetInstrInfo::isReallyTriviallyReMaterializableGeneric' data-ref="_ZNK4llvm15TargetInstrInfo40isReallyTriviallyReMaterializableGenericERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializableGeneric</dfn>(</td></tr>
<tr><th id="877">877</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="216MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="216MI">MI</dfn>, <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col7 decl" id="217AA" title='AA' data-type='AliasAnalysis *' data-ref="217AA">AA</dfn>) <em>const</em> {</td></tr>
<tr><th id="878">878</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="218MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="218MF">MF</dfn> = *<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="879">879</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="219MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="219MRI">MRI</dfn> = <a class="local col8 ref" href="#218MF" title='MF' data-ref="218MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>  <i>// Remat clients assume operand 0 is the defined register.</i></td></tr>
<tr><th id="882">882</th><td>  <b>if</b> (!<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() || !<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="883">883</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="884">884</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="220DefReg" title='DefReg' data-type='unsigned int' data-ref="220DefReg">DefReg</dfn> = <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <i>// A sub-register definition can only be rematerialized if the instruction</i></td></tr>
<tr><th id="887">887</th><td><i>  // doesn't read the other parts of the register.  Otherwise it is really a</i></td></tr>
<tr><th id="888">888</th><td><i>  // read-modify-write operation on the full virtual register which cannot be</i></td></tr>
<tr><th id="889">889</th><td><i>  // moved safely.</i></td></tr>
<tr><th id="890">890</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#220DefReg" title='DefReg' data-ref="220DefReg">DefReg</a>) &amp;&amp;</td></tr>
<tr><th id="891">891</th><td>      <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20readsVirtualRegisterEj" title='llvm::MachineInstr::readsVirtualRegister' data-ref="_ZNK4llvm12MachineInstr20readsVirtualRegisterEj">readsVirtualRegister</a>(<a class="local col0 ref" href="#220DefReg" title='DefReg' data-ref="220DefReg">DefReg</a>))</td></tr>
<tr><th id="892">892</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <i>// A load from a fixed stack slot can be rematerialized. This may be</i></td></tr>
<tr><th id="895">895</th><td><i>  // redundant with subsequent checks, but it's target-independent,</i></td></tr>
<tr><th id="896">896</th><td><i>  // simple, and a common case.</i></td></tr>
<tr><th id="897">897</th><td>  <em>int</em> <dfn class="local col1 decl" id="221FrameIdx" title='FrameIdx' data-type='int' data-ref="221FrameIdx">FrameIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="898">898</th><td>  <b>if</b> (<a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</a>(<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#221FrameIdx" title='FrameIdx' data-ref="221FrameIdx">FrameIdx</a></span>) &amp;&amp;</td></tr>
<tr><th id="899">899</th><td>      <a class="local col8 ref" href="#218MF" title='MF' data-ref="218MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isImmutableObjectIndexEi" title='llvm::MachineFrameInfo::isImmutableObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo22isImmutableObjectIndexEi">isImmutableObjectIndex</a>(<a class="local col1 ref" href="#221FrameIdx" title='FrameIdx' data-ref="221FrameIdx">FrameIdx</a>))</td></tr>
<tr><th id="900">900</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>  <i>// Avoid instructions obviously unsafe for remat.</i></td></tr>
<tr><th id="903">903</th><td>  <b>if</b> (<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isNotDuplicableENS0_9QueryTypeE" title='llvm::MachineInstr::isNotDuplicable' data-ref="_ZNK4llvm12MachineInstr15isNotDuplicableENS0_9QueryTypeE">isNotDuplicable</a>() || <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv" title='llvm::MachineInstr::mayRaiseFPException' data-ref="_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv">mayRaiseFPException</a>() ||</td></tr>
<tr><th id="904">904</th><td>      <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>())</td></tr>
<tr><th id="905">905</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <i>// Don't remat inline asm. We have no idea how expensive it is</i></td></tr>
<tr><th id="908">908</th><td><i>  // even if it's side effect free.</i></td></tr>
<tr><th id="909">909</th><td>  <b>if</b> (<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="910">910</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>  <i>// Avoid instructions which load from potentially varying memory.</i></td></tr>
<tr><th id="913">913</th><td>  <b>if</b> (<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE" title='llvm::MachineInstr::isDereferenceableInvariantLoad' data-ref="_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE">isDereferenceableInvariantLoad</a>(<a class="local col7 ref" href="#217AA" title='AA' data-ref="217AA">AA</a>))</td></tr>
<tr><th id="914">914</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>  <i>// If any of the registers accessed are non-constant, conservatively assume</i></td></tr>
<tr><th id="917">917</th><td><i>  // the instruction is not rematerializable.</i></td></tr>
<tr><th id="918">918</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="222i" title='i' data-type='unsigned int' data-ref="222i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="223e" title='e' data-type='unsigned int' data-ref="223e">e</dfn> = <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a> != <a class="local col3 ref" href="#223e" title='e' data-ref="223e">e</a>; ++<a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a>) {</td></tr>
<tr><th id="919">919</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="224MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="224MO">MO</dfn> = <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a>);</td></tr>
<tr><th id="920">920</th><td>    <b>if</b> (!<a class="local col4 ref" href="#224MO" title='MO' data-ref="224MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="921">921</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="225Reg" title='Reg' data-type='unsigned int' data-ref="225Reg">Reg</dfn> = <a class="local col4 ref" href="#224MO" title='MO' data-ref="224MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="922">922</th><td>    <b>if</b> (<a class="local col5 ref" href="#225Reg" title='Reg' data-ref="225Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="923">923</th><td>      <b>continue</b>;</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>    <i>// Check for a well-behaved physical register.</i></td></tr>
<tr><th id="926">926</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#225Reg" title='Reg' data-ref="225Reg">Reg</a>)) {</td></tr>
<tr><th id="927">927</th><td>      <b>if</b> (<a class="local col4 ref" href="#224MO" title='MO' data-ref="224MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="928">928</th><td>        <i>// If the physreg has no defs anywhere, it's just an ambient register</i></td></tr>
<tr><th id="929">929</th><td><i>        // and we can freely move its uses. Alternatively, if it's allocatable,</i></td></tr>
<tr><th id="930">930</th><td><i>        // it could get allocated to something with a def during allocation.</i></td></tr>
<tr><th id="931">931</th><td>        <b>if</b> (!<a class="local col9 ref" href="#219MRI" title='MRI' data-ref="219MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj" title='llvm::MachineRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</a>(<a class="local col5 ref" href="#225Reg" title='Reg' data-ref="225Reg">Reg</a>))</td></tr>
<tr><th id="932">932</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="933">933</th><td>      } <b>else</b> {</td></tr>
<tr><th id="934">934</th><td>        <i>// A physreg def. We can't remat it.</i></td></tr>
<tr><th id="935">935</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="936">936</th><td>      }</td></tr>
<tr><th id="937">937</th><td>      <b>continue</b>;</td></tr>
<tr><th id="938">938</th><td>    }</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>    <i>// Only allow one virtual-register def.  There may be multiple defs of the</i></td></tr>
<tr><th id="941">941</th><td><i>    // same virtual register, though.</i></td></tr>
<tr><th id="942">942</th><td>    <b>if</b> (<a class="local col4 ref" href="#224MO" title='MO' data-ref="224MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col5 ref" href="#225Reg" title='Reg' data-ref="225Reg">Reg</a> != <a class="local col0 ref" href="#220DefReg" title='DefReg' data-ref="220DefReg">DefReg</a>)</td></tr>
<tr><th id="943">943</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>    <i>// Don't allow any virtual-register uses. Rematting an instruction with</i></td></tr>
<tr><th id="946">946</th><td><i>    // virtual register uses would length the live ranges of the uses, which</i></td></tr>
<tr><th id="947">947</th><td><i>    // is not necessarily a good idea, certainly not "trivial".</i></td></tr>
<tr><th id="948">948</th><td>    <b>if</b> (<a class="local col4 ref" href="#224MO" title='MO' data-ref="224MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="949">949</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="950">950</th><td>  }</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td>  <i>// Everything checked out.</i></td></tr>
<tr><th id="953">953</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="954">954</th><td>}</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td><em>int</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo11getSPAdjustERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getSPAdjust' data-ref="_ZNK4llvm15TargetInstrInfo11getSPAdjustERKNS_12MachineInstrE">getSPAdjust</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="226MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="226MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="957">957</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="227MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="227MF">MF</dfn> = <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="958">958</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a> *<dfn class="local col8 decl" id="228TFI" title='TFI' data-type='const llvm::TargetFrameLowering *' data-ref="228TFI">TFI</dfn> = <a class="local col7 ref" href="#227MF" title='MF' data-ref="227MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv" title='llvm::TargetSubtargetInfo::getFrameLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="959">959</th><td>  <em>bool</em> <dfn class="local col9 decl" id="229StackGrowsDown" title='StackGrowsDown' data-type='bool' data-ref="229StackGrowsDown">StackGrowsDown</dfn> =</td></tr>
<tr><th id="960">960</th><td>    <a class="local col8 ref" href="#228TFI" title='TFI' data-ref="228TFI">TFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering23getStackGrowthDirectionEv" title='llvm::TargetFrameLowering::getStackGrowthDirection' data-ref="_ZNK4llvm19TargetFrameLowering23getStackGrowthDirectionEv">getStackGrowthDirection</a>() == <a class="type" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a>::<a class="enum" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering::StackDirection::StackGrowsDown" title='llvm::TargetFrameLowering::StackDirection::StackGrowsDown' data-ref="llvm::TargetFrameLowering::StackDirection::StackGrowsDown">StackGrowsDown</a>;</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="230FrameSetupOpcode" title='FrameSetupOpcode' data-type='unsigned int' data-ref="230FrameSetupOpcode">FrameSetupOpcode</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>();</td></tr>
<tr><th id="963">963</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="231FrameDestroyOpcode" title='FrameDestroyOpcode' data-type='unsigned int' data-ref="231FrameDestroyOpcode">FrameDestroyOpcode</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>();</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isFrameInstrERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isFrameInstr' data-ref="_ZNK4llvm15TargetInstrInfo12isFrameInstrERKNS_12MachineInstrE">isFrameInstr</a>(<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>))</td></tr>
<tr><th id="966">966</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td>  <em>int</em> <dfn class="local col2 decl" id="232SPAdj" title='SPAdj' data-type='int' data-ref="232SPAdj">SPAdj</dfn> = <a class="local col8 ref" href="#228TFI" title='TFI' data-ref="228TFI">TFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering13alignSPAdjustEi" title='llvm::TargetFrameLowering::alignSPAdjust' data-ref="_ZNK4llvm19TargetFrameLowering13alignSPAdjustEi">alignSPAdjust</a>(<a class="member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12getFrameSizeERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getFrameSize' data-ref="_ZNK4llvm15TargetInstrInfo12getFrameSizeERKNS_12MachineInstrE">getFrameSize</a>(<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>));</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>  <b>if</b> ((!<a class="local col9 ref" href="#229StackGrowsDown" title='StackGrowsDown' data-ref="229StackGrowsDown">StackGrowsDown</a> &amp;&amp; <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col0 ref" href="#230FrameSetupOpcode" title='FrameSetupOpcode' data-ref="230FrameSetupOpcode">FrameSetupOpcode</a>) ||</td></tr>
<tr><th id="971">971</th><td>      (<a class="local col9 ref" href="#229StackGrowsDown" title='StackGrowsDown' data-ref="229StackGrowsDown">StackGrowsDown</a> &amp;&amp; <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col1 ref" href="#231FrameDestroyOpcode" title='FrameDestroyOpcode' data-ref="231FrameDestroyOpcode">FrameDestroyOpcode</a>))</td></tr>
<tr><th id="972">972</th><td>    <a class="local col2 ref" href="#232SPAdj" title='SPAdj' data-ref="232SPAdj">SPAdj</a> = -<a class="local col2 ref" href="#232SPAdj" title='SPAdj' data-ref="232SPAdj">SPAdj</a>;</td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td>  <b>return</b> <a class="local col2 ref" href="#232SPAdj" title='SPAdj' data-ref="232SPAdj">SPAdj</a>;</td></tr>
<tr><th id="975">975</th><td>}</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><i class="doc">/// isSchedulingBoundary - Test if the given instruction should be</i></td></tr>
<tr><th id="978">978</th><td><i class="doc">/// considered a scheduling boundary. This primarily includes labels</i></td></tr>
<tr><th id="979">979</th><td><i class="doc">/// and terminators.</i></td></tr>
<tr><th id="980">980</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="233MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="233MI">MI</dfn>,</td></tr>
<tr><th id="981">981</th><td>                                           <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="234MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="234MBB">MBB</dfn>,</td></tr>
<tr><th id="982">982</th><td>                                           <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="235MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="235MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="983">983</th><td>  <i>// Terminators and labels can't be scheduled around.</i></td></tr>
<tr><th id="984">984</th><td>  <b>if</b> (<a class="local col3 ref" href="#233MI" title='MI' data-ref="233MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() || <a class="local col3 ref" href="#233MI" title='MI' data-ref="233MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="985">985</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td>  <i>// Don't attempt to schedule around any instruction that defines</i></td></tr>
<tr><th id="988">988</th><td><i>  // a stack-oriented pointer, as it's unlikely to be profitable. This</i></td></tr>
<tr><th id="989">989</th><td><i>  // saves compile time, because it doesn't require every single</i></td></tr>
<tr><th id="990">990</th><td><i>  // stack slot reference to depend on the instruction that does the</i></td></tr>
<tr><th id="991">991</th><td><i>  // modification.</i></td></tr>
<tr><th id="992">992</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> &amp;<dfn class="local col6 decl" id="236TLI" title='TLI' data-type='const llvm::TargetLowering &amp;' data-ref="236TLI">TLI</dfn> = *<a class="local col5 ref" href="#235MF" title='MF' data-ref="235MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv" title='llvm::TargetSubtargetInfo::getTargetLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="993">993</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="237TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="237TRI">TRI</dfn> = <a class="local col5 ref" href="#235MF" title='MF' data-ref="235MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="994">994</th><td>  <b>return</b> <a class="local col3 ref" href="#233MI" title='MI' data-ref="233MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="local col6 ref" href="#236TLI" title='TLI' data-ref="236TLI">TLI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase36getStackPointerRegisterToSaveRestoreEv" title='llvm::TargetLoweringBase::getStackPointerRegisterToSaveRestore' data-ref="_ZNK4llvm18TargetLoweringBase36getStackPointerRegisterToSaveRestoreEv">getStackPointerRegisterToSaveRestore</a>(), <a class="local col7 ref" href="#237TRI" title='TRI' data-ref="237TRI">TRI</a>);</td></tr>
<tr><th id="995">995</th><td>}</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td><i>// Provide a global flag for disabling the PreRA hazard recognizer that targets</i></td></tr>
<tr><th id="998">998</th><td><i>// may choose to honor.</i></td></tr>
<tr><th id="999">999</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo24usePreRAHazardRecognizerEv" title='llvm::TargetInstrInfo::usePreRAHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo24usePreRAHazardRecognizerEv">usePreRAHazardRecognizer</dfn>() <em>const</em> {</td></tr>
<tr><th id="1000">1000</th><td>  <b>return</b> !<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableHazardRecognizer" title='DisableHazardRecognizer' data-use='m' data-ref="DisableHazardRecognizer">DisableHazardRecognizer</a>;</td></tr>
<tr><th id="1001">1001</th><td>}</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td><i>// Default implementation of CreateTargetRAHazardRecognizer.</i></td></tr>
<tr><th id="1004">1004</th><td><a class="type" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::</td></tr>
<tr><th id="1005">1005</th><td><dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col8 decl" id="238STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="238STI">STI</dfn>,</td></tr>
<tr><th id="1006">1006</th><td>                             <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col9 decl" id="239DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="239DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="1007">1007</th><td>  <i>// Dummy hazard recognizer allows all instructions to issue.</i></td></tr>
<tr><th id="1008">1008</th><td>  <b>return</b> <b>new</b> <a class="type" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizerC1Ev" title='llvm::ScheduleHazardRecognizer::ScheduleHazardRecognizer' data-ref="_ZN4llvm24ScheduleHazardRecognizerC1Ev">(</a>);</td></tr>
<tr><th id="1009">1009</th><td>}</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td><i>// Default implementation of CreateTargetMIHazardRecognizer.</i></td></tr>
<tr><th id="1012">1012</th><td><a class="type" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::</td></tr>
<tr><th id="1013">1013</th><td><dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetMIHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col0 decl" id="240II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="240II">II</dfn>,</td></tr>
<tr><th id="1014">1014</th><td>                               <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col1 decl" id="241DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="241DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="1015">1015</th><td>  <b>return</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *)</td></tr>
<tr><th id="1016">1016</th><td>    <b>new</b> <a class="type" href="../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#llvm::ScoreboardHazardRecognizer" title='llvm::ScoreboardHazardRecognizer' data-ref="llvm::ScoreboardHazardRecognizer">ScoreboardHazardRecognizer</a><a class="ref" href="../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc" title='llvm::ScoreboardHazardRecognizer::ScoreboardHazardRecognizer' data-ref="_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc">(</a><a class="local col0 ref" href="#240II" title='II' data-ref="240II">II</a>, <a class="local col1 ref" href="#241DAG" title='DAG' data-ref="241DAG">DAG</a>, <q>"machine-scheduler"</q>);</td></tr>
<tr><th id="1017">1017</th><td>}</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td><i>// Default implementation of CreateTargetPostRAHazardRecognizer.</i></td></tr>
<tr><th id="1020">1020</th><td><a class="type" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::</td></tr>
<tr><th id="1021">1021</th><td><dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col2 decl" id="242II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="242II">II</dfn>,</td></tr>
<tr><th id="1022">1022</th><td>                                   <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col3 decl" id="243DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="243DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="1023">1023</th><td>  <b>return</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *)</td></tr>
<tr><th id="1024">1024</th><td>    <b>new</b> <a class="type" href="../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#llvm::ScoreboardHazardRecognizer" title='llvm::ScoreboardHazardRecognizer' data-ref="llvm::ScoreboardHazardRecognizer">ScoreboardHazardRecognizer</a><a class="ref" href="../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc" title='llvm::ScoreboardHazardRecognizer::ScoreboardHazardRecognizer' data-ref="_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc">(</a><a class="local col2 ref" href="#242II" title='II' data-ref="242II">II</a>, <a class="local col3 ref" href="#243DAG" title='DAG' data-ref="243DAG">DAG</a>, <q>"post-RA-sched"</q>);</td></tr>
<tr><th id="1025">1025</th><td>}</td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1028">1028</th><td><i>//  SelectionDAG latency interface.</i></td></tr>
<tr><th id="1029">1029</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td><em>int</em></td></tr>
<tr><th id="1032">1032</th><td><a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" title='llvm::TargetInstrInfo::getOperandLatency' data-ref="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="244ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="244ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1033">1033</th><td>                                   <a class="type" href="../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="245DefNode" title='DefNode' data-type='llvm::SDNode *' data-ref="245DefNode">DefNode</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="246DefIdx" title='DefIdx' data-type='unsigned int' data-ref="246DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="1034">1034</th><td>                                   <a class="type" href="../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="247UseNode" title='UseNode' data-type='llvm::SDNode *' data-ref="247UseNode">UseNode</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="248UseIdx" title='UseIdx' data-type='unsigned int' data-ref="248UseIdx">UseIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1035">1035</th><td>  <b>if</b> (!<a class="local col4 ref" href="#244ItinData" title='ItinData' data-ref="244ItinData">ItinData</a> || <a class="local col4 ref" href="#244ItinData" title='ItinData' data-ref="244ItinData">ItinData</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="1036">1036</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td>  <b>if</b> (!<a class="local col5 ref" href="#245DefNode" title='DefNode' data-ref="245DefNode">DefNode</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="1039">1039</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="249DefClass" title='DefClass' data-type='unsigned int' data-ref="249DefClass">DefClass</dfn> = <a class="member" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#245DefNode" title='DefNode' data-ref="245DefNode">DefNode</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="1042">1042</th><td>  <b>if</b> (!<a class="local col7 ref" href="#247UseNode" title='UseNode' data-ref="247UseNode">UseNode</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="1043">1043</th><td>    <b>return</b> <a class="local col4 ref" href="#244ItinData" title='ItinData' data-ref="244ItinData">ItinData</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col9 ref" href="#249DefClass" title='DefClass' data-ref="249DefClass">DefClass</a>, <a class="local col6 ref" href="#246DefIdx" title='DefIdx' data-ref="246DefIdx">DefIdx</a>);</td></tr>
<tr><th id="1044">1044</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="250UseClass" title='UseClass' data-type='unsigned int' data-ref="250UseClass">UseClass</dfn> = <a class="member" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#247UseNode" title='UseNode' data-ref="247UseNode">UseNode</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="1045">1045</th><td>  <b>return</b> <a class="local col4 ref" href="#244ItinData" title='ItinData' data-ref="244ItinData">ItinData</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData17getOperandLatencyEjjjj" title='llvm::InstrItineraryData::getOperandLatency' data-ref="_ZNK4llvm18InstrItineraryData17getOperandLatencyEjjjj">getOperandLatency</a>(<a class="local col9 ref" href="#249DefClass" title='DefClass' data-ref="249DefClass">DefClass</a>, <a class="local col6 ref" href="#246DefIdx" title='DefIdx' data-ref="246DefIdx">DefIdx</a>, <a class="local col0 ref" href="#250UseClass" title='UseClass' data-ref="250UseClass">UseClass</a>, <a class="local col8 ref" href="#248UseIdx" title='UseIdx' data-ref="248UseIdx">UseIdx</a>);</td></tr>
<tr><th id="1046">1046</th><td>}</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td><em>int</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE" title='llvm::TargetInstrInfo::getInstrLatency' data-ref="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col1 decl" id="251ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="251ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1049">1049</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="252N" title='N' data-type='llvm::SDNode *' data-ref="252N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="1050">1050</th><td>  <b>if</b> (!<a class="local col1 ref" href="#251ItinData" title='ItinData' data-ref="251ItinData">ItinData</a> || <a class="local col1 ref" href="#251ItinData" title='ItinData' data-ref="251ItinData">ItinData</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="1051">1051</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td>  <b>if</b> (!<a class="local col2 ref" href="#252N" title='N' data-ref="252N">N</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="1054">1054</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td>  <b>return</b> <a class="local col1 ref" href="#251ItinData" title='ItinData' data-ref="251ItinData">ItinData</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getStageLatencyEj" title='llvm::InstrItineraryData::getStageLatency' data-ref="_ZNK4llvm18InstrItineraryData15getStageLatencyEj">getStageLatency</a>(<a class="member" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#252N" title='N' data-ref="252N">N</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>());</td></tr>
<tr><th id="1057">1057</th><td>}</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1060">1060</th><td><i>//  MachineInstr latency interface.</i></td></tr>
<tr><th id="1061">1061</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getNumMicroOps' data-ref="_ZNK4llvm15TargetInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">getNumMicroOps</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="253ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="253ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1064">1064</th><td>                                         <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="254MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="254MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1065">1065</th><td>  <b>if</b> (!<a class="local col3 ref" href="#253ItinData" title='ItinData' data-ref="253ItinData">ItinData</a> || <a class="local col3 ref" href="#253ItinData" title='ItinData' data-ref="253ItinData">ItinData</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="1066">1066</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="255Class" title='Class' data-type='unsigned int' data-ref="255Class">Class</dfn> = <a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="1069">1069</th><td>  <em>int</em> <dfn class="local col6 decl" id="256UOps" title='UOps' data-type='int' data-ref="256UOps">UOps</dfn> = <a class="local col3 ref" href="#253ItinData" title='ItinData' data-ref="253ItinData">ItinData</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData::Itineraries" title='llvm::InstrItineraryData::Itineraries' data-ref="llvm::InstrItineraryData::Itineraries">Itineraries</a>[<a class="local col5 ref" href="#255Class" title='Class' data-ref="255Class">Class</a>].<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItinerary::NumMicroOps" title='llvm::InstrItinerary::NumMicroOps' data-ref="llvm::InstrItinerary::NumMicroOps">NumMicroOps</a>;</td></tr>
<tr><th id="1070">1070</th><td>  <b>if</b> (<a class="local col6 ref" href="#256UOps" title='UOps' data-ref="256UOps">UOps</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="1071">1071</th><td>    <b>return</b> <a class="local col6 ref" href="#256UOps" title='UOps' data-ref="256UOps">UOps</a>;</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>  <i>// The # of u-ops is dynamically determined. The specific target should</i></td></tr>
<tr><th id="1074">1074</th><td><i>  // override this function to return the right number.</i></td></tr>
<tr><th id="1075">1075</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1076">1076</th><td>}</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td><i class="doc">/// Return the default expected latency for a def based on it's opcode.</i></td></tr>
<tr><th id="1079">1079</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::defaultDefLatency' data-ref="_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE">defaultDefLatency</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a> &amp;<dfn class="local col7 decl" id="257SchedModel" title='SchedModel' data-type='const llvm::MCSchedModel &amp;' data-ref="257SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="1080">1080</th><td>                                            <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="258DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="258DefMI">DefMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1081">1081</th><td>  <b>if</b> (<a class="local col8 ref" href="#258DefMI" title='DefMI' data-ref="258DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>())</td></tr>
<tr><th id="1082">1082</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1083">1083</th><td>  <b>if</b> (<a class="local col8 ref" href="#258DefMI" title='DefMI' data-ref="258DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="1084">1084</th><td>    <b>return</b> <a class="local col7 ref" href="#257SchedModel" title='SchedModel' data-ref="257SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel::LoadLatency" title='llvm::MCSchedModel::LoadLatency' data-ref="llvm::MCSchedModel::LoadLatency">LoadLatency</a>;</td></tr>
<tr><th id="1085">1085</th><td>  <b>if</b> (<a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo16isHighLatencyDefEi" title='llvm::TargetInstrInfo::isHighLatencyDef' data-ref="_ZNK4llvm15TargetInstrInfo16isHighLatencyDefEi">isHighLatencyDef</a>(<a class="local col8 ref" href="#258DefMI" title='DefMI' data-ref="258DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="1086">1086</th><td>    <b>return</b> <a class="local col7 ref" href="#257SchedModel" title='SchedModel' data-ref="257SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel::HighLatency" title='llvm::MCSchedModel::HighLatency' data-ref="llvm::MCSchedModel::HighLatency">HighLatency</a>;</td></tr>
<tr><th id="1087">1087</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1088">1088</th><td>}</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo18getPredicationCostERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getPredicationCost' data-ref="_ZNK4llvm15TargetInstrInfo18getPredicationCostERKNS_12MachineInstrE">getPredicationCost</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;) <em>const</em> {</td></tr>
<tr><th id="1091">1091</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1092">1092</th><td>}</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::TargetInstrInfo::getInstrLatency' data-ref="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="259ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="259ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1095">1095</th><td>                                          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="260MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="260MI">MI</dfn>,</td></tr>
<tr><th id="1096">1096</th><td>                                          <em>unsigned</em> *<dfn class="local col1 decl" id="261PredCost" title='PredCost' data-type='unsigned int *' data-ref="261PredCost">PredCost</dfn>) <em>const</em> {</td></tr>
<tr><th id="1097">1097</th><td>  <i>// Default to one cycle for no itinerary. However, an "empty" itinerary may</i></td></tr>
<tr><th id="1098">1098</th><td><i>  // still have a MinLatency property, which getStageLatency checks.</i></td></tr>
<tr><th id="1099">1099</th><td>  <b>if</b> (!<a class="local col9 ref" href="#259ItinData" title='ItinData' data-ref="259ItinData">ItinData</a>)</td></tr>
<tr><th id="1100">1100</th><td>    <b>return</b> <a class="local col0 ref" href="#260MI" title='MI' data-ref="260MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td>  <b>return</b> <a class="local col9 ref" href="#259ItinData" title='ItinData' data-ref="259ItinData">ItinData</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getStageLatencyEj" title='llvm::InstrItineraryData::getStageLatency' data-ref="_ZNK4llvm18InstrItineraryData15getStageLatencyEj">getStageLatency</a>(<a class="local col0 ref" href="#260MI" title='MI' data-ref="260MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>());</td></tr>
<tr><th id="1103">1103</th><td>}</td></tr>
<tr><th id="1104">1104</th><td></td></tr>
<tr><th id="1105">1105</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj" title='llvm::TargetInstrInfo::hasLowDefLatency' data-ref="_ZNK4llvm15TargetInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj">hasLowDefLatency</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col2 decl" id="262SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="262SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="1106">1106</th><td>                                       <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="263DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="263DefMI">DefMI</dfn>,</td></tr>
<tr><th id="1107">1107</th><td>                                       <em>unsigned</em> <dfn class="local col4 decl" id="264DefIdx" title='DefIdx' data-type='unsigned int' data-ref="264DefIdx">DefIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1108">1108</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="265ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="265ItinData">ItinData</dfn> = <a class="local col2 ref" href="#262SchedModel" title='SchedModel' data-ref="262SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv" title='llvm::TargetSchedModel::getInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv">getInstrItineraries</a>();</td></tr>
<tr><th id="1109">1109</th><td>  <b>if</b> (!<a class="local col5 ref" href="#265ItinData" title='ItinData' data-ref="265ItinData">ItinData</a> || <a class="local col5 ref" href="#265ItinData" title='ItinData' data-ref="265ItinData">ItinData</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="1110">1110</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="266DefClass" title='DefClass' data-type='unsigned int' data-ref="266DefClass">DefClass</dfn> = <a class="local col3 ref" href="#263DefMI" title='DefMI' data-ref="263DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="1113">1113</th><td>  <em>int</em> <dfn class="local col7 decl" id="267DefCycle" title='DefCycle' data-type='int' data-ref="267DefCycle">DefCycle</dfn> = <a class="local col5 ref" href="#265ItinData" title='ItinData' data-ref="265ItinData">ItinData</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col6 ref" href="#266DefClass" title='DefClass' data-ref="266DefClass">DefClass</a>, <a class="local col4 ref" href="#264DefIdx" title='DefIdx' data-ref="264DefIdx">DefIdx</a>);</td></tr>
<tr><th id="1114">1114</th><td>  <b>return</b> (<a class="local col7 ref" href="#267DefCycle" title='DefCycle' data-ref="267DefCycle">DefCycle</a> != -<var>1</var> &amp;&amp; <a class="local col7 ref" href="#267DefCycle" title='DefCycle' data-ref="267DefCycle">DefCycle</a> &lt;= <var>1</var>);</td></tr>
<tr><th id="1115">1115</th><td>}</td></tr>
<tr><th id="1116">1116</th><td></td></tr>
<tr><th id="1117">1117</th><td><i class="doc">/// Both DefMI and UseMI must be valid.  By default, call directly to the</i></td></tr>
<tr><th id="1118">1118</th><td><i class="doc">/// itinerary. This may be overriden by the target.</i></td></tr>
<tr><th id="1119">1119</th><td><em>int</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::TargetInstrInfo::getOperandLatency' data-ref="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col8 decl" id="268ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="268ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1120">1120</th><td>                                       <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="269DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="269DefMI">DefMI</dfn>,</td></tr>
<tr><th id="1121">1121</th><td>                                       <em>unsigned</em> <dfn class="local col0 decl" id="270DefIdx" title='DefIdx' data-type='unsigned int' data-ref="270DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="1122">1122</th><td>                                       <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="271UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="271UseMI">UseMI</dfn>,</td></tr>
<tr><th id="1123">1123</th><td>                                       <em>unsigned</em> <dfn class="local col2 decl" id="272UseIdx" title='UseIdx' data-type='unsigned int' data-ref="272UseIdx">UseIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1124">1124</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="273DefClass" title='DefClass' data-type='unsigned int' data-ref="273DefClass">DefClass</dfn> = <a class="local col9 ref" href="#269DefMI" title='DefMI' data-ref="269DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="1125">1125</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="274UseClass" title='UseClass' data-type='unsigned int' data-ref="274UseClass">UseClass</dfn> = <a class="local col1 ref" href="#271UseMI" title='UseMI' data-ref="271UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="1126">1126</th><td>  <b>return</b> <a class="local col8 ref" href="#268ItinData" title='ItinData' data-ref="268ItinData">ItinData</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData17getOperandLatencyEjjjj" title='llvm::InstrItineraryData::getOperandLatency' data-ref="_ZNK4llvm18InstrItineraryData17getOperandLatencyEjjjj">getOperandLatency</a>(<a class="local col3 ref" href="#273DefClass" title='DefClass' data-ref="273DefClass">DefClass</a>, <a class="local col0 ref" href="#270DefIdx" title='DefIdx' data-ref="270DefIdx">DefIdx</a>, <a class="local col4 ref" href="#274UseClass" title='UseClass' data-ref="274UseClass">UseClass</a>, <a class="local col2 ref" href="#272UseIdx" title='UseIdx' data-ref="272UseIdx">UseIdx</a>);</td></tr>
<tr><th id="1127">1127</th><td>}</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td><i class="doc">/// If we can determine the operand latency from the def only, without itinerary</i></td></tr>
<tr><th id="1130">1130</th><td><i class="doc">/// lookup, do so. Otherwise return -1.</i></td></tr>
<tr><th id="1131">1131</th><td><em>int</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo24computeDefOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::computeDefOperandLatency' data-ref="_ZNK4llvm15TargetInstrInfo24computeDefOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">computeDefOperandLatency</dfn>(</td></tr>
<tr><th id="1132">1132</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="275ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="275ItinData">ItinData</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="276DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="276DefMI">DefMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>  <i>// Let the target hook getInstrLatency handle missing itineraries.</i></td></tr>
<tr><th id="1135">1135</th><td>  <b>if</b> (!<a class="local col5 ref" href="#275ItinData" title='ItinData' data-ref="275ItinData">ItinData</a>)</td></tr>
<tr><th id="1136">1136</th><td>    <b>return</b> <a class="virtual member" href="#_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::TargetInstrInfo::getInstrLatency' data-ref="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="local col5 ref" href="#275ItinData" title='ItinData' data-ref="275ItinData">ItinData</a>, <a class="local col6 ref" href="#276DefMI" title='DefMI' data-ref="276DefMI">DefMI</a>);</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>  <b>if</b>(<a class="local col5 ref" href="#275ItinData" title='ItinData' data-ref="275ItinData">ItinData</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="1139">1139</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::defaultDefLatency' data-ref="_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE">defaultDefLatency</a>(<a class="local col5 ref" href="#275ItinData" title='ItinData' data-ref="275ItinData">ItinData</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData::SchedModel" title='llvm::InstrItineraryData::SchedModel' data-ref="llvm::InstrItineraryData::SchedModel">SchedModel</a>, <a class="local col6 ref" href="#276DefMI" title='DefMI' data-ref="276DefMI">DefMI</a>);</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>  <i>// ...operand lookup required</i></td></tr>
<tr><th id="1142">1142</th><td>  <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1143">1143</th><td>}</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo20getRegSequenceInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS0_19RegSubRegPairAndIdxEEE" title='llvm::TargetInstrInfo::getRegSequenceInputs' data-ref="_ZNK4llvm15TargetInstrInfo20getRegSequenceInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS0_19RegSubRegPairAndIdxEEE">getRegSequenceInputs</dfn>(</td></tr>
<tr><th id="1146">1146</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="277MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="277MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="278DefIdx" title='DefIdx' data-type='unsigned int' data-ref="278DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="1147">1147</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx">RegSubRegPairAndIdx</a>&gt; &amp;<dfn class="local col9 decl" id="279InputRegs" title='InputRegs' data-type='SmallVectorImpl&lt;llvm::TargetInstrInfo::RegSubRegPairAndIdx&gt; &amp;' data-ref="279InputRegs">InputRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1148">1148</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI.isRegSequence() || MI.isRegSequenceLike()) &amp;&amp; &quot;Instruction do not have the proper type&quot;) ? void (0) : __assert_fail (&quot;(MI.isRegSequence() || MI.isRegSequenceLike()) &amp;&amp; \&quot;Instruction do not have the proper type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 1149, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() ||</td></tr>
<tr><th id="1149">1149</th><td>          <a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isRegSequenceLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isRegSequenceLike' data-ref="_ZNK4llvm12MachineInstr17isRegSequenceLikeENS0_9QueryTypeE">isRegSequenceLike</a>()) &amp;&amp; <q>"Instruction do not have the proper type"</q>);</td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td>  <b>if</b> (!<a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>())</td></tr>
<tr><th id="1152">1152</th><td>    <b>return</b> <a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24getRegSequenceLikeInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS0_19RegSubRegPairAndIdxEEE" title='llvm::TargetInstrInfo::getRegSequenceLikeInputs' data-ref="_ZNK4llvm15TargetInstrInfo24getRegSequenceLikeInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS0_19RegSubRegPairAndIdxEEE">getRegSequenceLikeInputs</a>(<a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI">MI</a>, <a class="local col8 ref" href="#278DefIdx" title='DefIdx' data-ref="278DefIdx">DefIdx</a>, <span class='refarg'><a class="local col9 ref" href="#279InputRegs" title='InputRegs' data-ref="279InputRegs">InputRegs</a></span>);</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>  <i>// We are looking at:</i></td></tr>
<tr><th id="1155">1155</th><td><i>  // Def = REG_SEQUENCE v0, sub0, v1, sub1, ...</i></td></tr>
<tr><th id="1156">1156</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefIdx == 0 &amp;&amp; &quot;REG_SEQUENCE only has one def&quot;) ? void (0) : __assert_fail (&quot;DefIdx == 0 &amp;&amp; \&quot;REG_SEQUENCE only has one def\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 1156, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#278DefIdx" title='DefIdx' data-ref="278DefIdx">DefIdx</a> == <var>0</var> &amp;&amp; <q>"REG_SEQUENCE only has one def"</q>);</td></tr>
<tr><th id="1157">1157</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="280OpIdx" title='OpIdx' data-type='unsigned int' data-ref="280OpIdx">OpIdx</dfn> = <var>1</var>, <dfn class="local col1 decl" id="281EndOpIdx" title='EndOpIdx' data-type='unsigned int' data-ref="281EndOpIdx">EndOpIdx</dfn> = <a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#280OpIdx" title='OpIdx' data-ref="280OpIdx">OpIdx</a> != <a class="local col1 ref" href="#281EndOpIdx" title='EndOpIdx' data-ref="281EndOpIdx">EndOpIdx</a>;</td></tr>
<tr><th id="1158">1158</th><td>       <a class="local col0 ref" href="#280OpIdx" title='OpIdx' data-ref="280OpIdx">OpIdx</a> += <var>2</var>) {</td></tr>
<tr><th id="1159">1159</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="282MOReg" title='MOReg' data-type='const llvm::MachineOperand &amp;' data-ref="282MOReg">MOReg</dfn> = <a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#280OpIdx" title='OpIdx' data-ref="280OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1160">1160</th><td>    <b>if</b> (<a class="local col2 ref" href="#282MOReg" title='MOReg' data-ref="282MOReg">MOReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1161">1161</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1162">1162</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="283MOSubIdx" title='MOSubIdx' data-type='const llvm::MachineOperand &amp;' data-ref="283MOSubIdx">MOSubIdx</dfn> = <a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#280OpIdx" title='OpIdx' data-ref="280OpIdx">OpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="1163">1163</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MOSubIdx.isImm() &amp;&amp; &quot;One of the subindex of the reg_sequence is not an immediate&quot;) ? void (0) : __assert_fail (&quot;MOSubIdx.isImm() &amp;&amp; \&quot;One of the subindex of the reg_sequence is not an immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 1164, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#283MOSubIdx" title='MOSubIdx' data-ref="283MOSubIdx">MOSubIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="1164">1164</th><td>           <q>"One of the subindex of the reg_sequence is not an immediate"</q>);</td></tr>
<tr><th id="1165">1165</th><td>    <i>// Record Reg:SubReg, SubIdx.</i></td></tr>
<tr><th id="1166">1166</th><td>    <a class="local col9 ref" href="#279InputRegs" title='InputRegs' data-ref="279InputRegs">InputRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx">RegSubRegPairAndIdx</a><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1Ejjj" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::RegSubRegPairAndIdx' data-ref="_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1Ejjj">(</a><a class="local col2 ref" href="#282MOReg" title='MOReg' data-ref="282MOReg">MOReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#282MOReg" title='MOReg' data-ref="282MOReg">MOReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(),</td></tr>
<tr><th id="1167">1167</th><td>                                            (<em>unsigned</em>)<a class="local col3 ref" href="#283MOSubIdx" title='MOSubIdx' data-ref="283MOSubIdx">MOSubIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="1168">1168</th><td>  }</td></tr>
<tr><th id="1169">1169</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1170">1170</th><td>}</td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo22getExtractSubregInputsERKNS_12MachineInstrEjRNS0_19RegSubRegPairAndIdxE" title='llvm::TargetInstrInfo::getExtractSubregInputs' data-ref="_ZNK4llvm15TargetInstrInfo22getExtractSubregInputsERKNS_12MachineInstrEjRNS0_19RegSubRegPairAndIdxE">getExtractSubregInputs</dfn>(</td></tr>
<tr><th id="1173">1173</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="284MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="284MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="285DefIdx" title='DefIdx' data-type='unsigned int' data-ref="285DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="1174">1174</th><td>    <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx">RegSubRegPairAndIdx</a> &amp;<dfn class="local col6 decl" id="286InputReg" title='InputReg' data-type='llvm::TargetInstrInfo::RegSubRegPairAndIdx &amp;' data-ref="286InputReg">InputReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1175">1175</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI.isExtractSubreg() || MI.isExtractSubregLike()) &amp;&amp; &quot;Instruction do not have the proper type&quot;) ? void (0) : __assert_fail (&quot;(MI.isExtractSubreg() || MI.isExtractSubregLike()) &amp;&amp; \&quot;Instruction do not have the proper type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 1176, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col4 ref" href="#284MI" title='MI' data-ref="284MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isExtractSubregEv" title='llvm::MachineInstr::isExtractSubreg' data-ref="_ZNK4llvm12MachineInstr15isExtractSubregEv">isExtractSubreg</a>() ||</td></tr>
<tr><th id="1176">1176</th><td>      <a class="local col4 ref" href="#284MI" title='MI' data-ref="284MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19isExtractSubregLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isExtractSubregLike' data-ref="_ZNK4llvm12MachineInstr19isExtractSubregLikeENS0_9QueryTypeE">isExtractSubregLike</a>()) &amp;&amp; <q>"Instruction do not have the proper type"</q>);</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td>  <b>if</b> (!<a class="local col4 ref" href="#284MI" title='MI' data-ref="284MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isExtractSubregEv" title='llvm::MachineInstr::isExtractSubreg' data-ref="_ZNK4llvm12MachineInstr15isExtractSubregEv">isExtractSubreg</a>())</td></tr>
<tr><th id="1179">1179</th><td>    <b>return</b> <a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo26getExtractSubregLikeInputsERKNS_12MachineInstrEjRNS0_19RegSubRegPairAndIdxE" title='llvm::TargetInstrInfo::getExtractSubregLikeInputs' data-ref="_ZNK4llvm15TargetInstrInfo26getExtractSubregLikeInputsERKNS_12MachineInstrEjRNS0_19RegSubRegPairAndIdxE">getExtractSubregLikeInputs</a>(<a class="local col4 ref" href="#284MI" title='MI' data-ref="284MI">MI</a>, <a class="local col5 ref" href="#285DefIdx" title='DefIdx' data-ref="285DefIdx">DefIdx</a>, <span class='refarg'><a class="local col6 ref" href="#286InputReg" title='InputReg' data-ref="286InputReg">InputReg</a></span>);</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td>  <i>// We are looking at:</i></td></tr>
<tr><th id="1182">1182</th><td><i>  // Def = EXTRACT_SUBREG v0.sub1, sub0.</i></td></tr>
<tr><th id="1183">1183</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefIdx == 0 &amp;&amp; &quot;EXTRACT_SUBREG only has one def&quot;) ? void (0) : __assert_fail (&quot;DefIdx == 0 &amp;&amp; \&quot;EXTRACT_SUBREG only has one def\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 1183, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#285DefIdx" title='DefIdx' data-ref="285DefIdx">DefIdx</a> == <var>0</var> &amp;&amp; <q>"EXTRACT_SUBREG only has one def"</q>);</td></tr>
<tr><th id="1184">1184</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="287MOReg" title='MOReg' data-type='const llvm::MachineOperand &amp;' data-ref="287MOReg">MOReg</dfn> = <a class="local col4 ref" href="#284MI" title='MI' data-ref="284MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1185">1185</th><td>  <b>if</b> (<a class="local col7 ref" href="#287MOReg" title='MOReg' data-ref="287MOReg">MOReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1186">1186</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1187">1187</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="288MOSubIdx" title='MOSubIdx' data-type='const llvm::MachineOperand &amp;' data-ref="288MOSubIdx">MOSubIdx</dfn> = <a class="local col4 ref" href="#284MI" title='MI' data-ref="284MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1188">1188</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MOSubIdx.isImm() &amp;&amp; &quot;The subindex of the extract_subreg is not an immediate&quot;) ? void (0) : __assert_fail (&quot;MOSubIdx.isImm() &amp;&amp; \&quot;The subindex of the extract_subreg is not an immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 1189, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#288MOSubIdx" title='MOSubIdx' data-ref="288MOSubIdx">MOSubIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="1189">1189</th><td>         <q>"The subindex of the extract_subreg is not an immediate"</q>);</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>  <a class="local col6 ref" href="#286InputReg" title='InputReg' data-ref="286InputReg">InputReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a> = <a class="local col7 ref" href="#287MOReg" title='MOReg' data-ref="287MOReg">MOReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1192">1192</th><td>  <a class="local col6 ref" href="#286InputReg" title='InputReg' data-ref="286InputReg">InputReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a> = <a class="local col7 ref" href="#287MOReg" title='MOReg' data-ref="287MOReg">MOReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1193">1193</th><td>  <a class="local col6 ref" href="#286InputReg" title='InputReg' data-ref="286InputReg">InputReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx">SubIdx</a> = (<em>unsigned</em>)<a class="local col8 ref" href="#288MOSubIdx" title='MOSubIdx' data-ref="288MOSubIdx">MOSubIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1194">1194</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1195">1195</th><td>}</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo21getInsertSubregInputsERKNS_12MachineInstrEjRNS0_13RegSubRegPairERNS0_19RegSubRegPairAndIdxE" title='llvm::TargetInstrInfo::getInsertSubregInputs' data-ref="_ZNK4llvm15TargetInstrInfo21getInsertSubregInputsERKNS_12MachineInstrEjRNS0_13RegSubRegPairERNS0_19RegSubRegPairAndIdxE">getInsertSubregInputs</dfn>(</td></tr>
<tr><th id="1198">1198</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="289MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="289MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="290DefIdx" title='DefIdx' data-type='unsigned int' data-ref="290DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="1199">1199</th><td>    <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col1 decl" id="291BaseReg" title='BaseReg' data-type='llvm::TargetInstrInfo::RegSubRegPair &amp;' data-ref="291BaseReg">BaseReg</dfn>, <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx">RegSubRegPairAndIdx</a> &amp;<dfn class="local col2 decl" id="292InsertedReg" title='InsertedReg' data-type='llvm::TargetInstrInfo::RegSubRegPairAndIdx &amp;' data-ref="292InsertedReg">InsertedReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1200">1200</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI.isInsertSubreg() || MI.isInsertSubregLike()) &amp;&amp; &quot;Instruction do not have the proper type&quot;) ? void (0) : __assert_fail (&quot;(MI.isInsertSubreg() || MI.isInsertSubregLike()) &amp;&amp; \&quot;Instruction do not have the proper type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 1201, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#289MI" title='MI' data-ref="289MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() ||</td></tr>
<tr><th id="1201">1201</th><td>      <a class="local col9 ref" href="#289MI" title='MI' data-ref="289MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18isInsertSubregLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isInsertSubregLike' data-ref="_ZNK4llvm12MachineInstr18isInsertSubregLikeENS0_9QueryTypeE">isInsertSubregLike</a>()) &amp;&amp; <q>"Instruction do not have the proper type"</q>);</td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td>  <b>if</b> (!<a class="local col9 ref" href="#289MI" title='MI' data-ref="289MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>())</td></tr>
<tr><th id="1204">1204</th><td>    <b>return</b> <a class="virtual member" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRNS0_13RegSubRegPairERNS0_19RegSubRegPairAndIdxE" title='llvm::TargetInstrInfo::getInsertSubregLikeInputs' data-ref="_ZNK4llvm15TargetInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRNS0_13RegSubRegPairERNS0_19RegSubRegPairAndIdxE">getInsertSubregLikeInputs</a>(<a class="local col9 ref" href="#289MI" title='MI' data-ref="289MI">MI</a>, <a class="local col0 ref" href="#290DefIdx" title='DefIdx' data-ref="290DefIdx">DefIdx</a>, <span class='refarg'><a class="local col1 ref" href="#291BaseReg" title='BaseReg' data-ref="291BaseReg">BaseReg</a></span>, <span class='refarg'><a class="local col2 ref" href="#292InsertedReg" title='InsertedReg' data-ref="292InsertedReg">InsertedReg</a></span>);</td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td>  <i>// We are looking at:</i></td></tr>
<tr><th id="1207">1207</th><td><i>  // Def = INSERT_SEQUENCE v0, v1, sub0.</i></td></tr>
<tr><th id="1208">1208</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefIdx == 0 &amp;&amp; &quot;INSERT_SUBREG only has one def&quot;) ? void (0) : __assert_fail (&quot;DefIdx == 0 &amp;&amp; \&quot;INSERT_SUBREG only has one def\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 1208, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#290DefIdx" title='DefIdx' data-ref="290DefIdx">DefIdx</a> == <var>0</var> &amp;&amp; <q>"INSERT_SUBREG only has one def"</q>);</td></tr>
<tr><th id="1209">1209</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="293MOBaseReg" title='MOBaseReg' data-type='const llvm::MachineOperand &amp;' data-ref="293MOBaseReg">MOBaseReg</dfn> = <a class="local col9 ref" href="#289MI" title='MI' data-ref="289MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1210">1210</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="294MOInsertedReg" title='MOInsertedReg' data-type='const llvm::MachineOperand &amp;' data-ref="294MOInsertedReg">MOInsertedReg</dfn> = <a class="local col9 ref" href="#289MI" title='MI' data-ref="289MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1211">1211</th><td>  <b>if</b> (<a class="local col4 ref" href="#294MOInsertedReg" title='MOInsertedReg' data-ref="294MOInsertedReg">MOInsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1212">1212</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1213">1213</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="295MOSubIdx" title='MOSubIdx' data-type='const llvm::MachineOperand &amp;' data-ref="295MOSubIdx">MOSubIdx</dfn> = <a class="local col9 ref" href="#289MI" title='MI' data-ref="289MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="1214">1214</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MOSubIdx.isImm() &amp;&amp; &quot;One of the subindex of the reg_sequence is not an immediate&quot;) ? void (0) : __assert_fail (&quot;MOSubIdx.isImm() &amp;&amp; \&quot;One of the subindex of the reg_sequence is not an immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetInstrInfo.cpp&quot;, 1215, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#295MOSubIdx" title='MOSubIdx' data-ref="295MOSubIdx">MOSubIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="1215">1215</th><td>         <q>"One of the subindex of the reg_sequence is not an immediate"</q>);</td></tr>
<tr><th id="1216">1216</th><td>  <a class="local col1 ref" href="#291BaseReg" title='BaseReg' data-ref="291BaseReg">BaseReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a> = <a class="local col3 ref" href="#293MOBaseReg" title='MOBaseReg' data-ref="293MOBaseReg">MOBaseReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1217">1217</th><td>  <a class="local col1 ref" href="#291BaseReg" title='BaseReg' data-ref="291BaseReg">BaseReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a> = <a class="local col3 ref" href="#293MOBaseReg" title='MOBaseReg' data-ref="293MOBaseReg">MOBaseReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td>  <a class="local col2 ref" href="#292InsertedReg" title='InsertedReg' data-ref="292InsertedReg">InsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a> = <a class="local col4 ref" href="#294MOInsertedReg" title='MOInsertedReg' data-ref="294MOInsertedReg">MOInsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1220">1220</th><td>  <a class="local col2 ref" href="#292InsertedReg" title='InsertedReg' data-ref="292InsertedReg">InsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a> = <a class="local col4 ref" href="#294MOInsertedReg" title='MOInsertedReg' data-ref="294MOInsertedReg">MOInsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1221">1221</th><td>  <a class="local col2 ref" href="#292InsertedReg" title='InsertedReg' data-ref="292InsertedReg">InsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx">SubIdx</a> = (<em>unsigned</em>)<a class="local col5 ref" href="#295MOSubIdx" title='MOSubIdx' data-ref="295MOSubIdx">MOSubIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1222">1222</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1223">1223</th><td>}</td></tr>
<tr><th id="1224">1224</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
