{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4354, "design__instance__area": 74202.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 7, "power__internal__total": 0.05595690757036209, "power__switching__total": 0.020548399537801743, "power__leakage__total": 1.1510048807394924e-06, "power__total": 0.07650645077228546, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.388947, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.388947, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.394099, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.840481, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.394099, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.988125, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 90, "design__max_cap_violation__count": 8, "clock__skew__worst_hold": 0.705231, "clock__skew__worst_setup": 0.248764, "timing__hold__ws": 0.00878, "timing__setup__ws": -3.283701, "timing__hold__tns": 0.0, "timing__setup__tns": -135.522171, "timing__hold__wns": 0.0, "timing__setup__wns": -3.283701, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.143976, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 368, "timing__setup_r2r__ws": -2.99712, "timing__setup_r2r_vio__count": 335, "design__die__bbox": "0.0 0.0 417.13 435.05", "design__core__bbox": "6.72 15.68 409.92 415.52", "design__io": 55, "design__die__area": 181472, "design__core__area": 161215, "design__instance__count__stdcell": 4354, "design__instance__area__stdcell": 74202.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.460267, "design__instance__utilization__stdcell": 0.460267, "floorplan__design__io": 53, "design__io__hpwl": 10680659, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 81179.8, "design__violations": 0, "design__instance__count__setup_buffer": 30, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2237, "route__net__special": 2, "route__drc_errors__iter:1": 584, "route__wirelength__iter:1": 93335, "route__drc_errors__iter:2": 50, "route__wirelength__iter:2": 92607, "route__drc_errors__iter:3": 36, "route__wirelength__iter:3": 92527, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 92526, "route__drc_errors": 0, "route__wirelength": 92526, "route__vias": 14306, "route__vias__singlecut": 14306, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 684.92, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.694114, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.694114, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.047802, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.119783, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -116.997704, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.119783, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 0.970834, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 124, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.886066, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 113, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.25254, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.25254, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.147627, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.034935, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.147627, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.51782, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 7, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.383434, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.383434, "timing__hold__ws__corner:min_tt_025C_5v00": 0.389051, "timing__setup__ws__corner:min_tt_025C_5v00": 1.920017, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.389051, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.040745, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.68482, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.68482, "timing__hold__ws__corner:min_ss_125C_4v50": 0.081761, "timing__setup__ws__corner:min_ss_125C_4v50": -2.980809, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -102.625557, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.980809, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 0.962867, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 117, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.79341, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 106, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.248764, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.248764, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.143976, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.071217, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.143976, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.552547, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 8, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.395465, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.395465, "timing__hold__ws__corner:max_tt_025C_5v00": 0.400032, "timing__setup__ws__corner:max_tt_025C_5v00": 1.746035, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.400032, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.924938, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 8, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.705231, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.705231, "timing__hold__ws__corner:max_ss_125C_4v50": 0.00878, "timing__setup__ws__corner:max_ss_125C_4v50": -3.283701, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -135.522171, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.283701, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 0.980286, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 127, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.99712, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 116, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.257008, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.257008, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.151871, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.973628, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.151871, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.47627, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9856, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00193699, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0144008, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0151977, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00188939, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0151977, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00194, "ir__drop__worst": 0.0144, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}