
*** Running vivado
    with args -log decode.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source decode.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source decode.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 468.773 ; gain = 184.395
Command: read_checkpoint -auto_incremental -incremental C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/utils_1/imports/synth_1/decode.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/utils_1/imports/synth_1/decode.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top decode -part xc7a50tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tfgg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10592
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1315.023 ; gain = 441.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'decode' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/decode.v:9]
INFO: [Synth 8-6157] synthesizing module 'okHost' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78197]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78197]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:74115]
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:74115]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82294]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 20.833000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 4.500000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82294]
WARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:56]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:56]
WARNING: [Synth 8-7071] port 'CLKOUT1' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:56]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:56]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:56]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:56]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:56]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:56]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:56]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:56]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:56]
WARNING: [Synth 8-7071] port 'PWRDWN' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:56]
WARNING: [Synth 8-7023] instance 'mmcm0' of module 'MMCME2_BASE' has 18 connections declared, but only 6 given [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/okLibrary.v:56]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6157] synthesizing module 'GND' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41984]
INFO: [Synth 8-6155] done synthesizing module 'GND' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41984]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41141]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41141]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized6' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized6' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81365]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81365]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized7' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized7' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized8' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized8' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81365]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81365]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81365]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81365]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81365]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81365]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized9' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized9' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:137428]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:137428]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized3' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81365]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81365]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized4' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81365]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized4' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81365]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized4' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized4' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized10' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized10' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:130465]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:130465]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized5' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized5' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized6' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized6' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized7' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized7' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40789]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40789]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40945]
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40945]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized14' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized15' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized16' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized17' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized4' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized18' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized5' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized19' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'RAM128X1S' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:125431]
INFO: [Synth 8-6155] done synthesizing module 'RAM128X1S' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:125431]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized6' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized20' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized20' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized7' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:125678]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:125678]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized8' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized8' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized9' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized9' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized10' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized10' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized11' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized11' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized21' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized21' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized22' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized22' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized12' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized12' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized13' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized13' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized23' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized23' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized14' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized14' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized15' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized15' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized16' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized16' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized24' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized24' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized17' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized17' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized18' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized18' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized19' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized19' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized20' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized20' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized25' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized26' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81503]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 800 - type: integer 
	Parameter N bound to: 800 - type: integer 
	Parameter M bound to: 300 - type: integer 
	Parameter N bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'ep_dataout' does not match port width (16) of module 'okWireIn' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/decode.v:131]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/decode.v:132]
WARNING: [Synth 8-689] width (32) of port connection 'ep_trigger' does not match port width (16) of module 'okTriggerOut' [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/sources_1/new/decode.v:132]
WARNING: [Synth 8-3917] design decode has port hi_muxsel driven by constant 0
WARNING: [Synth 8-3917] design decode has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design decode has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design decode has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design decode has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design decode has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design decode has port led[2] driven by constant 0
WARNING: [Synth 8-7129] Port ok1[30] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[29] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[28] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[27] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[25] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[24] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[15] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[14] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[13] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[12] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[11] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[10] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[9] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[8] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[7] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[6] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[5] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[4] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[3] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[2] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[1] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[0] in module okPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[30] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[28] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[27] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[26] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[15] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[14] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[13] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[12] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[11] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[10] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[9] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[8] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[7] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[6] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[5] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[4] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[3] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[2] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[1] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[0] in module okTriggerOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[30] in module okWireIn is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[29] in module okWireIn is either unconnected or has no load
WARNING: [Synth 8-7129] Port ok1[26] in module okWireIn is either unconnected or has no load
WARNING: [Synth 8-7129] Port backup in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port backup_marker in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_clk in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_rst in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_rst in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh[5] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh[4] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh[3] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh[2] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh[1] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh[0] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh_assert[5] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh_assert[4] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh_assert[3] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh_assert[2] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh_assert[1] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh_assert[0] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh_negate[5] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh_negate[4] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh_negate[3] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh_negate[2] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh_negate[1] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_empty_thresh_negate[0] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh[5] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh[4] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh[3] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh[2] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh[1] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh[0] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh_assert[5] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh_assert[4] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh_assert[3] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh_assert[2] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh_assert[1] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh_assert[0] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh_negate[5] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh_negate[4] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh_negate[3] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh_negate[2] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh_negate[1] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prog_full_thresh_negate[0] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port int_clk in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterr in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterr in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_aclk in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_aclk in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_aresetn in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_aclk_en in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_aclk_en in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module fifo_generator_v13_2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module fifo_generator_v13_2_5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.242 ; gain = 572.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.242 ; gain = 572.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.242 ; gain = 572.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1446.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_in0_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK'
Finished Parsing XDC File [c:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK'
Parsing XDC File [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc]
CRITICAL WARNING: [Netlist 29-154] Cannot set property 'CONFIG_VOLTAGE' because incorrect value '1.2' specified. Expecting type 'enum' with possible values of ',1.5,1.8,2.5,3.3'. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:31]
Resolution: Please check the value of the property and set to a correct value.
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:84]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:85]
Finished Parsing XDC File [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/decode_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/decode_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1542.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1542.738 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1542.738 ; gain = 669.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1542.738 ; gain = 669.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  c:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  c:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for CLK. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1542.738 ; gain = 669.230
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1542.738 ; gain = 669.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design decode has port hi_muxsel driven by constant 0
WARNING: [Synth 8-3917] design decode has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design decode has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design decode has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design decode has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design decode has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design decode has port led[2] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (l008c72ad3b3ec61be52cde84a395c4fa_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (okHI/delays[11].fdrein0) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (okHI/delays[12].fdrein0) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (okHI/delays[13].fdrein0) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (okHI/delays[14].fdrein0) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (okHI/delays[15].fdrein0) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[10]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[11]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[12]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[13]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[14]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[15]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[1]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[2]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[3]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[4]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[5]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[6]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[7]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[8]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[9]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[10]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[11]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[12]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[13]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[14]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[15]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[1]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[2]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[3]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[4]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[5]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[6]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[7]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[8]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[9]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[10]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[11]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[12]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[13]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[14]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[15]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[1]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[2]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[3]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[4]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[5]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[6]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[7]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[8]) is unused and will be removed from module okTriggerOut.
WARNING: [Synth 8-3332] Sequential element (ep_trigger0_reg[9]) is unused and will be removed from module okTriggerOut.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 1593.832 ; gain = 720.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:09 . Memory (MB): peak = 1593.832 ; gain = 720.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:20 . Memory (MB): peak = 1799.008 ; gain = 925.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:21 . Memory (MB): peak = 1799.008 ; gain = 925.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:25 . Memory (MB): peak = 1799.008 ; gain = 925.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:25 . Memory (MB): peak = 1799.008 ; gain = 925.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 1799.008 ; gain = 925.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 1799.008 ; gain = 925.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 1799.008 ; gain = 925.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 1799.008 ; gain = 925.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_wiz     |     1|
|2     |BUFG        |     2|
|3     |CARRY4      |    26|
|4     |DNA_PORT    |     1|
|5     |LUT1        |    51|
|6     |LUT2        |    58|
|7     |LUT3        |    51|
|8     |LUT4        |   142|
|9     |LUT5        |   105|
|10    |LUT6        |  1582|
|12    |MMCME2_BASE |     1|
|13    |MUXF7       |   608|
|14    |MUXF8       |   288|
|15    |RAM128X1S   |     8|
|16    |RAM32M      |     4|
|17    |RAMB18E1    |     2|
|19    |FDCE        |   167|
|20    |FDPE        |    39|
|21    |FDRE        |  5206|
|22    |FDSE        |     4|
|23    |IBUF        |    13|
|24    |IBUFG       |     1|
|25    |IOBUF       |    17|
|26    |OBUF        |    13|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 1799.008 ; gain = 925.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 570 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:19 . Memory (MB): peak = 1799.008 ; gain = 829.004
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 1799.008 ; gain = 925.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1799.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1005 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_in0_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'decode' is not ideal for floorplanning, since the cellview 'write_to_FPGA' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1799.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

The system cannot find the path specified.
Synth Design complete | Checksum: df914dfe
INFO: [Common 17-83] Releasing license: Synthesis
229 Infos, 210 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:50 . Memory (MB): peak = 1799.008 ; gain = 1316.773
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1799.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.runs/synth_1/decode.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file decode_utilization_synth.rpt -pb decode_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 11 19:46:37 2024...
