INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/sohail/sohails/verilog_examples/sem2/exp4/task1/task1.sv" into library work
INFO: [VRFC 10-311] analyzing module inheritance
WARNING: [VRFC 10-3824] variable 'c1' must explicitly be declared as automatic or static [/media/sohail/sohails/verilog_examples/sem2/exp4/task1/task1.sv:11]
