{
  "module_name": "skl-tplg-interface.h",
  "hash_id": "94d99ff23ec2d8fce01b3742d50881f4e00b5a76db9a5ed9b5206f62c66f827c",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/sound/skl-tplg-interface.h",
  "human_readable_source": " \n \n\n#ifndef __HDA_TPLG_INTERFACE_H__\n#define __HDA_TPLG_INTERFACE_H__\n\n#include <linux/types.h>\n\n \n#define SKL_CONTROL_TYPE_BYTE_TLV\t0x100\n#define SKL_CONTROL_TYPE_MIC_SELECT\t0x102\n#define SKL_CONTROL_TYPE_MULTI_IO_SELECT\t0x103\n#define SKL_CONTROL_TYPE_MULTI_IO_SELECT_DMIC\t0x104\n\n#define HDA_SST_CFG_MAX\t900  \n#define MAX_IN_QUEUE 8\n#define MAX_OUT_QUEUE 8\n\n#define SKL_UUID_STR_SZ 40\n \n \nenum skl_event_types {\n\tSKL_EVENT_NONE = 0,\n\tSKL_MIXER_EVENT,\n\tSKL_MUX_EVENT,\n\tSKL_VMIXER_EVENT,\n\tSKL_PGA_EVENT\n};\n\n \nenum skl_ch_cfg {\n\tSKL_CH_CFG_MONO = 0,\n\tSKL_CH_CFG_STEREO = 1,\n\tSKL_CH_CFG_2_1 = 2,\n\tSKL_CH_CFG_3_0 = 3,\n\tSKL_CH_CFG_3_1 = 4,\n\tSKL_CH_CFG_QUATRO = 5,\n\tSKL_CH_CFG_4_0 = 6,\n\tSKL_CH_CFG_5_0 = 7,\n\tSKL_CH_CFG_5_1 = 8,\n\tSKL_CH_CFG_DUAL_MONO = 9,\n\tSKL_CH_CFG_I2S_DUAL_STEREO_0 = 10,\n\tSKL_CH_CFG_I2S_DUAL_STEREO_1 = 11,\n\tSKL_CH_CFG_7_1 = 12,\n\tSKL_CH_CFG_4_CHANNEL = SKL_CH_CFG_7_1,\n\tSKL_CH_CFG_INVALID\n};\n\nenum skl_module_type {\n\tSKL_MODULE_TYPE_MIXER = 0,\n\tSKL_MODULE_TYPE_COPIER,\n\tSKL_MODULE_TYPE_UPDWMIX,\n\tSKL_MODULE_TYPE_SRCINT,\n\tSKL_MODULE_TYPE_ALGO,\n\tSKL_MODULE_TYPE_BASE_OUTFMT,\n\tSKL_MODULE_TYPE_KPB,\n\tSKL_MODULE_TYPE_MIC_SELECT,\n};\n\nenum skl_core_affinity {\n\tSKL_AFFINITY_CORE_0 = 0,\n\tSKL_AFFINITY_CORE_1,\n\tSKL_AFFINITY_CORE_MAX\n};\n\nenum skl_pipe_conn_type {\n\tSKL_PIPE_CONN_TYPE_NONE = 0,\n\tSKL_PIPE_CONN_TYPE_FE,\n\tSKL_PIPE_CONN_TYPE_BE\n};\n\nenum skl_hw_conn_type {\n\tSKL_CONN_NONE = 0,\n\tSKL_CONN_SOURCE = 1,\n\tSKL_CONN_SINK = 2\n};\n\nenum skl_dev_type {\n\tSKL_DEVICE_BT = 0x0,\n\tSKL_DEVICE_DMIC = 0x1,\n\tSKL_DEVICE_I2S = 0x2,\n\tSKL_DEVICE_SLIMBUS = 0x3,\n\tSKL_DEVICE_HDALINK = 0x4,\n\tSKL_DEVICE_HDAHOST = 0x5,\n\tSKL_DEVICE_NONE\n};\n\n \nenum skl_interleaving {\n\tSKL_INTERLEAVING_PER_CHANNEL = 0,\n\tSKL_INTERLEAVING_PER_SAMPLE = 1,\n};\n\nenum skl_sample_type {\n\tSKL_SAMPLE_TYPE_INT_MSB = 0,\n\tSKL_SAMPLE_TYPE_INT_LSB = 1,\n\tSKL_SAMPLE_TYPE_INT_SIGNED = 2,\n\tSKL_SAMPLE_TYPE_INT_UNSIGNED = 3,\n\tSKL_SAMPLE_TYPE_FLOAT = 4\n};\n\nenum module_pin_type {\n\t \n\tSKL_PIN_TYPE_HOMOGENEOUS,\n\t \n\tSKL_PIN_TYPE_HETEROGENEOUS,\n};\n\nenum skl_module_param_type {\n\tSKL_PARAM_DEFAULT = 0,\n\tSKL_PARAM_INIT,\n\tSKL_PARAM_SET,\n\tSKL_PARAM_BIND\n};\n\nstruct skl_dfw_algo_data {\n\t__u32 set_params:2;\n\t__u32 rsvd:30;\n\t__u32 param_id;\n\t__u32 max;\n\tchar params[];\n} __packed;\n\nenum skl_tkn_dir {\n\tSKL_DIR_IN,\n\tSKL_DIR_OUT\n};\n\nenum skl_tuple_type {\n\tSKL_TYPE_TUPLE,\n\tSKL_TYPE_DATA\n};\n\n \n\nstruct skl_dfw_v4_module_pin {\n\t__u16 module_id;\n\t__u16 instance_id;\n} __packed;\n\nstruct skl_dfw_v4_module_fmt {\n\t__u32 channels;\n\t__u32 freq;\n\t__u32 bit_depth;\n\t__u32 valid_bit_depth;\n\t__u32 ch_cfg;\n\t__u32 interleaving_style;\n\t__u32 sample_type;\n\t__u32 ch_map;\n} __packed;\n\nstruct skl_dfw_v4_module_caps {\n\t__u32 set_params:2;\n\t__u32 rsvd:30;\n\t__u32 param_id;\n\t__u32 caps_size;\n\t__u32 caps[HDA_SST_CFG_MAX];\n} __packed;\n\nstruct skl_dfw_v4_pipe {\n\t__u8 pipe_id;\n\t__u8 pipe_priority;\n\t__u16 conn_type:4;\n\t__u16 rsvd:4;\n\t__u16 memory_pages:8;\n} __packed;\n\nstruct skl_dfw_v4_module {\n\tchar uuid[SKL_UUID_STR_SZ];\n\n\t__u16 module_id;\n\t__u16 instance_id;\n\t__u32 max_mcps;\n\t__u32 mem_pages;\n\t__u32 obs;\n\t__u32 ibs;\n\t__u32 vbus_id;\n\n\t__u32 max_in_queue:8;\n\t__u32 max_out_queue:8;\n\t__u32 time_slot:8;\n\t__u32 core_id:4;\n\t__u32 rsvd1:4;\n\n\t__u32 module_type:8;\n\t__u32 conn_type:4;\n\t__u32 dev_type:4;\n\t__u32 hw_conn_type:4;\n\t__u32 rsvd2:12;\n\n\t__u32 params_fixup:8;\n\t__u32 converter:8;\n\t__u32 input_pin_type:1;\n\t__u32 output_pin_type:1;\n\t__u32 is_dynamic_in_pin:1;\n\t__u32 is_dynamic_out_pin:1;\n\t__u32 is_loadable:1;\n\t__u32 rsvd3:11;\n\n\tstruct skl_dfw_v4_pipe pipe;\n\tstruct skl_dfw_v4_module_fmt in_fmt[MAX_IN_QUEUE];\n\tstruct skl_dfw_v4_module_fmt out_fmt[MAX_OUT_QUEUE];\n\tstruct skl_dfw_v4_module_pin in_pin[MAX_IN_QUEUE];\n\tstruct skl_dfw_v4_module_pin out_pin[MAX_OUT_QUEUE];\n\tstruct skl_dfw_v4_module_caps caps;\n} __packed;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}