Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 27 16:29:09 2025
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -datasheet -max_paths 10 -file alinx_ax7203_timing.rpt
| Design       : alinx_ax7203
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (39)
6. checking no_output_delay (108)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (108)
---------------------------------
 There are 108 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.643        0.000                      0                21719        0.036        0.000                      0                21719        0.264        0.000                       0                  8911  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk200_p                          {0.000 2.500}        5.000           200.000         
  builder_crg_pll_fb              {0.000 2.500}        5.000           200.000         
  main_crg_clkout0                {0.000 10.000}       20.000          50.000          
  main_crg_clkout1                {0.000 2.500}        5.000           200.000         
  main_crg_clkout2                {1.250 3.750}        5.000           200.000         
  main_crg_clkout3                {0.000 2.500}        5.000           200.000         
eth_rx_clk                        {0.000 4.000}        8.000           125.000         
  builder_liteethphyrgmii_pll_fb  {0.000 4.000}        8.000           125.000         
  main_ethphy_clkout0             {0.000 4.000}        8.000           125.000         
  main_ethphy_clkout1             {2.000 6.000}        8.000           125.000         
eth_tx_clk                        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                                3.878        0.000                      0                    7        0.207        0.000                      0                    7        1.100        0.000                       0                    10  
  builder_crg_pll_fb                                                                                                                                                                3.751        0.000                       0                     2  
  main_crg_clkout0                      1.359        0.000                      0                15366        0.036        0.000                      0                15366        8.870        0.000                       0                  6053  
  main_crg_clkout1                                                                                                                                                                  3.408        0.000                       0                   128  
  main_crg_clkout2                                                                                                                                                                  3.408        0.000                       0                     6  
  main_crg_clkout3                      1.368        0.000                      0                   14        0.159        0.000                      0                   14        0.264        0.000                       0                    11  
eth_rx_clk                              0.722        0.000                      0                 5975        0.036        0.000                      0                 5975        2.000        0.000                       0                  2536  
  builder_liteethphyrgmii_pll_fb                                                                                                                                                    6.751        0.000                       0                     2  
  main_ethphy_clkout0                                                                                                                                                               6.408        0.000                       0                     2  
  main_ethphy_clkout1                                                                                                                                                               6.408        0.000                       0                     3  
eth_tx_clk                              0.643        0.000                      0                  357        0.159        0.000                      0                  357        3.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        3.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.379ns (36.277%)  route 0.666ns (63.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 8.898 - 5.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.425     4.140    main_crg_clkin
    SLICE_X139Y136       FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y136       FDCE (Prop_fdce_C_Q)         0.379     4.519 r  FDCE_2/Q
                         net (fo=1, routed)           0.666     5.185    builder_crg_reset2
    SLICE_X139Y136       FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.317     8.898    main_crg_clkin
    SLICE_X139Y136       FDCE                                         r  FDCE_3/C
                         clock pessimism              0.243     9.140    
                         clock uncertainty           -0.035     9.105    
    SLICE_X139Y136       FDCE (Setup_fdce_C_D)       -0.042     9.063    FDCE_3
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.379ns (44.372%)  route 0.475ns (55.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 8.898 - 5.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.425     4.140    main_crg_clkin
    SLICE_X139Y136       FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y136       FDCE (Prop_fdce_C_Q)         0.379     4.519 r  FDCE_1/Q
                         net (fo=1, routed)           0.475     4.995    builder_crg_reset1
    SLICE_X139Y136       FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.317     8.898    main_crg_clkin
    SLICE_X139Y136       FDCE                                         r  FDCE_2/C
                         clock pessimism              0.243     9.140    
                         clock uncertainty           -0.035     9.105    
    SLICE_X139Y136       FDCE (Setup_fdce_C_D)       -0.059     9.046    FDCE_2
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.379ns (43.475%)  route 0.493ns (56.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 8.898 - 5.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.425     4.140    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y136       FDCE (Prop_fdce_C_Q)         0.379     4.519 r  FDCE_6/Q
                         net (fo=1, routed)           0.493     5.012    builder_crg_reset6
    SLICE_X138Y136       FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.317     8.898    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_7/C
                         clock pessimism              0.243     9.140    
                         clock uncertainty           -0.035     9.105    
    SLICE_X138Y136       FDCE (Setup_fdce_C_D)       -0.039     9.066    FDCE_7
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.379ns (46.578%)  route 0.435ns (53.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 8.898 - 5.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.425     4.140    main_crg_clkin
    SLICE_X139Y136       FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y136       FDCE (Prop_fdce_C_Q)         0.379     4.519 r  FDCE_3/Q
                         net (fo=1, routed)           0.435     4.954    builder_crg_reset3
    SLICE_X138Y136       FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.317     8.898    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_4/C
                         clock pessimism              0.219     9.116    
                         clock uncertainty           -0.035     9.081    
    SLICE_X138Y136       FDCE (Setup_fdce_C_D)       -0.047     9.034    FDCE_4
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.379ns (48.619%)  route 0.401ns (51.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 8.898 - 5.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.425     4.140    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y136       FDCE (Prop_fdce_C_Q)         0.379     4.519 r  FDCE_4/Q
                         net (fo=1, routed)           0.401     4.920    builder_crg_reset4
    SLICE_X138Y136       FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.317     8.898    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_5/C
                         clock pessimism              0.243     9.140    
                         clock uncertainty           -0.035     9.105    
    SLICE_X138Y136       FDCE (Setup_fdce_C_D)       -0.059     9.046    FDCE_5
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.425%)  route 0.373ns (49.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 8.898 - 5.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.425     4.140    main_crg_clkin
    SLICE_X137Y136       FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y136       FDCE (Prop_fdce_C_Q)         0.379     4.519 r  FDCE/Q
                         net (fo=1, routed)           0.373     4.892    builder_crg_reset0
    SLICE_X139Y136       FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.317     8.898    main_crg_clkin
    SLICE_X139Y136       FDCE                                         r  FDCE_1/C
                         clock pessimism              0.216     9.113    
                         clock uncertainty           -0.035     9.078    
    SLICE_X139Y136       FDCE (Setup_fdce_C_D)       -0.047     9.031    FDCE_1
  -------------------------------------------------------------------
                         required time                          9.031    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.379ns (48.850%)  route 0.397ns (51.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 8.898 - 5.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.425     4.140    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y136       FDCE (Prop_fdce_C_Q)         0.379     4.519 r  FDCE_5/Q
                         net (fo=1, routed)           0.397     4.916    builder_crg_reset5
    SLICE_X138Y136       FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.317     8.898    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_6/C
                         clock pessimism              0.243     9.140    
                         clock uncertainty           -0.035     9.105    
    SLICE_X138Y136       FDCE (Setup_fdce_C_D)       -0.042     9.063    FDCE_6
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  4.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.352%)  route 0.151ns (51.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.591     1.653    main_crg_clkin
    SLICE_X137Y136       FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y136       FDCE (Prop_fdce_C_Q)         0.141     1.794 r  FDCE/Q
                         net (fo=1, routed)           0.151     1.945    builder_crg_reset0
    SLICE_X139Y136       FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.015    main_crg_clkin
    SLICE_X139Y136       FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.347     1.668    
    SLICE_X139Y136       FDCE (Hold_fdce_C_D)         0.070     1.738    FDCE_1
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.245%)  route 0.178ns (55.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.591     1.653    main_crg_clkin
    SLICE_X139Y136       FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y136       FDCE (Prop_fdce_C_Q)         0.141     1.794 r  FDCE_3/Q
                         net (fo=1, routed)           0.178     1.972    builder_crg_reset3
    SLICE_X138Y136       FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.015    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.349     1.666    
    SLICE_X138Y136       FDCE (Hold_fdce_C_D)         0.070     1.736    FDCE_4
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.506%)  route 0.169ns (54.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.591     1.653    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y136       FDCE (Prop_fdce_C_Q)         0.141     1.794 r  FDCE_5/Q
                         net (fo=1, routed)           0.169     1.963    builder_crg_reset5
    SLICE_X138Y136       FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.015    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.362     1.653    
    SLICE_X138Y136       FDCE (Hold_fdce_C_D)         0.070     1.723    FDCE_6
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.260%)  route 0.171ns (54.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.591     1.653    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y136       FDCE (Prop_fdce_C_Q)         0.141     1.794 r  FDCE_4/Q
                         net (fo=1, routed)           0.171     1.965    builder_crg_reset4
    SLICE_X138Y136       FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.015    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.362     1.653    
    SLICE_X138Y136       FDCE (Hold_fdce_C_D)         0.066     1.719    FDCE_5
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.947%)  route 0.195ns (58.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.591     1.653    main_crg_clkin
    SLICE_X139Y136       FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y136       FDCE (Prop_fdce_C_Q)         0.141     1.794 r  FDCE_1/Q
                         net (fo=1, routed)           0.195     1.989    builder_crg_reset1
    SLICE_X139Y136       FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.015    main_crg_clkin
    SLICE_X139Y136       FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.362     1.653    
    SLICE_X139Y136       FDCE (Hold_fdce_C_D)         0.066     1.719    FDCE_2
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.016%)  route 0.203ns (58.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.591     1.653    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y136       FDCE (Prop_fdce_C_Q)         0.141     1.794 r  FDCE_6/Q
                         net (fo=1, routed)           0.203     1.997    builder_crg_reset6
    SLICE_X138Y136       FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.015    main_crg_clkin
    SLICE_X138Y136       FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.362     1.653    
    SLICE_X138Y136       FDCE (Hold_fdce_C_D)         0.072     1.725    FDCE_7
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.393%)  route 0.374ns (72.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.591     1.653    main_crg_clkin
    SLICE_X139Y136       FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y136       FDCE (Prop_fdce_C_Q)         0.141     1.794 r  FDCE_2/Q
                         net (fo=1, routed)           0.374     2.168    builder_crg_reset2
    SLICE_X139Y136       FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.015    main_crg_clkin
    SLICE_X139Y136       FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.362     1.653    
    SLICE_X139Y136       FDCE (Hold_fdce_C_D)         0.070     1.723    FDCE_3
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.445    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         5.000       3.408      BUFGCTRL_X0Y6   IBUFDS_n_0_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X137Y136  FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X139Y136  FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X139Y136  FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X139Y136  FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X138Y136  FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X138Y136  FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X138Y136  FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X138Y136  FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y2  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X137Y136  FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X137Y136  FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X139Y136  FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X139Y136  FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X139Y136  FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X139Y136  FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X139Y136  FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X139Y136  FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X137Y136  FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X137Y136  FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X139Y136  FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X139Y136  FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X139Y136  FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X139Y136  FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X139Y136  FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X139Y136  FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  builder_crg_pll_fb
  To Clock:  builder_crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_crg_pll_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y2  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y2  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.577ns  (logic 0.433ns (75.008%)  route 0.144ns (24.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.007ns
    Source Clock Delay      (SCD):    7.433ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6051, routed)        1.467     7.433    sys_clk
    SLICE_X144Y186       FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y186       FDPE (Prop_fdpe_C_Q)         0.433     7.866 r  FDPE/Q
                         net (fo=1, routed)           0.144     8.011    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X144Y186       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     2.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     4.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     4.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     6.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484     7.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.649 r  BUFG/O
                         net (fo=6051, routed)        1.358     9.007    sys_clk
    SLICE_X144Y186       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.426     9.433    
                         clock uncertainty           -0.059     9.374    
    SLICE_X144Y186       FDPE (Setup_fdpe_C_D)       -0.004     9.370    FDPE_1
  -------------------------------------------------------------------
                         required time                          9.370    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             9.258ns  (required time - arrival time)
  Source:                 main_basesoc_sdram_bankmachine7_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_basesoc_sdram_bankmachine5_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.966ns  (logic 2.692ns (27.013%)  route 7.274ns (72.987%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.007ns = ( 27.007 - 20.000 ) 
    Source Clock Delay      (SCD):    7.448ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6051, routed)        1.482     7.448    sys_clk
    SLICE_X149Y138       FDRE                                         r  main_basesoc_sdram_bankmachine7_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y138       FDRE (Prop_fdre_C_Q)         0.348     7.796 r  main_basesoc_sdram_bankmachine7_row_reg[5]/Q
                         net (fo=1, routed)           0.810     8.606    VexRiscv/IBusCachedPlugin_cache/builder_bankmachine7_state_reg[1]_i_4_0[5]
    SLICE_X149Y139       LUT6 (Prop_lut6_I0_O)        0.242     8.848 r  VexRiscv/IBusCachedPlugin_cache/builder_bankmachine7_state[1]_i_9/O
                         net (fo=1, routed)           0.000     8.848    VexRiscv/IBusCachedPlugin_cache/builder_bankmachine7_state[1]_i_9_n_0
    SLICE_X149Y139       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.305 r  VexRiscv/IBusCachedPlugin_cache/builder_bankmachine7_state_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.305    VexRiscv/IBusCachedPlugin_cache/builder_bankmachine7_state_reg[1]_i_5_n_0
    SLICE_X149Y140       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.521 r  VexRiscv/IBusCachedPlugin_cache/builder_bankmachine7_state_reg[1]_i_4/CO[0]
                         net (fo=7, routed)           1.073    10.594    VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_bankmachine7_row_reg[14][0]
    SLICE_X149Y157       LUT3 (Prop_lut3_I1_O)        0.330    10.924 f  VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_choose_cmd_grant[2]_i_48/O
                         net (fo=1, routed)           0.607    11.531    VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_choose_cmd_grant[2]_i_48_n_0
    SLICE_X147Y160       LUT6 (Prop_lut6_I5_O)        0.267    11.798 f  VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_choose_cmd_grant[2]_i_41/O
                         net (fo=3, routed)           0.768    12.566    VexRiscv_n_887
    SLICE_X151Y156       LUT6 (Prop_lut6_I3_O)        0.105    12.671 f  main_basesoc_sdram_tfawcon_ready_i_12/O
                         net (fo=1, routed)           0.698    13.369    main_basesoc_sdram_tfawcon_ready_i_12_n_0
    SLICE_X144Y157       LUT6 (Prop_lut6_I4_O)        0.105    13.474 r  main_basesoc_sdram_tfawcon_ready_i_5/O
                         net (fo=1, routed)           0.587    14.061    main_basesoc_sdram_tfawcon_ready_i_5_n_0
    SLICE_X143Y156       LUT6 (Prop_lut6_I0_O)        0.105    14.166 r  main_basesoc_sdram_tfawcon_ready_i_3/O
                         net (fo=13, routed)          0.644    14.810    main_basesoc_sdram_tfawcon_ready_i_3_n_0
    SLICE_X149Y157       LUT5 (Prop_lut5_I2_O)        0.124    14.934 r  main_basesoc_sdram_tfawcon_ready_i_4/O
                         net (fo=37, routed)          0.506    15.440    main_basesoc_sdram_tfawcon_ready_i_4_n_0
    SLICE_X140Y157       LUT6 (Prop_lut6_I3_O)        0.274    15.714 f  main_basesoc_sdram_bankmachine5_trascon_ready_i_3/O
                         net (fo=9, routed)           1.042    16.756    main_basesoc_sdram_bankmachine5_trascon_ready_i_3_n_0
    SLICE_X145Y161       LUT3 (Prop_lut3_I1_O)        0.119    16.875 r  main_basesoc_sdram_bankmachine5_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.538    17.414    main_basesoc_sdram_bankmachine5_twtpcon_ready_i_1_n_0
    SLICE_X142Y161       FDRE                                         r  main_basesoc_sdram_bankmachine5_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6051, routed)        1.358    27.007    sys_clk
    SLICE_X142Y161       FDRE                                         r  main_basesoc_sdram_bankmachine5_twtpcon_ready_reg/C
                         clock pessimism              0.317    27.324    
                         clock uncertainty           -0.059    27.265    
    SLICE_X142Y161       FDRE (Setup_fdre_C_R)       -0.593    26.672    main_basesoc_sdram_bankmachine5_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         26.672    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                  9.258    

Slack (MET) :             9.384ns  (required time - arrival time)
  Source:                 main_basesoc_etherbone_record_receiver_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_grain5_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.054ns  (logic 2.755ns (27.402%)  route 7.299ns (72.598%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.049ns = ( 27.049 - 20.000 ) 
    Source Clock Delay      (SCD):    7.393ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6051, routed)        1.427     7.393    sys_clk
    SLICE_X126Y141       FDRE                                         r  main_basesoc_etherbone_record_receiver_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_fdre_C_Q)         0.379     7.772 r  main_basesoc_etherbone_record_receiver_count_reg[0]/Q
                         net (fo=10, routed)          0.543     8.315    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_count[0]
    SLICE_X130Y141       LUT2 (Prop_lut2_I1_O)        0.105     8.420 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.420    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6_n_0
    SLICE_X130Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.860 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.860    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2_n_0
    SLICE_X130Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.958 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.958    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2_n_0
    SLICE_X130Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.056 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.056    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2_n_0
    SLICE_X130Y144       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.236 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.783    10.019    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_base_addr_reg[31][12]
    SLICE_X131Y141       LUT4 (Prop_lut4_I1_O)        0.249    10.268 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53/O
                         net (fo=1, routed)           0.827    11.095    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I0_O)        0.105    11.200 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_23/O
                         net (fo=12, routed)          0.982    12.182    VexRiscv/IBusCachedPlugin_cache/main_basesoc_tag_port_dat_w[1]
    SLICE_X138Y149       LUT6 (Prop_lut6_I4_O)        0.105    12.287 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74/O
                         net (fo=1, routed)           0.000    12.287    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74_n_0
    SLICE_X138Y149       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.727 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64/CO[3]
                         net (fo=1, routed)           0.001    12.727    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64_n_0
    SLICE_X138Y150       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.917 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_55/CO[2]
                         net (fo=6, routed)           0.520    13.438    VexRiscv/IBusCachedPlugin_cache/main_basesoc_wb_sdram_ack0
    SLICE_X134Y147       LUT6 (Prop_lut6_I4_O)        0.261    13.699 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain31_reg_i_45/O
                         net (fo=32, routed)          2.922    16.620    VexRiscv/IBusCachedPlugin_cache/data_mem_grain31_reg_i_45_n_0
    SLICE_X154Y179       LUT6 (Prop_lut6_I5_O)        0.105    16.725 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain5_reg_i_9/O
                         net (fo=2, routed)           0.721    17.447    main_basesoc_data_port_we[5]
    RAMB18_X8Y74         RAMB18E1                                     r  data_mem_grain5_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6051, routed)        1.400    27.049    sys_clk
    RAMB18_X8Y74         RAMB18E1                                     r  data_mem_grain5_reg/CLKARDCLK
                         clock pessimism              0.317    27.366    
                         clock uncertainty           -0.059    27.307    
    RAMB18_X8Y74         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    26.831    data_mem_grain5_reg
  -------------------------------------------------------------------
                         required time                         26.831    
                         arrival time                         -17.447    
  -------------------------------------------------------------------
                         slack                                  9.384    

Slack (MET) :             9.391ns  (required time - arrival time)
  Source:                 main_basesoc_etherbone_record_receiver_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_grain9_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.043ns  (logic 2.755ns (27.431%)  route 7.288ns (72.569%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.046ns = ( 27.046 - 20.000 ) 
    Source Clock Delay      (SCD):    7.393ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6051, routed)        1.427     7.393    sys_clk
    SLICE_X126Y141       FDRE                                         r  main_basesoc_etherbone_record_receiver_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_fdre_C_Q)         0.379     7.772 r  main_basesoc_etherbone_record_receiver_count_reg[0]/Q
                         net (fo=10, routed)          0.543     8.315    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_count[0]
    SLICE_X130Y141       LUT2 (Prop_lut2_I1_O)        0.105     8.420 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.420    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6_n_0
    SLICE_X130Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.860 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.860    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2_n_0
    SLICE_X130Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.958 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.958    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2_n_0
    SLICE_X130Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.056 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.056    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2_n_0
    SLICE_X130Y144       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.236 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.783    10.019    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_base_addr_reg[31][12]
    SLICE_X131Y141       LUT4 (Prop_lut4_I1_O)        0.249    10.268 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53/O
                         net (fo=1, routed)           0.827    11.095    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I0_O)        0.105    11.200 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_23/O
                         net (fo=12, routed)          0.982    12.182    VexRiscv/IBusCachedPlugin_cache/main_basesoc_tag_port_dat_w[1]
    SLICE_X138Y149       LUT6 (Prop_lut6_I4_O)        0.105    12.287 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74/O
                         net (fo=1, routed)           0.000    12.287    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74_n_0
    SLICE_X138Y149       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.727 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64/CO[3]
                         net (fo=1, routed)           0.001    12.727    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64_n_0
    SLICE_X138Y150       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.917 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_55/CO[2]
                         net (fo=6, routed)           0.520    13.438    VexRiscv/IBusCachedPlugin_cache/main_basesoc_wb_sdram_ack0
    SLICE_X134Y147       LUT6 (Prop_lut6_I4_O)        0.261    13.699 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain31_reg_i_45/O
                         net (fo=32, routed)          2.937    16.635    VexRiscv/IBusCachedPlugin_cache/data_mem_grain31_reg_i_45_n_0
    SLICE_X154Y179       LUT6 (Prop_lut6_I5_O)        0.105    16.740 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain9_reg_i_9/O
                         net (fo=2, routed)           0.696    17.436    main_basesoc_data_port_we[9]
    RAMB18_X8Y72         RAMB18E1                                     r  data_mem_grain9_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6051, routed)        1.397    27.046    sys_clk
    RAMB18_X8Y72         RAMB18E1                                     r  data_mem_grain9_reg/CLKARDCLK
                         clock pessimism              0.317    27.363    
                         clock uncertainty           -0.059    27.304    
    RAMB18_X8Y72         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    26.828    data_mem_grain9_reg
  -------------------------------------------------------------------
                         required time                         26.828    
                         arrival time                         -17.436    
  -------------------------------------------------------------------
                         slack                                  9.391    

Slack (MET) :             9.391ns  (required time - arrival time)
  Source:                 main_basesoc_etherbone_record_receiver_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_grain9_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.043ns  (logic 2.755ns (27.431%)  route 7.288ns (72.569%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.046ns = ( 27.046 - 20.000 ) 
    Source Clock Delay      (SCD):    7.393ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6051, routed)        1.427     7.393    sys_clk
    SLICE_X126Y141       FDRE                                         r  main_basesoc_etherbone_record_receiver_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_fdre_C_Q)         0.379     7.772 r  main_basesoc_etherbone_record_receiver_count_reg[0]/Q
                         net (fo=10, routed)          0.543     8.315    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_count[0]
    SLICE_X130Y141       LUT2 (Prop_lut2_I1_O)        0.105     8.420 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.420    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6_n_0
    SLICE_X130Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.860 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.860    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2_n_0
    SLICE_X130Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.958 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.958    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2_n_0
    SLICE_X130Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.056 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.056    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2_n_0
    SLICE_X130Y144       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.236 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.783    10.019    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_base_addr_reg[31][12]
    SLICE_X131Y141       LUT4 (Prop_lut4_I1_O)        0.249    10.268 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53/O
                         net (fo=1, routed)           0.827    11.095    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I0_O)        0.105    11.200 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_23/O
                         net (fo=12, routed)          0.982    12.182    VexRiscv/IBusCachedPlugin_cache/main_basesoc_tag_port_dat_w[1]
    SLICE_X138Y149       LUT6 (Prop_lut6_I4_O)        0.105    12.287 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74/O
                         net (fo=1, routed)           0.000    12.287    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74_n_0
    SLICE_X138Y149       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.727 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64/CO[3]
                         net (fo=1, routed)           0.001    12.727    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64_n_0
    SLICE_X138Y150       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.917 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_55/CO[2]
                         net (fo=6, routed)           0.520    13.438    VexRiscv/IBusCachedPlugin_cache/main_basesoc_wb_sdram_ack0
    SLICE_X134Y147       LUT6 (Prop_lut6_I4_O)        0.261    13.699 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain31_reg_i_45/O
                         net (fo=32, routed)          2.937    16.635    VexRiscv/IBusCachedPlugin_cache/data_mem_grain31_reg_i_45_n_0
    SLICE_X154Y179       LUT6 (Prop_lut6_I5_O)        0.105    16.740 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain9_reg_i_9/O
                         net (fo=2, routed)           0.696    17.436    main_basesoc_data_port_we[9]
    RAMB18_X8Y72         RAMB18E1                                     r  data_mem_grain9_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6051, routed)        1.397    27.046    sys_clk
    RAMB18_X8Y72         RAMB18E1                                     r  data_mem_grain9_reg/CLKARDCLK
                         clock pessimism              0.317    27.363    
                         clock uncertainty           -0.059    27.304    
    RAMB18_X8Y72         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    26.828    data_mem_grain9_reg
  -------------------------------------------------------------------
                         required time                         26.828    
                         arrival time                         -17.436    
  -------------------------------------------------------------------
                         slack                                  9.391    

Slack (MET) :             9.536ns  (required time - arrival time)
  Source:                 main_basesoc_etherbone_record_receiver_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_grain5_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.901ns  (logic 2.755ns (27.825%)  route 7.146ns (72.175%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.049ns = ( 27.049 - 20.000 ) 
    Source Clock Delay      (SCD):    7.393ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6051, routed)        1.427     7.393    sys_clk
    SLICE_X126Y141       FDRE                                         r  main_basesoc_etherbone_record_receiver_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_fdre_C_Q)         0.379     7.772 r  main_basesoc_etherbone_record_receiver_count_reg[0]/Q
                         net (fo=10, routed)          0.543     8.315    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_count[0]
    SLICE_X130Y141       LUT2 (Prop_lut2_I1_O)        0.105     8.420 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.420    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6_n_0
    SLICE_X130Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.860 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.860    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2_n_0
    SLICE_X130Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.958 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.958    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2_n_0
    SLICE_X130Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.056 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.056    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2_n_0
    SLICE_X130Y144       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.236 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.783    10.019    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_base_addr_reg[31][12]
    SLICE_X131Y141       LUT4 (Prop_lut4_I1_O)        0.249    10.268 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53/O
                         net (fo=1, routed)           0.827    11.095    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I0_O)        0.105    11.200 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_23/O
                         net (fo=12, routed)          0.982    12.182    VexRiscv/IBusCachedPlugin_cache/main_basesoc_tag_port_dat_w[1]
    SLICE_X138Y149       LUT6 (Prop_lut6_I4_O)        0.105    12.287 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74/O
                         net (fo=1, routed)           0.000    12.287    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74_n_0
    SLICE_X138Y149       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.727 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64/CO[3]
                         net (fo=1, routed)           0.001    12.727    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64_n_0
    SLICE_X138Y150       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.917 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_55/CO[2]
                         net (fo=6, routed)           0.520    13.438    VexRiscv/IBusCachedPlugin_cache/main_basesoc_wb_sdram_ack0
    SLICE_X134Y147       LUT6 (Prop_lut6_I4_O)        0.261    13.699 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain31_reg_i_45/O
                         net (fo=32, routed)          2.922    16.620    VexRiscv/IBusCachedPlugin_cache/data_mem_grain31_reg_i_45_n_0
    SLICE_X154Y179       LUT6 (Prop_lut6_I5_O)        0.105    16.725 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain5_reg_i_9/O
                         net (fo=2, routed)           0.569    17.294    main_basesoc_data_port_we[5]
    RAMB18_X8Y74         RAMB18E1                                     r  data_mem_grain5_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6051, routed)        1.400    27.049    sys_clk
    RAMB18_X8Y74         RAMB18E1                                     r  data_mem_grain5_reg/CLKARDCLK
                         clock pessimism              0.317    27.366    
                         clock uncertainty           -0.059    27.307    
    RAMB18_X8Y74         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    26.831    data_mem_grain5_reg
  -------------------------------------------------------------------
                         required time                         26.831    
                         arrival time                         -17.294    
  -------------------------------------------------------------------
                         slack                                  9.536    

Slack (MET) :             9.599ns  (required time - arrival time)
  Source:                 main_basesoc_etherbone_record_receiver_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_19_dat1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.921ns  (logic 3.366ns (33.928%)  route 6.555ns (66.072%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.953ns = ( 26.953 - 20.000 ) 
    Source Clock Delay      (SCD):    7.393ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6051, routed)        1.427     7.393    sys_clk
    SLICE_X126Y141       FDRE                                         r  main_basesoc_etherbone_record_receiver_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_fdre_C_Q)         0.379     7.772 r  main_basesoc_etherbone_record_receiver_count_reg[0]/Q
                         net (fo=10, routed)          0.543     8.315    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_count[0]
    SLICE_X130Y141       LUT2 (Prop_lut2_I1_O)        0.105     8.420 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.420    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6_n_0
    SLICE_X130Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.860 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.860    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2_n_0
    SLICE_X130Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.958 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.958    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2_n_0
    SLICE_X130Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.056 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.056    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2_n_0
    SLICE_X130Y144       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.236 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.783    10.019    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_base_addr_reg[31][12]
    SLICE_X131Y141       LUT4 (Prop_lut4_I1_O)        0.249    10.268 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53/O
                         net (fo=1, routed)           0.827    11.095    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I0_O)        0.105    11.200 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_23/O
                         net (fo=12, routed)          0.982    12.182    VexRiscv/IBusCachedPlugin_cache/main_basesoc_tag_port_dat_w[1]
    SLICE_X138Y149       LUT6 (Prop_lut6_I4_O)        0.105    12.287 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74/O
                         net (fo=1, routed)           0.000    12.287    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74_n_0
    SLICE_X138Y149       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.727 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64/CO[3]
                         net (fo=1, routed)           0.001    12.727    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64_n_0
    SLICE_X138Y150       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.917 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_55/CO[2]
                         net (fo=6, routed)           0.525    13.442    VexRiscv/IBusCachedPlugin_cache/main_basesoc_wb_sdram_ack0
    SLICE_X134Y147       LUT6 (Prop_lut6_I0_O)        0.261    13.703 r  VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_i_5/O
                         net (fo=1, routed)           0.509    14.213    VexRiscv/IBusCachedPlugin_cache/builder_shared_ack0
    SLICE_X135Y143       LUT2 (Prop_lut2_I0_O)        0.105    14.318 f  VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_i_3/O
                         net (fo=6, routed)           0.359    14.677    VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_i_3_n_0
    SLICE_X129Y142       LUT6 (Prop_lut6_I5_O)        0.105    14.782 r  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonewishbonemaster_state[1]_i_4/O
                         net (fo=6, routed)           0.445    15.227    VexRiscv/IBusCachedPlugin_cache/p_1_in274_out
    SLICE_X128Y142       LUT6 (Prop_lut6_I3_O)        0.105    15.332 r  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonerecordreceiver_state[0]_i_2/O
                         net (fo=5, routed)           0.796    16.128    VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonerecordreceiver_state[0]_i_2_n_0
    SLICE_X126Y150       LUT5 (Prop_lut5_I1_O)        0.124    16.252 r  VexRiscv/IBusCachedPlugin_cache/storage_19_dat1[28]_i_2/O
                         net (fo=5, routed)           0.353    16.606    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_param_fifo_source_ready
    SLICE_X125Y150       LUT4 (Prop_lut4_I2_O)        0.277    16.883 r  VexRiscv/IBusCachedPlugin_cache/storage_19_dat1[28]_i_1/O
                         net (fo=20, routed)          0.431    17.314    main_basesoc_etherbone_record_receiver_param_fifo_rdport_re
    SLICE_X120Y150       FDRE                                         r  storage_19_dat1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6051, routed)        1.304    26.953    sys_clk
    SLICE_X120Y150       FDRE                                         r  storage_19_dat1_reg[11]/C
                         clock pessimism              0.317    27.270    
                         clock uncertainty           -0.059    27.211    
    SLICE_X120Y150       FDRE (Setup_fdre_C_CE)      -0.298    26.913    storage_19_dat1_reg[11]
  -------------------------------------------------------------------
                         required time                         26.913    
                         arrival time                         -17.314    
  -------------------------------------------------------------------
                         slack                                  9.599    

Slack (MET) :             9.632ns  (required time - arrival time)
  Source:                 main_basesoc_etherbone_record_receiver_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_19_dat1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.967ns  (logic 3.366ns (33.770%)  route 6.601ns (66.230%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.967ns = ( 26.967 - 20.000 ) 
    Source Clock Delay      (SCD):    7.393ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6051, routed)        1.427     7.393    sys_clk
    SLICE_X126Y141       FDRE                                         r  main_basesoc_etherbone_record_receiver_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_fdre_C_Q)         0.379     7.772 r  main_basesoc_etherbone_record_receiver_count_reg[0]/Q
                         net (fo=10, routed)          0.543     8.315    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_count[0]
    SLICE_X130Y141       LUT2 (Prop_lut2_I1_O)        0.105     8.420 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.420    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6_n_0
    SLICE_X130Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.860 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.860    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2_n_0
    SLICE_X130Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.958 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.958    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2_n_0
    SLICE_X130Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.056 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.056    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2_n_0
    SLICE_X130Y144       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.236 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.783    10.019    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_base_addr_reg[31][12]
    SLICE_X131Y141       LUT4 (Prop_lut4_I1_O)        0.249    10.268 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53/O
                         net (fo=1, routed)           0.827    11.095    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I0_O)        0.105    11.200 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_23/O
                         net (fo=12, routed)          0.982    12.182    VexRiscv/IBusCachedPlugin_cache/main_basesoc_tag_port_dat_w[1]
    SLICE_X138Y149       LUT6 (Prop_lut6_I4_O)        0.105    12.287 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74/O
                         net (fo=1, routed)           0.000    12.287    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74_n_0
    SLICE_X138Y149       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.727 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64/CO[3]
                         net (fo=1, routed)           0.001    12.727    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64_n_0
    SLICE_X138Y150       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.917 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_55/CO[2]
                         net (fo=6, routed)           0.525    13.442    VexRiscv/IBusCachedPlugin_cache/main_basesoc_wb_sdram_ack0
    SLICE_X134Y147       LUT6 (Prop_lut6_I0_O)        0.261    13.703 r  VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_i_5/O
                         net (fo=1, routed)           0.509    14.213    VexRiscv/IBusCachedPlugin_cache/builder_shared_ack0
    SLICE_X135Y143       LUT2 (Prop_lut2_I0_O)        0.105    14.318 f  VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_i_3/O
                         net (fo=6, routed)           0.359    14.677    VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_i_3_n_0
    SLICE_X129Y142       LUT6 (Prop_lut6_I5_O)        0.105    14.782 r  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonewishbonemaster_state[1]_i_4/O
                         net (fo=6, routed)           0.445    15.227    VexRiscv/IBusCachedPlugin_cache/p_1_in274_out
    SLICE_X128Y142       LUT6 (Prop_lut6_I3_O)        0.105    15.332 r  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonerecordreceiver_state[0]_i_2/O
                         net (fo=5, routed)           0.796    16.128    VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonerecordreceiver_state[0]_i_2_n_0
    SLICE_X126Y150       LUT5 (Prop_lut5_I1_O)        0.124    16.252 r  VexRiscv/IBusCachedPlugin_cache/storage_19_dat1[28]_i_2/O
                         net (fo=5, routed)           0.353    16.606    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_param_fifo_source_ready
    SLICE_X125Y150       LUT4 (Prop_lut4_I2_O)        0.277    16.883 r  VexRiscv/IBusCachedPlugin_cache/storage_19_dat1[28]_i_1/O
                         net (fo=20, routed)          0.478    17.360    main_basesoc_etherbone_record_receiver_param_fifo_rdport_re
    SLICE_X120Y147       FDRE                                         r  storage_19_dat1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6051, routed)        1.318    26.967    sys_clk
    SLICE_X120Y147       FDRE                                         r  storage_19_dat1_reg[18]/C
                         clock pessimism              0.383    27.350    
                         clock uncertainty           -0.059    27.291    
    SLICE_X120Y147       FDRE (Setup_fdre_C_CE)      -0.298    26.993    storage_19_dat1_reg[18]
  -------------------------------------------------------------------
                         required time                         26.993    
                         arrival time                         -17.360    
  -------------------------------------------------------------------
                         slack                                  9.632    

Slack (MET) :             9.632ns  (required time - arrival time)
  Source:                 main_basesoc_etherbone_record_receiver_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_19_dat1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.967ns  (logic 3.366ns (33.770%)  route 6.601ns (66.230%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.967ns = ( 26.967 - 20.000 ) 
    Source Clock Delay      (SCD):    7.393ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6051, routed)        1.427     7.393    sys_clk
    SLICE_X126Y141       FDRE                                         r  main_basesoc_etherbone_record_receiver_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_fdre_C_Q)         0.379     7.772 r  main_basesoc_etherbone_record_receiver_count_reg[0]/Q
                         net (fo=10, routed)          0.543     8.315    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_count[0]
    SLICE_X130Y141       LUT2 (Prop_lut2_I1_O)        0.105     8.420 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.420    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6_n_0
    SLICE_X130Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.860 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.860    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2_n_0
    SLICE_X130Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.958 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.958    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2_n_0
    SLICE_X130Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.056 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.056    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2_n_0
    SLICE_X130Y144       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.236 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.783    10.019    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_base_addr_reg[31][12]
    SLICE_X131Y141       LUT4 (Prop_lut4_I1_O)        0.249    10.268 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53/O
                         net (fo=1, routed)           0.827    11.095    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I0_O)        0.105    11.200 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_23/O
                         net (fo=12, routed)          0.982    12.182    VexRiscv/IBusCachedPlugin_cache/main_basesoc_tag_port_dat_w[1]
    SLICE_X138Y149       LUT6 (Prop_lut6_I4_O)        0.105    12.287 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74/O
                         net (fo=1, routed)           0.000    12.287    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74_n_0
    SLICE_X138Y149       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.727 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64/CO[3]
                         net (fo=1, routed)           0.001    12.727    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64_n_0
    SLICE_X138Y150       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.917 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_55/CO[2]
                         net (fo=6, routed)           0.525    13.442    VexRiscv/IBusCachedPlugin_cache/main_basesoc_wb_sdram_ack0
    SLICE_X134Y147       LUT6 (Prop_lut6_I0_O)        0.261    13.703 r  VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_i_5/O
                         net (fo=1, routed)           0.509    14.213    VexRiscv/IBusCachedPlugin_cache/builder_shared_ack0
    SLICE_X135Y143       LUT2 (Prop_lut2_I0_O)        0.105    14.318 f  VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_i_3/O
                         net (fo=6, routed)           0.359    14.677    VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_i_3_n_0
    SLICE_X129Y142       LUT6 (Prop_lut6_I5_O)        0.105    14.782 r  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonewishbonemaster_state[1]_i_4/O
                         net (fo=6, routed)           0.445    15.227    VexRiscv/IBusCachedPlugin_cache/p_1_in274_out
    SLICE_X128Y142       LUT6 (Prop_lut6_I3_O)        0.105    15.332 r  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonerecordreceiver_state[0]_i_2/O
                         net (fo=5, routed)           0.796    16.128    VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonerecordreceiver_state[0]_i_2_n_0
    SLICE_X126Y150       LUT5 (Prop_lut5_I1_O)        0.124    16.252 r  VexRiscv/IBusCachedPlugin_cache/storage_19_dat1[28]_i_2/O
                         net (fo=5, routed)           0.353    16.606    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_param_fifo_source_ready
    SLICE_X125Y150       LUT4 (Prop_lut4_I2_O)        0.277    16.883 r  VexRiscv/IBusCachedPlugin_cache/storage_19_dat1[28]_i_1/O
                         net (fo=20, routed)          0.478    17.360    main_basesoc_etherbone_record_receiver_param_fifo_rdport_re
    SLICE_X120Y147       FDRE                                         r  storage_19_dat1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6051, routed)        1.318    26.967    sys_clk
    SLICE_X120Y147       FDRE                                         r  storage_19_dat1_reg[21]/C
                         clock pessimism              0.383    27.350    
                         clock uncertainty           -0.059    27.291    
    SLICE_X120Y147       FDRE (Setup_fdre_C_CE)      -0.298    26.993    storage_19_dat1_reg[21]
  -------------------------------------------------------------------
                         required time                         26.993    
                         arrival time                         -17.360    
  -------------------------------------------------------------------
                         slack                                  9.632    

Slack (MET) :             9.632ns  (required time - arrival time)
  Source:                 main_basesoc_etherbone_record_receiver_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_19_dat1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.967ns  (logic 3.366ns (33.770%)  route 6.601ns (66.230%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.967ns = ( 26.967 - 20.000 ) 
    Source Clock Delay      (SCD):    7.393ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6051, routed)        1.427     7.393    sys_clk
    SLICE_X126Y141       FDRE                                         r  main_basesoc_etherbone_record_receiver_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_fdre_C_Q)         0.379     7.772 r  main_basesoc_etherbone_record_receiver_count_reg[0]/Q
                         net (fo=10, routed)          0.543     8.315    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_count[0]
    SLICE_X130Y141       LUT2 (Prop_lut2_I1_O)        0.105     8.420 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.420    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[3]_i_6_n_0
    SLICE_X130Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.860 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.860    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[3]_i_2_n_0
    SLICE_X130Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.958 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.958    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2_n_0
    SLICE_X130Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.056 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.056    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2_n_0
    SLICE_X130Y144       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.236 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.783    10.019    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_base_addr_reg[31][12]
    SLICE_X131Y141       LUT4 (Prop_lut4_I1_O)        0.249    10.268 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53/O
                         net (fo=1, routed)           0.827    11.095    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_53_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I0_O)        0.105    11.200 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_23/O
                         net (fo=12, routed)          0.982    12.182    VexRiscv/IBusCachedPlugin_cache/main_basesoc_tag_port_dat_w[1]
    SLICE_X138Y149       LUT6 (Prop_lut6_I4_O)        0.105    12.287 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74/O
                         net (fo=1, routed)           0.000    12.287    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_74_n_0
    SLICE_X138Y149       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.727 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64/CO[3]
                         net (fo=1, routed)           0.001    12.727    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_64_n_0
    SLICE_X138Y150       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.917 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_55/CO[2]
                         net (fo=6, routed)           0.525    13.442    VexRiscv/IBusCachedPlugin_cache/main_basesoc_wb_sdram_ack0
    SLICE_X134Y147       LUT6 (Prop_lut6_I0_O)        0.261    13.703 r  VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_i_5/O
                         net (fo=1, routed)           0.509    14.213    VexRiscv/IBusCachedPlugin_cache/builder_shared_ack0
    SLICE_X135Y143       LUT2 (Prop_lut2_I0_O)        0.105    14.318 f  VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_i_3/O
                         net (fo=6, routed)           0.359    14.677    VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_i_3_n_0
    SLICE_X129Y142       LUT6 (Prop_lut6_I5_O)        0.105    14.782 r  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonewishbonemaster_state[1]_i_4/O
                         net (fo=6, routed)           0.445    15.227    VexRiscv/IBusCachedPlugin_cache/p_1_in274_out
    SLICE_X128Y142       LUT6 (Prop_lut6_I3_O)        0.105    15.332 r  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonerecordreceiver_state[0]_i_2/O
                         net (fo=5, routed)           0.796    16.128    VexRiscv/IBusCachedPlugin_cache/FSM_sequential_builder_liteethetherbonerecordreceiver_state[0]_i_2_n_0
    SLICE_X126Y150       LUT5 (Prop_lut5_I1_O)        0.124    16.252 r  VexRiscv/IBusCachedPlugin_cache/storage_19_dat1[28]_i_2/O
                         net (fo=5, routed)           0.353    16.606    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_param_fifo_source_ready
    SLICE_X125Y150       LUT4 (Prop_lut4_I2_O)        0.277    16.883 r  VexRiscv/IBusCachedPlugin_cache/storage_19_dat1[28]_i_1/O
                         net (fo=20, routed)          0.478    17.360    main_basesoc_etherbone_record_receiver_param_fifo_rdport_re
    SLICE_X120Y147       FDRE                                         r  storage_19_dat1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6051, routed)        1.318    26.967    sys_clk
    SLICE_X120Y147       FDRE                                         r  storage_19_dat1_reg[22]/C
                         clock pessimism              0.383    27.350    
                         clock uncertainty           -0.059    27.291    
    SLICE_X120Y147       FDRE (Setup_fdre_C_CE)      -0.298    26.993    storage_19_dat1_reg[22]
  -------------------------------------------------------------------
                         required time                         26.993    
                         arrival time                         -17.360    
  -------------------------------------------------------------------
                         slack                                  9.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_record_depacketizer_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_19_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6051, routed)        0.595     2.908    sys_clk
    SLICE_X125Y147       FDRE                                         r  main_basesoc_etherbone_record_depacketizer_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y147       FDRE (Prop_fdre_C_Q)         0.141     3.049 r  main_basesoc_etherbone_record_depacketizer_sr_reg[0]/Q
                         net (fo=1, routed)           0.055     3.104    storage_19_reg_0_1_0_5/DIA0
    SLICE_X124Y147       RAMD32                                       r  storage_19_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6051, routed)        0.866     3.596    storage_19_reg_0_1_0_5/WCLK
    SLICE_X124Y147       RAMD32                                       r  storage_19_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.675     2.921    
    SLICE_X124Y147       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.068    storage_19_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_record_depacketizer_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_19_reg_0_1_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6051, routed)        0.593     2.906    sys_clk
    SLICE_X121Y145       FDRE                                         r  main_basesoc_etherbone_record_depacketizer_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y145       FDRE (Prop_fdre_C_Q)         0.141     3.047 r  main_basesoc_etherbone_record_depacketizer_sr_reg[19]/Q
                         net (fo=1, routed)           0.055     3.102    storage_19_reg_0_1_24_29/DIA0
    SLICE_X120Y145       RAMD32                                       r  storage_19_reg_0_1_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6051, routed)        0.864     3.594    storage_19_reg_0_1_24_29/WCLK
    SLICE_X120Y145       RAMD32                                       r  storage_19_reg_0_1_24_29/RAMA/CLK
                         clock pessimism             -0.675     2.919    
    SLICE_X120Y145       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.066    storage_19_reg_0_1_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_record_depacketizer_sr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_19_reg_0_1_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6051, routed)        0.592     2.905    sys_clk
    SLICE_X121Y150       FDRE                                         r  main_basesoc_etherbone_record_depacketizer_sr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y150       FDRE (Prop_fdre_C_Q)         0.141     3.046 r  main_basesoc_etherbone_record_depacketizer_sr_reg[13]/Q
                         net (fo=1, routed)           0.055     3.101    storage_19_reg_0_1_6_11/DIA0
    SLICE_X120Y150       RAMD32                                       r  storage_19_reg_0_1_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6051, routed)        0.863     3.593    storage_19_reg_0_1_6_11/WCLK
    SLICE_X120Y150       RAMD32                                       r  storage_19_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.675     2.918    
    SLICE_X120Y150       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.065    storage_19_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_liteethetherbonewishbonemaster_source_param_we_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_21_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6051, routed)        0.593     2.906    sys_clk
    SLICE_X121Y146       FDRE                                         r  main_basesoc_etherbone_liteethetherbonewishbonemaster_source_param_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y146       FDRE (Prop_fdre_C_Q)         0.141     3.047 r  main_basesoc_etherbone_liteethetherbonewishbonemaster_source_param_we_reg/Q
                         net (fo=1, routed)           0.055     3.102    storage_21_reg_0_1_0_5/DIA0
    SLICE_X120Y146       RAMD32                                       r  storage_21_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6051, routed)        0.864     3.594    storage_21_reg_0_1_0_5/WCLK
    SLICE_X120Y146       RAMD32                                       r  storage_21_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.675     2.919    
    SLICE_X120Y146       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.066    storage_21_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_20_reg/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6051, routed)        0.617     2.930    sys_clk
    SLICE_X140Y140       FDRE                                         r  main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y140       FDRE (Prop_fdre_C_Q)         0.164     3.094 r  main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data_reg[14]/Q
                         net (fo=1, routed)           0.103     3.197    main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data[14]
    RAMB36_X7Y28         RAMB36E1                                     r  storage_20_reg/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6051, routed)        0.927     3.658    sys_clk
    RAMB36_X7Y28         RAMB36E1                                     r  storage_20_reg/CLKBWRCLK
                         clock pessimism             -0.673     2.985    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.155     3.140    storage_20_reg
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_20_reg/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6051, routed)        0.617     2.930    sys_clk
    SLICE_X140Y140       FDRE                                         r  main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y140       FDRE (Prop_fdre_C_Q)         0.164     3.094 r  main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data_reg[16]/Q
                         net (fo=1, routed)           0.103     3.197    main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data[16]
    RAMB36_X7Y28         RAMB36E1                                     r  storage_20_reg/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6051, routed)        0.927     3.658    sys_clk
    RAMB36_X7Y28         RAMB36E1                                     r  storage_20_reg/CLKBWRCLK
                         clock pessimism             -0.673     2.985    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.155     3.140    storage_20_reg
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_20_reg/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6051, routed)        0.618     2.931    sys_clk
    SLICE_X140Y145       FDRE                                         r  main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y145       FDRE (Prop_fdre_C_Q)         0.164     3.095 r  main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data_reg[27]/Q
                         net (fo=1, routed)           0.103     3.198    main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data[27]
    RAMB36_X7Y28         RAMB36E1                                     r  storage_20_reg/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6051, routed)        0.927     3.658    sys_clk
    RAMB36_X7Y28         RAMB36E1                                     r  storage_20_reg/CLKBWRCLK
                         clock pessimism             -0.673     2.985    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.155     3.140    storage_20_reg
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_20_reg/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.848%)  route 0.131ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6051, routed)        0.618     2.931    sys_clk
    SLICE_X141Y144       FDRE                                         r  main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y144       FDRE (Prop_fdre_C_Q)         0.141     3.072 r  main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data_reg[31]/Q
                         net (fo=1, routed)           0.131     3.203    main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_data[31]
    RAMB36_X7Y28         RAMB36E1                                     r  storage_20_reg/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6051, routed)        0.927     3.658    sys_clk
    RAMB36_X7Y28         RAMB36E1                                     r  storage_20_reg/CLKBWRCLK
                         clock pessimism             -0.673     2.985    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPADIP[3])
                                                      0.155     3.140    storage_20_reg
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_record_depacketizer_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_19_reg_0_1_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.523%)  route 0.113ns (44.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6051, routed)        0.593     2.906    sys_clk
    SLICE_X123Y145       FDRE                                         r  main_basesoc_etherbone_record_depacketizer_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y145       FDRE (Prop_fdre_C_Q)         0.141     3.047 r  main_basesoc_etherbone_record_depacketizer_sr_reg[27]/Q
                         net (fo=1, routed)           0.113     3.160    storage_19_reg_0_1_12_17/DIB0
    SLICE_X124Y145       RAMD32                                       r  storage_19_reg_0_1_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6051, routed)        0.865     3.595    storage_19_reg_0_1_12_17/WCLK
    SLICE_X124Y145       RAMD32                                       r  storage_19_reg_0_1_12_17/RAMB/CLK
                         clock pessimism             -0.651     2.944    
    SLICE_X124Y145       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     3.090    storage_19_reg_0_1_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_basesoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_5_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.564%)  route 0.255ns (64.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6051, routed)        0.619     2.932    sys_clk
    SLICE_X151Y150       FDRE                                         r  main_basesoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y150       FDRE (Prop_fdre_C_Q)         0.141     3.073 r  main_basesoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.255     3.328    storage_5_reg_0_7_12_17/ADDRD0
    SLICE_X148Y151       RAMD32                                       r  storage_5_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6051, routed)        0.890     3.621    storage_5_reg_0_7_12_17/WCLK
    SLICE_X148Y151       RAMD32                                       r  storage_5_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.673     2.948    
    SLICE_X148Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.258    storage_5_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X7Y28    storage_20_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X7Y28    storage_20_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y52    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y52    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y53    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y53    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y25    VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X7Y50    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X7Y50    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y48    VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y148  storage_15_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y196   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         5.000       3.529      ILOGIC_X1Y196   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y190   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         5.000       3.529      ILOGIC_X1Y190   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y184   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         5.000       3.529      ILOGIC_X1Y184   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y179   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         5.000       3.529      ILOGIC_X1Y179   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y185   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y2  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.000       3.529      OLOGIC_X1Y194   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.000       3.529      OLOGIC_X1Y182   OSERDESE2_27/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.000       3.529      OLOGIC_X1Y170   OSERDESE2_28/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.000       3.529      OLOGIC_X1Y158   OSERDESE2_29/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y2  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout3
  To Clock:  main_crg_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.577ns  (logic 0.433ns (75.008%)  route 0.144ns (24.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns
    Source Clock Delay      (SCD):    7.434ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.468     7.434    idelay_clk
    SLICE_X144Y188       FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y188       FDPE (Prop_fdpe_C_Q)         0.433     7.867 r  FDPE_6/Q
                         net (fo=1, routed)           0.144     8.012    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X144Y188       FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     2.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     4.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     4.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     6.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484     7.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.649 r  BUFG_3/O
                         net (fo=9, routed)           1.359     9.008    idelay_clk
    SLICE_X144Y188       FDPE                                         r  FDPE_7/C
                         clock pessimism              0.426     9.434    
                         clock uncertainty           -0.051     9.384    
    SLICE_X144Y188       FDPE (Setup_fdpe_C_D)       -0.004     9.380    FDPE_7
  -------------------------------------------------------------------
                         required time                          9.380    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.643ns (33.045%)  route 1.303ns (66.955%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 12.008 - 5.000 ) 
    Source Clock Delay      (SCD):    7.434ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.468     7.434    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y188       FDSE (Prop_fdse_C_Q)         0.433     7.867 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.545     8.413    main_crg_reset_counter[0]
    SLICE_X146Y188       LUT4 (Prop_lut4_I1_O)        0.105     8.518 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.381     8.899    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X146Y188       LUT3 (Prop_lut3_I0_O)        0.105     9.004 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.377     9.380    main_crg_ic_reset_i_1_n_0
    SLICE_X147Y188       FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.359    12.008    idelay_clk
    SLICE_X147Y188       FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism              0.402    12.410    
                         clock uncertainty           -0.051    12.360    
    SLICE_X147Y188       FDRE (Setup_fdre_C_D)       -0.047    12.313    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.398ns (50.034%)  route 0.397ns (49.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 12.008 - 5.000 ) 
    Source Clock Delay      (SCD):    7.434ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.468     7.434    idelay_clk
    SLICE_X144Y188       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y188       FDPE (Prop_fdpe_C_Q)         0.398     7.832 r  FDPE_7/Q
                         net (fo=5, routed)           0.397     8.230    idelay_rst
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.359    12.008    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.399    12.407    
                         clock uncertainty           -0.051    12.357    
    SLICE_X146Y188       FDSE (Setup_fdse_C_S)       -0.550    11.807    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.807    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.398ns (50.034%)  route 0.397ns (49.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 12.008 - 5.000 ) 
    Source Clock Delay      (SCD):    7.434ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.468     7.434    idelay_clk
    SLICE_X144Y188       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y188       FDPE (Prop_fdpe_C_Q)         0.398     7.832 r  FDPE_7/Q
                         net (fo=5, routed)           0.397     8.230    idelay_rst
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.359    12.008    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.399    12.407    
                         clock uncertainty           -0.051    12.357    
    SLICE_X146Y188       FDSE (Setup_fdse_C_S)       -0.550    11.807    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.807    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.398ns (50.034%)  route 0.397ns (49.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 12.008 - 5.000 ) 
    Source Clock Delay      (SCD):    7.434ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.468     7.434    idelay_clk
    SLICE_X144Y188       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y188       FDPE (Prop_fdpe_C_Q)         0.398     7.832 r  FDPE_7/Q
                         net (fo=5, routed)           0.397     8.230    idelay_rst
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.359    12.008    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.399    12.407    
                         clock uncertainty           -0.051    12.357    
    SLICE_X146Y188       FDSE (Setup_fdse_C_S)       -0.550    11.807    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.807    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.398ns (50.034%)  route 0.397ns (49.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 12.008 - 5.000 ) 
    Source Clock Delay      (SCD):    7.434ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.468     7.434    idelay_clk
    SLICE_X144Y188       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y188       FDPE (Prop_fdpe_C_Q)         0.398     7.832 r  FDPE_7/Q
                         net (fo=5, routed)           0.397     8.230    idelay_rst
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.359    12.008    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.399    12.407    
                         clock uncertainty           -0.051    12.357    
    SLICE_X146Y188       FDSE (Setup_fdse_C_S)       -0.550    11.807    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.807    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.538ns (43.519%)  route 0.698ns (56.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 12.008 - 5.000 ) 
    Source Clock Delay      (SCD):    7.434ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.468     7.434    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y188       FDSE (Prop_fdse_C_Q)         0.433     7.867 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.545     8.413    main_crg_reset_counter[0]
    SLICE_X146Y188       LUT4 (Prop_lut4_I1_O)        0.105     8.518 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.153     8.671    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.359    12.008    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.426    12.434    
                         clock uncertainty           -0.051    12.384    
    SLICE_X146Y188       FDSE (Setup_fdse_C_CE)      -0.136    12.248    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.538ns (43.519%)  route 0.698ns (56.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 12.008 - 5.000 ) 
    Source Clock Delay      (SCD):    7.434ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.468     7.434    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y188       FDSE (Prop_fdse_C_Q)         0.433     7.867 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.545     8.413    main_crg_reset_counter[0]
    SLICE_X146Y188       LUT4 (Prop_lut4_I1_O)        0.105     8.518 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.153     8.671    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.359    12.008    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.426    12.434    
                         clock uncertainty           -0.051    12.384    
    SLICE_X146Y188       FDSE (Setup_fdse_C_CE)      -0.136    12.248    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.538ns (43.519%)  route 0.698ns (56.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 12.008 - 5.000 ) 
    Source Clock Delay      (SCD):    7.434ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.468     7.434    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y188       FDSE (Prop_fdse_C_Q)         0.433     7.867 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.545     8.413    main_crg_reset_counter[0]
    SLICE_X146Y188       LUT4 (Prop_lut4_I1_O)        0.105     8.518 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.153     8.671    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.359    12.008    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.426    12.434    
                         clock uncertainty           -0.051    12.384    
    SLICE_X146Y188       FDSE (Setup_fdse_C_CE)      -0.136    12.248    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.538ns (43.519%)  route 0.698ns (56.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 12.008 - 5.000 ) 
    Source Clock Delay      (SCD):    7.434ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.468     7.434    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y188       FDSE (Prop_fdse_C_Q)         0.433     7.867 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.545     8.413    main_crg_reset_counter[0]
    SLICE_X146Y188       LUT4 (Prop_lut4_I1_O)        0.105     8.518 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.153     8.671    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.359    12.008    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.426    12.434    
                         clock uncertainty           -0.051    12.384    
    SLICE_X146Y188       FDSE (Setup_fdse_C_CE)      -0.136    12.248    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  3.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X144Y188       FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y188       FDPE (Prop_fdpe_C_Q)         0.164     3.093 r  FDPE_6/Q
                         net (fo=1, routed)           0.055     3.148    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X144Y188       FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X144Y188       FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.689     2.929    
    SLICE_X144Y188       FDPE (Hold_fdpe_C_D)         0.060     2.989    FDPE_7
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y188       FDSE (Prop_fdse_C_Q)         0.164     3.093 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.184     3.277    main_crg_reset_counter[0]
    SLICE_X146Y188       LUT2 (Prop_lut2_I0_O)        0.043     3.320 r  main_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.320    main_crg_reset_counter[1]_i_1_n_0
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.689     2.929    
    SLICE_X146Y188       FDSE (Hold_fdse_C_D)         0.131     3.060    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y188       FDSE (Prop_fdse_C_Q)         0.164     3.093 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.184     3.277    main_crg_reset_counter[0]
    SLICE_X146Y188       LUT4 (Prop_lut4_I1_O)        0.043     3.320 r  main_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.320    main_crg_reset_counter[3]_i_2_n_0
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.689     2.929    
    SLICE_X146Y188       FDSE (Hold_fdse_C_D)         0.131     3.060    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y188       FDSE (Prop_fdse_C_Q)         0.164     3.093 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.184     3.277    main_crg_reset_counter[0]
    SLICE_X146Y188       LUT3 (Prop_lut3_I1_O)        0.045     3.322 r  main_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.322    main_crg_reset_counter[2]_i_1_n_0
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.689     2.929    
    SLICE_X146Y188       FDSE (Hold_fdse_C_D)         0.121     3.050    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y188       FDSE (Prop_fdse_C_Q)         0.164     3.093 f  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.184     3.277    main_crg_reset_counter[0]
    SLICE_X146Y188       LUT1 (Prop_lut1_I0_O)        0.045     3.322 r  main_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.322    main_crg_reset_counter0[0]
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.689     2.929    
    SLICE_X146Y188       FDSE (Hold_fdse_C_D)         0.120     3.049    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.184%)  route 0.172ns (53.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X144Y188       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y188       FDPE (Prop_fdpe_C_Q)         0.148     3.077 r  FDPE_7/Q
                         net (fo=5, routed)           0.172     3.249    idelay_rst
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.673     2.945    
    SLICE_X146Y188       FDSE (Hold_fdse_C_S)        -0.044     2.901    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.184%)  route 0.172ns (53.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X144Y188       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y188       FDPE (Prop_fdpe_C_Q)         0.148     3.077 r  FDPE_7/Q
                         net (fo=5, routed)           0.172     3.249    idelay_rst
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.673     2.945    
    SLICE_X146Y188       FDSE (Hold_fdse_C_S)        -0.044     2.901    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.184%)  route 0.172ns (53.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X144Y188       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y188       FDPE (Prop_fdpe_C_Q)         0.148     3.077 r  FDPE_7/Q
                         net (fo=5, routed)           0.172     3.249    idelay_rst
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.673     2.945    
    SLICE_X146Y188       FDSE (Hold_fdse_C_S)        -0.044     2.901    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.184%)  route 0.172ns (53.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X144Y188       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y188       FDPE (Prop_fdpe_C_Q)         0.148     3.077 r  FDPE_7/Q
                         net (fo=5, routed)           0.172     3.249    idelay_rst
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.673     2.945    
    SLICE_X146Y188       FDSE (Hold_fdse_C_S)        -0.044     2.901    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.247ns (59.673%)  route 0.167ns (40.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y188       FDSE (Prop_fdse_C_Q)         0.148     3.077 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.103     3.180    main_crg_reset_counter[3]
    SLICE_X146Y188       LUT4 (Prop_lut4_I3_O)        0.099     3.279 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.064     3.343    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X146Y188       FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.689     2.929    
    SLICE_X146Y188       FDSE (Hold_fdse_C_CE)       -0.016     2.913    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.430    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y2   PLLE2_ADV/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X144Y188   FDPE_6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X144Y188   FDPE_7/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X147Y188   main_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X146Y188   main_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X146Y188   main_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X146Y188   main_crg_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y2   PLLE2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X144Y188   FDPE_6/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X144Y188   FDPE_6/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X144Y188   FDPE_7/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X144Y188   FDPE_7/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X147Y188   main_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X147Y188   main_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y188   main_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y188   main_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y188   main_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y188   main_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X144Y188   FDPE_6/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X144Y188   FDPE_6/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X144Y188   FDPE_7/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X144Y188   FDPE_7/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X147Y188   main_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X147Y188   main_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y188   main_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y188   main_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y188   main_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y188   main_crg_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl3_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_15_dat1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.376ns (19.836%)  route 5.561ns (80.164%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 9.318 - 8.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.386     1.386    eth_rx_clk
    SLICE_X104Y175       FDRE                                         r  builder_xilinxmultiregimpl3_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y175       FDRE (Prop_fdre_C_Q)         0.398     1.784 r  builder_xilinxmultiregimpl3_regs1_reg[0]/Q
                         net (fo=1, routed)           0.666     2.451    builder_xilinxmultiregimpl3_regs1[0]
    SLICE_X104Y176       LUT6 (Prop_lut6_I1_O)        0.232     2.683 r  FSM_onehot_builder_liteethmac_fsm0_state0[2]_i_5/O
                         net (fo=1, routed)           0.529     3.212    FSM_onehot_builder_liteethmac_fsm0_state0[2]_i_5_n_0
    SLICE_X103Y175       LUT4 (Prop_lut4_I0_O)        0.105     3.317 r  FSM_onehot_builder_liteethmac_fsm0_state0[2]_i_3/O
                         net (fo=17, routed)          0.556     3.873    main_basesoc_ethcore_mac_packetizer_source_ready
    SLICE_X101Y170       LUT4 (Prop_lut4_I0_O)        0.105     3.978 f  FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_5/O
                         net (fo=2, routed)           0.373     4.351    FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_5_n_0
    SLICE_X100Y170       LUT5 (Prop_lut5_I0_O)        0.105     4.456 r  FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_3/O
                         net (fo=9, routed)           0.554     5.010    FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_3_n_0
    SLICE_X101Y163       LUT4 (Prop_lut4_I1_O)        0.105     5.115 r  main_basesoc_ethcore_ip_tx_pipe_valid_source_param_ip_address[31]_i_1/O
                         net (fo=79, routed)          0.947     6.062    main_basesoc_ethcore_ip_tx_sink_sink_ready1
    SLICE_X111Y150       LUT6 (Prop_lut6_I4_O)        0.105     6.167 r  storage_15_reg_0_3_0_5_i_20/O
                         net (fo=5, routed)           0.273     6.440    main_basesoc_etherbone_tx_cdc_cdc_graycounter1_ce
    SLICE_X112Y150       LUT3 (Prop_lut3_I2_O)        0.105     6.545 r  storage_15_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.176     7.720    storage_15_reg_0_3_12_17/ADDRB1
    SLICE_X116Y147       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     7.836 r  storage_15_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.487     8.323    storage_15_dat10[14]
    SLICE_X117Y147       FDRE                                         r  storage_15_dat1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.318     9.318    eth_rx_clk
    SLICE_X117Y147       FDRE                                         r  storage_15_dat1_reg[14]/C
                         clock pessimism              0.000     9.318    
                         clock uncertainty           -0.035     9.282    
    SLICE_X117Y147       FDRE (Setup_fdre_C_D)       -0.237     9.045    storage_15_dat1_reg[14]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl3_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_15_dat1_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 1.379ns (19.805%)  route 5.584ns (80.195%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 9.300 - 8.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.386     1.386    eth_rx_clk
    SLICE_X104Y175       FDRE                                         r  builder_xilinxmultiregimpl3_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y175       FDRE (Prop_fdre_C_Q)         0.398     1.784 r  builder_xilinxmultiregimpl3_regs1_reg[0]/Q
                         net (fo=1, routed)           0.666     2.451    builder_xilinxmultiregimpl3_regs1[0]
    SLICE_X104Y176       LUT6 (Prop_lut6_I1_O)        0.232     2.683 r  FSM_onehot_builder_liteethmac_fsm0_state0[2]_i_5/O
                         net (fo=1, routed)           0.529     3.212    FSM_onehot_builder_liteethmac_fsm0_state0[2]_i_5_n_0
    SLICE_X103Y175       LUT4 (Prop_lut4_I0_O)        0.105     3.317 r  FSM_onehot_builder_liteethmac_fsm0_state0[2]_i_3/O
                         net (fo=17, routed)          0.556     3.873    main_basesoc_ethcore_mac_packetizer_source_ready
    SLICE_X101Y170       LUT4 (Prop_lut4_I0_O)        0.105     3.978 f  FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_5/O
                         net (fo=2, routed)           0.373     4.351    FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_5_n_0
    SLICE_X100Y170       LUT5 (Prop_lut5_I0_O)        0.105     4.456 r  FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_3/O
                         net (fo=9, routed)           0.554     5.010    FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_3_n_0
    SLICE_X101Y163       LUT4 (Prop_lut4_I1_O)        0.105     5.115 r  main_basesoc_ethcore_ip_tx_pipe_valid_source_param_ip_address[31]_i_1/O
                         net (fo=79, routed)          0.947     6.062    main_basesoc_ethcore_ip_tx_sink_sink_ready1
    SLICE_X111Y150       LUT6 (Prop_lut6_I4_O)        0.105     6.167 r  storage_15_reg_0_3_0_5_i_20/O
                         net (fo=5, routed)           0.273     6.440    main_basesoc_etherbone_tx_cdc_cdc_graycounter1_ce
    SLICE_X112Y150       LUT3 (Prop_lut3_I2_O)        0.105     6.545 r  storage_15_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.315     7.859    storage_15_reg_0_3_114_119/ADDRC1
    SLICE_X116Y155       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.119     7.978 r  storage_15_reg_0_3_114_119/RAMC/O
                         net (fo=1, routed)           0.371     8.349    storage_15_dat10[118]
    SLICE_X117Y155       FDRE                                         r  storage_15_dat1_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.300     9.300    eth_rx_clk
    SLICE_X117Y155       FDRE                                         r  storage_15_dat1_reg[118]/C
                         clock pessimism              0.065     9.365    
                         clock uncertainty           -0.035     9.330    
    SLICE_X117Y155       FDRE (Setup_fdre_C_D)       -0.235     9.095    storage_15_dat1_reg[118]
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl3_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_15_dat1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 1.375ns (19.796%)  route 5.571ns (80.204%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 9.318 - 8.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.386     1.386    eth_rx_clk
    SLICE_X104Y175       FDRE                                         r  builder_xilinxmultiregimpl3_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y175       FDRE (Prop_fdre_C_Q)         0.398     1.784 r  builder_xilinxmultiregimpl3_regs1_reg[0]/Q
                         net (fo=1, routed)           0.666     2.451    builder_xilinxmultiregimpl3_regs1[0]
    SLICE_X104Y176       LUT6 (Prop_lut6_I1_O)        0.232     2.683 r  FSM_onehot_builder_liteethmac_fsm0_state0[2]_i_5/O
                         net (fo=1, routed)           0.529     3.212    FSM_onehot_builder_liteethmac_fsm0_state0[2]_i_5_n_0
    SLICE_X103Y175       LUT4 (Prop_lut4_I0_O)        0.105     3.317 r  FSM_onehot_builder_liteethmac_fsm0_state0[2]_i_3/O
                         net (fo=17, routed)          0.556     3.873    main_basesoc_ethcore_mac_packetizer_source_ready
    SLICE_X101Y170       LUT4 (Prop_lut4_I0_O)        0.105     3.978 f  FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_5/O
                         net (fo=2, routed)           0.373     4.351    FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_5_n_0
    SLICE_X100Y170       LUT5 (Prop_lut5_I0_O)        0.105     4.456 r  FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_3/O
                         net (fo=9, routed)           0.554     5.010    FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_3_n_0
    SLICE_X101Y163       LUT4 (Prop_lut4_I1_O)        0.105     5.115 r  main_basesoc_ethcore_ip_tx_pipe_valid_source_param_ip_address[31]_i_1/O
                         net (fo=79, routed)          0.947     6.062    main_basesoc_ethcore_ip_tx_sink_sink_ready1
    SLICE_X111Y150       LUT6 (Prop_lut6_I4_O)        0.105     6.167 r  storage_15_reg_0_3_0_5_i_20/O
                         net (fo=5, routed)           0.273     6.440    main_basesoc_etherbone_tx_cdc_cdc_graycounter1_ce
    SLICE_X112Y150       LUT3 (Prop_lut3_I2_O)        0.105     6.545 r  storage_15_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.185     7.730    storage_15_reg_0_3_24_29/ADDRA1
    SLICE_X116Y145       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     7.845 r  storage_15_reg_0_3_24_29/RAMA/O
                         net (fo=1, routed)           0.487     8.332    storage_15_dat10[24]
    SLICE_X117Y145       FDRE                                         r  storage_15_dat1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.318     9.318    eth_rx_clk
    SLICE_X117Y145       FDRE                                         r  storage_15_dat1_reg[24]/C
                         clock pessimism              0.000     9.318    
                         clock uncertainty           -0.035     9.282    
    SLICE_X117Y145       FDRE (Setup_fdre_C_D)       -0.203     9.079    storage_15_dat1_reg[24]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 3.111ns (43.021%)  route 4.120ns (56.979%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 9.285 - 8.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.382     1.382    eth_rx_clk
    SLICE_X89Y155        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y155        FDRE (Prop_fdre_C_Q)         0.379     1.761 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/Q
                         net (fo=4, routed)           0.493     2.254    main_basesoc_ethcore_ip_rx_source_source_param_protocol[2]
    SLICE_X88Y156        LUT4 (Prop_lut4_I1_O)        0.105     2.359 r  builder_liteethudp_liteethudprx_state[1]_i_5/O
                         net (fo=3, routed)           0.354     2.714    builder_liteethudp_liteethudprx_state[1]_i_5_n_0
    SLICE_X88Y154        LUT6 (Prop_lut6_I0_O)        0.105     2.819 f  builder_liteethip_sel_ongoing[0]_i_2/O
                         net (fo=5, routed)           0.493     3.312    builder_liteethip_sel_ongoing[0]_i_1_n_0
    SLICE_X88Y152        LUT2 (Prop_lut2_I0_O)        0.125     3.437 r  storage_13_reg_i_19/O
                         net (fo=77, routed)          0.568     4.005    storage_13_reg_i_19_n_0
    SLICE_X89Y151        LUT2 (Prop_lut2_I0_O)        0.264     4.269 r  storage_14_reg_0_1_96_101_i_16/O
                         net (fo=1, routed)           0.000     4.269    storage_14_reg_0_1_96_101_i_16_n_0
    SLICE_X89Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.726 r  storage_14_reg_0_1_96_101_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.726    storage_14_reg_0_1_96_101_i_8_n_0
    SLICE_X89Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.824 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.824    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X89Y153        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.024 f  storage_13_reg_i_28/O[2]
                         net (fo=1, routed)           0.627     5.651    main_basesoc_ethcore_icmp_rx_source_source_param_length[12]
    SLICE_X88Y153        LUT4 (Prop_lut4_I3_O)        0.253     5.904 f  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.220     6.124    storage_13_reg_i_25_n_0
    SLICE_X88Y153        LUT6 (Prop_lut6_I4_O)        0.105     6.229 f  storage_13_reg_i_16/O
                         net (fo=111, routed)         0.450     6.679    storage_13_reg_i_16_n_0
    SLICE_X88Y152        LUT3 (Prop_lut3_I0_O)        0.105     6.784 f  storage_13_reg_i_20/O
                         net (fo=2, routed)           0.271     7.055    storage_13_reg_i_20_n_0
    SLICE_X90Y153        LUT6 (Prop_lut6_I0_O)        0.105     7.160 r  storage_13_reg_i_12/O
                         net (fo=6, routed)           0.643     7.803    p_502_in
    SLICE_X97Y149        LUT3 (Prop_lut3_I1_O)        0.105     7.908 r  main_basesoc_ethcore_icmp_echo_payload_fifo_level0[4]_i_6/O
                         net (fo=1, routed)           0.000     7.908    main_basesoc_ethcore_icmp_echo_payload_fifo_level0[4]_i_6_n_0
    SLICE_X97Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.348 r  main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.349    main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[4]_i_1_n_0
    SLICE_X97Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.614 r  main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.614    main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[7]_i_2_n_6
    SLICE_X97Y150        FDRE                                         r  main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.285     9.285    eth_rx_clk
    SLICE_X97Y150        FDRE                                         r  main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[6]/C
                         clock pessimism              0.065     9.350    
                         clock uncertainty           -0.035     9.315    
    SLICE_X97Y150        FDRE (Setup_fdre_C_D)        0.059     9.374    main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[6]
  -------------------------------------------------------------------
                         required time                          9.374    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl3_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_15_dat1_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 1.379ns (19.771%)  route 5.596ns (80.229%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 9.299 - 8.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.386     1.386    eth_rx_clk
    SLICE_X104Y175       FDRE                                         r  builder_xilinxmultiregimpl3_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y175       FDRE (Prop_fdre_C_Q)         0.398     1.784 r  builder_xilinxmultiregimpl3_regs1_reg[0]/Q
                         net (fo=1, routed)           0.666     2.451    builder_xilinxmultiregimpl3_regs1[0]
    SLICE_X104Y176       LUT6 (Prop_lut6_I1_O)        0.232     2.683 r  FSM_onehot_builder_liteethmac_fsm0_state0[2]_i_5/O
                         net (fo=1, routed)           0.529     3.212    FSM_onehot_builder_liteethmac_fsm0_state0[2]_i_5_n_0
    SLICE_X103Y175       LUT4 (Prop_lut4_I0_O)        0.105     3.317 r  FSM_onehot_builder_liteethmac_fsm0_state0[2]_i_3/O
                         net (fo=17, routed)          0.556     3.873    main_basesoc_ethcore_mac_packetizer_source_ready
    SLICE_X101Y170       LUT4 (Prop_lut4_I0_O)        0.105     3.978 f  FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_5/O
                         net (fo=2, routed)           0.373     4.351    FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_5_n_0
    SLICE_X100Y170       LUT5 (Prop_lut5_I0_O)        0.105     4.456 r  FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_3/O
                         net (fo=9, routed)           0.554     5.010    FSM_onehot_builder_liteethip_liteethiptx_fsm0_state[2]_i_3_n_0
    SLICE_X101Y163       LUT4 (Prop_lut4_I1_O)        0.105     5.115 r  main_basesoc_ethcore_ip_tx_pipe_valid_source_param_ip_address[31]_i_1/O
                         net (fo=79, routed)          0.947     6.062    main_basesoc_ethcore_ip_tx_sink_sink_ready1
    SLICE_X111Y150       LUT6 (Prop_lut6_I4_O)        0.105     6.167 r  storage_15_reg_0_3_0_5_i_20/O
                         net (fo=5, routed)           0.273     6.440    main_basesoc_etherbone_tx_cdc_cdc_graycounter1_ce
    SLICE_X112Y150       LUT3 (Prop_lut3_I2_O)        0.105     6.545 r  storage_15_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.207     7.752    storage_15_reg_0_3_90_95/ADDRC1
    SLICE_X116Y158       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.119     7.871 r  storage_15_reg_0_3_90_95/RAMC/O
                         net (fo=1, routed)           0.490     8.361    storage_15_dat10[94]
    SLICE_X117Y158       FDRE                                         r  storage_15_dat1_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.299     9.299    eth_rx_clk
    SLICE_X117Y158       FDRE                                         r  storage_15_dat1_reg[94]/C
                         clock pessimism              0.065     9.364    
                         clock uncertainty           -0.035     9.329    
    SLICE_X117Y158       FDRE (Setup_fdre_C_D)       -0.207     9.122    storage_15_dat1_reg[94]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 2.511ns (34.788%)  route 4.707ns (65.212%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 9.271 - 8.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.382     1.382    eth_rx_clk
    SLICE_X89Y155        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y155        FDRE (Prop_fdre_C_Q)         0.379     1.761 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/Q
                         net (fo=4, routed)           0.493     2.254    main_basesoc_ethcore_ip_rx_source_source_param_protocol[2]
    SLICE_X88Y156        LUT4 (Prop_lut4_I1_O)        0.105     2.359 r  builder_liteethudp_liteethudprx_state[1]_i_5/O
                         net (fo=3, routed)           0.354     2.714    builder_liteethudp_liteethudprx_state[1]_i_5_n_0
    SLICE_X88Y154        LUT6 (Prop_lut6_I0_O)        0.105     2.819 f  builder_liteethip_sel_ongoing[0]_i_2/O
                         net (fo=5, routed)           0.493     3.312    builder_liteethip_sel_ongoing[0]_i_1_n_0
    SLICE_X88Y152        LUT2 (Prop_lut2_I0_O)        0.125     3.437 r  storage_13_reg_i_19/O
                         net (fo=77, routed)          0.568     4.005    storage_13_reg_i_19_n_0
    SLICE_X89Y151        LUT2 (Prop_lut2_I0_O)        0.264     4.269 r  storage_14_reg_0_1_96_101_i_16/O
                         net (fo=1, routed)           0.000     4.269    storage_14_reg_0_1_96_101_i_16_n_0
    SLICE_X89Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.726 r  storage_14_reg_0_1_96_101_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.726    storage_14_reg_0_1_96_101_i_8_n_0
    SLICE_X89Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.824 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.824    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X89Y153        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.024 r  storage_13_reg_i_28/O[2]
                         net (fo=1, routed)           0.627     5.651    main_basesoc_ethcore_icmp_rx_source_source_param_length[12]
    SLICE_X88Y153        LUT4 (Prop_lut4_I3_O)        0.253     5.904 r  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.220     6.124    storage_13_reg_i_25_n_0
    SLICE_X88Y153        LUT6 (Prop_lut6_I4_O)        0.105     6.229 r  storage_13_reg_i_16/O
                         net (fo=111, routed)         0.562     6.791    storage_13_reg_i_16_n_0
    SLICE_X88Y151        LUT6 (Prop_lut6_I1_O)        0.105     6.896 r  main_basesoc_ethcore_mac_core_cdc_dout[11]_i_3/O
                         net (fo=3, routed)           0.601     7.497    main_basesoc_ethcore_mac_core_cdc_dout[11]_i_3_n_0
    SLICE_X88Y157        LUT6 (Prop_lut6_I1_O)        0.105     7.602 r  main_basesoc_ethcore_mac_core_cdc_dout[11]_i_1/O
                         net (fo=11, routed)          0.266     7.868    main_basesoc_ethcore_mac_core_cdc_asyncfifo_re
    SLICE_X88Y159        LUT3 (Prop_lut3_I2_O)        0.105     7.973 r  main_basesoc_ethcore_mac_core_cdc_graycounter1_q_binary[5]_i_1/O
                         net (fo=17, routed)          0.523     8.495    main_basesoc_ethcore_mac_core_cdc_graycounter1_ce
    SLICE_X88Y162        LUT4 (Prop_lut4_I1_O)        0.105     8.600 r  main_basesoc_ethcore_mac_core_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     8.600    main_basesoc_ethcore_mac_core_cdc_graycounter1_q_next[4]
    SLICE_X88Y162        FDRE                                         r  main_basesoc_ethcore_mac_core_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.271     9.271    eth_rx_clk
    SLICE_X88Y162        FDRE                                         r  main_basesoc_ethcore_mac_core_cdc_graycounter1_q_reg[4]/C
                         clock pessimism              0.080     9.351    
                         clock uncertainty           -0.035     9.316    
    SLICE_X88Y162        FDRE (Setup_fdre_C_D)        0.076     9.392    main_basesoc_ethcore_mac_core_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_adr1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.511ns (35.023%)  route 4.659ns (64.977%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 9.271 - 8.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.382     1.382    eth_rx_clk
    SLICE_X89Y155        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y155        FDRE (Prop_fdre_C_Q)         0.379     1.761 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/Q
                         net (fo=4, routed)           0.493     2.254    main_basesoc_ethcore_ip_rx_source_source_param_protocol[2]
    SLICE_X88Y156        LUT4 (Prop_lut4_I1_O)        0.105     2.359 r  builder_liteethudp_liteethudprx_state[1]_i_5/O
                         net (fo=3, routed)           0.354     2.714    builder_liteethudp_liteethudprx_state[1]_i_5_n_0
    SLICE_X88Y154        LUT6 (Prop_lut6_I0_O)        0.105     2.819 f  builder_liteethip_sel_ongoing[0]_i_2/O
                         net (fo=5, routed)           0.493     3.312    builder_liteethip_sel_ongoing[0]_i_1_n_0
    SLICE_X88Y152        LUT2 (Prop_lut2_I0_O)        0.125     3.437 r  storage_13_reg_i_19/O
                         net (fo=77, routed)          0.568     4.005    storage_13_reg_i_19_n_0
    SLICE_X89Y151        LUT2 (Prop_lut2_I0_O)        0.264     4.269 r  storage_14_reg_0_1_96_101_i_16/O
                         net (fo=1, routed)           0.000     4.269    storage_14_reg_0_1_96_101_i_16_n_0
    SLICE_X89Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.726 r  storage_14_reg_0_1_96_101_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.726    storage_14_reg_0_1_96_101_i_8_n_0
    SLICE_X89Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.824 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.824    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X89Y153        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.024 r  storage_13_reg_i_28/O[2]
                         net (fo=1, routed)           0.627     5.651    main_basesoc_ethcore_icmp_rx_source_source_param_length[12]
    SLICE_X88Y153        LUT4 (Prop_lut4_I3_O)        0.253     5.904 r  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.220     6.124    storage_13_reg_i_25_n_0
    SLICE_X88Y153        LUT6 (Prop_lut6_I4_O)        0.105     6.229 r  storage_13_reg_i_16/O
                         net (fo=111, routed)         0.562     6.791    storage_13_reg_i_16_n_0
    SLICE_X88Y151        LUT6 (Prop_lut6_I1_O)        0.105     6.896 r  main_basesoc_ethcore_mac_core_cdc_dout[11]_i_3/O
                         net (fo=3, routed)           0.601     7.497    main_basesoc_ethcore_mac_core_cdc_dout[11]_i_3_n_0
    SLICE_X88Y157        LUT6 (Prop_lut6_I1_O)        0.105     7.602 r  main_basesoc_ethcore_mac_core_cdc_dout[11]_i_1/O
                         net (fo=11, routed)          0.266     7.868    main_basesoc_ethcore_mac_core_cdc_asyncfifo_re
    SLICE_X88Y159        LUT3 (Prop_lut3_I2_O)        0.105     7.973 r  main_basesoc_ethcore_mac_core_cdc_graycounter1_q_binary[5]_i_1/O
                         net (fo=17, routed)          0.474     8.447    main_basesoc_ethcore_mac_core_cdc_graycounter1_ce
    SLICE_X89Y161        LUT3 (Prop_lut3_I2_O)        0.105     8.552 r  storage_12_adr1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.552    storage_12_adr1[1]_i_1_n_0
    SLICE_X89Y161        FDRE                                         r  storage_12_adr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.271     9.271    eth_rx_clk
    SLICE_X89Y161        FDRE                                         r  storage_12_adr1_reg[1]/C
                         clock pessimism              0.080     9.351    
                         clock uncertainty           -0.035     9.316    
    SLICE_X89Y161        FDRE (Setup_fdre_C_D)        0.030     9.346    storage_12_adr1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.346    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 2.512ns (34.797%)  route 4.707ns (65.203%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 9.271 - 8.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.382     1.382    eth_rx_clk
    SLICE_X89Y155        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y155        FDRE (Prop_fdre_C_Q)         0.379     1.761 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/Q
                         net (fo=4, routed)           0.493     2.254    main_basesoc_ethcore_ip_rx_source_source_param_protocol[2]
    SLICE_X88Y156        LUT4 (Prop_lut4_I1_O)        0.105     2.359 r  builder_liteethudp_liteethudprx_state[1]_i_5/O
                         net (fo=3, routed)           0.354     2.714    builder_liteethudp_liteethudprx_state[1]_i_5_n_0
    SLICE_X88Y154        LUT6 (Prop_lut6_I0_O)        0.105     2.819 f  builder_liteethip_sel_ongoing[0]_i_2/O
                         net (fo=5, routed)           0.493     3.312    builder_liteethip_sel_ongoing[0]_i_1_n_0
    SLICE_X88Y152        LUT2 (Prop_lut2_I0_O)        0.125     3.437 r  storage_13_reg_i_19/O
                         net (fo=77, routed)          0.568     4.005    storage_13_reg_i_19_n_0
    SLICE_X89Y151        LUT2 (Prop_lut2_I0_O)        0.264     4.269 r  storage_14_reg_0_1_96_101_i_16/O
                         net (fo=1, routed)           0.000     4.269    storage_14_reg_0_1_96_101_i_16_n_0
    SLICE_X89Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.726 r  storage_14_reg_0_1_96_101_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.726    storage_14_reg_0_1_96_101_i_8_n_0
    SLICE_X89Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.824 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.824    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X89Y153        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.024 r  storage_13_reg_i_28/O[2]
                         net (fo=1, routed)           0.627     5.651    main_basesoc_ethcore_icmp_rx_source_source_param_length[12]
    SLICE_X88Y153        LUT4 (Prop_lut4_I3_O)        0.253     5.904 r  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.220     6.124    storage_13_reg_i_25_n_0
    SLICE_X88Y153        LUT6 (Prop_lut6_I4_O)        0.105     6.229 r  storage_13_reg_i_16/O
                         net (fo=111, routed)         0.562     6.791    storage_13_reg_i_16_n_0
    SLICE_X88Y151        LUT6 (Prop_lut6_I1_O)        0.105     6.896 r  main_basesoc_ethcore_mac_core_cdc_dout[11]_i_3/O
                         net (fo=3, routed)           0.601     7.497    main_basesoc_ethcore_mac_core_cdc_dout[11]_i_3_n_0
    SLICE_X88Y157        LUT6 (Prop_lut6_I1_O)        0.105     7.602 r  main_basesoc_ethcore_mac_core_cdc_dout[11]_i_1/O
                         net (fo=11, routed)          0.266     7.868    main_basesoc_ethcore_mac_core_cdc_asyncfifo_re
    SLICE_X88Y159        LUT3 (Prop_lut3_I2_O)        0.105     7.973 r  main_basesoc_ethcore_mac_core_cdc_graycounter1_q_binary[5]_i_1/O
                         net (fo=17, routed)          0.523     8.495    main_basesoc_ethcore_mac_core_cdc_graycounter1_ce
    SLICE_X88Y162        LUT3 (Prop_lut3_I2_O)        0.106     8.601 r  main_basesoc_ethcore_mac_core_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.000     8.601    main_basesoc_ethcore_mac_core_cdc_graycounter1_q[5]_i_1_n_0
    SLICE_X88Y162        FDRE                                         r  main_basesoc_ethcore_mac_core_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.271     9.271    eth_rx_clk
    SLICE_X88Y162        FDRE                                         r  main_basesoc_ethcore_mac_core_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.080     9.351    
                         clock uncertainty           -0.035     9.316    
    SLICE_X88Y162        FDRE (Setup_fdre_C_D)        0.106     9.422    main_basesoc_ethcore_mac_core_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.422    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 3.046ns (42.504%)  route 4.120ns (57.496%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 9.285 - 8.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.382     1.382    eth_rx_clk
    SLICE_X89Y155        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y155        FDRE (Prop_fdre_C_Q)         0.379     1.761 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/Q
                         net (fo=4, routed)           0.493     2.254    main_basesoc_ethcore_ip_rx_source_source_param_protocol[2]
    SLICE_X88Y156        LUT4 (Prop_lut4_I1_O)        0.105     2.359 r  builder_liteethudp_liteethudprx_state[1]_i_5/O
                         net (fo=3, routed)           0.354     2.714    builder_liteethudp_liteethudprx_state[1]_i_5_n_0
    SLICE_X88Y154        LUT6 (Prop_lut6_I0_O)        0.105     2.819 f  builder_liteethip_sel_ongoing[0]_i_2/O
                         net (fo=5, routed)           0.493     3.312    builder_liteethip_sel_ongoing[0]_i_1_n_0
    SLICE_X88Y152        LUT2 (Prop_lut2_I0_O)        0.125     3.437 r  storage_13_reg_i_19/O
                         net (fo=77, routed)          0.568     4.005    storage_13_reg_i_19_n_0
    SLICE_X89Y151        LUT2 (Prop_lut2_I0_O)        0.264     4.269 r  storage_14_reg_0_1_96_101_i_16/O
                         net (fo=1, routed)           0.000     4.269    storage_14_reg_0_1_96_101_i_16_n_0
    SLICE_X89Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.726 r  storage_14_reg_0_1_96_101_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.726    storage_14_reg_0_1_96_101_i_8_n_0
    SLICE_X89Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.824 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.824    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X89Y153        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.024 f  storage_13_reg_i_28/O[2]
                         net (fo=1, routed)           0.627     5.651    main_basesoc_ethcore_icmp_rx_source_source_param_length[12]
    SLICE_X88Y153        LUT4 (Prop_lut4_I3_O)        0.253     5.904 f  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.220     6.124    storage_13_reg_i_25_n_0
    SLICE_X88Y153        LUT6 (Prop_lut6_I4_O)        0.105     6.229 f  storage_13_reg_i_16/O
                         net (fo=111, routed)         0.450     6.679    storage_13_reg_i_16_n_0
    SLICE_X88Y152        LUT3 (Prop_lut3_I0_O)        0.105     6.784 f  storage_13_reg_i_20/O
                         net (fo=2, routed)           0.271     7.055    storage_13_reg_i_20_n_0
    SLICE_X90Y153        LUT6 (Prop_lut6_I0_O)        0.105     7.160 r  storage_13_reg_i_12/O
                         net (fo=6, routed)           0.643     7.803    p_502_in
    SLICE_X97Y149        LUT3 (Prop_lut3_I1_O)        0.105     7.908 r  main_basesoc_ethcore_icmp_echo_payload_fifo_level0[4]_i_6/O
                         net (fo=1, routed)           0.000     7.908    main_basesoc_ethcore_icmp_echo_payload_fifo_level0[4]_i_6_n_0
    SLICE_X97Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.348 r  main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.349    main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[4]_i_1_n_0
    SLICE_X97Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.549 r  main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.549    main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[7]_i_2_n_5
    SLICE_X97Y150        FDRE                                         r  main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.285     9.285    eth_rx_clk
    SLICE_X97Y150        FDRE                                         r  main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[7]/C
                         clock pessimism              0.065     9.350    
                         clock uncertainty           -0.035     9.315    
    SLICE_X97Y150        FDRE (Setup_fdre_C_D)        0.059     9.374    main_basesoc_ethcore_icmp_echo_payload_fifo_level0_reg[7]
  -------------------------------------------------------------------
                         required time                          9.374    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_adr1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 2.514ns (35.050%)  route 4.659ns (64.950%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 9.271 - 8.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.382     1.382    eth_rx_clk
    SLICE_X89Y155        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y155        FDRE (Prop_fdre_C_Q)         0.379     1.761 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[74]/Q
                         net (fo=4, routed)           0.493     2.254    main_basesoc_ethcore_ip_rx_source_source_param_protocol[2]
    SLICE_X88Y156        LUT4 (Prop_lut4_I1_O)        0.105     2.359 r  builder_liteethudp_liteethudprx_state[1]_i_5/O
                         net (fo=3, routed)           0.354     2.714    builder_liteethudp_liteethudprx_state[1]_i_5_n_0
    SLICE_X88Y154        LUT6 (Prop_lut6_I0_O)        0.105     2.819 f  builder_liteethip_sel_ongoing[0]_i_2/O
                         net (fo=5, routed)           0.493     3.312    builder_liteethip_sel_ongoing[0]_i_1_n_0
    SLICE_X88Y152        LUT2 (Prop_lut2_I0_O)        0.125     3.437 r  storage_13_reg_i_19/O
                         net (fo=77, routed)          0.568     4.005    storage_13_reg_i_19_n_0
    SLICE_X89Y151        LUT2 (Prop_lut2_I0_O)        0.264     4.269 r  storage_14_reg_0_1_96_101_i_16/O
                         net (fo=1, routed)           0.000     4.269    storage_14_reg_0_1_96_101_i_16_n_0
    SLICE_X89Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.726 r  storage_14_reg_0_1_96_101_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.726    storage_14_reg_0_1_96_101_i_8_n_0
    SLICE_X89Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.824 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.824    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X89Y153        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.024 r  storage_13_reg_i_28/O[2]
                         net (fo=1, routed)           0.627     5.651    main_basesoc_ethcore_icmp_rx_source_source_param_length[12]
    SLICE_X88Y153        LUT4 (Prop_lut4_I3_O)        0.253     5.904 r  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.220     6.124    storage_13_reg_i_25_n_0
    SLICE_X88Y153        LUT6 (Prop_lut6_I4_O)        0.105     6.229 r  storage_13_reg_i_16/O
                         net (fo=111, routed)         0.562     6.791    storage_13_reg_i_16_n_0
    SLICE_X88Y151        LUT6 (Prop_lut6_I1_O)        0.105     6.896 r  main_basesoc_ethcore_mac_core_cdc_dout[11]_i_3/O
                         net (fo=3, routed)           0.601     7.497    main_basesoc_ethcore_mac_core_cdc_dout[11]_i_3_n_0
    SLICE_X88Y157        LUT6 (Prop_lut6_I1_O)        0.105     7.602 r  main_basesoc_ethcore_mac_core_cdc_dout[11]_i_1/O
                         net (fo=11, routed)          0.266     7.868    main_basesoc_ethcore_mac_core_cdc_asyncfifo_re
    SLICE_X88Y159        LUT3 (Prop_lut3_I2_O)        0.105     7.973 r  main_basesoc_ethcore_mac_core_cdc_graycounter1_q_binary[5]_i_1/O
                         net (fo=17, routed)          0.474     8.447    main_basesoc_ethcore_mac_core_cdc_graycounter1_ce
    SLICE_X89Y161        LUT4 (Prop_lut4_I3_O)        0.108     8.555 r  storage_12_adr1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.555    storage_12_adr1[2]_i_1_n_0
    SLICE_X89Y161        FDRE                                         r  storage_12_adr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.271     9.271    eth_rx_clk
    SLICE_X89Y161        FDRE                                         r  storage_12_adr1_reg[2]/C
                         clock pessimism              0.080     9.351    
                         clock uncertainty           -0.035     9.316    
    SLICE_X89Y161        FDRE (Setup_fdre_C_D)        0.069     9.385    storage_12_adr1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  0.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_rx_converter_source_param_dst_port_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_3_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.594     0.594    eth_rx_clk
    SLICE_X109Y147       FDRE                                         r  main_basesoc_etherbone_rx_converter_source_param_dst_port_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y147       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  main_basesoc_etherbone_rx_converter_source_param_dst_port_reg[10]/Q
                         net (fo=1, routed)           0.055     0.790    storage_16_reg_0_3_66_71/DIA0
    SLICE_X108Y147       RAMD32                                       r  storage_16_reg_0_3_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.865     0.865    storage_16_reg_0_3_66_71/WCLK
    SLICE_X108Y147       RAMD32                                       r  storage_16_reg_0_3_66_71/RAMA/CLK
                         clock pessimism             -0.258     0.607    
    SLICE_X108Y147       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.754    storage_16_reg_0_3_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.589     0.589    eth_rx_clk
    SLICE_X121Y153       FDRE                                         r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y153       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[22]/Q
                         net (fo=1, routed)           0.055     0.785    storage_16_reg_0_3_18_23/DIA0
    SLICE_X120Y153       RAMD32                                       r  storage_16_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.860     0.860    storage_16_reg_0_3_18_23/WCLK
    SLICE_X120Y153       RAMD32                                       r  storage_16_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.258     0.602    
    SLICE_X120Y153       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.749    storage_16_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_icmp_tx_packetizer_sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_ip_tx_pipe_valid_source_payload_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.226ns (50.606%)  route 0.221ns (49.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.583     0.583    eth_rx_clk
    SLICE_X93Y149        FDRE                                         r  main_basesoc_ethcore_icmp_tx_packetizer_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.128     0.711 r  main_basesoc_ethcore_icmp_tx_packetizer_sr_reg[15]/Q
                         net (fo=1, routed)           0.221     0.931    in10[7]
    SLICE_X100Y150       LUT6 (Prop_lut6_I2_O)        0.098     1.029 r  main_basesoc_ethcore_ip_tx_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.029    main_basesoc_ethcore_ip_crossbar_source_payload_data[7]
    SLICE_X100Y150       FDRE                                         r  main_basesoc_ethcore_ip_tx_pipe_valid_source_payload_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.851     0.851    eth_rx_clk
    SLICE_X100Y150       FDRE                                         r  main_basesoc_ethcore_ip_tx_pipe_valid_source_payload_data_reg[7]/C
                         clock pessimism              0.000     0.851    
    SLICE_X100Y150       FDRE (Hold_fdre_C_D)         0.121     0.972    main_basesoc_ethcore_ip_tx_pipe_valid_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.523%)  route 0.113ns (44.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.590     0.590    eth_rx_clk
    SLICE_X119Y151       FDRE                                         r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y151       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[34]/Q
                         net (fo=1, routed)           0.113     0.844    storage_16_reg_0_3_24_29/DIC0
    SLICE_X120Y151       RAMD32                                       r  storage_16_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.861     0.861    storage_16_reg_0_3_24_29/WCLK
    SLICE_X120Y151       RAMD32                                       r  storage_16_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.234     0.627    
    SLICE_X120Y151       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.771    storage_16_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_tx_packetizer_sr_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_tx_packetizer_sr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.860%)  route 0.239ns (65.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.589     0.589    eth_rx_clk
    SLICE_X113Y152       FDRE                                         r  main_basesoc_ethcore_tx_packetizer_sr_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDRE (Prop_fdre_C_Q)         0.128     0.717 r  main_basesoc_ethcore_tx_packetizer_sr_reg[35]/Q
                         net (fo=1, routed)           0.239     0.956    main_basesoc_ethcore_tx_packetizer_sr_reg_n_0_[35]
    SLICE_X110Y148       FDRE                                         r  main_basesoc_ethcore_tx_packetizer_sr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.865     0.865    eth_rx_clk
    SLICE_X110Y148       FDRE                                         r  main_basesoc_ethcore_tx_packetizer_sr_reg[27]/C
                         clock pessimism              0.000     0.865    
    SLICE_X110Y148       FDRE (Hold_fdre_C_D)         0.018     0.883    main_basesoc_ethcore_tx_packetizer_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_rx_depacketizer_sr_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_etherbone_rx_converter_source_param_length_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.312ns (70.783%)  route 0.129ns (29.217%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.592     0.592    eth_rx_clk
    SLICE_X107Y149       FDRE                                         r  main_basesoc_ethcore_rx_depacketizer_sr_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  main_basesoc_ethcore_rx_depacketizer_sr_reg[32]/Q
                         net (fo=3, routed)           0.128     0.861    main_basesoc_ethcore_rx_depacketizer_source_param_length[8]
    SLICE_X106Y149       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.978 r  main_basesoc_etherbone_rx_converter_source_param_length_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.978    main_basesoc_etherbone_rx_converter_source_param_length_reg[9]_i_1_n_0
    SLICE_X106Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.032 r  main_basesoc_etherbone_rx_converter_source_param_length_reg[13]_i_1/O[0]
                         net (fo=3, routed)           0.000     1.032    main_basesoc_ethcore_rx_source_source_param_length[10]
    SLICE_X106Y150       FDRE                                         r  main_basesoc_etherbone_rx_converter_source_param_length_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.857     0.857    eth_rx_clk
    SLICE_X106Y150       FDRE                                         r  main_basesoc_etherbone_rx_converter_source_param_length_reg[10]/C
                         clock pessimism              0.000     0.857    
    SLICE_X106Y150       FDRE (Hold_fdre_C_D)         0.102     0.959    main_basesoc_etherbone_rx_converter_source_param_length_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_rx_converter_source_param_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_3_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.069%)  route 0.120ns (45.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.592     0.592    eth_rx_clk
    SLICE_X106Y148       FDRE                                         r  main_basesoc_etherbone_rx_converter_source_param_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y148       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  main_basesoc_etherbone_rx_converter_source_param_length_reg[4]/Q
                         net (fo=1, routed)           0.120     0.852    storage_16_reg_0_3_108_113/DIA0
    SLICE_X108Y149       RAMD32                                       r  storage_16_reg_0_3_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.865     0.865    storage_16_reg_0_3_108_113/WCLK
    SLICE_X108Y149       RAMD32                                       r  storage_16_reg_0_3_108_113/RAMA/CLK
                         clock pessimism             -0.234     0.631    
    SLICE_X108Y149       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.778    storage_16_reg_0_3_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.163%)  route 0.119ns (45.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.589     0.589    eth_rx_clk
    SLICE_X122Y155       FDRE                                         r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[0]/Q
                         net (fo=1, routed)           0.119     0.849    storage_16_reg_0_3_0_5/DIA0
    SLICE_X124Y156       RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.860     0.860    storage_16_reg_0_3_0_5/WCLK
    SLICE_X124Y156       RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.627    
    SLICE_X124Y156       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.774    storage_16_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.676%)  route 0.117ns (45.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.589     0.589    eth_rx_clk
    SLICE_X123Y154       FDRE                                         r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y154       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[12]/Q
                         net (fo=1, routed)           0.117     0.847    storage_16_reg_0_3_6_11/DIC0
    SLICE_X124Y155       RAMD32                                       r  storage_16_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.860     0.860    storage_16_reg_0_3_6_11/WCLK
    SLICE_X124Y155       RAMD32                                       r  storage_16_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.234     0.627    
    SLICE_X124Y155       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.771    storage_16_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.589     0.589    eth_rx_clk
    SLICE_X121Y153       FDRE                                         r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y153       FDRE (Prop_fdre_C_Q)         0.128     0.717 r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[26]/Q
                         net (fo=1, routed)           0.057     0.774    storage_16_reg_0_3_18_23/DIC0
    SLICE_X120Y153       RAMD32                                       r  storage_16_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.860     0.860    storage_16_reg_0_3_18_23/WCLK
    SLICE_X120Y153       RAMD32                                       r  storage_16_reg_0_3_18_23/RAMC/CLK
                         clock pessimism             -0.258     0.602    
    SLICE_X120Y153       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     0.692    storage_16_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y60    storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X5Y60    storage_13_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y232   IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y231   IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y227   IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y224   IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y223   IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X115Y177  FDPE_12/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X115Y177  FDPE_13/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y166  mem_1_reg_0_1_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  builder_liteethphyrgmii_pll_fb
  To Clock:  builder_liteethphyrgmii_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_liteethphyrgmii_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_clkout0
  To Clock:  main_ethphy_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1   BUFG_5/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_clkout1
  To Clock:  main_ethphy_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_clkout1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         8.000       6.408      BUFGCTRL_X0Y5   BUFG_6/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y219   ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_dat1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.080ns (29.685%)  route 4.927ns (70.315%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 9.273 - 8.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.398     1.398    eth_tx_clk
    SLICE_X104Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y182       FDRE (Prop_fdre_C_Q)         0.433     1.831 f  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           0.704     2.535    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid
    SLICE_X103Y181       LUT3 (Prop_lut3_I0_O)        0.105     2.640 f  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=5, routed)           0.374     3.015    main_basesoc_ethcore_mac_core_tx_crc_source_valid
    SLICE_X102Y182       LUT4 (Prop_lut4_I2_O)        0.106     3.121 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_3/O
                         net (fo=9, routed)           0.902     4.023    main_basesoc_ethcore_mac_core_tx_preamble_sink_ready
    SLICE_X104Y181       LUT3 (Prop_lut3_I1_O)        0.303     4.326 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.708     5.033    main_basesoc_ethcore_mac_core_tx_padding_source_ready
    SLICE_X106Y177       LUT5 (Prop_lut5_I3_O)        0.285     5.318 f  storage_10_reg_0_31_0_5_i_26/O
                         net (fo=3, routed)           0.474     5.792    storage_10_reg_0_31_0_5_i_26_n_0
    SLICE_X105Y176       LUT2 (Prop_lut2_I1_O)        0.290     6.082 r  storage_10_reg_0_31_0_5_i_25/O
                         net (fo=10, routed)          0.465     6.548    storage_10_reg_0_31_0_5_i_25_n_0
    SLICE_X103Y176       LUT3 (Prop_lut3_I1_O)        0.271     6.819 r  storage_10_reg_0_31_0_5_i_10/O
                         net (fo=13, routed)          0.835     7.654    storage_10_reg_0_31_0_5/ADDRA2
    SLICE_X98Y176        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.287     7.941 r  storage_10_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.464     8.405    storage_10_dat10[0]
    SLICE_X99Y176        FDRE                                         r  storage_10_dat1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.273     9.273    eth_tx_clk
    SLICE_X99Y176        FDRE                                         r  storage_10_dat1_reg[0]/C
                         clock pessimism              0.066     9.339    
                         clock uncertainty           -0.058     9.282    
    SLICE_X99Y176        FDRE (Setup_fdre_C_D)       -0.234     9.048    storage_10_dat1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_dat1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.081ns (30.589%)  route 4.722ns (69.411%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 9.273 - 8.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.398     1.398    eth_tx_clk
    SLICE_X104Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y182       FDRE (Prop_fdre_C_Q)         0.433     1.831 f  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           0.704     2.535    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid
    SLICE_X103Y181       LUT3 (Prop_lut3_I0_O)        0.105     2.640 f  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=5, routed)           0.374     3.015    main_basesoc_ethcore_mac_core_tx_crc_source_valid
    SLICE_X102Y182       LUT4 (Prop_lut4_I2_O)        0.106     3.121 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_3/O
                         net (fo=9, routed)           0.902     4.023    main_basesoc_ethcore_mac_core_tx_preamble_sink_ready
    SLICE_X104Y181       LUT3 (Prop_lut3_I1_O)        0.303     4.326 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.708     5.033    main_basesoc_ethcore_mac_core_tx_padding_source_ready
    SLICE_X106Y177       LUT5 (Prop_lut5_I3_O)        0.285     5.318 f  storage_10_reg_0_31_0_5_i_26/O
                         net (fo=3, routed)           0.474     5.792    storage_10_reg_0_31_0_5_i_26_n_0
    SLICE_X105Y176       LUT2 (Prop_lut2_I1_O)        0.290     6.082 r  storage_10_reg_0_31_0_5_i_25/O
                         net (fo=10, routed)          0.465     6.548    storage_10_reg_0_31_0_5_i_25_n_0
    SLICE_X103Y176       LUT3 (Prop_lut3_I1_O)        0.271     6.819 r  storage_10_reg_0_31_0_5_i_10/O
                         net (fo=13, routed)          0.836     7.655    storage_10_reg_0_31_0_5/ADDRB2
    SLICE_X98Y176        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.288     7.943 r  storage_10_reg_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.259     8.201    storage_10_dat10[2]
    SLICE_X97Y176        FDRE                                         r  storage_10_dat1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.273     9.273    eth_tx_clk
    SLICE_X97Y176        FDRE                                         r  storage_10_dat1_reg[2]/C
                         clock pessimism              0.066     9.339    
                         clock uncertainty           -0.058     9.282    
    SLICE_X97Y176        FDRE (Setup_fdre_C_D)       -0.202     9.080    storage_10_dat1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_dat1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 1.895ns (27.254%)  route 5.058ns (72.746%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 9.273 - 8.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.398     1.398    eth_tx_clk
    SLICE_X104Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y182       FDRE (Prop_fdre_C_Q)         0.433     1.831 f  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           0.704     2.535    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid
    SLICE_X103Y181       LUT3 (Prop_lut3_I0_O)        0.105     2.640 f  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=5, routed)           0.374     3.015    main_basesoc_ethcore_mac_core_tx_crc_source_valid
    SLICE_X102Y182       LUT4 (Prop_lut4_I2_O)        0.106     3.121 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_3/O
                         net (fo=9, routed)           0.902     4.023    main_basesoc_ethcore_mac_core_tx_preamble_sink_ready
    SLICE_X104Y181       LUT3 (Prop_lut3_I1_O)        0.303     4.326 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.708     5.033    main_basesoc_ethcore_mac_core_tx_padding_source_ready
    SLICE_X106Y177       LUT5 (Prop_lut5_I3_O)        0.285     5.318 f  storage_10_reg_0_31_0_5_i_26/O
                         net (fo=3, routed)           0.474     5.792    storage_10_reg_0_31_0_5_i_26_n_0
    SLICE_X105Y176       LUT2 (Prop_lut2_I1_O)        0.290     6.082 r  storage_10_reg_0_31_0_5_i_25/O
                         net (fo=10, routed)          0.465     6.548    storage_10_reg_0_31_0_5_i_25_n_0
    SLICE_X103Y176       LUT2 (Prop_lut2_I1_O)        0.268     6.816 r  storage_10_reg_0_31_0_5_i_11/O
                         net (fo=13, routed)          0.943     7.759    storage_10_reg_0_31_0_5/ADDRC1
    SLICE_X98Y176        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.105     7.864 r  storage_10_reg_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.487     8.351    storage_10_dat10[5]
    SLICE_X99Y176        FDRE                                         r  storage_10_dat1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.273     9.273    eth_tx_clk
    SLICE_X99Y176        FDRE                                         r  storage_10_dat1_reg[5]/C
                         clock pessimism              0.066     9.339    
                         clock uncertainty           -0.058     9.282    
    SLICE_X99Y176        FDRE (Setup_fdre_C_D)       -0.044     9.238    storage_10_dat1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.238    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_dat1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 2.060ns (29.766%)  route 4.861ns (70.234%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 9.280 - 8.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.398     1.398    eth_tx_clk
    SLICE_X104Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y182       FDRE (Prop_fdre_C_Q)         0.433     1.831 f  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           0.704     2.535    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid
    SLICE_X103Y181       LUT3 (Prop_lut3_I0_O)        0.105     2.640 f  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=5, routed)           0.374     3.015    main_basesoc_ethcore_mac_core_tx_crc_source_valid
    SLICE_X102Y182       LUT4 (Prop_lut4_I2_O)        0.106     3.121 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_3/O
                         net (fo=9, routed)           0.902     4.023    main_basesoc_ethcore_mac_core_tx_preamble_sink_ready
    SLICE_X104Y181       LUT3 (Prop_lut3_I1_O)        0.303     4.326 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.708     5.033    main_basesoc_ethcore_mac_core_tx_padding_source_ready
    SLICE_X106Y177       LUT5 (Prop_lut5_I3_O)        0.285     5.318 f  storage_10_reg_0_31_0_5_i_26/O
                         net (fo=3, routed)           0.474     5.792    storage_10_reg_0_31_0_5_i_26_n_0
    SLICE_X105Y176       LUT2 (Prop_lut2_I1_O)        0.290     6.082 r  storage_10_reg_0_31_0_5_i_25/O
                         net (fo=10, routed)          0.465     6.548    storage_10_reg_0_31_0_5_i_25_n_0
    SLICE_X103Y176       LUT3 (Prop_lut3_I1_O)        0.271     6.819 r  storage_10_reg_0_31_0_5_i_10/O
                         net (fo=13, routed)          0.836     7.655    storage_10_reg_0_31_6_11/ADDRC2
    SLICE_X102Y176       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.267     7.922 r  storage_10_reg_0_31_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.397     8.319    storage_10_dat10[11]
    SLICE_X103Y177       FDRE                                         r  storage_10_dat1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.280     9.280    eth_tx_clk
    SLICE_X103Y177       FDRE                                         r  storage_10_dat1_reg[11]/C
                         clock pessimism              0.066     9.346    
                         clock uncertainty           -0.058     9.289    
    SLICE_X103Y177       FDRE (Setup_fdre_C_D)       -0.047     9.242    storage_10_dat1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.242    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_dat1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 1.906ns (28.786%)  route 4.715ns (71.214%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 9.280 - 8.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.398     1.398    eth_tx_clk
    SLICE_X104Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y182       FDRE (Prop_fdre_C_Q)         0.433     1.831 f  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           0.704     2.535    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid
    SLICE_X103Y181       LUT3 (Prop_lut3_I0_O)        0.105     2.640 f  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=5, routed)           0.374     3.015    main_basesoc_ethcore_mac_core_tx_crc_source_valid
    SLICE_X102Y182       LUT4 (Prop_lut4_I2_O)        0.106     3.121 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_3/O
                         net (fo=9, routed)           0.902     4.023    main_basesoc_ethcore_mac_core_tx_preamble_sink_ready
    SLICE_X104Y181       LUT3 (Prop_lut3_I1_O)        0.303     4.326 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.708     5.033    main_basesoc_ethcore_mac_core_tx_padding_source_ready
    SLICE_X106Y177       LUT5 (Prop_lut5_I3_O)        0.285     5.318 f  storage_10_reg_0_31_0_5_i_26/O
                         net (fo=3, routed)           0.474     5.792    storage_10_reg_0_31_0_5_i_26_n_0
    SLICE_X105Y176       LUT2 (Prop_lut2_I1_O)        0.290     6.082 r  storage_10_reg_0_31_0_5_i_25/O
                         net (fo=10, routed)          0.465     6.548    storage_10_reg_0_31_0_5_i_25_n_0
    SLICE_X103Y176       LUT2 (Prop_lut2_I1_O)        0.268     6.816 r  storage_10_reg_0_31_0_5_i_11/O
                         net (fo=13, routed)          0.831     7.647    storage_10_reg_0_31_6_11/ADDRB1
    SLICE_X102Y176       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     7.763 r  storage_10_reg_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.257     8.020    storage_10_dat10[8]
    SLICE_X103Y177       FDRE                                         r  storage_10_dat1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.280     9.280    eth_tx_clk
    SLICE_X103Y177       FDRE                                         r  storage_10_dat1_reg[8]/C
                         clock pessimism              0.066     9.346    
                         clock uncertainty           -0.058     9.289    
    SLICE_X103Y177       FDRE (Setup_fdre_C_D)       -0.237     9.052    storage_10_dat1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_dat1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 1.909ns (28.812%)  route 4.717ns (71.188%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 9.273 - 8.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.398     1.398    eth_tx_clk
    SLICE_X104Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y182       FDRE (Prop_fdre_C_Q)         0.433     1.831 f  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           0.704     2.535    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid
    SLICE_X103Y181       LUT3 (Prop_lut3_I0_O)        0.105     2.640 f  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=5, routed)           0.374     3.015    main_basesoc_ethcore_mac_core_tx_crc_source_valid
    SLICE_X102Y182       LUT4 (Prop_lut4_I2_O)        0.106     3.121 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_3/O
                         net (fo=9, routed)           0.902     4.023    main_basesoc_ethcore_mac_core_tx_preamble_sink_ready
    SLICE_X104Y181       LUT3 (Prop_lut3_I1_O)        0.303     4.326 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.708     5.033    main_basesoc_ethcore_mac_core_tx_padding_source_ready
    SLICE_X106Y177       LUT5 (Prop_lut5_I3_O)        0.285     5.318 f  storage_10_reg_0_31_0_5_i_26/O
                         net (fo=3, routed)           0.474     5.792    storage_10_reg_0_31_0_5_i_26_n_0
    SLICE_X105Y176       LUT2 (Prop_lut2_I1_O)        0.290     6.082 r  storage_10_reg_0_31_0_5_i_25/O
                         net (fo=10, routed)          0.465     6.548    storage_10_reg_0_31_0_5_i_25_n_0
    SLICE_X103Y176       LUT2 (Prop_lut2_I1_O)        0.268     6.816 r  storage_10_reg_0_31_0_5_i_11/O
                         net (fo=13, routed)          0.943     7.759    storage_10_reg_0_31_0_5/ADDRC1
    SLICE_X98Y176        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.119     7.878 r  storage_10_reg_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.146     8.024    storage_10_dat10[4]
    SLICE_X99Y176        FDRE                                         r  storage_10_dat1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.273     9.273    eth_tx_clk
    SLICE_X99Y176        FDRE                                         r  storage_10_dat1_reg[4]/C
                         clock pessimism              0.066     9.339    
                         clock uncertainty           -0.058     9.282    
    SLICE_X99Y176        FDRE (Setup_fdre_C_D)       -0.195     9.087    storage_10_dat1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_dat1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 2.060ns (30.538%)  route 4.686ns (69.462%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 9.273 - 8.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.398     1.398    eth_tx_clk
    SLICE_X104Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y182       FDRE (Prop_fdre_C_Q)         0.433     1.831 f  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           0.704     2.535    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid
    SLICE_X103Y181       LUT3 (Prop_lut3_I0_O)        0.105     2.640 f  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=5, routed)           0.374     3.015    main_basesoc_ethcore_mac_core_tx_crc_source_valid
    SLICE_X102Y182       LUT4 (Prop_lut4_I2_O)        0.106     3.121 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_3/O
                         net (fo=9, routed)           0.902     4.023    main_basesoc_ethcore_mac_core_tx_preamble_sink_ready
    SLICE_X104Y181       LUT3 (Prop_lut3_I1_O)        0.303     4.326 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.708     5.033    main_basesoc_ethcore_mac_core_tx_padding_source_ready
    SLICE_X106Y177       LUT5 (Prop_lut5_I3_O)        0.285     5.318 f  storage_10_reg_0_31_0_5_i_26/O
                         net (fo=3, routed)           0.474     5.792    storage_10_reg_0_31_0_5_i_26_n_0
    SLICE_X105Y176       LUT2 (Prop_lut2_I1_O)        0.290     6.082 r  storage_10_reg_0_31_0_5_i_25/O
                         net (fo=10, routed)          0.465     6.548    storage_10_reg_0_31_0_5_i_25_n_0
    SLICE_X103Y176       LUT3 (Prop_lut3_I1_O)        0.271     6.819 r  storage_10_reg_0_31_0_5_i_10/O
                         net (fo=13, routed)          0.835     7.654    storage_10_reg_0_31_0_5/ADDRA2
    SLICE_X98Y176        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.267     7.921 r  storage_10_reg_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.223     8.144    storage_10_dat10[1]
    SLICE_X99Y176        FDRE                                         r  storage_10_dat1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.273     9.273    eth_tx_clk
    SLICE_X99Y176        FDRE                                         r  storage_10_dat1_reg[1]/C
                         clock pessimism              0.066     9.339    
                         clock uncertainty           -0.058     9.282    
    SLICE_X99Y176        FDRE (Setup_fdre_C_D)       -0.073     9.209    storage_10_dat1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_dat1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 2.060ns (30.406%)  route 4.715ns (69.594%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 9.273 - 8.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.398     1.398    eth_tx_clk
    SLICE_X104Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y182       FDRE (Prop_fdre_C_Q)         0.433     1.831 f  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           0.704     2.535    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid
    SLICE_X103Y181       LUT3 (Prop_lut3_I0_O)        0.105     2.640 f  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=5, routed)           0.374     3.015    main_basesoc_ethcore_mac_core_tx_crc_source_valid
    SLICE_X102Y182       LUT4 (Prop_lut4_I2_O)        0.106     3.121 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_3/O
                         net (fo=9, routed)           0.902     4.023    main_basesoc_ethcore_mac_core_tx_preamble_sink_ready
    SLICE_X104Y181       LUT3 (Prop_lut3_I1_O)        0.303     4.326 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.708     5.033    main_basesoc_ethcore_mac_core_tx_padding_source_ready
    SLICE_X106Y177       LUT5 (Prop_lut5_I3_O)        0.285     5.318 f  storage_10_reg_0_31_0_5_i_26/O
                         net (fo=3, routed)           0.474     5.792    storage_10_reg_0_31_0_5_i_26_n_0
    SLICE_X105Y176       LUT2 (Prop_lut2_I1_O)        0.290     6.082 r  storage_10_reg_0_31_0_5_i_25/O
                         net (fo=10, routed)          0.465     6.548    storage_10_reg_0_31_0_5_i_25_n_0
    SLICE_X103Y176       LUT3 (Prop_lut3_I1_O)        0.271     6.819 r  storage_10_reg_0_31_0_5_i_10/O
                         net (fo=13, routed)          0.836     7.655    storage_10_reg_0_31_0_5/ADDRB2
    SLICE_X98Y176        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.267     7.922 r  storage_10_reg_0_31_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.252     8.173    storage_10_dat10[3]
    SLICE_X99Y176        FDRE                                         r  storage_10_dat1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.273     9.273    eth_tx_clk
    SLICE_X99Y176        FDRE                                         r  storage_10_dat1_reg[3]/C
                         clock pessimism              0.066     9.339    
                         clock uncertainty           -0.058     9.282    
    SLICE_X99Y176        FDRE (Setup_fdre_C_D)       -0.039     9.243    storage_10_dat1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_dat1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.905ns (28.760%)  route 4.719ns (71.240%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 9.280 - 8.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.398     1.398    eth_tx_clk
    SLICE_X104Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y182       FDRE (Prop_fdre_C_Q)         0.433     1.831 f  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           0.704     2.535    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid
    SLICE_X103Y181       LUT3 (Prop_lut3_I0_O)        0.105     2.640 f  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=5, routed)           0.374     3.015    main_basesoc_ethcore_mac_core_tx_crc_source_valid
    SLICE_X102Y182       LUT4 (Prop_lut4_I2_O)        0.106     3.121 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_3/O
                         net (fo=9, routed)           0.902     4.023    main_basesoc_ethcore_mac_core_tx_preamble_sink_ready
    SLICE_X104Y181       LUT3 (Prop_lut3_I1_O)        0.303     4.326 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.708     5.033    main_basesoc_ethcore_mac_core_tx_padding_source_ready
    SLICE_X106Y177       LUT5 (Prop_lut5_I3_O)        0.285     5.318 f  storage_10_reg_0_31_0_5_i_26/O
                         net (fo=3, routed)           0.474     5.792    storage_10_reg_0_31_0_5_i_26_n_0
    SLICE_X105Y176       LUT2 (Prop_lut2_I1_O)        0.290     6.082 r  storage_10_reg_0_31_0_5_i_25/O
                         net (fo=10, routed)          0.465     6.548    storage_10_reg_0_31_0_5_i_25_n_0
    SLICE_X103Y176       LUT2 (Prop_lut2_I1_O)        0.268     6.816 r  storage_10_reg_0_31_0_5_i_11/O
                         net (fo=13, routed)          0.837     7.653    storage_10_reg_0_31_6_11/ADDRA1
    SLICE_X102Y176       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     7.768 r  storage_10_reg_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.254     8.022    storage_10_dat10[6]
    SLICE_X102Y177       FDRE                                         r  storage_10_dat1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.280     9.280    eth_tx_clk
    SLICE_X102Y177       FDRE                                         r  storage_10_dat1_reg[6]/C
                         clock pessimism              0.066     9.346    
                         clock uncertainty           -0.058     9.289    
    SLICE_X102Y177       FDRE (Setup_fdre_C_D)       -0.174     9.115    storage_10_dat1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_dat1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 1.895ns (28.138%)  route 4.840ns (71.862%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 9.280 - 8.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.398     1.398    eth_tx_clk
    SLICE_X104Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y182       FDRE (Prop_fdre_C_Q)         0.433     1.831 f  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           0.704     2.535    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid
    SLICE_X103Y181       LUT3 (Prop_lut3_I0_O)        0.105     2.640 f  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state[2]_i_3/O
                         net (fo=5, routed)           0.374     3.015    main_basesoc_ethcore_mac_core_tx_crc_source_valid
    SLICE_X102Y182       LUT4 (Prop_lut4_I2_O)        0.106     3.121 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_3/O
                         net (fo=9, routed)           0.902     4.023    main_basesoc_ethcore_mac_core_tx_preamble_sink_ready
    SLICE_X104Y181       LUT3 (Prop_lut3_I1_O)        0.303     4.326 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=17, routed)          0.708     5.033    main_basesoc_ethcore_mac_core_tx_padding_source_ready
    SLICE_X106Y177       LUT5 (Prop_lut5_I3_O)        0.285     5.318 f  storage_10_reg_0_31_0_5_i_26/O
                         net (fo=3, routed)           0.474     5.792    storage_10_reg_0_31_0_5_i_26_n_0
    SLICE_X105Y176       LUT2 (Prop_lut2_I1_O)        0.290     6.082 r  storage_10_reg_0_31_0_5_i_25/O
                         net (fo=10, routed)          0.465     6.548    storage_10_reg_0_31_0_5_i_25_n_0
    SLICE_X103Y176       LUT2 (Prop_lut2_I1_O)        0.268     6.816 r  storage_10_reg_0_31_0_5_i_11/O
                         net (fo=13, routed)          0.837     7.653    storage_10_reg_0_31_6_11/ADDRA1
    SLICE_X102Y176       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.105     7.758 r  storage_10_reg_0_31_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.375     8.133    storage_10_dat10[7]
    SLICE_X102Y177       FDRE                                         r  storage_10_dat1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.280     9.280    eth_tx_clk
    SLICE_X102Y177       FDRE                                         r  storage_10_dat1_reg[7]/C
                         clock pessimism              0.066     9.346    
                         clock uncertainty           -0.058     9.289    
    SLICE_X102Y177       FDRE (Setup_fdre_C_D)       -0.027     9.262    storage_10_dat1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  1.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.579     0.579    eth_tx_clk
    SLICE_X108Y177       FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y177       FDPE (Prop_fdpe_C_Q)         0.164     0.743 r  FDPE_10/Q
                         net (fo=1, routed)           0.055     0.798    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X108Y177       FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.846     0.846    eth_tx_clk
    SLICE_X108Y177       FDPE                                         r  FDPE_11/C
                         clock pessimism             -0.268     0.579    
    SLICE_X108Y177       FDPE (Hold_fdpe_C_D)         0.060     0.639    FDPE_11
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_crc_description_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.113%)  route 0.062ns (22.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.583     0.583    eth_tx_clk
    SLICE_X108Y182       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y182       FDSE (Prop_fdse_C_Q)         0.164     0.747 r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[6]/Q
                         net (fo=2, routed)           0.062     0.809    main_basesoc_ethcore_mac_core_tx_crc_reg_reg_n_0_[6]
    SLICE_X109Y182       LUT6 (Prop_lut6_I4_O)        0.045     0.854 r  main_basesoc_ethcore_mac_core_tx_crc_description[17]_i_1/O
                         net (fo=1, routed)           0.000     0.854    main_basesoc_ethcore_mac_core_tx_crc_description[17]_i_1_n_0
    SLICE_X109Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.851     0.851    eth_tx_clk
    SLICE_X109Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[17]/C
                         clock pessimism             -0.256     0.596    
    SLICE_X109Y182       FDRE (Hold_fdre_C_D)         0.091     0.687    main_basesoc_ethcore_mac_core_tx_crc_description_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_crc_description_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.753%)  route 0.106ns (36.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.580     0.580    eth_tx_clk
    SLICE_X107Y181       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y181       FDSE (Prop_fdse_C_Q)         0.141     0.721 r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[19]/Q
                         net (fo=2, routed)           0.106     0.826    main_basesoc_ethcore_mac_core_tx_crc_reg_reg_n_0_[19]
    SLICE_X106Y181       LUT6 (Prop_lut6_I5_O)        0.045     0.871 r  main_basesoc_ethcore_mac_core_tx_crc_description[4]_i_1/O
                         net (fo=1, routed)           0.000     0.871    main_basesoc_ethcore_mac_core_tx_crc_description[4]_i_1_n_0
    SLICE_X106Y181       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.849     0.849    eth_tx_clk
    SLICE_X106Y181       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[4]/C
                         clock pessimism             -0.256     0.593    
    SLICE_X106Y181       FDRE (Hold_fdre_C_D)         0.092     0.685    main_basesoc_ethcore_mac_core_tx_crc_description_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_crc_description_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.505%)  route 0.107ns (36.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.581     0.581    eth_tx_clk
    SLICE_X107Y182       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y182       FDSE (Prop_fdse_C_Q)         0.141     0.722 r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[10]/Q
                         net (fo=2, routed)           0.107     0.829    main_basesoc_ethcore_mac_core_tx_crc_reg_reg_n_0_[10]
    SLICE_X106Y182       LUT6 (Prop_lut6_I4_O)        0.045     0.874 r  main_basesoc_ethcore_mac_core_tx_crc_description[13]_i_1/O
                         net (fo=1, routed)           0.000     0.874    main_basesoc_ethcore_mac_core_tx_crc_description[13]_i_1_n_0
    SLICE_X106Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.849     0.849    eth_tx_clk
    SLICE_X106Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[13]/C
                         clock pessimism             -0.256     0.594    
    SLICE_X106Y182       FDRE (Hold_fdre_C_D)         0.092     0.686    main_basesoc_ethcore_mac_core_tx_crc_description_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 storage_10_dat1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.574     0.574    eth_tx_clk
    SLICE_X102Y177       FDRE                                         r  storage_10_dat1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y177       FDRE (Prop_fdre_C_Q)         0.164     0.738 r  storage_10_dat1_reg[6]/Q
                         net (fo=1, routed)           0.110     0.848    storage_10_dat1[6]
    SLICE_X102Y178       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.841     0.841    eth_tx_clk
    SLICE_X102Y178       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[6]/C
                         clock pessimism             -0.254     0.588    
    SLICE_X102Y178       FDRE (Hold_fdre_C_D)         0.059     0.647    main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_crc_description_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.266%)  route 0.151ns (44.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.585     0.585    eth_tx_clk
    SLICE_X109Y184       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y184       FDSE (Prop_fdse_C_Q)         0.141     0.726 r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[8]/Q
                         net (fo=2, routed)           0.151     0.876    main_basesoc_ethcore_mac_core_tx_crc_reg_reg_n_0_[8]
    SLICE_X108Y184       LUT6 (Prop_lut6_I4_O)        0.045     0.921 r  main_basesoc_ethcore_mac_core_tx_crc_description[15]_i_1/O
                         net (fo=1, routed)           0.000     0.921    main_basesoc_ethcore_mac_core_tx_crc_description[15]_i_1_n_0
    SLICE_X108Y184       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.853     0.853    eth_tx_clk
    SLICE_X108Y184       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[15]/C
                         clock pessimism             -0.256     0.598    
    SLICE_X108Y184       FDRE (Hold_fdre_C_D)         0.120     0.718    main_basesoc_ethcore_mac_core_tx_crc_description_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_gap_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_liteethmac_txdatapath_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.129%)  route 0.102ns (32.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.573     0.573    eth_tx_clk
    SLICE_X100Y180       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_gap_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y180       FDRE (Prop_fdre_C_Q)         0.164     0.737 f  main_basesoc_ethcore_mac_core_tx_gap_counter_reg[0]/Q
                         net (fo=5, routed)           0.102     0.839    main_basesoc_ethcore_mac_core_tx_gap_counter_reg[0]
    SLICE_X101Y180       LUT6 (Prop_lut6_I4_O)        0.045     0.884 r  builder_liteethmac_txdatapath_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.884    builder_liteethmac_txdatapath_liteethmacgap_state_i_1_n_0
    SLICE_X101Y180       FDRE                                         r  builder_liteethmac_txdatapath_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.841     0.841    eth_tx_clk
    SLICE_X101Y180       FDRE                                         r  builder_liteethmac_txdatapath_liteethmacgap_state_reg/C
                         clock pessimism             -0.256     0.586    
    SLICE_X101Y180       FDRE (Hold_fdre_C_D)         0.091     0.677    builder_liteethmac_txdatapath_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_crc_description_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.429%)  route 0.127ns (40.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.583     0.583    eth_tx_clk
    SLICE_X107Y184       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y184       FDSE (Prop_fdse_C_Q)         0.141     0.724 r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[2]/Q
                         net (fo=2, routed)           0.127     0.851    main_basesoc_ethcore_mac_core_tx_crc_reg_reg_n_0_[2]
    SLICE_X106Y184       LUT6 (Prop_lut6_I5_O)        0.045     0.896 r  main_basesoc_ethcore_mac_core_tx_crc_description[21]_i_1/O
                         net (fo=1, routed)           0.000     0.896    main_basesoc_ethcore_mac_core_tx_crc_description[21]_i_1_n_0
    SLICE_X106Y184       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.851     0.851    eth_tx_clk
    SLICE_X106Y184       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[21]/C
                         clock pessimism             -0.256     0.596    
    SLICE_X106Y184       FDRE (Hold_fdre_C_D)         0.092     0.688    main_basesoc_ethcore_mac_core_tx_crc_description_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_crc_reg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.969%)  route 0.114ns (38.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.583     0.583    eth_tx_clk
    SLICE_X105Y184       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y184       FDSE (Prop_fdse_C_Q)         0.141     0.724 r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[15]/Q
                         net (fo=2, routed)           0.114     0.838    main_basesoc_ethcore_mac_core_tx_crc_reg_reg_n_0_[15]
    SLICE_X105Y184       LUT6 (Prop_lut6_I2_O)        0.045     0.883 r  main_basesoc_ethcore_mac_core_tx_crc_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.883    main_basesoc_ethcore_mac_core_tx_crc_crc_next_reg[23]
    SLICE_X105Y184       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.851     0.851    eth_tx_clk
    SLICE_X105Y184       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[23]/C
                         clock pessimism             -0.269     0.583    
    SLICE_X105Y184       FDSE (Hold_fdse_C_D)         0.092     0.675    main_basesoc_ethcore_mac_core_tx_crc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 storage_10_dat1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.574     0.574    eth_tx_clk
    SLICE_X102Y177       FDRE                                         r  storage_10_dat1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y177       FDRE (Prop_fdre_C_Q)         0.164     0.738 r  storage_10_dat1_reg[7]/Q
                         net (fo=1, routed)           0.110     0.848    storage_10_dat1[7]
    SLICE_X102Y178       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.841     0.841    eth_tx_clk
    SLICE_X102Y178       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[7]/C
                         clock pessimism             -0.254     0.588    
    SLICE_X102Y178       FDRE (Hold_fdre_C_D)         0.052     0.640    main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y220   ODDR_1/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y211   ODDR_2/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y212   ODDR_3/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y215   ODDR_4/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y216   ODDR_5/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X108Y177  FDPE_10/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X108Y177  FDPE_11/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y182  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y182  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y183  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X108Y177  FDPE_10/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X108Y177  FDPE_10/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X108Y177  FDPE_11/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X108Y177  FDPE_11/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y182  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y182  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y182  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y182  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y183  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y183  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X108Y177  FDPE_10/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X108Y177  FDPE_10/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X108Y177  FDPE_11/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X108Y177  FDPE_11/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y182  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y182  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y182  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y182  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y183  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y183  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[1]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
Reference  | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal         |
Clock      | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock            |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
clk200_p   | eth_mdio       | FDRE           | -        |     0.952 (r) | FAST    |     1.710 (r) | SLOW    | main_crg_clkout0 |
clk200_p   | serial_rx      | FDRE           | -        |     0.908 (r) | FAST    |     1.824 (r) | SLOW    | main_crg_clkout0 |
clk200_p   | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -2.131 (r) | FAST    |     6.267 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -2.059 (f) | FAST    |     6.267 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -2.139 (r) | FAST    |     6.274 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -2.067 (f) | FAST    |     6.274 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -2.106 (r) | FAST    |     6.242 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -2.034 (f) | FAST    |     6.242 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -2.140 (r) | FAST    |     6.273 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -2.068 (f) | FAST    |     6.273 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -2.120 (r) | FAST    |     6.256 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -2.048 (f) | FAST    |     6.256 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -2.133 (r) | FAST    |     6.268 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -2.061 (f) | FAST    |     6.268 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -2.117 (r) | FAST    |     6.252 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -2.045 (f) | FAST    |     6.252 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -2.137 (r) | FAST    |     6.272 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -2.065 (f) | FAST    |     6.272 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -2.147 (r) | FAST    |     6.276 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -2.075 (f) | FAST    |     6.276 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -2.143 (r) | FAST    |     6.272 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -2.071 (f) | FAST    |     6.272 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -2.146 (r) | FAST    |     6.278 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -2.074 (f) | FAST    |     6.278 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -2.161 (r) | FAST    |     6.289 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -2.089 (f) | FAST    |     6.289 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -2.136 (r) | FAST    |     6.268 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -2.064 (f) | FAST    |     6.268 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -2.166 (r) | FAST    |     6.294 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -2.094 (f) | FAST    |     6.294 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -2.134 (r) | FAST    |     6.266 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -2.062 (f) | FAST    |     6.266 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -2.149 (r) | FAST    |     6.277 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -2.077 (f) | FAST    |     6.277 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -2.159 (r) | FAST    |     6.290 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -2.087 (f) | FAST    |     6.290 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -2.131 (r) | FAST    |     6.261 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -2.059 (f) | FAST    |     6.261 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -2.141 (r) | FAST    |     6.270 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -2.069 (f) | FAST    |     6.270 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -2.145 (r) | FAST    |     6.277 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -2.073 (f) | FAST    |     6.277 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -2.140 (r) | FAST    |     6.269 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -2.068 (f) | FAST    |     6.269 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -2.146 (r) | FAST    |     6.278 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -2.074 (f) | FAST    |     6.278 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -2.148 (r) | FAST    |     6.275 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -2.076 (f) | FAST    |     6.275 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -2.151 (r) | FAST    |     6.283 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -2.079 (f) | FAST    |     6.283 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -2.132 (r) | FAST    |     6.267 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -2.060 (f) | FAST    |     6.267 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -2.123 (r) | FAST    |     6.256 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -2.051 (f) | FAST    |     6.256 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -2.121 (r) | FAST    |     6.256 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -2.049 (f) | FAST    |     6.256 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -2.141 (r) | FAST    |     6.275 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -2.069 (f) | FAST    |     6.275 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -2.124 (r) | FAST    |     6.260 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -2.052 (f) | FAST    |     6.260 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -2.135 (r) | FAST    |     6.270 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -2.063 (f) | FAST    |     6.270 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -2.122 (r) | FAST    |     6.257 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -2.050 (f) | FAST    |     6.257 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -2.130 (r) | FAST    |     6.265 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -2.058 (f) | FAST    |     6.265 (f) | SLOW    | main_crg_clkout1 |
eth_rx_clk | eth_rx_ctl     | IDDR (IO)      | FIXED    |     3.041 (r) | SLOW    |    -1.112 (r) | FAST    |                  |
eth_rx_clk | eth_rx_ctl     | IDDR (IO)      | FIXED    |     3.041 (f) | SLOW    |    -1.112 (f) | FAST    |                  |
eth_rx_clk | eth_rx_data[0] | IDDR (IO)      | FIXED    |     3.043 (r) | SLOW    |    -1.114 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[0] | IDDR (IO)      | FIXED    |     3.043 (f) | SLOW    |    -1.114 (f) | FAST    |                  |
eth_rx_clk | eth_rx_data[1] | IDDR (IO)      | FIXED    |     3.037 (r) | SLOW    |    -1.109 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[1] | IDDR (IO)      | FIXED    |     3.037 (f) | SLOW    |    -1.109 (f) | FAST    |                  |
eth_rx_clk | eth_rx_data[2] | IDDR (IO)      | FIXED    |     3.039 (r) | SLOW    |    -1.110 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[2] | IDDR (IO)      | FIXED    |     3.039 (f) | SLOW    |    -1.110 (f) | FAST    |                  |
eth_rx_clk | eth_rx_data[3] | IDDR (IO)      | FIXED    |     3.036 (r) | SLOW    |    -1.107 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[3] | IDDR (IO)      | FIXED    |     3.036 (f) | SLOW    |    -1.107 (f) | FAST    |                  |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+


Output Ports Clock-to-out

-----------+----------------+----------------+-------+----------------+---------+----------------+---------+---------------------+
Reference  | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal            |
Clock      | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock               |
-----------+----------------+----------------+-------+----------------+---------+----------------+---------+---------------------+
clk200_p   | da1_clk        | ODDR (IO)      | -     |     11.549 (r) | SLOW    |      4.354 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_clk        | ODDR (IO)      | -     |     11.549 (f) | SLOW    |      4.354 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[0]    | ODDR (IO)      | -     |     11.410 (r) | SLOW    |      4.296 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[0]    | ODDR (IO)      | -     |     11.410 (f) | SLOW    |      4.296 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[1]    | ODDR (IO)      | -     |     11.405 (r) | SLOW    |      4.291 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[1]    | ODDR (IO)      | -     |     11.405 (f) | SLOW    |      4.291 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[2]    | ODDR (IO)      | -     |     11.401 (r) | SLOW    |      4.290 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[2]    | ODDR (IO)      | -     |     11.401 (f) | SLOW    |      4.290 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[3]    | ODDR (IO)      | -     |     11.404 (r) | SLOW    |      4.293 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[3]    | ODDR (IO)      | -     |     11.404 (f) | SLOW    |      4.293 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[4]    | ODDR (IO)      | -     |     11.413 (r) | SLOW    |      4.299 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[4]    | ODDR (IO)      | -     |     11.413 (f) | SLOW    |      4.299 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[5]    | ODDR (IO)      | -     |     11.417 (r) | SLOW    |      4.303 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[5]    | ODDR (IO)      | -     |     11.417 (f) | SLOW    |      4.303 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[6]    | ODDR (IO)      | -     |     11.414 (r) | SLOW    |      4.303 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[6]    | ODDR (IO)      | -     |     11.414 (f) | SLOW    |      4.303 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[7]    | ODDR (IO)      | -     |     11.422 (r) | SLOW    |      4.311 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[7]    | ODDR (IO)      | -     |     11.422 (f) | SLOW    |      4.311 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[8]    | ODDR (IO)      | -     |     11.510 (r) | SLOW    |      4.320 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[8]    | ODDR (IO)      | -     |     11.510 (f) | SLOW    |      4.320 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[9]    | ODDR (IO)      | -     |     11.510 (r) | SLOW    |      4.320 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[9]    | ODDR (IO)      | -     |     11.510 (f) | SLOW    |      4.320 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[10]   | ODDR (IO)      | -     |     11.390 (r) | SLOW    |      4.279 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[10]   | ODDR (IO)      | -     |     11.390 (f) | SLOW    |      4.279 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[11]   | ODDR (IO)      | -     |     11.392 (r) | SLOW    |      4.280 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[11]   | ODDR (IO)      | -     |     11.392 (f) | SLOW    |      4.280 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[12]   | ODDR (IO)      | -     |     11.509 (r) | SLOW    |      4.319 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[12]   | ODDR (IO)      | -     |     11.509 (f) | SLOW    |      4.319 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[13]   | ODDR (IO)      | -     |     11.512 (r) | SLOW    |      4.322 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[13]   | ODDR (IO)      | -     |     11.512 (f) | SLOW    |      4.322 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_wrt        | ODDR (IO)      | -     |     11.389 (r) | SLOW    |      4.274 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_wrt        | ODDR (IO)      | -     |     11.389 (f) | SLOW    |      4.274 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_clk        | ODDR (IO)      | -     |     11.418 (r) | SLOW    |      4.304 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_clk        | ODDR (IO)      | -     |     11.418 (f) | SLOW    |      4.304 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[0]    | ODDR (IO)      | -     |     11.348 (r) | SLOW    |      4.233 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[0]    | ODDR (IO)      | -     |     11.348 (f) | SLOW    |      4.233 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[1]    | ODDR (IO)      | -     |     11.362 (r) | SLOW    |      4.248 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[1]    | ODDR (IO)      | -     |     11.362 (f) | SLOW    |      4.248 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[2]    | ODDR (IO)      | -     |     11.360 (r) | SLOW    |      4.243 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[2]    | ODDR (IO)      | -     |     11.360 (f) | SLOW    |      4.243 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[3]    | ODDR (IO)      | -     |     11.363 (r) | SLOW    |      4.247 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[3]    | ODDR (IO)      | -     |     11.363 (f) | SLOW    |      4.247 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[4]    | ODDR (IO)      | -     |     11.403 (r) | SLOW    |      4.286 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[4]    | ODDR (IO)      | -     |     11.403 (f) | SLOW    |      4.286 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[5]    | ODDR (IO)      | -     |     11.406 (r) | SLOW    |      4.289 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[5]    | ODDR (IO)      | -     |     11.406 (f) | SLOW    |      4.289 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[6]    | ODDR (IO)      | -     |     11.398 (r) | SLOW    |      4.288 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[6]    | ODDR (IO)      | -     |     11.398 (f) | SLOW    |      4.288 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[7]    | ODDR (IO)      | -     |     11.395 (r) | SLOW    |      4.285 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[7]    | ODDR (IO)      | -     |     11.395 (f) | SLOW    |      4.285 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[8]    | ODDR (IO)      | -     |     11.385 (r) | SLOW    |      4.275 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[8]    | ODDR (IO)      | -     |     11.385 (f) | SLOW    |      4.275 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[9]    | ODDR (IO)      | -     |     11.386 (r) | SLOW    |      4.276 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[9]    | ODDR (IO)      | -     |     11.386 (f) | SLOW    |      4.276 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[10]   | ODDR (IO)      | -     |     11.412 (r) | SLOW    |      4.300 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[10]   | ODDR (IO)      | -     |     11.412 (f) | SLOW    |      4.300 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[11]   | ODDR (IO)      | -     |     11.408 (r) | SLOW    |      4.296 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[11]   | ODDR (IO)      | -     |     11.408 (f) | SLOW    |      4.296 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[12]   | ODDR (IO)      | -     |     11.401 (r) | SLOW    |      4.284 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[12]   | ODDR (IO)      | -     |     11.401 (f) | SLOW    |      4.284 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[13]   | ODDR (IO)      | -     |     11.393 (r) | SLOW    |      4.276 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[13]   | ODDR (IO)      | -     |     11.393 (f) | SLOW    |      4.276 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_wrt        | ODDR (IO)      | -     |     11.405 (r) | SLOW    |      4.291 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_wrt        | ODDR (IO)      | -     |     11.405 (f) | SLOW    |      4.291 (f) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[0]    | FDRE           | -     |     14.403 (r) | SLOW    |      5.339 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[1]    | FDRE           | -     |     13.914 (r) | SLOW    |      5.078 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[2]    | FDRE           | -     |     14.521 (r) | SLOW    |      5.427 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[3]    | FDRE           | -     |     13.997 (r) | SLOW    |      5.121 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[4]    | FDRE           | -     |     14.284 (r) | SLOW    |      5.287 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[5]    | FDRE           | -     |     13.796 (r) | SLOW    |      5.021 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[6]    | FDRE           | -     |     14.631 (r) | SLOW    |      5.470 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[7]    | FDRE           | -     |     14.044 (r) | SLOW    |      5.147 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[8]    | FDRE           | -     |     13.141 (r) | SLOW    |      4.661 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[9]    | FDRE           | -     |     13.022 (r) | SLOW    |      4.602 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[10]   | FDRE           | -     |     13.639 (r) | SLOW    |      4.929 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[11]   | FDRE           | -     |     13.259 (r) | SLOW    |      4.711 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[12]   | FDRE           | -     |     13.758 (r) | SLOW    |      5.002 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[13]   | FDRE           | -     |     13.378 (r) | SLOW    |      4.769 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[14]   | FDRE           | -     |     13.877 (r) | SLOW    |      5.066 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[15]   | FDRE           | -     |     13.253 (r) | SLOW    |      4.699 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[16]   | FDRE           | -     |     11.982 (r) | SLOW    |      4.034 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[17]   | FDRE           | -     |     12.569 (r) | SLOW    |      4.367 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[18]   | FDRE           | -     |     12.938 (r) | SLOW    |      4.550 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[19]   | FDRE           | -     |     12.220 (r) | SLOW    |      4.174 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[20]   | FDRE           | -     |     12.819 (r) | SLOW    |      4.487 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[21]   | FDRE           | -     |     12.339 (r) | SLOW    |      4.235 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[22]   | FDRE           | -     |     13.048 (r) | SLOW    |      4.596 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[23]   | FDRE           | -     |     12.101 (r) | SLOW    |      4.105 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[24]   | FDRE           | -     |     12.345 (r) | SLOW    |      4.252 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[25]   | FDRE           | -     |     12.099 (r) | SLOW    |      4.132 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[26]   | FDRE           | -     |     12.455 (r) | SLOW    |      4.317 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[27]   | FDRE           | -     |     12.600 (r) | SLOW    |      4.377 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[28]   | FDRE           | -     |     12.717 (r) | SLOW    |      4.455 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[29]   | FDRE           | -     |     12.953 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[30]   | FDRE           | -     |     13.063 (r) | SLOW    |      4.631 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[31]   | FDRE           | -     |     12.710 (r) | SLOW    |      4.441 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_n[0] | FDRE           | -     |     13.014 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_n[1] | FDRE           | -     |     12.687 (r) | SLOW    |      4.388 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_n[2] | FDRE           | -     |     12.203 (r) | SLOW    |      4.144 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_n[3] | FDRE           | -     |     12.123 (r) | SLOW    |      4.115 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_p[0] | FDRE           | -     |     13.015 (r) | SLOW    |      4.568 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_p[1] | FDRE           | -     |     12.688 (r) | SLOW    |      4.391 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_p[2] | FDRE           | -     |     12.204 (r) | SLOW    |      4.148 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_p[3] | FDRE           | -     |     12.124 (r) | SLOW    |      4.117 (r) | FAST    | main_crg_clkout0    |
clk200_p   | eth_mdc        | FDRE           | -     |     16.349 (r) | SLOW    |      6.782 (r) | FAST    | main_crg_clkout0    |
clk200_p   | eth_mdio       | FDRE           | -     |     17.384 (r) | SLOW    |      6.910 (r) | FAST    | main_crg_clkout0    |
clk200_p   | eth_rst_n      | FDRE           | -     |     18.562 (r) | SLOW    |      7.416 (r) | FAST    | main_crg_clkout0    |
clk200_p   | serial_tx      | FDSE           | -     |     16.685 (r) | SLOW    |      6.821 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_a[0]     | OSERDESE2 (IO) | -     |      9.355 (r) | SLOW    |      3.611 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[1]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      3.636 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[2]     | OSERDESE2 (IO) | -     |      9.363 (r) | SLOW    |      3.619 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[3]     | OSERDESE2 (IO) | -     |      9.370 (r) | SLOW    |      3.626 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[4]     | OSERDESE2 (IO) | -     |      9.385 (r) | SLOW    |      3.638 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[5]     | OSERDESE2 (IO) | -     |      9.344 (r) | SLOW    |      3.596 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[6]     | OSERDESE2 (IO) | -     |      9.366 (r) | SLOW    |      3.617 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[7]     | OSERDESE2 (IO) | -     |      9.353 (r) | SLOW    |      3.603 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[8]     | OSERDESE2 (IO) | -     |      9.363 (r) | SLOW    |      3.613 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[9]     | OSERDESE2 (IO) | -     |      9.357 (r) | SLOW    |      3.607 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[10]    | OSERDESE2 (IO) | -     |      9.376 (r) | SLOW    |      3.626 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[11]    | OSERDESE2 (IO) | -     |      9.367 (r) | SLOW    |      3.617 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[12]    | OSERDESE2 (IO) | -     |      9.375 (r) | SLOW    |      3.625 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[13]    | OSERDESE2 (IO) | -     |      9.359 (r) | SLOW    |      3.609 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[14]    | OSERDESE2 (IO) | -     |      9.355 (r) | SLOW    |      3.608 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_ba[0]    | OSERDESE2 (IO) | -     |      9.365 (r) | SLOW    |      3.620 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_ba[1]    | OSERDESE2 (IO) | -     |      9.361 (r) | SLOW    |      3.616 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_ba[2]    | OSERDESE2 (IO) | -     |      9.352 (r) | SLOW    |      3.608 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_cas_n    | OSERDESE2 (IO) | -     |      9.343 (r) | SLOW    |      3.600 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_cke      | OSERDESE2 (IO) | -     |      9.328 (r) | SLOW    |      3.584 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_clk_n    | OSERDESE2 (IO) | -     |      9.471 (r) | SLOW    |      3.566 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_clk_p    | OSERDESE2 (IO) | -     |      9.470 (r) | SLOW    |      3.565 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_cs_n     | OSERDESE2 (IO) | -     |      9.375 (r) | SLOW    |      3.628 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dm[0]    | OSERDESE2 (IO) | -     |      9.325 (r) | SLOW    |      3.587 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dm[1]    | OSERDESE2 (IO) | -     |      9.311 (r) | SLOW    |      3.576 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dm[2]    | OSERDESE2 (IO) | -     |      9.309 (r) | SLOW    |      3.576 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dm[3]    | OSERDESE2 (IO) | -     |      9.328 (r) | SLOW    |      3.589 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[0]    | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.275 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[1]    | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.266 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[2]    | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.302 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[3]    | OSERDESE2 (IO) | -     |     10.296 (r) | SLOW    |      3.265 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[4]    | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.287 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[5]    | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.271 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[6]    | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.291 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[7]    | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.268 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[8]    | OSERDESE2 (IO) | -     |     10.286 (r) | SLOW    |      3.246 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[9]    | OSERDESE2 (IO) | -     |     10.286 (r) | SLOW    |      3.250 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[10]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.255 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[11]   | OSERDESE2 (IO) | -     |     10.287 (r) | SLOW    |      3.234 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[12]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.265 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[13]   | OSERDESE2 (IO) | -     |     10.287 (r) | SLOW    |      3.230 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[14]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.266 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[15]   | OSERDESE2 (IO) | -     |     10.284 (r) | SLOW    |      3.242 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[16]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.242 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[17]   | OSERDESE2 (IO) | -     |     10.290 (r) | SLOW    |      3.268 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[18]   | OSERDESE2 (IO) | -     |     10.286 (r) | SLOW    |      3.252 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[19]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.256 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[20]   | OSERDESE2 (IO) | -     |     10.286 (r) | SLOW    |      3.252 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[21]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.254 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[22]   | OSERDESE2 (IO) | -     |     10.284 (r) | SLOW    |      3.243 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[23]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.250 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[24]   | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.272 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[25]   | OSERDESE2 (IO) | -     |     10.296 (r) | SLOW    |      3.282 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[26]   | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.284 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[27]   | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.264 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[28]   | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.283 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[29]   | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.274 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[30]   | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.286 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[31]   | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.274 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_odt      | OSERDESE2 (IO) | -     |      9.324 (r) | SLOW    |      3.581 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_ras_n    | OSERDESE2 (IO) | -     |      9.341 (r) | SLOW    |      3.598 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_reset_n  | OSERDESE2 (IO) | -     |      9.623 (r) | SLOW    |      3.730 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_we_n     | OSERDESE2 (IO) | -     |      9.375 (r) | SLOW    |      3.628 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     11.547 (r) | SLOW    |      4.498 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     11.539 (r) | SLOW    |      4.475 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_n[2] | OSERDESE2 (IO) | -     |     11.536 (r) | SLOW    |      4.481 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_n[3] | OSERDESE2 (IO) | -     |     11.547 (r) | SLOW    |      4.500 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     11.548 (r) | SLOW    |      4.497 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     11.540 (r) | SLOW    |      4.478 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_p[2] | OSERDESE2 (IO) | -     |     11.537 (r) | SLOW    |      4.484 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_p[3] | OSERDESE2 (IO) | -     |     11.548 (r) | SLOW    |      4.502 (r) | FAST    | main_crg_clkout2    |
eth_rx_clk | eth_clocks_tx  | ODDR (IO)      | -     |     11.819 (r) | SLOW    |      5.758 (r) | FAST    | main_ethphy_clkout1 |
eth_rx_clk | eth_clocks_tx  | ODDR (IO)      | -     |     11.819 (f) | SLOW    |      5.758 (f) | FAST    | main_ethphy_clkout1 |
eth_tx_clk | eth_tx_ctl     | ODDR (IO)      | -     |      5.019 (r) | SLOW    |      1.929 (r) | FAST    |                     |
eth_tx_clk | eth_tx_ctl     | ODDR (IO)      | -     |      5.019 (f) | SLOW    |      1.929 (f) | FAST    |                     |
eth_tx_clk | eth_tx_data[0] | ODDR (IO)      | -     |      5.041 (r) | SLOW    |      1.947 (r) | FAST    |                     |
eth_tx_clk | eth_tx_data[0] | ODDR (IO)      | -     |      5.041 (f) | SLOW    |      1.947 (f) | FAST    |                     |
eth_tx_clk | eth_tx_data[1] | ODDR (IO)      | -     |      5.039 (r) | SLOW    |      1.945 (r) | FAST    |                     |
eth_tx_clk | eth_tx_data[1] | ODDR (IO)      | -     |      5.039 (f) | SLOW    |      1.945 (f) | FAST    |                     |
eth_tx_clk | eth_tx_data[2] | ODDR (IO)      | -     |      5.048 (r) | SLOW    |      1.955 (r) | FAST    |                     |
eth_tx_clk | eth_tx_data[2] | ODDR (IO)      | -     |      5.048 (f) | SLOW    |      1.955 (f) | FAST    |                     |
eth_tx_clk | eth_tx_data[3] | ODDR (IO)      | -     |      5.054 (r) | SLOW    |      1.961 (r) | FAST    |                     |
eth_tx_clk | eth_tx_data[3] | ODDR (IO)      | -     |      5.054 (f) | SLOW    |      1.961 (f) | FAST    |                     |
-----------+----------------+----------------+-------+----------------+---------+----------------+---------+---------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk200_p   | clk200_p    |        10.742 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | clk200_p    |        -0.799 | FAST    |               |         |               |         |               |         |
clk200_p   | eth_rx_clk  |         9.153 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.278 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_rx_clk  |         1.406 | SLOW    |               |         |               |         |               |         |
clk200_p   | eth_tx_clk  |         9.382 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_tx_clk  |         2.042 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.357 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 4.260 ns
Ideal Clock Offset to Actual Clock: 4.164 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.131 (r) | FAST    |   6.267 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.059 (f) | FAST    |   6.267 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.139 (r) | FAST    |   6.274 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.067 (f) | FAST    |   6.274 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.106 (r) | FAST    |   6.242 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.034 (f) | FAST    |   6.242 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.140 (r) | FAST    |   6.273 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.068 (f) | FAST    |   6.273 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.120 (r) | FAST    |   6.256 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.048 (f) | FAST    |   6.256 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.133 (r) | FAST    |   6.268 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.061 (f) | FAST    |   6.268 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.117 (r) | FAST    |   6.252 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.045 (f) | FAST    |   6.252 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.137 (r) | FAST    |   6.272 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.065 (f) | FAST    |   6.272 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.147 (r) | FAST    |   6.276 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.075 (f) | FAST    |   6.276 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.143 (r) | FAST    |   6.272 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.071 (f) | FAST    |   6.272 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.146 (r) | FAST    |   6.278 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.074 (f) | FAST    |   6.278 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.161 (r) | FAST    |   6.289 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.089 (f) | FAST    |   6.289 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.136 (r) | FAST    |   6.268 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.064 (f) | FAST    |   6.268 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.166 (r) | FAST    |   6.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.094 (f) | FAST    |   6.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.134 (r) | FAST    |   6.266 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.062 (f) | FAST    |   6.266 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.149 (r) | FAST    |   6.277 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.077 (f) | FAST    |   6.277 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -2.159 (r) | FAST    |   6.290 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -2.087 (f) | FAST    |   6.290 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -2.131 (r) | FAST    |   6.261 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -2.059 (f) | FAST    |   6.261 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -2.141 (r) | FAST    |   6.270 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -2.069 (f) | FAST    |   6.270 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -2.145 (r) | FAST    |   6.277 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -2.073 (f) | FAST    |   6.277 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -2.140 (r) | FAST    |   6.269 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -2.068 (f) | FAST    |   6.269 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -2.146 (r) | FAST    |   6.278 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -2.074 (f) | FAST    |   6.278 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -2.148 (r) | FAST    |   6.275 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -2.076 (f) | FAST    |   6.275 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -2.151 (r) | FAST    |   6.283 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -2.079 (f) | FAST    |   6.283 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -2.132 (r) | FAST    |   6.267 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -2.060 (f) | FAST    |   6.267 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -2.123 (r) | FAST    |   6.256 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -2.051 (f) | FAST    |   6.256 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -2.121 (r) | FAST    |   6.256 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -2.049 (f) | FAST    |   6.256 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -2.141 (r) | FAST    |   6.275 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -2.069 (f) | FAST    |   6.275 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -2.124 (r) | FAST    |   6.260 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -2.052 (f) | FAST    |   6.260 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -2.135 (r) | FAST    |   6.270 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -2.063 (f) | FAST    |   6.270 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -2.122 (r) | FAST    |   6.257 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -2.050 (f) | FAST    |   6.257 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -2.130 (r) | FAST    |   6.265 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -2.058 (f) | FAST    |   6.265 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.034 (f) | FAST    |   6.294 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 1.936 ns
Ideal Clock Offset to Actual Clock: -2.075 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.043 (r) | SLOW    |  -1.114 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |   3.043 (f) | SLOW    |  -1.114 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.037 (r) | SLOW    |  -1.109 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.037 (f) | SLOW    |  -1.109 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.039 (r) | SLOW    |  -1.110 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.039 (f) | SLOW    |  -1.110 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.036 (r) | SLOW    |  -1.107 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.036 (f) | SLOW    |  -1.107 (f) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.043 (r) | SLOW    |  -1.107 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.121 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
da1_data[0]        |   11.410 (r) | SLOW    |   4.296 (r) | FAST    |    0.019 |
da1_data[0]        |   11.410 (f) | SLOW    |   4.296 (f) | FAST    |    0.019 |
da1_data[1]        |   11.405 (r) | SLOW    |   4.291 (r) | FAST    |    0.015 |
da1_data[1]        |   11.405 (f) | SLOW    |   4.291 (f) | FAST    |    0.015 |
da1_data[2]        |   11.401 (r) | SLOW    |   4.290 (r) | FAST    |    0.012 |
da1_data[2]        |   11.401 (f) | SLOW    |   4.290 (f) | FAST    |    0.012 |
da1_data[3]        |   11.404 (r) | SLOW    |   4.293 (r) | FAST    |    0.014 |
da1_data[3]        |   11.404 (f) | SLOW    |   4.293 (f) | FAST    |    0.014 |
da1_data[4]        |   11.413 (r) | SLOW    |   4.299 (r) | FAST    |    0.022 |
da1_data[4]        |   11.413 (f) | SLOW    |   4.299 (f) | FAST    |    0.022 |
da1_data[5]        |   11.417 (r) | SLOW    |   4.303 (r) | FAST    |    0.026 |
da1_data[5]        |   11.417 (f) | SLOW    |   4.303 (f) | FAST    |    0.026 |
da1_data[6]        |   11.414 (r) | SLOW    |   4.303 (r) | FAST    |    0.024 |
da1_data[6]        |   11.414 (f) | SLOW    |   4.303 (f) | FAST    |    0.024 |
da1_data[7]        |   11.422 (r) | SLOW    |   4.311 (r) | FAST    |    0.032 |
da1_data[7]        |   11.422 (f) | SLOW    |   4.311 (f) | FAST    |    0.032 |
da1_data[8]        |   11.510 (r) | SLOW    |   4.320 (r) | FAST    |    0.119 |
da1_data[8]        |   11.510 (f) | SLOW    |   4.320 (f) | FAST    |    0.119 |
da1_data[9]        |   11.510 (r) | SLOW    |   4.320 (r) | FAST    |    0.119 |
da1_data[9]        |   11.510 (f) | SLOW    |   4.320 (f) | FAST    |    0.119 |
da1_data[10]       |   11.390 (r) | SLOW    |   4.279 (r) | FAST    |    0.000 |
da1_data[10]       |   11.390 (f) | SLOW    |   4.279 (f) | FAST    |    0.000 |
da1_data[11]       |   11.392 (r) | SLOW    |   4.280 (r) | FAST    |    0.001 |
da1_data[11]       |   11.392 (f) | SLOW    |   4.280 (f) | FAST    |    0.001 |
da1_data[12]       |   11.509 (r) | SLOW    |   4.319 (r) | FAST    |    0.119 |
da1_data[12]       |   11.509 (f) | SLOW    |   4.319 (f) | FAST    |    0.119 |
da1_data[13]       |   11.512 (r) | SLOW    |   4.322 (r) | FAST    |    0.121 |
da1_data[13]       |   11.512 (f) | SLOW    |   4.322 (f) | FAST    |    0.121 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.512 (r) | SLOW    |   4.279 (r) | FAST    |    0.121 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.067 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
da2_data[0]        |   11.348 (r) | SLOW    |   4.233 (r) | FAST    |    0.000 |
da2_data[0]        |   11.348 (f) | SLOW    |   4.233 (f) | FAST    |    0.000 |
da2_data[1]        |   11.362 (r) | SLOW    |   4.248 (r) | FAST    |    0.014 |
da2_data[1]        |   11.362 (f) | SLOW    |   4.248 (f) | FAST    |    0.014 |
da2_data[2]        |   11.360 (r) | SLOW    |   4.243 (r) | FAST    |    0.012 |
da2_data[2]        |   11.360 (f) | SLOW    |   4.243 (f) | FAST    |    0.012 |
da2_data[3]        |   11.363 (r) | SLOW    |   4.247 (r) | FAST    |    0.015 |
da2_data[3]        |   11.363 (f) | SLOW    |   4.247 (f) | FAST    |    0.015 |
da2_data[4]        |   11.403 (r) | SLOW    |   4.286 (r) | FAST    |    0.056 |
da2_data[4]        |   11.403 (f) | SLOW    |   4.286 (f) | FAST    |    0.056 |
da2_data[5]        |   11.406 (r) | SLOW    |   4.289 (r) | FAST    |    0.059 |
da2_data[5]        |   11.406 (f) | SLOW    |   4.289 (f) | FAST    |    0.059 |
da2_data[6]        |   11.398 (r) | SLOW    |   4.288 (r) | FAST    |    0.054 |
da2_data[6]        |   11.398 (f) | SLOW    |   4.288 (f) | FAST    |    0.054 |
da2_data[7]        |   11.395 (r) | SLOW    |   4.285 (r) | FAST    |    0.052 |
da2_data[7]        |   11.395 (f) | SLOW    |   4.285 (f) | FAST    |    0.052 |
da2_data[8]        |   11.385 (r) | SLOW    |   4.275 (r) | FAST    |    0.042 |
da2_data[8]        |   11.385 (f) | SLOW    |   4.275 (f) | FAST    |    0.042 |
da2_data[9]        |   11.386 (r) | SLOW    |   4.276 (r) | FAST    |    0.043 |
da2_data[9]        |   11.386 (f) | SLOW    |   4.276 (f) | FAST    |    0.043 |
da2_data[10]       |   11.412 (r) | SLOW    |   4.300 (r) | FAST    |    0.067 |
da2_data[10]       |   11.412 (f) | SLOW    |   4.300 (f) | FAST    |    0.067 |
da2_data[11]       |   11.408 (r) | SLOW    |   4.296 (r) | FAST    |    0.063 |
da2_data[11]       |   11.408 (f) | SLOW    |   4.296 (f) | FAST    |    0.063 |
da2_data[12]       |   11.401 (r) | SLOW    |   4.284 (r) | FAST    |    0.053 |
da2_data[12]       |   11.401 (f) | SLOW    |   4.284 (f) | FAST    |    0.053 |
da2_data[13]       |   11.393 (r) | SLOW    |   4.276 (r) | FAST    |    0.045 |
da2_data[13]       |   11.393 (f) | SLOW    |   4.276 (f) | FAST    |    0.045 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.412 (r) | SLOW    |   4.233 (r) | FAST    |    0.067 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.042 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   9.355 (r) | SLOW    |   3.611 (r) | FAST    |    0.016 |
ddram_a[1]         |   9.383 (r) | SLOW    |   3.636 (r) | FAST    |    0.040 |
ddram_a[2]         |   9.363 (r) | SLOW    |   3.619 (r) | FAST    |    0.023 |
ddram_a[3]         |   9.370 (r) | SLOW    |   3.626 (r) | FAST    |    0.030 |
ddram_a[4]         |   9.385 (r) | SLOW    |   3.638 (r) | FAST    |    0.042 |
ddram_a[5]         |   9.344 (r) | SLOW    |   3.596 (r) | FAST    |    0.000 |
ddram_a[6]         |   9.366 (r) | SLOW    |   3.617 (r) | FAST    |    0.023 |
ddram_a[7]         |   9.353 (r) | SLOW    |   3.603 (r) | FAST    |    0.009 |
ddram_a[8]         |   9.363 (r) | SLOW    |   3.613 (r) | FAST    |    0.020 |
ddram_a[9]         |   9.357 (r) | SLOW    |   3.607 (r) | FAST    |    0.014 |
ddram_a[10]        |   9.376 (r) | SLOW    |   3.626 (r) | FAST    |    0.032 |
ddram_a[11]        |   9.367 (r) | SLOW    |   3.617 (r) | FAST    |    0.023 |
ddram_a[12]        |   9.375 (r) | SLOW    |   3.625 (r) | FAST    |    0.031 |
ddram_a[13]        |   9.359 (r) | SLOW    |   3.609 (r) | FAST    |    0.015 |
ddram_a[14]        |   9.355 (r) | SLOW    |   3.608 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.385 (r) | SLOW    |   3.596 (r) | FAST    |    0.042 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.013 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   9.365 (r) | SLOW    |   3.620 (r) | FAST    |    0.013 |
ddram_ba[1]        |   9.361 (r) | SLOW    |   3.616 (r) | FAST    |    0.009 |
ddram_ba[2]        |   9.352 (r) | SLOW    |   3.608 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.365 (r) | SLOW    |   3.608 (r) | FAST    |    0.013 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.020 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   9.325 (r) | SLOW    |   3.587 (r) | FAST    |    0.017 |
ddram_dm[1]        |   9.311 (r) | SLOW    |   3.576 (r) | FAST    |    0.003 |
ddram_dm[2]        |   9.309 (r) | SLOW    |   3.576 (r) | FAST    |    0.000 |
ddram_dm[3]        |   9.328 (r) | SLOW    |   3.589 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.328 (r) | SLOW    |   3.576 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 2.649 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   14.403 (r) | SLOW    |   3.275 (r) | FAST    |    2.420 |
ddram_dq[1]        |   13.914 (r) | SLOW    |   3.266 (r) | FAST    |    1.932 |
ddram_dq[2]        |   14.521 (r) | SLOW    |   3.302 (r) | FAST    |    2.539 |
ddram_dq[3]        |   13.997 (r) | SLOW    |   3.265 (r) | FAST    |    2.015 |
ddram_dq[4]        |   14.284 (r) | SLOW    |   3.287 (r) | FAST    |    2.301 |
ddram_dq[5]        |   13.796 (r) | SLOW    |   3.271 (r) | FAST    |    1.813 |
ddram_dq[6]        |   14.631 (r) | SLOW    |   3.291 (r) | FAST    |    2.649 |
ddram_dq[7]        |   14.044 (r) | SLOW    |   3.268 (r) | FAST    |    2.061 |
ddram_dq[8]        |   13.141 (r) | SLOW    |   3.246 (r) | FAST    |    1.158 |
ddram_dq[9]        |   13.022 (r) | SLOW    |   3.250 (r) | FAST    |    1.039 |
ddram_dq[10]       |   13.639 (r) | SLOW    |   3.255 (r) | FAST    |    1.657 |
ddram_dq[11]       |   13.259 (r) | SLOW    |   3.234 (r) | FAST    |    1.277 |
ddram_dq[12]       |   13.758 (r) | SLOW    |   3.265 (r) | FAST    |    1.776 |
ddram_dq[13]       |   13.378 (r) | SLOW    |   3.230 (r) | FAST    |    1.396 |
ddram_dq[14]       |   13.877 (r) | SLOW    |   3.266 (r) | FAST    |    1.895 |
ddram_dq[15]       |   13.253 (r) | SLOW    |   3.242 (r) | FAST    |    1.270 |
ddram_dq[16]       |   11.982 (r) | SLOW    |   3.242 (r) | FAST    |    0.013 |
ddram_dq[17]       |   12.569 (r) | SLOW    |   3.268 (r) | FAST    |    0.586 |
ddram_dq[18]       |   12.938 (r) | SLOW    |   3.252 (r) | FAST    |    0.956 |
ddram_dq[19]       |   12.220 (r) | SLOW    |   3.256 (r) | FAST    |    0.238 |
ddram_dq[20]       |   12.819 (r) | SLOW    |   3.252 (r) | FAST    |    0.837 |
ddram_dq[21]       |   12.339 (r) | SLOW    |   3.254 (r) | FAST    |    0.357 |
ddram_dq[22]       |   13.048 (r) | SLOW    |   3.243 (r) | FAST    |    1.066 |
ddram_dq[23]       |   12.101 (r) | SLOW    |   3.250 (r) | FAST    |    0.119 |
ddram_dq[24]       |   12.345 (r) | SLOW    |   3.272 (r) | FAST    |    0.362 |
ddram_dq[25]       |   12.099 (r) | SLOW    |   3.282 (r) | FAST    |    0.117 |
ddram_dq[26]       |   12.455 (r) | SLOW    |   3.284 (r) | FAST    |    0.472 |
ddram_dq[27]       |   12.600 (r) | SLOW    |   3.264 (r) | FAST    |    0.618 |
ddram_dq[28]       |   12.717 (r) | SLOW    |   3.283 (r) | FAST    |    0.735 |
ddram_dq[29]       |   12.953 (r) | SLOW    |   3.274 (r) | FAST    |    0.971 |
ddram_dq[30]       |   13.063 (r) | SLOW    |   3.286 (r) | FAST    |    1.081 |
ddram_dq[31]       |   12.710 (r) | SLOW    |   3.274 (r) | FAST    |    0.728 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.631 (r) | SLOW    |   3.230 (r) | FAST    |    2.649 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.892 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   13.014 (r) | SLOW    |   4.498 (r) | FAST    |    0.891 |
ddram_dqs_n[1]     |   12.687 (r) | SLOW    |   4.388 (r) | FAST    |    0.564 |
ddram_dqs_n[2]     |   12.203 (r) | SLOW    |   4.144 (r) | FAST    |    0.080 |
ddram_dqs_n[3]     |   12.123 (r) | SLOW    |   4.115 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   13.015 (r) | SLOW    |   4.497 (r) | FAST    |    0.892 |
ddram_dqs_p[1]     |   12.688 (r) | SLOW    |   4.391 (r) | FAST    |    0.565 |
ddram_dqs_p[2]     |   12.204 (r) | SLOW    |   4.148 (r) | FAST    |    0.081 |
ddram_dqs_p[3]     |   12.124 (r) | SLOW    |   4.117 (r) | FAST    |    0.002 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.015 (r) | SLOW    |   4.115 (r) | FAST    |    0.892 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.016 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.041 (r) | SLOW    |   1.947 (r) | FAST    |    0.002 |
eth_tx_data[0]     |   5.041 (f) | SLOW    |   1.947 (f) | FAST    |    0.002 |
eth_tx_data[1]     |   5.039 (r) | SLOW    |   1.945 (r) | FAST    |    0.000 |
eth_tx_data[1]     |   5.039 (f) | SLOW    |   1.945 (f) | FAST    |    0.000 |
eth_tx_data[2]     |   5.048 (r) | SLOW    |   1.955 (r) | FAST    |    0.010 |
eth_tx_data[2]     |   5.048 (f) | SLOW    |   1.955 (f) | FAST    |    0.010 |
eth_tx_data[3]     |   5.054 (r) | SLOW    |   1.961 (r) | FAST    |    0.016 |
eth_tx_data[3]     |   5.054 (f) | SLOW    |   1.961 (f) | FAST    |    0.016 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.054 (r) | SLOW    |   1.945 (r) | FAST    |    0.016 |
-------------------+-------------+---------+-------------+---------+----------+




