Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 12:30:46 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_111_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 Sum42_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.890ns (26.896%)  route 2.419ns (73.104%))
  Logic Levels:           12  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 6.242 - 4.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.711ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.646ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=18526, routed)       1.791     2.742    Sum42_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X122Y458       FDRE                                         r  Sum42_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y458       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.820 r  Sum42_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/Q
                         net (fo=1, routed)           0.151     2.971    Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/shiftedFracY_d1_reg[21]
    SLICE_X122Y459       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     3.062 r  Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__4/O
                         net (fo=1, routed)           0.254     3.316    Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__4_n_0
    SLICE_X119Y460       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     3.351 r  Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__4/O
                         net (fo=1, routed)           0.048     3.399    Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__4_n_0
    SLICE_X119Y459       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     3.434 r  Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__4/O
                         net (fo=1, routed)           0.044     3.478    Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__4_n_0
    SLICE_X119Y459       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.529 r  Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1__4/O
                         net (fo=4, routed)           0.501     4.030    Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X127Y462       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.080 r  Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9__4/O
                         net (fo=1, routed)           0.009     4.089    Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X127Y462       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.279 r  Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.305    Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X127Y463       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.320 r  Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.346    Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X127Y464       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.361 r  Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.387    Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1_n_0
    SLICE_X127Y465       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.443 f  Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__2/O[0]
                         net (fo=6, routed)           0.466     4.909    Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/level5[25]
    SLICE_X125Y463       LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     5.045 f  Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__4/O
                         net (fo=1, routed)           0.201     5.246    Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__4_n_0
    SLICE_X125Y463       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     5.295 f  Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__4/O
                         net (fo=6, routed)           0.140     5.435    Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__4_n_0
    SLICE_X125Y463       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     5.524 r  Sum42_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1__4/O
                         net (fo=13, routed)          0.527     6.051    Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X127Y462       FDRE                                         r  Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=18526, routed)       1.582     6.242    Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLICE_X127Y462       FDRE                                         r  Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/C
                         clock pessimism              0.410     6.652    
                         clock uncertainty           -0.035     6.616    
    SLICE_X127Y462       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     6.542    Sum42_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.542    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  0.492    




