

================================================================
== Vitis HLS Report for 'systolic_tile_modulate_Loop_l_data_load_k8_proc21'
================================================================
* Date:           Mon Nov  4 21:47:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.541 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_data_load_k8_l_S_n_1_n  |       65|       65|         3|          1|          1|    64|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k8 = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 7 'alloca' 'k8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%v169_7_load1 = alloca i32 1"   --->   Operation 9 'alloca' 'v169_7_load1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v169_6_load3 = alloca i32 1"   --->   Operation 10 'alloca' 'v169_6_load3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%v169_5_load5 = alloca i32 1"   --->   Operation 11 'alloca' 'v169_5_load5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v169_4_load7 = alloca i32 1"   --->   Operation 12 'alloca' 'v169_4_load7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v169_3_load9 = alloca i32 1"   --->   Operation 13 'alloca' 'v169_3_load9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v169_2_load11 = alloca i32 1"   --->   Operation 14 'alloca' 'v169_2_load11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v169_1_load13 = alloca i32 1"   --->   Operation 15 'alloca' 'v169_1_load13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v169_0_load15 = alloca i32 1"   --->   Operation 16 'alloca' 'v169_0_load15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_14, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_12, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_10, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_8, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_6, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_4, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln578 = store i4 0, i4 %k8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 27 'store' 'store_ln578' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln583 = store i4 0, i4 %n" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 28 'store' 'store_ln583' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %V.i4144.exit"   --->   Operation 30 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%icmp_ln578 = icmp_eq  i7 %indvar_flatten_load, i7 64" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 32 'icmp' 'icmp_ln578' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln578_1 = add i7 %indvar_flatten_load, i7 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 33 'add' 'add_ln578_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln578 = br i1 %icmp_ln578, void %for.inc45, void %for.end47.exitStub" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 34 'br' 'br_ln578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%n_load = load i4 %n" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 35 'load' 'n_load' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%k8_load = load i4 %k8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 36 'load' 'k8_load' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln578 = add i4 %k8_load, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 37 'add' 'add_ln578' <Predicate = (!icmp_ln578)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_data_load_k8_l_S_n_1_n_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%icmp_ln583 = icmp_eq  i4 %n_load, i4 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 40 'icmp' 'icmp_ln583' <Predicate = (!icmp_ln578)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.12ns)   --->   "%or_ln578 = or i1 %icmp_ln583, i1 %first_iter_0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 41 'or' 'or_ln578' <Predicate = (!icmp_ln578)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.35ns)   --->   "%select_ln578 = select i1 %icmp_ln583, i4 0, i4 %n_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 42 'select' 'select_ln578' <Predicate = (!icmp_ln578)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.35ns)   --->   "%select_ln578_1 = select i1 %icmp_ln583, i4 %add_ln578, i4 %k8_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 43 'select' 'select_ln578_1' <Predicate = (!icmp_ln578)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i4 %select_ln578_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 44 'zext' 'zext_ln578' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v168_0_addr = getelementptr i32 %v168_0, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:580]   --->   Operation 45 'getelementptr' 'v168_0_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v169_0_addr = getelementptr i32 %v169_0, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 46 'getelementptr' 'v169_0_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%v169_1_addr = getelementptr i32 %v169_1, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 47 'getelementptr' 'v169_1_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%v169_2_addr = getelementptr i32 %v169_2, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 48 'getelementptr' 'v169_2_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%v169_3_addr = getelementptr i32 %v169_3, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 49 'getelementptr' 'v169_3_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%v169_4_addr = getelementptr i32 %v169_4, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 50 'getelementptr' 'v169_4_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v169_5_addr = getelementptr i32 %v169_5, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 51 'getelementptr' 'v169_5_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%v169_6_addr = getelementptr i32 %v169_6, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 52 'getelementptr' 'v169_6_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%v169_7_addr = getelementptr i32 %v169_7, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 53 'getelementptr' 'v169_7_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln583 = br i1 %or_ln578, void %for.inc42.split, void %for.first.iter.for.inc42" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 54 'br' 'br_ln583' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.69ns)   --->   "%v169_0_load = load i3 %v169_0_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 55 'load' 'v169_0_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 56 [2/2] (0.69ns)   --->   "%v169_1_load = load i3 %v169_1_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 56 'load' 'v169_1_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 57 [2/2] (0.69ns)   --->   "%v169_2_load = load i3 %v169_2_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 57 'load' 'v169_2_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 58 [2/2] (0.69ns)   --->   "%v169_3_load = load i3 %v169_3_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 58 'load' 'v169_3_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 59 [2/2] (0.69ns)   --->   "%v169_4_load = load i3 %v169_4_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 59 'load' 'v169_4_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 60 [2/2] (0.69ns)   --->   "%v169_5_load = load i3 %v169_5_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 60 'load' 'v169_5_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 61 [2/2] (0.69ns)   --->   "%v169_6_load = load i3 %v169_6_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 61 'load' 'v169_6_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 62 [2/2] (0.69ns)   --->   "%v169_7_load = load i3 %v169_7_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 62 'load' 'v169_7_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i4 %select_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 63 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.67ns)   --->   "%switch_ln585 = switch i3 %trunc_ln583, void %V.i4144.case.7, i3 0, void %V.i4144.case.0, i3 1, void %V.i4144.case.1, i3 2, void %V.i4144.case.2, i3 3, void %V.i4144.case.3, i3 4, void %V.i4144.case.4, i3 5, void %V.i4144.case.5, i3 6, void %V.i4144.case.6" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 64 'switch' 'switch_ln585' <Predicate = (!icmp_ln578)> <Delay = 0.67>
ST_1 : Operation 65 [1/1] (0.70ns)   --->   "%add_ln583 = add i4 %select_ln578, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 65 'add' 'add_ln583' <Predicate = (!icmp_ln578)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln578 = store i7 %add_ln578_1, i7 %indvar_flatten" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 66 'store' 'store_ln578' <Predicate = (!icmp_ln578)> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln578 = store i4 %select_ln578_1, i4 %k8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 67 'store' 'store_ln578' <Predicate = (!icmp_ln578)> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln583 = store i4 %add_ln583, i4 %n" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 68 'store' 'store_ln583' <Predicate = (!icmp_ln578)> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln583 = br void %for.inc42" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 69 'br' 'br_ln583' <Predicate = (!icmp_ln578)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 70 [2/2] (0.69ns)   --->   "%v177 = load i3 %v168_0_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:580]   --->   Operation 70 'load' 'v177' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 71 [1/2] (0.69ns)   --->   "%v169_0_load = load i3 %v169_0_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 71 'load' 'v169_0_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 72 [1/2] (0.69ns)   --->   "%v169_1_load = load i3 %v169_1_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 72 'load' 'v169_1_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 73 [1/2] (0.69ns)   --->   "%v169_2_load = load i3 %v169_2_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 73 'load' 'v169_2_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 74 [1/2] (0.69ns)   --->   "%v169_3_load = load i3 %v169_3_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 74 'load' 'v169_3_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 75 [1/2] (0.69ns)   --->   "%v169_4_load = load i3 %v169_4_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 75 'load' 'v169_4_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 76 [1/2] (0.69ns)   --->   "%v169_5_load = load i3 %v169_5_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 76 'load' 'v169_5_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 77 [1/2] (0.69ns)   --->   "%v169_6_load = load i3 %v169_6_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 77 'load' 'v169_6_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 78 [1/2] (0.69ns)   --->   "%v169_7_load = load i3 %v169_7_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 78 'load' 'v169_7_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_0_load, i32 %v169_0_load15" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 79 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_1_load, i32 %v169_1_load13" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 80 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_2_load, i32 %v169_2_load11" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 81 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_3_load, i32 %v169_3_load9" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 82 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_4_load, i32 %v169_4_load7" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 83 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_5_load, i32 %v169_5_load5" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 84 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_6_load, i32 %v169_6_load3" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 85 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_7_load, i32 %v169_7_load1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 86 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = (icmp_ln578)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.09>
ST_3 : Operation 87 [1/2] (0.69ns)   --->   "%v177 = load i3 %v168_0_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:580]   --->   Operation 87 'load' 'v177' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln581 = bitcast i32 %v177" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:581]   --->   Operation 88 'bitcast' 'bitcast_ln581' <Predicate = (or_ln578)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.39ns)   --->   "%write_ln581 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %A_fifo, i32 %bitcast_ln581" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:581]   --->   Operation 89 'write' 'write_ln581' <Predicate = (or_ln578)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln583 = br void %for.inc42.split" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 90 'br' 'br_ln583' <Predicate = (or_ln578)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%v169_7_load_1 = load i32 %v169_7_load1"   --->   Operation 91 'load' 'v169_7_load_1' <Predicate = (trunc_ln583 == 7)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%v169_6_load_1 = load i32 %v169_6_load3"   --->   Operation 92 'load' 'v169_6_load_1' <Predicate = (trunc_ln583 == 6)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%v169_5_load_1 = load i32 %v169_5_load5"   --->   Operation 93 'load' 'v169_5_load_1' <Predicate = (trunc_ln583 == 5)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%v169_4_load_1 = load i32 %v169_4_load7"   --->   Operation 94 'load' 'v169_4_load_1' <Predicate = (trunc_ln583 == 4)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%v169_3_load_1 = load i32 %v169_3_load9"   --->   Operation 95 'load' 'v169_3_load_1' <Predicate = (trunc_ln583 == 3)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%v169_2_load_1 = load i32 %v169_2_load11"   --->   Operation 96 'load' 'v169_2_load_1' <Predicate = (trunc_ln583 == 2)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%v169_1_load_1 = load i32 %v169_1_load13"   --->   Operation 97 'load' 'v169_1_load_1' <Predicate = (trunc_ln583 == 1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%v169_0_load_1 = load i32 %v169_0_load15"   --->   Operation 98 'load' 'v169_0_load_1' <Predicate = (trunc_ln583 == 0)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln583 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 99 'specpipeline' 'specpipeline_ln583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.58ns)   --->   "%v179 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8f32.f32.i3, i3 0, i32 %v169_0_load_1, i3 1, i32 %v169_1_load_1, i3 2, i32 %v169_2_load_1, i3 3, i32 %v169_3_load_1, i3 4, i32 %v169_4_load_1, i3 5, i32 %v169_5_load_1, i3 6, i32 %v169_6_load_1, i3 7, i32 %v169_7_load_1, i32 <undef>, i3 %trunc_ln583" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:584]   --->   Operation 100 'sparsemux' 'v179' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln585 = bitcast i32 %v179" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 101 'bitcast' 'bitcast_ln585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_12, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 102 'write' 'write_ln585' <Predicate = (trunc_ln583 == 6)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 103 'br' 'br_ln585' <Predicate = (trunc_ln583 == 6)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_10, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 104 'write' 'write_ln585' <Predicate = (trunc_ln583 == 5)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 105 'br' 'br_ln585' <Predicate = (trunc_ln583 == 5)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_8, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 106 'write' 'write_ln585' <Predicate = (trunc_ln583 == 4)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 107 'br' 'br_ln585' <Predicate = (trunc_ln583 == 4)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_6, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 108 'write' 'write_ln585' <Predicate = (trunc_ln583 == 3)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 109 'br' 'br_ln585' <Predicate = (trunc_ln583 == 3)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_4, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 110 'write' 'write_ln585' <Predicate = (trunc_ln583 == 2)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 111 'br' 'br_ln585' <Predicate = (trunc_ln583 == 2)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_2, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 112 'write' 'write_ln585' <Predicate = (trunc_ln583 == 1)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 113 'br' 'br_ln585' <Predicate = (trunc_ln583 == 1)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 114 'write' 'write_ln585' <Predicate = (trunc_ln583 == 0)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 115 'br' 'br_ln585' <Predicate = (trunc_ln583 == 0)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_14, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 116 'write' 'write_ln585' <Predicate = (trunc_ln583 == 7)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 117 'br' 'br_ln585' <Predicate = (trunc_ln583 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.541ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln583', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583) of constant 0 on local variable 'n', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583 [41]  (0.387 ns)
	'load' operation 4 bit ('n_load', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583) on local variable 'n', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583 [50]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln583', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583) [55]  (0.708 ns)
	'select' operation 4 bit ('select_ln578', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578) [57]  (0.351 ns)
	'add' operation 4 bit ('add_ln583', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583) [130]  (0.708 ns)
	'store' operation 0 bit ('store_ln583', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583) of variable 'add_ln583', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583 on local variable 'n', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583 [133]  (0.387 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('v177', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:580) on array 'v168_0' [71]  (0.699 ns)

 <State 3>: 2.097ns
The critical path consists of the following:
	'load' operation 32 bit ('v177', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:580) on array 'v168_0' [71]  (0.699 ns)
	fifo write operation ('write_ln581', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:581) on port 'A_fifo' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:581) [73]  (1.398 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
