<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu May 10 11:24:36 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     segment_counter
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets clk_c]
            912 items scored, 682 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 9.371ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_141__i1  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt_141__i1  (to clk_c +)

   Delay:                  14.211ns  (30.9% logic, 69.1% route), 9 logic levels.

 Constraint Details:

     14.211ns data_path cnt_141__i1 to cnt_141__i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.371ns

 Path Details: cnt_141__i1 to cnt_141__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_141__i1 (from clk_c)
Route         2   e 1.198                                  cnt[1]
LUT4        ---     0.493              C to Z              i4_3_lut
Route         1   e 0.941                                  n11
LUT4        ---     0.493              B to Z              i138_4_lut
Route         1   e 0.941                                  n165
LUT4        ---     0.493              D to Z              i2_4_lut_adj_7
Route         1   e 0.941                                  n1025
LUT4        ---     0.493              C to Z              i3_4_lut_adj_6
Route         1   e 0.941                                  n1028
LUT4        ---     0.493              D to Z              i3_4_lut
Route         1   e 0.941                                  n1024
LUT4        ---     0.493              D to Z              i2_4_lut
Route         1   e 0.941                                  n1023
LUT4        ---     0.493              D to Z              i1_4_lut_adj_3
Route         2   e 1.141                                  n70
LUT4        ---     0.493              B to Z              i1_2_lut
Route        24   e 1.838                                  n670
                  --------
                   14.211  (30.9% logic, 69.1% route), 9 logic levels.


Error:  The following path violates requirements by 9.371ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_141__i1  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt_141__i2  (to clk_c +)

   Delay:                  14.211ns  (30.9% logic, 69.1% route), 9 logic levels.

 Constraint Details:

     14.211ns data_path cnt_141__i1 to cnt_141__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.371ns

 Path Details: cnt_141__i1 to cnt_141__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_141__i1 (from clk_c)
Route         2   e 1.198                                  cnt[1]
LUT4        ---     0.493              C to Z              i4_3_lut
Route         1   e 0.941                                  n11
LUT4        ---     0.493              B to Z              i138_4_lut
Route         1   e 0.941                                  n165
LUT4        ---     0.493              D to Z              i2_4_lut_adj_7
Route         1   e 0.941                                  n1025
LUT4        ---     0.493              C to Z              i3_4_lut_adj_6
Route         1   e 0.941                                  n1028
LUT4        ---     0.493              D to Z              i3_4_lut
Route         1   e 0.941                                  n1024
LUT4        ---     0.493              D to Z              i2_4_lut
Route         1   e 0.941                                  n1023
LUT4        ---     0.493              D to Z              i1_4_lut_adj_3
Route         2   e 1.141                                  n70
LUT4        ---     0.493              B to Z              i1_2_lut
Route        24   e 1.838                                  n670
                  --------
                   14.211  (30.9% logic, 69.1% route), 9 logic levels.


Error:  The following path violates requirements by 9.371ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_141__i1  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt_141__i3  (to clk_c +)

   Delay:                  14.211ns  (30.9% logic, 69.1% route), 9 logic levels.

 Constraint Details:

     14.211ns data_path cnt_141__i1 to cnt_141__i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.371ns

 Path Details: cnt_141__i1 to cnt_141__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_141__i1 (from clk_c)
Route         2   e 1.198                                  cnt[1]
LUT4        ---     0.493              C to Z              i4_3_lut
Route         1   e 0.941                                  n11
LUT4        ---     0.493              B to Z              i138_4_lut
Route         1   e 0.941                                  n165
LUT4        ---     0.493              D to Z              i2_4_lut_adj_7
Route         1   e 0.941                                  n1025
LUT4        ---     0.493              C to Z              i3_4_lut_adj_6
Route         1   e 0.941                                  n1028
LUT4        ---     0.493              D to Z              i3_4_lut
Route         1   e 0.941                                  n1024
LUT4        ---     0.493              D to Z              i2_4_lut
Route         1   e 0.941                                  n1023
LUT4        ---     0.493              D to Z              i1_4_lut_adj_3
Route         2   e 1.141                                  n70
LUT4        ---     0.493              B to Z              i1_2_lut
Route        24   e 1.838                                  n670
                  --------
                   14.211  (30.9% logic, 69.1% route), 9 logic levels.

Warning: 14.371 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_divided]
            67 items scored, 8 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.975ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_ge__i1  (from clk_divided +)
   Destination:    FD1P3IX    SP             cnt_ge__i1  (to clk_divided +)

   Delay:                   5.690ns  (25.1% logic, 74.9% route), 3 logic levels.

 Constraint Details:

      5.690ns data_path cnt_ge__i1 to cnt_ge__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 0.975ns

 Path Details: cnt_ge__i1 to cnt_ge__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_ge__i1 (from clk_divided)
Route        13   e 1.861                                  cnt_ge[1]
LUT4        ---     0.493              A to Z              i787_2_lut_rep_26
Route         2   e 1.141                                  n1256
LUT4        ---     0.493              C to Z              i144_2_lut_rep_24_3_lut_4_lut_4_lut
Route         3   e 1.258                                  clk_divided_enable_4
                  --------
                    5.690  (25.1% logic, 74.9% route), 3 logic levels.


Error:  The following path violates requirements by 0.975ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_ge__i1  (from clk_divided +)
   Destination:    FD1P3IX    SP             cnt_ge__i3  (to clk_divided +)

   Delay:                   5.690ns  (25.1% logic, 74.9% route), 3 logic levels.

 Constraint Details:

      5.690ns data_path cnt_ge__i1 to cnt_ge__i3 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 0.975ns

 Path Details: cnt_ge__i1 to cnt_ge__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_ge__i1 (from clk_divided)
Route        13   e 1.861                                  cnt_ge[1]
LUT4        ---     0.493              A to Z              i787_2_lut_rep_26
Route         2   e 1.141                                  n1256
LUT4        ---     0.493              C to Z              i144_2_lut_rep_24_3_lut_4_lut_4_lut
Route         3   e 1.258                                  clk_divided_enable_4
                  --------
                    5.690  (25.1% logic, 74.9% route), 3 logic levels.


Error:  The following path violates requirements by 0.975ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_ge__i1  (from clk_divided +)
   Destination:    FD1P3IX    SP             cnt_ge__i2  (to clk_divided +)

   Delay:                   5.690ns  (25.1% logic, 74.9% route), 3 logic levels.

 Constraint Details:

      5.690ns data_path cnt_ge__i1 to cnt_ge__i2 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 0.975ns

 Path Details: cnt_ge__i1 to cnt_ge__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_ge__i1 (from clk_divided)
Route        13   e 1.861                                  cnt_ge[1]
LUT4        ---     0.493              A to Z              i787_2_lut_rep_26
Route         2   e 1.141                                  n1256
LUT4        ---     0.493              C to Z              i144_2_lut_rep_24_3_lut_4_lut_4_lut
Route         3   e 1.258                                  clk_divided_enable_4
                  --------
                    5.690  (25.1% logic, 74.9% route), 3 logic levels.

Warning: 5.975 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets hold_c]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             hold_flag_37  (from hold_c +)
   Destination:    FD1S3AX    D              hold_flag_37  (to hold_c +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path hold_flag_37 to hold_flag_37 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.647ns

 Path Details: hold_flag_37 to hold_flag_37

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              hold_flag_37 (from hold_c)
Route         3   e 1.315                                  hold_flag
LUT4        ---     0.493              A to Z              hold_flag_I_0_1_lut_rep_27
Route         1   e 0.941                                  n1257
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.

Report: 3.353 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_c]                   |     5.000 ns|    14.371 ns|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_divided]             |     5.000 ns|     5.975 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets hold_c]                  |     5.000 ns|     3.353 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n70                                     |       2|     597|     86.52%
                                        |        |        |
n670                                    |      24|     576|     83.48%
                                        |        |        |
n1023                                   |       1|     525|     76.09%
                                        |        |        |
n1024                                   |       1|     450|     65.22%
                                        |        |        |
n1028                                   |       1|     375|     54.35%
                                        |        |        |
n1025                                   |       1|     300|     43.48%
                                        |        |        |
n165                                    |       1|     225|     32.61%
                                        |        |        |
n12                                     |       1|     100|     14.49%
                                        |        |        |
n1011                                   |       1|      83|     12.03%
                                        |        |        |
n1012                                   |       1|      83|     12.03%
                                        |        |        |
n1010                                   |       1|      77|     11.16%
                                        |        |        |
n1013                                   |       1|      77|     11.16%
                                        |        |        |
n11                                     |       1|      75|     10.87%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 690  Score: 3417137

Constraints cover  980 paths, 94 nets, and 205 connections (53.1% coverage)


Peak memory: 61628416 bytes, TRCE: 2375680 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
