// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module NfMappedElemIdx(
  input  [2:0] in_nf,
  input  [3:0] in_eewOH,
  output [7:0] out_idxRangeVec_0_from,
  output [7:0] out_idxRangeVec_0_until,
  output [7:0] out_idxRangeVec_1_from,
  output [7:0] out_idxRangeVec_1_until,
  output [7:0] out_idxRangeVec_2_from,
  output [7:0] out_idxRangeVec_2_until,
  output [7:0] out_idxRangeVec_3_from,
  output [7:0] out_idxRangeVec_3_until,
  output [7:0] out_idxRangeVec_4_from,
  output [7:0] out_idxRangeVec_4_until,
  output [7:0] out_idxRangeVec_5_from,
  output [7:0] out_idxRangeVec_5_until,
  output [7:0] out_idxRangeVec_6_from,
  output [7:0] out_idxRangeVec_6_until,
  output [7:0] out_idxRangeVec_7_from,
  output [7:0] out_idxRangeVec_7_until
);

  wire [7:0]      _GEN = {3'h0, in_eewOH[0], in_eewOH[1], in_eewOH[2], in_eewOH[3], 1'h0};
  wire [7:0]      _GEN_0 =
    {2'h0, in_eewOH[0], in_eewOH[1], in_eewOH[2], in_eewOH[3], 2'h0};
  wire [7:0]      _GEN_1 =
    (in_eewOH[0] ? 8'h30 : 8'h0) | (in_eewOH[1] ? 8'h18 : 8'h0)
    | (in_eewOH[2] ? 8'hC : 8'h0) | (in_eewOH[3] ? 8'h6 : 8'h0);
  wire [7:0]      _GEN_2 =
    {1'h0, in_eewOH[0], in_eewOH[1], in_eewOH[2], in_eewOH[3], 3'h0};
  wire [7:0]      _GEN_3 =
    (in_eewOH[0] ? 8'h50 : 8'h0) | (in_eewOH[1] ? 8'h28 : 8'h0)
    | (in_eewOH[2] ? 8'h14 : 8'h0) | (in_eewOH[3] ? 8'hA : 8'h0);
  wire [7:0]      _GEN_4 =
    (in_eewOH[0] ? 8'h60 : 8'h0) | (in_eewOH[1] ? 8'h30 : 8'h0)
    | (in_eewOH[2] ? 8'h18 : 8'h0) | (in_eewOH[3] ? 8'hC : 8'h0);
  wire [7:0]      _GEN_5 =
    (in_eewOH[0] ? 8'h70 : 8'h0) | (in_eewOH[1] ? 8'h38 : 8'h0)
    | (in_eewOH[2] ? 8'h1C : 8'h0) | (in_eewOH[3] ? 8'hE : 8'h0);
  wire [7:0][7:0] _GEN_6 =
    {{8'h0}, {8'h0}, {8'h0}, {8'h0}, {8'h0}, {8'h0}, {8'h0}, {_GEN}};
  wire [7:0][7:0] _GEN_7 =
    {{_GEN}, {_GEN}, {_GEN}, {_GEN}, {_GEN}, {_GEN}, {_GEN}, {_GEN_0}};
  wire [7:0][7:0] _GEN_8 =
    {{8'h0}, {8'h0}, {8'h0}, {8'h0}, {8'h0}, {8'h0}, {_GEN}, {_GEN_0}};
  wire [7:0][7:0] _GEN_9 =
    {{_GEN}, {_GEN}, {_GEN}, {_GEN}, {_GEN}, {_GEN}, {_GEN_0}, {_GEN_1}};
  wire [7:0][7:0] _GEN_10 =
    {{8'h0}, {8'h0}, {8'h0}, {8'h0}, {8'h0}, {_GEN}, {_GEN}, {_GEN_1}};
  wire [7:0][7:0] _GEN_11 =
    {{_GEN}, {_GEN}, {_GEN}, {_GEN}, {_GEN}, {_GEN_0}, {_GEN_0}, {_GEN_2}};
  wire [7:0][7:0] _GEN_12 =
    {{8'h0}, {8'h0}, {8'h0}, {8'h0}, {_GEN}, {_GEN}, {_GEN_0}, {_GEN_2}};
  wire [7:0][7:0] _GEN_13 =
    {{_GEN}, {_GEN}, {_GEN}, {_GEN}, {_GEN_0}, {_GEN_0}, {_GEN_1}, {_GEN_3}};
  wire [7:0][7:0] _GEN_14 =
    {{8'h0}, {8'h0}, {8'h0}, {_GEN}, {_GEN}, {_GEN}, {_GEN_0}, {_GEN_3}};
  wire [7:0][7:0] _GEN_15 =
    {{_GEN}, {_GEN}, {_GEN}, {_GEN_0}, {_GEN_0}, {_GEN_0}, {_GEN_1}, {_GEN_4}};
  wire [7:0][7:0] _GEN_16 =
    {{8'h0}, {8'h0}, {_GEN}, {_GEN}, {_GEN}, {_GEN_0}, {_GEN_1}, {_GEN_4}};
  wire [7:0][7:0] _GEN_17 =
    {{_GEN}, {_GEN}, {_GEN_0}, {_GEN_0}, {_GEN_0}, {_GEN_1}, {_GEN_2}, {_GEN_5}};
  wire [7:0][7:0] _GEN_18 =
    {{8'h0}, {_GEN}, {_GEN}, {_GEN}, {_GEN}, {_GEN_0}, {_GEN_1}, {_GEN_5}};
  wire [7:0][7:0] _GEN_19 =
    {{_GEN},
     {_GEN_0},
     {_GEN_0},
     {_GEN_0},
     {_GEN_0},
     {_GEN_1},
     {_GEN_2},
     {{in_eewOH[0], in_eewOH[1], in_eewOH[2], in_eewOH[3], 4'h0}}};
  assign out_idxRangeVec_0_from = 8'h0;
  assign out_idxRangeVec_0_until = _GEN;
  assign out_idxRangeVec_1_from = _GEN_6[in_nf];
  assign out_idxRangeVec_1_until = _GEN_7[in_nf];
  assign out_idxRangeVec_2_from = _GEN_8[in_nf];
  assign out_idxRangeVec_2_until = _GEN_9[in_nf];
  assign out_idxRangeVec_3_from = _GEN_10[in_nf];
  assign out_idxRangeVec_3_until = _GEN_11[in_nf];
  assign out_idxRangeVec_4_from = _GEN_12[in_nf];
  assign out_idxRangeVec_4_until = _GEN_13[in_nf];
  assign out_idxRangeVec_5_from = _GEN_14[in_nf];
  assign out_idxRangeVec_5_until = _GEN_15[in_nf];
  assign out_idxRangeVec_6_from = _GEN_16[in_nf];
  assign out_idxRangeVec_6_until = _GEN_17[in_nf];
  assign out_idxRangeVec_7_from = _GEN_18[in_nf];
  assign out_idxRangeVec_7_until = _GEN_19[in_nf];
endmodule

