{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 23:01:21 2020 " "Info: Processing started: Fri Jun 05 23:01:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "normMain:inst5\|Pmain:inst\|inst6 " "Info: Detected ripple clock \"normMain:inst5\|Pmain:inst\|inst6\" as buffer" {  } { { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 672 560 624 752 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "normMain:inst5\|Pmain:inst\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register normMain:inst5\|Pmain:inst\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\] register normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 101.05 MHz 9.896 ns Internal " "Info: Clock \"clock\" has Internal fmax of 101.05 MHz between source register \"normMain:inst5\|Pmain:inst\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\]\" and destination register \"normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (period= 9.896 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.514 ns + Longest register register " "Info: + Longest register to register delay is 1.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns normMain:inst5\|Pmain:inst\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\] 1 REG LCFF_X26_Y23_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y23_N27; Fanout = 3; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_bsh.tdf" "" { Text "C:/TAproj/db/cntr_bsh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.225 ns) 0.554 ns normMain:inst5\|Pmain:inst\|inst18~0 2 COMB LCCOMB_X26_Y23_N6 10 " "Info: 2: + IC(0.329 ns) + CELL(0.225 ns) = 0.554 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 10; COMB Node = 'normMain:inst5\|Pmain:inst\|inst18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] normMain:inst5|Pmain:inst|inst18~0 } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 496 1152 1216 544 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.746 ns) 1.514 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X26_Y23_N15 5 " "Info: 3: + IC(0.214 ns) + CELL(0.746 ns) = 1.514 ns; Loc. = LCFF_X26_Y23_N15; Fanout = 5; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { normMain:inst5|Pmain:inst|inst18~0 normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.971 ns ( 64.13 % ) " "Info: Total cell delay = 0.971 ns ( 64.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.543 ns ( 35.87 % ) " "Info: Total interconnect delay = 0.543 ns ( 35.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] normMain:inst5|Pmain:inst|inst18~0 normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.514 ns" { normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} normMain:inst5|Pmain:inst|inst18~0 {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.329ns 0.214ns } { 0.000ns 0.225ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.250 ns - Smallest " "Info: - Smallest clock skew is -3.250 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.492 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X26_Y23_N15 5 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X26_Y23_N15; Fanout = 5; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.742 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.712 ns) 2.999 ns normMain:inst5\|Pmain:inst\|inst6 2 REG LCFF_X25_Y11_N5 2 " "Info: 2: + IC(1.433 ns) + CELL(0.712 ns) = 2.999 ns; Loc. = LCFF_X25_Y11_N5; Fanout = 2; REG Node = 'normMain:inst5\|Pmain:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { clock normMain:inst5|Pmain:inst|inst6 } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 672 560 624 752 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.000 ns) 4.435 ns normMain:inst5\|Pmain:inst\|inst6~clkctrl 3 COMB CLKCTRL_G11 2 " "Info: 3: + IC(1.436 ns) + CELL(0.000 ns) = 4.435 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'normMain:inst5\|Pmain:inst\|inst6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { normMain:inst5|Pmain:inst|inst6 normMain:inst5|Pmain:inst|inst6~clkctrl } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 672 560 624 752 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.618 ns) 5.742 ns normMain:inst5\|Pmain:inst\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\] 4 REG LCFF_X26_Y23_N27 3 " "Info: 4: + IC(0.689 ns) + CELL(0.618 ns) = 5.742 ns; Loc. = LCFF_X26_Y23_N27; Fanout = 3; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { normMain:inst5|Pmain:inst|inst6~clkctrl normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_bsh.tdf" "" { Text "C:/TAproj/db/cntr_bsh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 38.04 % ) " "Info: Total cell delay = 2.184 ns ( 38.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.558 ns ( 61.96 % ) " "Info: Total interconnect delay = 3.558 ns ( 61.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { clock normMain:inst5|Pmain:inst|inst6 normMain:inst5|Pmain:inst|inst6~clkctrl normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.742 ns" { clock {} clock~combout {} normMain:inst5|Pmain:inst|inst6 {} normMain:inst5|Pmain:inst|inst6~clkctrl {} normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.433ns 1.436ns 0.689ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { clock normMain:inst5|Pmain:inst|inst6 normMain:inst5|Pmain:inst|inst6~clkctrl normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.742 ns" { clock {} clock~combout {} normMain:inst5|Pmain:inst|inst6 {} normMain:inst5|Pmain:inst|inst6~clkctrl {} normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.433ns 1.436ns 0.689ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_bsh.tdf" "" { Text "C:/TAproj/db/cntr_bsh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_bsh.tdf" "" { Text "C:/TAproj/db/cntr_bsh.tdf" 54 8 0 } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] normMain:inst5|Pmain:inst|inst18~0 normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.514 ns" { normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} normMain:inst5|Pmain:inst|inst18~0 {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.329ns 0.214ns } { 0.000ns 0.225ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { clock normMain:inst5|Pmain:inst|inst6 normMain:inst5|Pmain:inst|inst6~clkctrl normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.742 ns" { clock {} clock~combout {} normMain:inst5|Pmain:inst|inst6 {} normMain:inst5|Pmain:inst|inst6~clkctrl {} normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.433ns 1.436ns 0.689ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] A\[4\] clock 5.825 ns register " "Info: tsu for register \"normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]\" (data pin = \"A\[4\]\", clock pin = \"clock\") is 5.825 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.227 ns + Longest pin register " "Info: + Longest pin to register delay is 8.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns A\[4\] 1 PIN PIN_AB8 25 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 25; PIN Node = 'A\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 72 -136 32 88 "A\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.639 ns) + CELL(0.516 ns) 6.012 ns normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~2 2 COMB LCCOMB_X25_Y24_N16 2 " "Info: 2: + IC(4.639 ns) + CELL(0.516 ns) = 6.012 ns; Loc. = LCCOMB_X25_Y24_N16; Fanout = 2; COMB Node = 'normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.155 ns" { A[4] normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.047 ns normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~6 3 COMB LCCOMB_X25_Y24_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.047 ns; Loc. = LCCOMB_X25_Y24_N18; Fanout = 2; COMB Node = 'normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.082 ns normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~10 4 COMB LCCOMB_X25_Y24_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.082 ns; Loc. = LCCOMB_X25_Y24_N20; Fanout = 2; COMB Node = 'normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.117 ns normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14 5 COMB LCCOMB_X25_Y24_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.117 ns; Loc. = LCCOMB_X25_Y24_N22; Fanout = 2; COMB Node = 'normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.152 ns normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~18 6 COMB LCCOMB_X25_Y24_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.152 ns; Loc. = LCCOMB_X25_Y24_N24; Fanout = 2; COMB Node = 'normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.187 ns normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~22 7 COMB LCCOMB_X25_Y24_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.187 ns; Loc. = LCCOMB_X25_Y24_N26; Fanout = 2; COMB Node = 'normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~18 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.222 ns normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~26 8 COMB LCCOMB_X25_Y24_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.222 ns; Loc. = LCCOMB_X25_Y24_N28; Fanout = 2; COMB Node = 'normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~22 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 6.422 ns normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~30 9 COMB LCCOMB_X25_Y24_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.200 ns) = 6.422 ns; Loc. = LCCOMB_X25_Y24_N30; Fanout = 2; COMB Node = 'normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~26 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.457 ns normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~34 10 COMB LCCOMB_X25_Y23_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.457 ns; Loc. = LCCOMB_X25_Y23_N0; Fanout = 2; COMB Node = 'normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~30 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.582 ns normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~37 11 COMB LCCOMB_X25_Y23_N2 1 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 6.582 ns; Loc. = LCCOMB_X25_Y23_N2; Fanout = 1; COMB Node = 'normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~34 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.619 ns) 7.523 ns normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~77 12 COMB LCCOMB_X25_Y23_N22 1 " "Info: 12: + IC(0.322 ns) + CELL(0.619 ns) = 7.523 ns; Loc. = LCCOMB_X25_Y23_N22; Fanout = 1; COMB Node = 'normMain:inst5\|Pmain:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~37 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~77 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.225 ns) 8.072 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~1 13 COMB LCCOMB_X26_Y23_N28 1 " "Info: 13: + IC(0.324 ns) + CELL(0.225 ns) = 8.072 ns; Loc. = LCCOMB_X26_Y23_N28; Fanout = 1; COMB Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~77 normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "lpm_shiftreg5.vhd" "" { Text "C:/TAproj/lpm_shiftreg5.vhd" 80 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.227 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 14 REG LCFF_X26_Y23_N29 12 " "Info: 14: + IC(0.000 ns) + CELL(0.155 ns) = 8.227 ns; Loc. = LCFF_X26_Y23_N29; Fanout = 12; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~1 normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 35.76 % ) " "Info: Total cell delay = 2.942 ns ( 35.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.285 ns ( 64.24 % ) " "Info: Total interconnect delay = 5.285 ns ( 64.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.227 ns" { A[4] normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~18 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~22 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~26 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~30 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~34 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~37 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~77 normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~1 normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.227 ns" { A[4] {} A[4]~combout {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~18 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~22 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~26 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~30 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~34 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~37 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~77 {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~1 {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 4.639ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.322ns 0.324ns 0.000ns } { 0.000ns 0.857ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.125ns 0.619ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.492 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 3 REG LCFF_X26_Y23_N29 12 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X26_Y23_N29; Fanout = 12; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.227 ns" { A[4] normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~18 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~22 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~26 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~30 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~34 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~37 normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~77 normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~1 normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.227 ns" { A[4] {} A[4]~combout {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~18 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~22 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~26 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~30 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~34 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~37 {} normMain:inst5|Pmain:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~77 {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~1 {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 4.639ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.322ns 0.324ns 0.000ns } { 0.000ns 0.857ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.125ns 0.619ns 0.225ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock C\[4\] normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 8.367 ns register " "Info: tco from clock \"clock\" to destination pin \"C\[4\]\" through register \"normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]\" is 8.367 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.492 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 3 REG LCFF_X26_Y23_N29 12 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X26_Y23_N29; Fanout = 12; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.781 ns + Longest register pin " "Info: + Longest register to pin delay is 5.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 1 REG LCFF_X26_Y23_N29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y23_N29; Fanout = 12; REG Node = 'normMain:inst5\|Pmain:inst\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.228 ns) 1.115 ns B10toF9:inst13\|lpm_mux2:inst1\|lpm_mux:lpm_mux_component\|mux_94e:auto_generated\|l1_w4_n0_mux_dataout~0 2 COMB LCCOMB_X25_Y21_N10 1 " "Info: 2: + IC(0.887 ns) + CELL(0.228 ns) = 1.115 ns; Loc. = LCCOMB_X25_Y21_N10; Fanout = 1; COMB Node = 'B10toF9:inst13\|lpm_mux2:inst1\|lpm_mux:lpm_mux_component\|mux_94e:auto_generated\|l1_w4_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] B10toF9:inst13|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_94e.tdf" "" { Text "C:/TAproj/db/mux_94e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.694 ns) + CELL(1.972 ns) 5.781 ns C\[4\] 3 PIN PIN_Y7 0 " "Info: 3: + IC(2.694 ns) + CELL(1.972 ns) = 5.781 ns; Loc. = PIN_Y7; Fanout = 0; PIN Node = 'C\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.666 ns" { B10toF9:inst13|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0 C[4] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 272 1296 1472 288 "C\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 38.06 % ) " "Info: Total cell delay = 2.200 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.581 ns ( 61.94 % ) " "Info: Total interconnect delay = 3.581 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.781 ns" { normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] B10toF9:inst13|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0 C[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.781 ns" { normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} B10toF9:inst13|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0 {} C[4] {} } { 0.000ns 0.887ns 2.694ns } { 0.000ns 0.228ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.781 ns" { normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] B10toF9:inst13|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0 C[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.781 ns" { normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} B10toF9:inst13|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0 {} C[4] {} } { 0.000ns 0.887ns 2.694ns } { 0.000ns 0.228ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "normMain:inst5\|Pmain:inst\|inst6 clock clock 0.411 ns register " "Info: th for register \"normMain:inst5\|Pmain:inst\|inst6\" (data pin = \"clock\", clock pin = \"clock\") is 0.411 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.905 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.618 ns) 2.905 ns normMain:inst5\|Pmain:inst\|inst6 2 REG LCFF_X25_Y11_N5 2 " "Info: 2: + IC(1.433 ns) + CELL(0.618 ns) = 2.905 ns; Loc. = LCFF_X25_Y11_N5; Fanout = 2; REG Node = 'normMain:inst5\|Pmain:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { clock normMain:inst5|Pmain:inst|inst6 } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 672 560 624 752 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.67 % ) " "Info: Total cell delay = 1.472 ns ( 50.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.433 ns ( 49.33 % ) " "Info: Total interconnect delay = 1.433 ns ( 49.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { clock normMain:inst5|Pmain:inst|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { clock {} clock~combout {} normMain:inst5|Pmain:inst|inst6 {} } { 0.000ns 0.000ns 1.433ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 672 560 624 752 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.643 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 72 240 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(0.053 ns) 2.488 ns normMain:inst5\|Pmain:inst\|inst6~0 2 COMB LCCOMB_X25_Y11_N4 1 " "Info: 2: + IC(1.581 ns) + CELL(0.053 ns) = 2.488 ns; Loc. = LCCOMB_X25_Y11_N4; Fanout = 1; COMB Node = 'normMain:inst5\|Pmain:inst\|inst6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { clock normMain:inst5|Pmain:inst|inst6~0 } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 672 560 624 752 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.643 ns normMain:inst5\|Pmain:inst\|inst6 3 REG LCFF_X25_Y11_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.643 ns; Loc. = LCFF_X25_Y11_N5; Fanout = 2; REG Node = 'normMain:inst5\|Pmain:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { normMain:inst5|Pmain:inst|inst6~0 normMain:inst5|Pmain:inst|inst6 } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 672 560 624 752 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.062 ns ( 40.18 % ) " "Info: Total cell delay = 1.062 ns ( 40.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 59.82 % ) " "Info: Total interconnect delay = 1.581 ns ( 59.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { clock normMain:inst5|Pmain:inst|inst6~0 normMain:inst5|Pmain:inst|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { clock {} clock~combout {} normMain:inst5|Pmain:inst|inst6~0 {} normMain:inst5|Pmain:inst|inst6 {} } { 0.000ns 0.000ns 1.581ns 0.000ns } { 0.000ns 0.854ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { clock normMain:inst5|Pmain:inst|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { clock {} clock~combout {} normMain:inst5|Pmain:inst|inst6 {} } { 0.000ns 0.000ns 1.433ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { clock normMain:inst5|Pmain:inst|inst6~0 normMain:inst5|Pmain:inst|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { clock {} clock~combout {} normMain:inst5|Pmain:inst|inst6~0 {} normMain:inst5|Pmain:inst|inst6 {} } { 0.000ns 0.000ns 1.581ns 0.000ns } { 0.000ns 0.854ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 23:01:21 2020 " "Info: Processing ended: Fri Jun 05 23:01:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
