

================================================================
== Vitis HLS Report for 'receiver'
================================================================
* Date:           Sat May 11 11:31:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.745 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      660|     1013|  5.280 us|  8.104 us|  661|  1014|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 67 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arr_10_I_V_0_0_loc = alloca i64 1"   --->   Operation 68 'alloca' 'arr_10_I_V_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arr_10_I_V_1_0126_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arr_10_I_V_1_0126_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arr_10_Q_V_0_0_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arr_10_Q_V_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arr_10_Q_V_1_0127_loc = alloca i64 1"   --->   Operation 71 'alloca' 'arr_10_Q_V_1_0127_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arr_9_I_V_0_0_loc = alloca i64 1"   --->   Operation 72 'alloca' 'arr_9_I_V_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arr_9_I_V_1_0120_loc = alloca i64 1"   --->   Operation 73 'alloca' 'arr_9_I_V_1_0120_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arr_9_I_V_2_0121_loc = alloca i64 1"   --->   Operation 74 'alloca' 'arr_9_I_V_2_0121_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arr_9_I_V_3_0122_loc = alloca i64 1"   --->   Operation 75 'alloca' 'arr_9_I_V_3_0122_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arr_9_Q_V_0_0_loc = alloca i64 1"   --->   Operation 76 'alloca' 'arr_9_Q_V_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arr_9_Q_V_1_0123_loc = alloca i64 1"   --->   Operation 77 'alloca' 'arr_9_Q_V_1_0123_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arr_9_Q_V_2_0124_loc = alloca i64 1"   --->   Operation 78 'alloca' 'arr_9_Q_V_2_0124_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arr_9_Q_V_3_0125_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arr_9_Q_V_3_0125_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%filt_6_I_V_0_0_loc = alloca i64 1"   --->   Operation 80 'alloca' 'filt_6_I_V_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%filt_6_I_V_1_0116_loc = alloca i64 1"   --->   Operation 81 'alloca' 'filt_6_I_V_1_0116_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%filt_6_I_V_2_0117_loc = alloca i64 1"   --->   Operation 82 'alloca' 'filt_6_I_V_2_0117_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%filt_6_Q_V_0_0_loc = alloca i64 1"   --->   Operation 83 'alloca' 'filt_6_Q_V_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%filt_6_Q_V_1_0118_loc = alloca i64 1"   --->   Operation 84 'alloca' 'filt_6_Q_V_1_0118_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%filt_6_Q_V_2_0119_loc = alloca i64 1"   --->   Operation 85 'alloca' 'filt_6_Q_V_2_0119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%real_output = alloca i64 1" [receiver.cpp:50]   --->   Operation 86 'alloca' 'real_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%imag_output = alloca i64 1" [receiver.cpp:51]   --->   Operation 87 'alloca' 'imag_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%filt_I_V = alloca i64 1" [receiver.cpp:87]   --->   Operation 88 'alloca' 'filt_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%filt_I_V_8 = alloca i64 1" [receiver.cpp:87]   --->   Operation 89 'alloca' 'filt_I_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%filt_I_V_9 = alloca i64 1" [receiver.cpp:87]   --->   Operation 90 'alloca' 'filt_I_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%filt_I_V_10 = alloca i64 1" [receiver.cpp:87]   --->   Operation 91 'alloca' 'filt_I_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%filt_I_V_11 = alloca i64 1" [receiver.cpp:87]   --->   Operation 92 'alloca' 'filt_I_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%filt_I_V_12 = alloca i64 1" [receiver.cpp:87]   --->   Operation 93 'alloca' 'filt_I_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%filt_I_V_13 = alloca i64 1" [receiver.cpp:87]   --->   Operation 94 'alloca' 'filt_I_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%filt_I_V_14 = alloca i64 1" [receiver.cpp:87]   --->   Operation 95 'alloca' 'filt_I_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%filt_Q_V = alloca i64 1" [receiver.cpp:88]   --->   Operation 96 'alloca' 'filt_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%filt_Q_V_8 = alloca i64 1" [receiver.cpp:88]   --->   Operation 97 'alloca' 'filt_Q_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%filt_Q_V_9 = alloca i64 1" [receiver.cpp:88]   --->   Operation 98 'alloca' 'filt_Q_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%filt_Q_V_10 = alloca i64 1" [receiver.cpp:88]   --->   Operation 99 'alloca' 'filt_Q_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%filt_Q_V_11 = alloca i64 1" [receiver.cpp:88]   --->   Operation 100 'alloca' 'filt_Q_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%filt_Q_V_12 = alloca i64 1" [receiver.cpp:88]   --->   Operation 101 'alloca' 'filt_Q_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%filt_Q_V_13 = alloca i64 1" [receiver.cpp:88]   --->   Operation 102 'alloca' 'filt_Q_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%filt_Q_V_14 = alloca i64 1" [receiver.cpp:88]   --->   Operation 103 'alloca' 'filt_Q_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%filt_1_I_V = alloca i64 1" [receiver.cpp:96]   --->   Operation 104 'alloca' 'filt_1_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%filt_1_I_V_8 = alloca i64 1" [receiver.cpp:96]   --->   Operation 105 'alloca' 'filt_1_I_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%filt_1_I_V_9 = alloca i64 1" [receiver.cpp:96]   --->   Operation 106 'alloca' 'filt_1_I_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%filt_1_I_V_10 = alloca i64 1" [receiver.cpp:96]   --->   Operation 107 'alloca' 'filt_1_I_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%filt_1_I_V_11 = alloca i64 1" [receiver.cpp:96]   --->   Operation 108 'alloca' 'filt_1_I_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%filt_1_I_V_12 = alloca i64 1" [receiver.cpp:96]   --->   Operation 109 'alloca' 'filt_1_I_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%filt_1_I_V_13 = alloca i64 1" [receiver.cpp:96]   --->   Operation 110 'alloca' 'filt_1_I_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%filt_1_I_V_14 = alloca i64 1" [receiver.cpp:96]   --->   Operation 111 'alloca' 'filt_1_I_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%filt_1_Q_V = alloca i64 1" [receiver.cpp:97]   --->   Operation 112 'alloca' 'filt_1_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%filt_1_Q_V_8 = alloca i64 1" [receiver.cpp:97]   --->   Operation 113 'alloca' 'filt_1_Q_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%filt_1_Q_V_9 = alloca i64 1" [receiver.cpp:97]   --->   Operation 114 'alloca' 'filt_1_Q_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%filt_1_Q_V_10 = alloca i64 1" [receiver.cpp:97]   --->   Operation 115 'alloca' 'filt_1_Q_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%filt_1_Q_V_11 = alloca i64 1" [receiver.cpp:97]   --->   Operation 116 'alloca' 'filt_1_Q_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%filt_1_Q_V_12 = alloca i64 1" [receiver.cpp:97]   --->   Operation 117 'alloca' 'filt_1_Q_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%filt_1_Q_V_13 = alloca i64 1" [receiver.cpp:97]   --->   Operation 118 'alloca' 'filt_1_Q_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%filt_1_Q_V_14 = alloca i64 1" [receiver.cpp:97]   --->   Operation 119 'alloca' 'filt_1_Q_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%filt_2_I_V = alloca i64 1" [receiver.cpp:107]   --->   Operation 120 'alloca' 'filt_2_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%filt_2_I_V_1 = alloca i64 1" [receiver.cpp:107]   --->   Operation 121 'alloca' 'filt_2_I_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%filt_2_I_V_2 = alloca i64 1" [receiver.cpp:107]   --->   Operation 122 'alloca' 'filt_2_I_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%filt_2_I_V_3 = alloca i64 1" [receiver.cpp:107]   --->   Operation 123 'alloca' 'filt_2_I_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%filt_2_I_V_4 = alloca i64 1" [receiver.cpp:107]   --->   Operation 124 'alloca' 'filt_2_I_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%filt_2_I_V_5 = alloca i64 1" [receiver.cpp:107]   --->   Operation 125 'alloca' 'filt_2_I_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%filt_2_I_V_6 = alloca i64 1" [receiver.cpp:107]   --->   Operation 126 'alloca' 'filt_2_I_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%filt_2_I_V_7 = alloca i64 1" [receiver.cpp:107]   --->   Operation 127 'alloca' 'filt_2_I_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%filt_2_Q_V = alloca i64 1" [receiver.cpp:108]   --->   Operation 128 'alloca' 'filt_2_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%filt_2_Q_V_1 = alloca i64 1" [receiver.cpp:108]   --->   Operation 129 'alloca' 'filt_2_Q_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%filt_2_Q_V_2 = alloca i64 1" [receiver.cpp:108]   --->   Operation 130 'alloca' 'filt_2_Q_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%filt_2_Q_V_3 = alloca i64 1" [receiver.cpp:108]   --->   Operation 131 'alloca' 'filt_2_Q_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%filt_2_Q_V_4 = alloca i64 1" [receiver.cpp:108]   --->   Operation 132 'alloca' 'filt_2_Q_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%filt_2_Q_V_5 = alloca i64 1" [receiver.cpp:108]   --->   Operation 133 'alloca' 'filt_2_Q_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%filt_2_Q_V_6 = alloca i64 1" [receiver.cpp:108]   --->   Operation 134 'alloca' 'filt_2_Q_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%filt_2_Q_V_7 = alloca i64 1" [receiver.cpp:108]   --->   Operation 135 'alloca' 'filt_2_Q_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%filt_3_I_V = alloca i64 1" [receiver.cpp:116]   --->   Operation 136 'alloca' 'filt_3_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 24> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%filt_3_Q_V = alloca i64 1" [receiver.cpp:117]   --->   Operation 137 'alloca' 'filt_3_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 24> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%filt_4_I_V = alloca i64 1" [receiver.cpp:122]   --->   Operation 138 'alloca' 'filt_4_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%filt_4_Q_V = alloca i64 1" [receiver.cpp:123]   --->   Operation 139 'alloca' 'filt_4_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%filt_5_I_V = alloca i64 1" [receiver.cpp:128]   --->   Operation 140 'alloca' 'filt_5_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%filt_5_Q_V = alloca i64 1" [receiver.cpp:129]   --->   Operation 141 'alloca' 'filt_5_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%arr_I_V = alloca i64 1" [receiver.cpp:161]   --->   Operation 142 'alloca' 'arr_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%arr_I_V_1 = alloca i64 1" [receiver.cpp:161]   --->   Operation 143 'alloca' 'arr_I_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%arr_I_V_2 = alloca i64 1" [receiver.cpp:161]   --->   Operation 144 'alloca' 'arr_I_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%arr_I_V_3 = alloca i64 1" [receiver.cpp:161]   --->   Operation 145 'alloca' 'arr_I_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%arr_I_V_4 = alloca i64 1" [receiver.cpp:161]   --->   Operation 146 'alloca' 'arr_I_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%arr_I_V_5 = alloca i64 1" [receiver.cpp:161]   --->   Operation 147 'alloca' 'arr_I_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%arr_I_V_6 = alloca i64 1" [receiver.cpp:161]   --->   Operation 148 'alloca' 'arr_I_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%arr_I_V_7 = alloca i64 1" [receiver.cpp:161]   --->   Operation 149 'alloca' 'arr_I_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%arr_I_V_8 = alloca i64 1" [receiver.cpp:161]   --->   Operation 150 'alloca' 'arr_I_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%arr_I_V_9 = alloca i64 1" [receiver.cpp:161]   --->   Operation 151 'alloca' 'arr_I_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%arr_I_V_10 = alloca i64 1" [receiver.cpp:161]   --->   Operation 152 'alloca' 'arr_I_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%arr_I_V_11 = alloca i64 1" [receiver.cpp:161]   --->   Operation 153 'alloca' 'arr_I_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%arr_I_V_12 = alloca i64 1" [receiver.cpp:161]   --->   Operation 154 'alloca' 'arr_I_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%arr_I_V_13 = alloca i64 1" [receiver.cpp:161]   --->   Operation 155 'alloca' 'arr_I_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%arr_I_V_14 = alloca i64 1" [receiver.cpp:161]   --->   Operation 156 'alloca' 'arr_I_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%arr_I_V_15 = alloca i64 1" [receiver.cpp:161]   --->   Operation 157 'alloca' 'arr_I_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%arr_I_V_16 = alloca i64 1" [receiver.cpp:161]   --->   Operation 158 'alloca' 'arr_I_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%arr_I_V_17 = alloca i64 1" [receiver.cpp:161]   --->   Operation 159 'alloca' 'arr_I_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%arr_I_V_18 = alloca i64 1" [receiver.cpp:161]   --->   Operation 160 'alloca' 'arr_I_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%arr_I_V_19 = alloca i64 1" [receiver.cpp:161]   --->   Operation 161 'alloca' 'arr_I_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%arr_I_V_20 = alloca i64 1" [receiver.cpp:161]   --->   Operation 162 'alloca' 'arr_I_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%arr_I_V_21 = alloca i64 1" [receiver.cpp:161]   --->   Operation 163 'alloca' 'arr_I_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%arr_I_V_22 = alloca i64 1" [receiver.cpp:161]   --->   Operation 164 'alloca' 'arr_I_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%arr_I_V_23 = alloca i64 1" [receiver.cpp:161]   --->   Operation 165 'alloca' 'arr_I_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%arr_I_V_24 = alloca i64 1" [receiver.cpp:161]   --->   Operation 166 'alloca' 'arr_I_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%arr_I_V_25 = alloca i64 1" [receiver.cpp:161]   --->   Operation 167 'alloca' 'arr_I_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%arr_I_V_26 = alloca i64 1" [receiver.cpp:161]   --->   Operation 168 'alloca' 'arr_I_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%arr_I_V_27 = alloca i64 1" [receiver.cpp:161]   --->   Operation 169 'alloca' 'arr_I_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%arr_I_V_28 = alloca i64 1" [receiver.cpp:161]   --->   Operation 170 'alloca' 'arr_I_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%arr_I_V_29 = alloca i64 1" [receiver.cpp:161]   --->   Operation 171 'alloca' 'arr_I_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%arr_I_V_30 = alloca i64 1" [receiver.cpp:161]   --->   Operation 172 'alloca' 'arr_I_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%arr_I_V_31 = alloca i64 1" [receiver.cpp:161]   --->   Operation 173 'alloca' 'arr_I_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%arr_I_V_32 = alloca i64 1" [receiver.cpp:161]   --->   Operation 174 'alloca' 'arr_I_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%arr_I_V_33 = alloca i64 1" [receiver.cpp:161]   --->   Operation 175 'alloca' 'arr_I_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%arr_I_V_34 = alloca i64 1" [receiver.cpp:161]   --->   Operation 176 'alloca' 'arr_I_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%arr_I_V_35 = alloca i64 1" [receiver.cpp:161]   --->   Operation 177 'alloca' 'arr_I_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%arr_I_V_36 = alloca i64 1" [receiver.cpp:161]   --->   Operation 178 'alloca' 'arr_I_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%arr_I_V_37 = alloca i64 1" [receiver.cpp:161]   --->   Operation 179 'alloca' 'arr_I_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%arr_I_V_38 = alloca i64 1" [receiver.cpp:161]   --->   Operation 180 'alloca' 'arr_I_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%arr_I_V_39 = alloca i64 1" [receiver.cpp:161]   --->   Operation 181 'alloca' 'arr_I_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%arr_I_V_40 = alloca i64 1" [receiver.cpp:161]   --->   Operation 182 'alloca' 'arr_I_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%arr_I_V_41 = alloca i64 1" [receiver.cpp:161]   --->   Operation 183 'alloca' 'arr_I_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%arr_I_V_42 = alloca i64 1" [receiver.cpp:161]   --->   Operation 184 'alloca' 'arr_I_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%arr_I_V_43 = alloca i64 1" [receiver.cpp:161]   --->   Operation 185 'alloca' 'arr_I_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%arr_I_V_44 = alloca i64 1" [receiver.cpp:161]   --->   Operation 186 'alloca' 'arr_I_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%arr_I_V_45 = alloca i64 1" [receiver.cpp:161]   --->   Operation 187 'alloca' 'arr_I_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%arr_I_V_46 = alloca i64 1" [receiver.cpp:161]   --->   Operation 188 'alloca' 'arr_I_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%arr_I_V_47 = alloca i64 1" [receiver.cpp:161]   --->   Operation 189 'alloca' 'arr_I_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%arr_I_V_48 = alloca i64 1" [receiver.cpp:161]   --->   Operation 190 'alloca' 'arr_I_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%arr_I_V_49 = alloca i64 1" [receiver.cpp:161]   --->   Operation 191 'alloca' 'arr_I_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%arr_I_V_50 = alloca i64 1" [receiver.cpp:161]   --->   Operation 192 'alloca' 'arr_I_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%arr_I_V_51 = alloca i64 1" [receiver.cpp:161]   --->   Operation 193 'alloca' 'arr_I_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%arr_I_V_52 = alloca i64 1" [receiver.cpp:161]   --->   Operation 194 'alloca' 'arr_I_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%arr_I_V_53 = alloca i64 1" [receiver.cpp:161]   --->   Operation 195 'alloca' 'arr_I_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%arr_I_V_54 = alloca i64 1" [receiver.cpp:161]   --->   Operation 196 'alloca' 'arr_I_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%arr_I_V_55 = alloca i64 1" [receiver.cpp:161]   --->   Operation 197 'alloca' 'arr_I_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%arr_I_V_56 = alloca i64 1" [receiver.cpp:161]   --->   Operation 198 'alloca' 'arr_I_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%arr_I_V_57 = alloca i64 1" [receiver.cpp:161]   --->   Operation 199 'alloca' 'arr_I_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%arr_I_V_58 = alloca i64 1" [receiver.cpp:161]   --->   Operation 200 'alloca' 'arr_I_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%arr_I_V_59 = alloca i64 1" [receiver.cpp:161]   --->   Operation 201 'alloca' 'arr_I_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%arr_I_V_60 = alloca i64 1" [receiver.cpp:161]   --->   Operation 202 'alloca' 'arr_I_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%arr_I_V_61 = alloca i64 1" [receiver.cpp:161]   --->   Operation 203 'alloca' 'arr_I_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%arr_I_V_62 = alloca i64 1" [receiver.cpp:161]   --->   Operation 204 'alloca' 'arr_I_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%arr_I_V_63 = alloca i64 1" [receiver.cpp:161]   --->   Operation 205 'alloca' 'arr_I_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%arr_Q_V = alloca i64 1" [receiver.cpp:162]   --->   Operation 206 'alloca' 'arr_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%arr_Q_V_1 = alloca i64 1" [receiver.cpp:162]   --->   Operation 207 'alloca' 'arr_Q_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%arr_Q_V_2 = alloca i64 1" [receiver.cpp:162]   --->   Operation 208 'alloca' 'arr_Q_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%arr_Q_V_3 = alloca i64 1" [receiver.cpp:162]   --->   Operation 209 'alloca' 'arr_Q_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%arr_Q_V_4 = alloca i64 1" [receiver.cpp:162]   --->   Operation 210 'alloca' 'arr_Q_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%arr_Q_V_5 = alloca i64 1" [receiver.cpp:162]   --->   Operation 211 'alloca' 'arr_Q_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%arr_Q_V_6 = alloca i64 1" [receiver.cpp:162]   --->   Operation 212 'alloca' 'arr_Q_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%arr_Q_V_7 = alloca i64 1" [receiver.cpp:162]   --->   Operation 213 'alloca' 'arr_Q_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%arr_Q_V_8 = alloca i64 1" [receiver.cpp:162]   --->   Operation 214 'alloca' 'arr_Q_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%arr_Q_V_9 = alloca i64 1" [receiver.cpp:162]   --->   Operation 215 'alloca' 'arr_Q_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%arr_Q_V_10 = alloca i64 1" [receiver.cpp:162]   --->   Operation 216 'alloca' 'arr_Q_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%arr_Q_V_11 = alloca i64 1" [receiver.cpp:162]   --->   Operation 217 'alloca' 'arr_Q_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%arr_Q_V_12 = alloca i64 1" [receiver.cpp:162]   --->   Operation 218 'alloca' 'arr_Q_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%arr_Q_V_13 = alloca i64 1" [receiver.cpp:162]   --->   Operation 219 'alloca' 'arr_Q_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%arr_Q_V_14 = alloca i64 1" [receiver.cpp:162]   --->   Operation 220 'alloca' 'arr_Q_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%arr_Q_V_15 = alloca i64 1" [receiver.cpp:162]   --->   Operation 221 'alloca' 'arr_Q_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%arr_Q_V_16 = alloca i64 1" [receiver.cpp:162]   --->   Operation 222 'alloca' 'arr_Q_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%arr_Q_V_17 = alloca i64 1" [receiver.cpp:162]   --->   Operation 223 'alloca' 'arr_Q_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%arr_Q_V_18 = alloca i64 1" [receiver.cpp:162]   --->   Operation 224 'alloca' 'arr_Q_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%arr_Q_V_19 = alloca i64 1" [receiver.cpp:162]   --->   Operation 225 'alloca' 'arr_Q_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%arr_Q_V_20 = alloca i64 1" [receiver.cpp:162]   --->   Operation 226 'alloca' 'arr_Q_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%arr_Q_V_21 = alloca i64 1" [receiver.cpp:162]   --->   Operation 227 'alloca' 'arr_Q_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%arr_Q_V_22 = alloca i64 1" [receiver.cpp:162]   --->   Operation 228 'alloca' 'arr_Q_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%arr_Q_V_23 = alloca i64 1" [receiver.cpp:162]   --->   Operation 229 'alloca' 'arr_Q_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%arr_Q_V_24 = alloca i64 1" [receiver.cpp:162]   --->   Operation 230 'alloca' 'arr_Q_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%arr_Q_V_25 = alloca i64 1" [receiver.cpp:162]   --->   Operation 231 'alloca' 'arr_Q_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%arr_Q_V_26 = alloca i64 1" [receiver.cpp:162]   --->   Operation 232 'alloca' 'arr_Q_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%arr_Q_V_27 = alloca i64 1" [receiver.cpp:162]   --->   Operation 233 'alloca' 'arr_Q_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%arr_Q_V_28 = alloca i64 1" [receiver.cpp:162]   --->   Operation 234 'alloca' 'arr_Q_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%arr_Q_V_29 = alloca i64 1" [receiver.cpp:162]   --->   Operation 235 'alloca' 'arr_Q_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%arr_Q_V_30 = alloca i64 1" [receiver.cpp:162]   --->   Operation 236 'alloca' 'arr_Q_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%arr_Q_V_31 = alloca i64 1" [receiver.cpp:162]   --->   Operation 237 'alloca' 'arr_Q_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%arr_Q_V_32 = alloca i64 1" [receiver.cpp:162]   --->   Operation 238 'alloca' 'arr_Q_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%arr_Q_V_33 = alloca i64 1" [receiver.cpp:162]   --->   Operation 239 'alloca' 'arr_Q_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%arr_Q_V_34 = alloca i64 1" [receiver.cpp:162]   --->   Operation 240 'alloca' 'arr_Q_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%arr_Q_V_35 = alloca i64 1" [receiver.cpp:162]   --->   Operation 241 'alloca' 'arr_Q_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%arr_Q_V_36 = alloca i64 1" [receiver.cpp:162]   --->   Operation 242 'alloca' 'arr_Q_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%arr_Q_V_37 = alloca i64 1" [receiver.cpp:162]   --->   Operation 243 'alloca' 'arr_Q_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%arr_Q_V_38 = alloca i64 1" [receiver.cpp:162]   --->   Operation 244 'alloca' 'arr_Q_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%arr_Q_V_39 = alloca i64 1" [receiver.cpp:162]   --->   Operation 245 'alloca' 'arr_Q_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%arr_Q_V_40 = alloca i64 1" [receiver.cpp:162]   --->   Operation 246 'alloca' 'arr_Q_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%arr_Q_V_41 = alloca i64 1" [receiver.cpp:162]   --->   Operation 247 'alloca' 'arr_Q_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%arr_Q_V_42 = alloca i64 1" [receiver.cpp:162]   --->   Operation 248 'alloca' 'arr_Q_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%arr_Q_V_43 = alloca i64 1" [receiver.cpp:162]   --->   Operation 249 'alloca' 'arr_Q_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%arr_Q_V_44 = alloca i64 1" [receiver.cpp:162]   --->   Operation 250 'alloca' 'arr_Q_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%arr_Q_V_45 = alloca i64 1" [receiver.cpp:162]   --->   Operation 251 'alloca' 'arr_Q_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%arr_Q_V_46 = alloca i64 1" [receiver.cpp:162]   --->   Operation 252 'alloca' 'arr_Q_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%arr_Q_V_47 = alloca i64 1" [receiver.cpp:162]   --->   Operation 253 'alloca' 'arr_Q_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%arr_Q_V_48 = alloca i64 1" [receiver.cpp:162]   --->   Operation 254 'alloca' 'arr_Q_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%arr_Q_V_49 = alloca i64 1" [receiver.cpp:162]   --->   Operation 255 'alloca' 'arr_Q_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%arr_Q_V_50 = alloca i64 1" [receiver.cpp:162]   --->   Operation 256 'alloca' 'arr_Q_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%arr_Q_V_51 = alloca i64 1" [receiver.cpp:162]   --->   Operation 257 'alloca' 'arr_Q_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%arr_Q_V_52 = alloca i64 1" [receiver.cpp:162]   --->   Operation 258 'alloca' 'arr_Q_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%arr_Q_V_53 = alloca i64 1" [receiver.cpp:162]   --->   Operation 259 'alloca' 'arr_Q_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%arr_Q_V_54 = alloca i64 1" [receiver.cpp:162]   --->   Operation 260 'alloca' 'arr_Q_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%arr_Q_V_55 = alloca i64 1" [receiver.cpp:162]   --->   Operation 261 'alloca' 'arr_Q_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%arr_Q_V_56 = alloca i64 1" [receiver.cpp:162]   --->   Operation 262 'alloca' 'arr_Q_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%arr_Q_V_57 = alloca i64 1" [receiver.cpp:162]   --->   Operation 263 'alloca' 'arr_Q_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%arr_Q_V_58 = alloca i64 1" [receiver.cpp:162]   --->   Operation 264 'alloca' 'arr_Q_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%arr_Q_V_59 = alloca i64 1" [receiver.cpp:162]   --->   Operation 265 'alloca' 'arr_Q_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%arr_Q_V_60 = alloca i64 1" [receiver.cpp:162]   --->   Operation 266 'alloca' 'arr_Q_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%arr_Q_V_61 = alloca i64 1" [receiver.cpp:162]   --->   Operation 267 'alloca' 'arr_Q_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%arr_Q_V_62 = alloca i64 1" [receiver.cpp:162]   --->   Operation 268 'alloca' 'arr_Q_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%arr_Q_V_63 = alloca i64 1" [receiver.cpp:162]   --->   Operation 269 'alloca' 'arr_Q_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%arr_1_I_V = alloca i64 1" [receiver.cpp:172]   --->   Operation 270 'alloca' 'arr_1_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%arr_1_I_V_1 = alloca i64 1" [receiver.cpp:172]   --->   Operation 271 'alloca' 'arr_1_I_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%arr_1_I_V_2 = alloca i64 1" [receiver.cpp:172]   --->   Operation 272 'alloca' 'arr_1_I_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%arr_1_I_V_3 = alloca i64 1" [receiver.cpp:172]   --->   Operation 273 'alloca' 'arr_1_I_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%arr_1_I_V_4 = alloca i64 1" [receiver.cpp:172]   --->   Operation 274 'alloca' 'arr_1_I_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%arr_1_I_V_5 = alloca i64 1" [receiver.cpp:172]   --->   Operation 275 'alloca' 'arr_1_I_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%arr_1_I_V_6 = alloca i64 1" [receiver.cpp:172]   --->   Operation 276 'alloca' 'arr_1_I_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%arr_1_I_V_7 = alloca i64 1" [receiver.cpp:172]   --->   Operation 277 'alloca' 'arr_1_I_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%arr_1_I_V_8 = alloca i64 1" [receiver.cpp:172]   --->   Operation 278 'alloca' 'arr_1_I_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%arr_1_I_V_9 = alloca i64 1" [receiver.cpp:172]   --->   Operation 279 'alloca' 'arr_1_I_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%arr_1_I_V_10 = alloca i64 1" [receiver.cpp:172]   --->   Operation 280 'alloca' 'arr_1_I_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%arr_1_I_V_11 = alloca i64 1" [receiver.cpp:172]   --->   Operation 281 'alloca' 'arr_1_I_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%arr_1_I_V_12 = alloca i64 1" [receiver.cpp:172]   --->   Operation 282 'alloca' 'arr_1_I_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%arr_1_I_V_13 = alloca i64 1" [receiver.cpp:172]   --->   Operation 283 'alloca' 'arr_1_I_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%arr_1_I_V_14 = alloca i64 1" [receiver.cpp:172]   --->   Operation 284 'alloca' 'arr_1_I_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%arr_1_I_V_15 = alloca i64 1" [receiver.cpp:172]   --->   Operation 285 'alloca' 'arr_1_I_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%arr_1_I_V_16 = alloca i64 1" [receiver.cpp:172]   --->   Operation 286 'alloca' 'arr_1_I_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%arr_1_I_V_17 = alloca i64 1" [receiver.cpp:172]   --->   Operation 287 'alloca' 'arr_1_I_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%arr_1_I_V_18 = alloca i64 1" [receiver.cpp:172]   --->   Operation 288 'alloca' 'arr_1_I_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%arr_1_I_V_19 = alloca i64 1" [receiver.cpp:172]   --->   Operation 289 'alloca' 'arr_1_I_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%arr_1_I_V_20 = alloca i64 1" [receiver.cpp:172]   --->   Operation 290 'alloca' 'arr_1_I_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%arr_1_I_V_21 = alloca i64 1" [receiver.cpp:172]   --->   Operation 291 'alloca' 'arr_1_I_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%arr_1_I_V_22 = alloca i64 1" [receiver.cpp:172]   --->   Operation 292 'alloca' 'arr_1_I_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%arr_1_I_V_23 = alloca i64 1" [receiver.cpp:172]   --->   Operation 293 'alloca' 'arr_1_I_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%arr_1_I_V_24 = alloca i64 1" [receiver.cpp:172]   --->   Operation 294 'alloca' 'arr_1_I_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%arr_1_I_V_25 = alloca i64 1" [receiver.cpp:172]   --->   Operation 295 'alloca' 'arr_1_I_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%arr_1_I_V_26 = alloca i64 1" [receiver.cpp:172]   --->   Operation 296 'alloca' 'arr_1_I_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%arr_1_I_V_27 = alloca i64 1" [receiver.cpp:172]   --->   Operation 297 'alloca' 'arr_1_I_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%arr_1_I_V_28 = alloca i64 1" [receiver.cpp:172]   --->   Operation 298 'alloca' 'arr_1_I_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%arr_1_I_V_29 = alloca i64 1" [receiver.cpp:172]   --->   Operation 299 'alloca' 'arr_1_I_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%arr_1_I_V_30 = alloca i64 1" [receiver.cpp:172]   --->   Operation 300 'alloca' 'arr_1_I_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%arr_1_I_V_31 = alloca i64 1" [receiver.cpp:172]   --->   Operation 301 'alloca' 'arr_1_I_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%arr_1_Q_V = alloca i64 1" [receiver.cpp:173]   --->   Operation 302 'alloca' 'arr_1_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%arr_1_Q_V_1 = alloca i64 1" [receiver.cpp:173]   --->   Operation 303 'alloca' 'arr_1_Q_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%arr_1_Q_V_2 = alloca i64 1" [receiver.cpp:173]   --->   Operation 304 'alloca' 'arr_1_Q_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%arr_1_Q_V_3 = alloca i64 1" [receiver.cpp:173]   --->   Operation 305 'alloca' 'arr_1_Q_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%arr_1_Q_V_4 = alloca i64 1" [receiver.cpp:173]   --->   Operation 306 'alloca' 'arr_1_Q_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%arr_1_Q_V_5 = alloca i64 1" [receiver.cpp:173]   --->   Operation 307 'alloca' 'arr_1_Q_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%arr_1_Q_V_6 = alloca i64 1" [receiver.cpp:173]   --->   Operation 308 'alloca' 'arr_1_Q_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%arr_1_Q_V_7 = alloca i64 1" [receiver.cpp:173]   --->   Operation 309 'alloca' 'arr_1_Q_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%arr_1_Q_V_8 = alloca i64 1" [receiver.cpp:173]   --->   Operation 310 'alloca' 'arr_1_Q_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%arr_1_Q_V_9 = alloca i64 1" [receiver.cpp:173]   --->   Operation 311 'alloca' 'arr_1_Q_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%arr_1_Q_V_10 = alloca i64 1" [receiver.cpp:173]   --->   Operation 312 'alloca' 'arr_1_Q_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%arr_1_Q_V_11 = alloca i64 1" [receiver.cpp:173]   --->   Operation 313 'alloca' 'arr_1_Q_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%arr_1_Q_V_12 = alloca i64 1" [receiver.cpp:173]   --->   Operation 314 'alloca' 'arr_1_Q_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%arr_1_Q_V_13 = alloca i64 1" [receiver.cpp:173]   --->   Operation 315 'alloca' 'arr_1_Q_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%arr_1_Q_V_14 = alloca i64 1" [receiver.cpp:173]   --->   Operation 316 'alloca' 'arr_1_Q_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%arr_1_Q_V_15 = alloca i64 1" [receiver.cpp:173]   --->   Operation 317 'alloca' 'arr_1_Q_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%arr_1_Q_V_16 = alloca i64 1" [receiver.cpp:173]   --->   Operation 318 'alloca' 'arr_1_Q_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%arr_1_Q_V_17 = alloca i64 1" [receiver.cpp:173]   --->   Operation 319 'alloca' 'arr_1_Q_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%arr_1_Q_V_18 = alloca i64 1" [receiver.cpp:173]   --->   Operation 320 'alloca' 'arr_1_Q_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%arr_1_Q_V_19 = alloca i64 1" [receiver.cpp:173]   --->   Operation 321 'alloca' 'arr_1_Q_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%arr_1_Q_V_20 = alloca i64 1" [receiver.cpp:173]   --->   Operation 322 'alloca' 'arr_1_Q_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%arr_1_Q_V_21 = alloca i64 1" [receiver.cpp:173]   --->   Operation 323 'alloca' 'arr_1_Q_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%arr_1_Q_V_22 = alloca i64 1" [receiver.cpp:173]   --->   Operation 324 'alloca' 'arr_1_Q_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%arr_1_Q_V_23 = alloca i64 1" [receiver.cpp:173]   --->   Operation 325 'alloca' 'arr_1_Q_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%arr_1_Q_V_24 = alloca i64 1" [receiver.cpp:173]   --->   Operation 326 'alloca' 'arr_1_Q_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%arr_1_Q_V_25 = alloca i64 1" [receiver.cpp:173]   --->   Operation 327 'alloca' 'arr_1_Q_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%arr_1_Q_V_26 = alloca i64 1" [receiver.cpp:173]   --->   Operation 328 'alloca' 'arr_1_Q_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%arr_1_Q_V_27 = alloca i64 1" [receiver.cpp:173]   --->   Operation 329 'alloca' 'arr_1_Q_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%arr_1_Q_V_28 = alloca i64 1" [receiver.cpp:173]   --->   Operation 330 'alloca' 'arr_1_Q_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%arr_1_Q_V_29 = alloca i64 1" [receiver.cpp:173]   --->   Operation 331 'alloca' 'arr_1_Q_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%arr_1_Q_V_30 = alloca i64 1" [receiver.cpp:173]   --->   Operation 332 'alloca' 'arr_1_Q_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%arr_1_Q_V_31 = alloca i64 1" [receiver.cpp:173]   --->   Operation 333 'alloca' 'arr_1_Q_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%arr_2_I_V = alloca i64 1" [receiver.cpp:182]   --->   Operation 334 'alloca' 'arr_2_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%arr_2_I_V_1 = alloca i64 1" [receiver.cpp:182]   --->   Operation 335 'alloca' 'arr_2_I_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%arr_2_I_V_2 = alloca i64 1" [receiver.cpp:182]   --->   Operation 336 'alloca' 'arr_2_I_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%arr_2_I_V_3 = alloca i64 1" [receiver.cpp:182]   --->   Operation 337 'alloca' 'arr_2_I_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%arr_2_I_V_4 = alloca i64 1" [receiver.cpp:182]   --->   Operation 338 'alloca' 'arr_2_I_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%arr_2_I_V_5 = alloca i64 1" [receiver.cpp:182]   --->   Operation 339 'alloca' 'arr_2_I_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%arr_2_I_V_6 = alloca i64 1" [receiver.cpp:182]   --->   Operation 340 'alloca' 'arr_2_I_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%arr_2_I_V_7 = alloca i64 1" [receiver.cpp:182]   --->   Operation 341 'alloca' 'arr_2_I_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%arr_2_I_V_8 = alloca i64 1" [receiver.cpp:182]   --->   Operation 342 'alloca' 'arr_2_I_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%arr_2_I_V_9 = alloca i64 1" [receiver.cpp:182]   --->   Operation 343 'alloca' 'arr_2_I_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%arr_2_I_V_10 = alloca i64 1" [receiver.cpp:182]   --->   Operation 344 'alloca' 'arr_2_I_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%arr_2_I_V_11 = alloca i64 1" [receiver.cpp:182]   --->   Operation 345 'alloca' 'arr_2_I_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%arr_2_I_V_12 = alloca i64 1" [receiver.cpp:182]   --->   Operation 346 'alloca' 'arr_2_I_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%arr_2_I_V_13 = alloca i64 1" [receiver.cpp:182]   --->   Operation 347 'alloca' 'arr_2_I_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%arr_2_I_V_14 = alloca i64 1" [receiver.cpp:182]   --->   Operation 348 'alloca' 'arr_2_I_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%arr_2_I_V_15 = alloca i64 1" [receiver.cpp:182]   --->   Operation 349 'alloca' 'arr_2_I_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%arr_2_I_V_16 = alloca i64 1" [receiver.cpp:182]   --->   Operation 350 'alloca' 'arr_2_I_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%arr_2_I_V_17 = alloca i64 1" [receiver.cpp:182]   --->   Operation 351 'alloca' 'arr_2_I_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%arr_2_I_V_18 = alloca i64 1" [receiver.cpp:182]   --->   Operation 352 'alloca' 'arr_2_I_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%arr_2_I_V_19 = alloca i64 1" [receiver.cpp:182]   --->   Operation 353 'alloca' 'arr_2_I_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%arr_2_I_V_20 = alloca i64 1" [receiver.cpp:182]   --->   Operation 354 'alloca' 'arr_2_I_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%arr_2_I_V_21 = alloca i64 1" [receiver.cpp:182]   --->   Operation 355 'alloca' 'arr_2_I_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%arr_2_I_V_22 = alloca i64 1" [receiver.cpp:182]   --->   Operation 356 'alloca' 'arr_2_I_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%arr_2_I_V_23 = alloca i64 1" [receiver.cpp:182]   --->   Operation 357 'alloca' 'arr_2_I_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%arr_2_I_V_24 = alloca i64 1" [receiver.cpp:182]   --->   Operation 358 'alloca' 'arr_2_I_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%arr_2_I_V_25 = alloca i64 1" [receiver.cpp:182]   --->   Operation 359 'alloca' 'arr_2_I_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%arr_2_I_V_26 = alloca i64 1" [receiver.cpp:182]   --->   Operation 360 'alloca' 'arr_2_I_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%arr_2_I_V_27 = alloca i64 1" [receiver.cpp:182]   --->   Operation 361 'alloca' 'arr_2_I_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%arr_2_I_V_28 = alloca i64 1" [receiver.cpp:182]   --->   Operation 362 'alloca' 'arr_2_I_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%arr_2_I_V_29 = alloca i64 1" [receiver.cpp:182]   --->   Operation 363 'alloca' 'arr_2_I_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%arr_2_I_V_30 = alloca i64 1" [receiver.cpp:182]   --->   Operation 364 'alloca' 'arr_2_I_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%arr_2_I_V_31 = alloca i64 1" [receiver.cpp:182]   --->   Operation 365 'alloca' 'arr_2_I_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%arr_2_Q_V = alloca i64 1" [receiver.cpp:183]   --->   Operation 366 'alloca' 'arr_2_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%arr_2_Q_V_1 = alloca i64 1" [receiver.cpp:183]   --->   Operation 367 'alloca' 'arr_2_Q_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%arr_2_Q_V_2 = alloca i64 1" [receiver.cpp:183]   --->   Operation 368 'alloca' 'arr_2_Q_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%arr_2_Q_V_3 = alloca i64 1" [receiver.cpp:183]   --->   Operation 369 'alloca' 'arr_2_Q_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%arr_2_Q_V_4 = alloca i64 1" [receiver.cpp:183]   --->   Operation 370 'alloca' 'arr_2_Q_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%arr_2_Q_V_5 = alloca i64 1" [receiver.cpp:183]   --->   Operation 371 'alloca' 'arr_2_Q_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%arr_2_Q_V_6 = alloca i64 1" [receiver.cpp:183]   --->   Operation 372 'alloca' 'arr_2_Q_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%arr_2_Q_V_7 = alloca i64 1" [receiver.cpp:183]   --->   Operation 373 'alloca' 'arr_2_Q_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%arr_2_Q_V_8 = alloca i64 1" [receiver.cpp:183]   --->   Operation 374 'alloca' 'arr_2_Q_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%arr_2_Q_V_9 = alloca i64 1" [receiver.cpp:183]   --->   Operation 375 'alloca' 'arr_2_Q_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%arr_2_Q_V_10 = alloca i64 1" [receiver.cpp:183]   --->   Operation 376 'alloca' 'arr_2_Q_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%arr_2_Q_V_11 = alloca i64 1" [receiver.cpp:183]   --->   Operation 377 'alloca' 'arr_2_Q_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%arr_2_Q_V_12 = alloca i64 1" [receiver.cpp:183]   --->   Operation 378 'alloca' 'arr_2_Q_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%arr_2_Q_V_13 = alloca i64 1" [receiver.cpp:183]   --->   Operation 379 'alloca' 'arr_2_Q_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%arr_2_Q_V_14 = alloca i64 1" [receiver.cpp:183]   --->   Operation 380 'alloca' 'arr_2_Q_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%arr_2_Q_V_15 = alloca i64 1" [receiver.cpp:183]   --->   Operation 381 'alloca' 'arr_2_Q_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%arr_2_Q_V_16 = alloca i64 1" [receiver.cpp:183]   --->   Operation 382 'alloca' 'arr_2_Q_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%arr_2_Q_V_17 = alloca i64 1" [receiver.cpp:183]   --->   Operation 383 'alloca' 'arr_2_Q_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%arr_2_Q_V_18 = alloca i64 1" [receiver.cpp:183]   --->   Operation 384 'alloca' 'arr_2_Q_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%arr_2_Q_V_19 = alloca i64 1" [receiver.cpp:183]   --->   Operation 385 'alloca' 'arr_2_Q_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%arr_2_Q_V_20 = alloca i64 1" [receiver.cpp:183]   --->   Operation 386 'alloca' 'arr_2_Q_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%arr_2_Q_V_21 = alloca i64 1" [receiver.cpp:183]   --->   Operation 387 'alloca' 'arr_2_Q_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%arr_2_Q_V_22 = alloca i64 1" [receiver.cpp:183]   --->   Operation 388 'alloca' 'arr_2_Q_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%arr_2_Q_V_23 = alloca i64 1" [receiver.cpp:183]   --->   Operation 389 'alloca' 'arr_2_Q_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%arr_2_Q_V_24 = alloca i64 1" [receiver.cpp:183]   --->   Operation 390 'alloca' 'arr_2_Q_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%arr_2_Q_V_25 = alloca i64 1" [receiver.cpp:183]   --->   Operation 391 'alloca' 'arr_2_Q_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%arr_2_Q_V_26 = alloca i64 1" [receiver.cpp:183]   --->   Operation 392 'alloca' 'arr_2_Q_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%arr_2_Q_V_27 = alloca i64 1" [receiver.cpp:183]   --->   Operation 393 'alloca' 'arr_2_Q_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%arr_2_Q_V_28 = alloca i64 1" [receiver.cpp:183]   --->   Operation 394 'alloca' 'arr_2_Q_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%arr_2_Q_V_29 = alloca i64 1" [receiver.cpp:183]   --->   Operation 395 'alloca' 'arr_2_Q_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%arr_2_Q_V_30 = alloca i64 1" [receiver.cpp:183]   --->   Operation 396 'alloca' 'arr_2_Q_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%arr_2_Q_V_31 = alloca i64 1" [receiver.cpp:183]   --->   Operation 397 'alloca' 'arr_2_Q_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%arr_3_I_V = alloca i64 1" [receiver.cpp:192]   --->   Operation 398 'alloca' 'arr_3_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%arr_3_I_V_1 = alloca i64 1" [receiver.cpp:192]   --->   Operation 399 'alloca' 'arr_3_I_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%arr_3_I_V_2 = alloca i64 1" [receiver.cpp:192]   --->   Operation 400 'alloca' 'arr_3_I_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%arr_3_I_V_3 = alloca i64 1" [receiver.cpp:192]   --->   Operation 401 'alloca' 'arr_3_I_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%arr_3_I_V_4 = alloca i64 1" [receiver.cpp:192]   --->   Operation 402 'alloca' 'arr_3_I_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%arr_3_I_V_5 = alloca i64 1" [receiver.cpp:192]   --->   Operation 403 'alloca' 'arr_3_I_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%arr_3_I_V_6 = alloca i64 1" [receiver.cpp:192]   --->   Operation 404 'alloca' 'arr_3_I_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%arr_3_I_V_7 = alloca i64 1" [receiver.cpp:192]   --->   Operation 405 'alloca' 'arr_3_I_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%arr_3_Q_V = alloca i64 1" [receiver.cpp:193]   --->   Operation 406 'alloca' 'arr_3_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%arr_3_Q_V_1 = alloca i64 1" [receiver.cpp:193]   --->   Operation 407 'alloca' 'arr_3_Q_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%arr_3_Q_V_2 = alloca i64 1" [receiver.cpp:193]   --->   Operation 408 'alloca' 'arr_3_Q_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%arr_3_Q_V_3 = alloca i64 1" [receiver.cpp:193]   --->   Operation 409 'alloca' 'arr_3_Q_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%arr_3_Q_V_4 = alloca i64 1" [receiver.cpp:193]   --->   Operation 410 'alloca' 'arr_3_Q_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%arr_3_Q_V_5 = alloca i64 1" [receiver.cpp:193]   --->   Operation 411 'alloca' 'arr_3_Q_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%arr_3_Q_V_6 = alloca i64 1" [receiver.cpp:193]   --->   Operation 412 'alloca' 'arr_3_Q_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%arr_3_Q_V_7 = alloca i64 1" [receiver.cpp:193]   --->   Operation 413 'alloca' 'arr_3_Q_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%arr_4_I_V = alloca i64 1" [receiver.cpp:202]   --->   Operation 414 'alloca' 'arr_4_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%arr_4_I_V_1 = alloca i64 1" [receiver.cpp:202]   --->   Operation 415 'alloca' 'arr_4_I_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%arr_4_I_V_2 = alloca i64 1" [receiver.cpp:202]   --->   Operation 416 'alloca' 'arr_4_I_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%arr_4_I_V_3 = alloca i64 1" [receiver.cpp:202]   --->   Operation 417 'alloca' 'arr_4_I_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%arr_4_I_V_4 = alloca i64 1" [receiver.cpp:202]   --->   Operation 418 'alloca' 'arr_4_I_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%arr_4_I_V_5 = alloca i64 1" [receiver.cpp:202]   --->   Operation 419 'alloca' 'arr_4_I_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%arr_4_I_V_6 = alloca i64 1" [receiver.cpp:202]   --->   Operation 420 'alloca' 'arr_4_I_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%arr_4_I_V_7 = alloca i64 1" [receiver.cpp:202]   --->   Operation 421 'alloca' 'arr_4_I_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%arr_4_Q_V = alloca i64 1" [receiver.cpp:203]   --->   Operation 422 'alloca' 'arr_4_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%arr_4_Q_V_1 = alloca i64 1" [receiver.cpp:203]   --->   Operation 423 'alloca' 'arr_4_Q_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%arr_4_Q_V_2 = alloca i64 1" [receiver.cpp:203]   --->   Operation 424 'alloca' 'arr_4_Q_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%arr_4_Q_V_3 = alloca i64 1" [receiver.cpp:203]   --->   Operation 425 'alloca' 'arr_4_Q_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%arr_4_Q_V_4 = alloca i64 1" [receiver.cpp:203]   --->   Operation 426 'alloca' 'arr_4_Q_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%arr_4_Q_V_5 = alloca i64 1" [receiver.cpp:203]   --->   Operation 427 'alloca' 'arr_4_Q_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%arr_4_Q_V_6 = alloca i64 1" [receiver.cpp:203]   --->   Operation 428 'alloca' 'arr_4_Q_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%arr_4_Q_V_7 = alloca i64 1" [receiver.cpp:203]   --->   Operation 429 'alloca' 'arr_4_Q_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%arr_5_I_V = alloca i64 1" [receiver.cpp:212]   --->   Operation 430 'alloca' 'arr_5_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%arr_5_I_V_1 = alloca i64 1" [receiver.cpp:212]   --->   Operation 431 'alloca' 'arr_5_I_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%arr_5_I_V_2 = alloca i64 1" [receiver.cpp:212]   --->   Operation 432 'alloca' 'arr_5_I_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%arr_5_I_V_3 = alloca i64 1" [receiver.cpp:212]   --->   Operation 433 'alloca' 'arr_5_I_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%arr_5_Q_V = alloca i64 1" [receiver.cpp:213]   --->   Operation 434 'alloca' 'arr_5_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%arr_5_Q_V_1 = alloca i64 1" [receiver.cpp:213]   --->   Operation 435 'alloca' 'arr_5_Q_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%arr_5_Q_V_2 = alloca i64 1" [receiver.cpp:213]   --->   Operation 436 'alloca' 'arr_5_Q_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%arr_5_Q_V_3 = alloca i64 1" [receiver.cpp:213]   --->   Operation 437 'alloca' 'arr_5_Q_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%arr_6_I_V = alloca i64 1" [receiver.cpp:222]   --->   Operation 438 'alloca' 'arr_6_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%arr_6_I_V_2 = alloca i64 1" [receiver.cpp:222]   --->   Operation 439 'alloca' 'arr_6_I_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%arr_6_Q_V = alloca i64 1" [receiver.cpp:223]   --->   Operation 440 'alloca' 'arr_6_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%arr_6_Q_V_2 = alloca i64 1" [receiver.cpp:223]   --->   Operation 441 'alloca' 'arr_6_Q_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%arr_7_I_V = alloca i64 1" [receiver.cpp:232]   --->   Operation 442 'alloca' 'arr_7_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%arr_7_Q_V = alloca i64 1" [receiver.cpp:233]   --->   Operation 443 'alloca' 'arr_7_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%arr_8_I_V = alloca i64 1" [receiver.cpp:241]   --->   Operation 444 'alloca' 'arr_8_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%arr_8_Q_V = alloca i64 1" [receiver.cpp:242]   --->   Operation 445 'alloca' 'arr_8_Q_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 446 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_1, i32 %real_output"   --->   Operation 446 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 447 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_2, i32 %imag_output"   --->   Operation 447 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i2 %input_r_V_user_V, i1 %input_r_V_last_V, i5 %input_r_V_id_V, i6 %input_r_V_dest_V"   --->   Operation 448 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i54 %empty"   --->   Operation 449 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i54 %empty"   --->   Operation 450 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i54 %empty"   --->   Operation 451 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i54 %empty"   --->   Operation 452 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i54 %empty"   --->   Operation 453 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i54 %empty"   --->   Operation 454 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%r_V = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %tmp_data_V, i32 14, i32 31"   --->   Operation 455 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%carrier_pos_1_load = load i32 %carrier_pos_1" [receiver.cpp:60]   --->   Operation 456 'load' 'carrier_pos_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %carrier_pos_1_load" [receiver.cpp:60]   --->   Operation 457 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%cos_coefficients_table_V_addr = getelementptr i18 %cos_coefficients_table_V, i64 0, i64 %zext_ln60"   --->   Operation 458 'getelementptr' 'cos_coefficients_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [2/2] (2.32ns)   --->   "%cos_coefficients_table_V_load = load i5 %cos_coefficients_table_V_addr"   --->   Operation 459 'load' 'cos_coefficients_table_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 23> <ROM>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%sin_coefficients_table_V_addr = getelementptr i17 %sin_coefficients_table_V, i64 0, i64 %zext_ln60"   --->   Operation 460 'getelementptr' 'sin_coefficients_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [2/2] (2.32ns)   --->   "%sin_coefficients_table_V_load = load i5 %sin_coefficients_table_V_addr"   --->   Operation 461 'load' 'sin_coefficients_table_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 23> <ROM>
ST_1 : Operation 462 [1/1] (2.55ns)   --->   "%add_ln62 = add i32 %carrier_pos_1_load, i32 1" [receiver.cpp:62]   --->   Operation 462 'add' 'add_ln62' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_sgt  i32 %add_ln62, i32 22" [receiver.cpp:63]   --->   Operation 463 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.69ns)   --->   "%select_ln63 = select i1 %icmp_ln63, i32 0, i32 %add_ln62" [receiver.cpp:63]   --->   Operation 464 'select' 'select_ln63' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%store_ln63 = store i32 %select_ln63, i32 %carrier_pos_1" [receiver.cpp:63]   --->   Operation 465 'store' 'store_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_68_1, i18 %samples_I_1, i18 %samples_I_0, i18 %samples_Q_1, i18 %samples_Q_0, i18 %samples_I_2, i18 %samples_Q_2, i18 %samples_I_3, i18 %samples_Q_3, i18 %samples_I_4, i18 %samples_Q_4, i18 %samples_I_5, i18 %samples_Q_5, i18 %samples_I_6, i18 %samples_Q_6, i18 %samples_I_7, i18 %samples_Q_7, i18 %samples_I_8, i18 %samples_Q_8, i18 %samples_I_9, i18 %samples_Q_9, i18 %samples_I_10, i18 %samples_Q_10, i18 %samples_I_11, i18 %samples_Q_11, i18 %samples_I_12, i18 %samples_Q_12, i18 %samples_I_13, i18 %samples_Q_13, i18 %samples_I_14, i18 %samples_Q_14, i18 %samples_I_15, i18 %samples_Q_15, i18 %samples_I_16, i18 %samples_Q_16, i18 %samples_I_17, i18 %samples_Q_17, i18 %samples_I_18, i18 %samples_Q_18, i18 %samples_I_19, i18 %samples_Q_19, i18 %samples_I_20, i18 %samples_Q_20, i18 %samples_I_21, i18 %samples_Q_21, i18 %samples_I_22, i18 %samples_Q_22, i18 %samples_I_23, i18 %samples_Q_23, i18 %samples_I_24, i18 %samples_Q_24, i18 %samples_I_25, i18 %samples_Q_25, i18 %samples_I_26, i18 %samples_Q_26, i18 %samples_I_27, i18 %samples_Q_27, i18 %samples_I_28, i18 %samples_Q_28, i18 %samples_I_29, i18 %samples_Q_29, i18 %samples_I_30, i18 %samples_Q_30, i18 %samples_I_31, i18 %samples_Q_31"   --->   Operation 466 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 467 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_79_2, i18 %delay_line_I_7, i18 %delay_line_I_0, i18 %delay_line_Q_7, i18 %delay_line_Q_0, i18 %delay_line_I_6, i18 %delay_line_Q_6, i18 %delay_line_I_5, i18 %delay_line_Q_5, i18 %delay_line_I_4, i18 %delay_line_Q_4, i18 %delay_line_I_3, i18 %delay_line_Q_3, i18 %delay_line_I_2, i18 %delay_line_Q_2, i18 %delay_line_I_1, i18 %delay_line_Q_1"   --->   Operation 467 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%filt_I_V_addr = getelementptr i17 %filt_I_V, i64 0, i64 0"   --->   Operation 468 'getelementptr' 'filt_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (2.32ns)   --->   "%store_ln841 = store i17 0, i5 %filt_I_V_addr"   --->   Operation 469 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%filt_Q_V_addr = getelementptr i17 %filt_Q_V, i64 0, i64 0"   --->   Operation 470 'getelementptr' 'filt_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (2.32ns)   --->   "%store_ln841 = store i17 0, i5 %filt_Q_V_addr"   --->   Operation 471 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%filt_1_I_V_addr = getelementptr i18 %filt_1_I_V, i64 0, i64 0"   --->   Operation 472 'getelementptr' 'filt_1_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i4 %filt_1_I_V_addr"   --->   Operation 473 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%filt_1_Q_V_addr = getelementptr i18 %filt_1_Q_V, i64 0, i64 0"   --->   Operation 474 'getelementptr' 'filt_1_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i4 %filt_1_Q_V_addr"   --->   Operation 475 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%filt_2_I_V_addr = getelementptr i18 %filt_2_I_V, i64 0, i64 0"   --->   Operation 476 'getelementptr' 'filt_2_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i3 %filt_2_I_V_addr"   --->   Operation 477 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%filt_2_Q_V_addr = getelementptr i18 %filt_2_Q_V, i64 0, i64 0"   --->   Operation 478 'getelementptr' 'filt_2_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i3 %filt_2_Q_V_addr"   --->   Operation 479 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%filt_3_I_V_addr = getelementptr i18 %filt_3_I_V, i64 0, i64 0"   --->   Operation 480 'getelementptr' 'filt_3_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i5 %filt_3_I_V_addr"   --->   Operation 481 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 24> <RAM>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%filt_3_Q_V_addr = getelementptr i18 %filt_3_Q_V, i64 0, i64 0"   --->   Operation 482 'getelementptr' 'filt_3_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i5 %filt_3_Q_V_addr"   --->   Operation 483 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 24> <RAM>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%filt_4_I_V_addr = getelementptr i18 %filt_4_I_V, i64 0, i64 0"   --->   Operation 484 'getelementptr' 'filt_4_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i4 %filt_4_I_V_addr"   --->   Operation 485 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%filt_4_Q_V_addr = getelementptr i18 %filt_4_Q_V, i64 0, i64 0"   --->   Operation 486 'getelementptr' 'filt_4_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i4 %filt_4_Q_V_addr"   --->   Operation 487 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%filt_5_I_V_addr = getelementptr i18 %filt_5_I_V, i64 0, i64 0"   --->   Operation 488 'getelementptr' 'filt_5_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i3 %filt_5_I_V_addr"   --->   Operation 489 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%filt_5_Q_V_addr = getelementptr i18 %filt_5_Q_V, i64 0, i64 0"   --->   Operation 490 'getelementptr' 'filt_5_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i3 %filt_5_Q_V_addr"   --->   Operation 491 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 492 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_148_10, i18 %matched_I_1, i18 %matched_I_0, i18 %matched_Q_1, i18 %matched_Q_0, i18 %matched_I_2, i18 %matched_Q_2, i18 %matched_I_3, i18 %matched_Q_3, i18 %matched_I_4, i18 %matched_Q_4, i18 %matched_I_5, i18 %matched_Q_5, i18 %matched_I_6, i18 %matched_Q_6, i18 %matched_I_7, i18 %matched_Q_7, i18 %matched_I_8, i18 %matched_Q_8, i18 %matched_I_9, i18 %matched_Q_9, i18 %matched_I_10, i18 %matched_Q_10, i18 %matched_I_11, i18 %matched_Q_11, i18 %matched_I_12, i18 %matched_Q_12, i18 %matched_I_13, i18 %matched_Q_13, i18 %matched_I_14, i18 %matched_Q_14, i18 %matched_I_15, i18 %matched_Q_15, i18 %matched_I_16, i18 %matched_Q_16, i18 %matched_I_17, i18 %matched_Q_17, i18 %matched_I_18, i18 %matched_Q_18, i18 %matched_I_19, i18 %matched_Q_19, i18 %matched_I_20, i18 %matched_Q_20, i18 %matched_I_21, i18 %matched_Q_21, i18 %matched_I_22, i18 %matched_Q_22, i18 %matched_I_23, i18 %matched_Q_23, i18 %matched_I_24, i18 %matched_Q_24, i18 %matched_I_25, i18 %matched_Q_25, i18 %matched_I_26, i18 %matched_Q_26, i18 %matched_I_27, i18 %matched_Q_27, i18 %matched_I_28, i18 %matched_Q_28, i18 %matched_I_29, i18 %matched_Q_29, i18 %matched_I_30, i18 %matched_Q_30, i18 %matched_I_31, i18 %matched_Q_31"   --->   Operation 492 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%arr_I_V_addr = getelementptr i18 %arr_I_V, i64 0, i64 0"   --->   Operation 493 'getelementptr' 'arr_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i6 %arr_I_V_addr"   --->   Operation 494 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%arr_Q_V_addr = getelementptr i18 %arr_Q_V, i64 0, i64 0"   --->   Operation 495 'getelementptr' 'arr_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i6 %arr_Q_V_addr"   --->   Operation 496 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%arr_1_I_V_addr = getelementptr i18 %arr_1_I_V, i64 0, i64 0"   --->   Operation 497 'getelementptr' 'arr_1_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i6 %arr_1_I_V_addr"   --->   Operation 498 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%arr_1_Q_V_addr = getelementptr i18 %arr_1_Q_V, i64 0, i64 0"   --->   Operation 499 'getelementptr' 'arr_1_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (2.32ns)   --->   "%store_ln841 = store i18 0, i6 %arr_1_Q_V_addr"   --->   Operation 500 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%arr_2_I_V_addr = getelementptr i25 %arr_2_I_V, i64 0, i64 0"   --->   Operation 501 'getelementptr' 'arr_2_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (2.32ns)   --->   "%store_ln841 = store i25 0, i5 %arr_2_I_V_addr"   --->   Operation 502 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%arr_2_Q_V_addr = getelementptr i25 %arr_2_Q_V, i64 0, i64 0"   --->   Operation 503 'getelementptr' 'arr_2_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (2.32ns)   --->   "%store_ln841 = store i25 0, i5 %arr_2_Q_V_addr"   --->   Operation 504 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%arr_3_I_V_addr = getelementptr i26 %arr_3_I_V, i64 0, i64 0"   --->   Operation 505 'getelementptr' 'arr_3_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (2.32ns)   --->   "%store_ln841 = store i26 0, i6 %arr_3_I_V_addr"   --->   Operation 506 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%arr_3_Q_V_addr = getelementptr i26 %arr_3_Q_V, i64 0, i64 0"   --->   Operation 507 'getelementptr' 'arr_3_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (2.32ns)   --->   "%store_ln841 = store i26 0, i6 %arr_3_Q_V_addr"   --->   Operation 508 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%arr_4_I_V_addr = getelementptr i27 %arr_4_I_V, i64 0, i64 0"   --->   Operation 509 'getelementptr' 'arr_4_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (2.32ns)   --->   "%store_ln841 = store i27 0, i5 %arr_4_I_V_addr"   --->   Operation 510 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%arr_4_Q_V_addr = getelementptr i27 %arr_4_Q_V, i64 0, i64 0"   --->   Operation 511 'getelementptr' 'arr_4_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (2.32ns)   --->   "%store_ln841 = store i27 0, i5 %arr_4_Q_V_addr"   --->   Operation 512 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%arr_5_I_V_addr = getelementptr i28 %arr_5_I_V, i64 0, i64 0"   --->   Operation 513 'getelementptr' 'arr_5_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (2.32ns)   --->   "%store_ln841 = store i28 0, i5 %arr_5_I_V_addr"   --->   Operation 514 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%arr_5_Q_V_addr = getelementptr i28 %arr_5_Q_V, i64 0, i64 0"   --->   Operation 515 'getelementptr' 'arr_5_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (2.32ns)   --->   "%store_ln841 = store i28 0, i5 %arr_5_Q_V_addr"   --->   Operation 516 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%arr_6_I_V_addr = getelementptr i29 %arr_6_I_V, i64 0, i64 0"   --->   Operation 517 'getelementptr' 'arr_6_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (2.32ns)   --->   "%store_ln841 = store i29 0, i5 %arr_6_I_V_addr"   --->   Operation 518 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%arr_6_Q_V_addr = getelementptr i29 %arr_6_Q_V, i64 0, i64 0"   --->   Operation 519 'getelementptr' 'arr_6_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (2.32ns)   --->   "%store_ln841 = store i29 0, i5 %arr_6_Q_V_addr"   --->   Operation 520 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%arr_7_I_V_addr = getelementptr i30 %arr_7_I_V, i64 0, i64 0"   --->   Operation 521 'getelementptr' 'arr_7_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (2.32ns)   --->   "%store_ln841 = store i30 0, i5 %arr_7_I_V_addr"   --->   Operation 522 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%arr_7_Q_V_addr = getelementptr i30 %arr_7_Q_V, i64 0, i64 0"   --->   Operation 523 'getelementptr' 'arr_7_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (2.32ns)   --->   "%store_ln841 = store i30 0, i5 %arr_7_Q_V_addr"   --->   Operation 524 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%arr_8_I_V_addr = getelementptr i31 %arr_8_I_V, i64 0, i64 0"   --->   Operation 525 'getelementptr' 'arr_8_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (2.32ns)   --->   "%store_ln841 = store i31 0, i3 %arr_8_I_V_addr"   --->   Operation 526 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%arr_8_Q_V_addr = getelementptr i31 %arr_8_Q_V, i64 0, i64 0"   --->   Operation 527 'getelementptr' 'arr_8_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (2.32ns)   --->   "%store_ln841 = store i31 0, i3 %arr_8_Q_V_addr"   --->   Operation 528 'store' 'store_ln841' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 529 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_1, i32 %real_output"   --->   Operation 529 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 530 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_2, i32 %imag_output"   --->   Operation 530 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i18 %r_V"   --->   Operation 531 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/2] (2.32ns)   --->   "%cos_coefficients_table_V_load = load i5 %cos_coefficients_table_V_addr"   --->   Operation 532 'load' 'cos_coefficients_table_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 23> <ROM>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i18 %cos_coefficients_table_V_load"   --->   Operation 533 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i34 %sext_ln1270_1, i34 %sext_ln1270"   --->   Operation 534 'mul' 'mul_ln1270' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 535 [1/2] (2.32ns)   --->   "%sin_coefficients_table_V_load = load i5 %sin_coefficients_table_V_addr"   --->   Operation 535 'load' 'sin_coefficients_table_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 23> <ROM>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i17 %sin_coefficients_table_V_load"   --->   Operation 536 'sext' 'sext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i34 %sext_ln1270_2, i34 %sext_ln1270"   --->   Operation 537 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 538 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_68_1, i18 %samples_I_1, i18 %samples_I_0, i18 %samples_Q_1, i18 %samples_Q_0, i18 %samples_I_2, i18 %samples_Q_2, i18 %samples_I_3, i18 %samples_Q_3, i18 %samples_I_4, i18 %samples_Q_4, i18 %samples_I_5, i18 %samples_Q_5, i18 %samples_I_6, i18 %samples_Q_6, i18 %samples_I_7, i18 %samples_Q_7, i18 %samples_I_8, i18 %samples_Q_8, i18 %samples_I_9, i18 %samples_Q_9, i18 %samples_I_10, i18 %samples_Q_10, i18 %samples_I_11, i18 %samples_Q_11, i18 %samples_I_12, i18 %samples_Q_12, i18 %samples_I_13, i18 %samples_Q_13, i18 %samples_I_14, i18 %samples_Q_14, i18 %samples_I_15, i18 %samples_Q_15, i18 %samples_I_16, i18 %samples_Q_16, i18 %samples_I_17, i18 %samples_Q_17, i18 %samples_I_18, i18 %samples_Q_18, i18 %samples_I_19, i18 %samples_Q_19, i18 %samples_I_20, i18 %samples_Q_20, i18 %samples_I_21, i18 %samples_Q_21, i18 %samples_I_22, i18 %samples_Q_22, i18 %samples_I_23, i18 %samples_Q_23, i18 %samples_I_24, i18 %samples_Q_24, i18 %samples_I_25, i18 %samples_Q_25, i18 %samples_I_26, i18 %samples_Q_26, i18 %samples_I_27, i18 %samples_Q_27, i18 %samples_I_28, i18 %samples_Q_28, i18 %samples_I_29, i18 %samples_Q_29, i18 %samples_I_30, i18 %samples_Q_30, i18 %samples_I_31, i18 %samples_Q_31"   --->   Operation 538 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 539 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_79_2, i18 %delay_line_I_7, i18 %delay_line_I_0, i18 %delay_line_Q_7, i18 %delay_line_Q_0, i18 %delay_line_I_6, i18 %delay_line_Q_6, i18 %delay_line_I_5, i18 %delay_line_Q_5, i18 %delay_line_I_4, i18 %delay_line_Q_4, i18 %delay_line_I_3, i18 %delay_line_Q_3, i18 %delay_line_I_2, i18 %delay_line_Q_2, i18 %delay_line_I_1, i18 %delay_line_Q_1"   --->   Operation 539 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 540 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_148_10, i18 %matched_I_1, i18 %matched_I_0, i18 %matched_Q_1, i18 %matched_Q_0, i18 %matched_I_2, i18 %matched_Q_2, i18 %matched_I_3, i18 %matched_Q_3, i18 %matched_I_4, i18 %matched_Q_4, i18 %matched_I_5, i18 %matched_Q_5, i18 %matched_I_6, i18 %matched_Q_6, i18 %matched_I_7, i18 %matched_Q_7, i18 %matched_I_8, i18 %matched_Q_8, i18 %matched_I_9, i18 %matched_Q_9, i18 %matched_I_10, i18 %matched_Q_10, i18 %matched_I_11, i18 %matched_Q_11, i18 %matched_I_12, i18 %matched_Q_12, i18 %matched_I_13, i18 %matched_Q_13, i18 %matched_I_14, i18 %matched_Q_14, i18 %matched_I_15, i18 %matched_Q_15, i18 %matched_I_16, i18 %matched_Q_16, i18 %matched_I_17, i18 %matched_Q_17, i18 %matched_I_18, i18 %matched_Q_18, i18 %matched_I_19, i18 %matched_Q_19, i18 %matched_I_20, i18 %matched_Q_20, i18 %matched_I_21, i18 %matched_Q_21, i18 %matched_I_22, i18 %matched_Q_22, i18 %matched_I_23, i18 %matched_Q_23, i18 %matched_I_24, i18 %matched_Q_24, i18 %matched_I_25, i18 %matched_Q_25, i18 %matched_I_26, i18 %matched_Q_26, i18 %matched_I_27, i18 %matched_Q_27, i18 %matched_I_28, i18 %matched_Q_28, i18 %matched_I_29, i18 %matched_Q_29, i18 %matched_I_30, i18 %matched_Q_30, i18 %matched_I_31, i18 %matched_Q_31"   --->   Operation 540 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 541 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i34 %sext_ln1270_1, i34 %sext_ln1270"   --->   Operation 541 'mul' 'mul_ln1270' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 542 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i34 %sext_ln1270_2, i34 %sext_ln1270"   --->   Operation 542 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 543 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i34 %sext_ln1270_1, i34 %sext_ln1270"   --->   Operation 543 'mul' 'mul_ln1270' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 544 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i34 %sext_ln1270_2, i34 %sext_ln1270"   --->   Operation 544 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 545 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i34 %sext_ln1270_1, i34 %sext_ln1270"   --->   Operation 545 'mul' 'mul_ln1270' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%new_sample_I_V = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln1270, i32 16, i32 33"   --->   Operation 546 'partselect' 'new_sample_I_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 547 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i34 %sext_ln1270_2, i34 %sext_ln1270"   --->   Operation 547 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%new_sample_Q_V = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln1270_1, i32 16, i32 33"   --->   Operation 548 'partselect' 'new_sample_Q_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (3.25ns)   --->   "%store_ln73 = store i18 %new_sample_I_V, i18 240" [receiver.cpp:73]   --->   Operation 549 'store' 'store_ln73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 550 [1/1] (3.25ns)   --->   "%store_ln74 = store i18 %new_sample_Q_V, i18 240" [receiver.cpp:74]   --->   Operation 550 'store' 'store_ln74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 551 [1/1] (2.32ns)   --->   "%store_ln84 = store i18 %new_sample_I_V, i18 0" [receiver.cpp:84]   --->   Operation 551 'store' 'store_ln84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_5 : Operation 552 [1/1] (2.32ns)   --->   "%store_ln85 = store i18 %new_sample_Q_V, i18 0" [receiver.cpp:85]   --->   Operation 552 'store' 'store_ln85' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 553 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_91_3, i17 %filt_I_V, i17 %filt_Q_V, i17 %filt_I_V_8, i17 %filt_Q_V_8, i17 %filt_I_V_9, i17 %filt_Q_V_9, i17 %filt_I_V_10, i17 %filt_Q_V_10, i17 %filt_I_V_11, i17 %filt_Q_V_11, i17 %filt_I_V_12, i17 %filt_Q_V_12, i17 %filt_I_V_13, i17 %filt_Q_V_13, i17 %filt_I_V_14, i17 %filt_Q_V_14, i18 %delay_line_I_0, i15 %h_V, i18 %delay_line_Q_0, i18 %delay_line_I_1, i18 %delay_line_Q_1, i18 %delay_line_I_2, i18 %delay_line_Q_2, i18 %delay_line_I_3, i18 %delay_line_Q_3, i18 %delay_line_I_4, i18 %delay_line_Q_4, i18 %delay_line_I_5, i18 %delay_line_Q_5, i18 %delay_line_I_6, i18 %delay_line_Q_6, i18 %delay_line_I_7, i18 %delay_line_Q_7"   --->   Operation 553 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 554 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_91_3, i17 %filt_I_V, i17 %filt_Q_V, i17 %filt_I_V_8, i17 %filt_Q_V_8, i17 %filt_I_V_9, i17 %filt_Q_V_9, i17 %filt_I_V_10, i17 %filt_Q_V_10, i17 %filt_I_V_11, i17 %filt_Q_V_11, i17 %filt_I_V_12, i17 %filt_Q_V_12, i17 %filt_I_V_13, i17 %filt_Q_V_13, i17 %filt_I_V_14, i17 %filt_Q_V_14, i18 %delay_line_I_0, i15 %h_V, i18 %delay_line_Q_0, i18 %delay_line_I_1, i18 %delay_line_Q_1, i18 %delay_line_I_2, i18 %delay_line_Q_2, i18 %delay_line_I_3, i18 %delay_line_Q_3, i18 %delay_line_I_4, i18 %delay_line_Q_4, i18 %delay_line_I_5, i18 %delay_line_Q_5, i18 %delay_line_I_6, i18 %delay_line_Q_6, i18 %delay_line_I_7, i18 %delay_line_Q_7"   --->   Operation 554 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 555 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_100_4, i17 %filt_I_V, i17 %filt_I_V_8, i18 %filt_1_I_V, i17 %filt_Q_V, i17 %filt_Q_V_8, i18 %filt_1_Q_V, i17 %filt_I_V_9, i17 %filt_I_V_10, i18 %filt_1_I_V_8, i17 %filt_Q_V_9, i17 %filt_Q_V_10, i18 %filt_1_Q_V_8, i17 %filt_I_V_11, i17 %filt_I_V_12, i18 %filt_1_I_V_9, i17 %filt_Q_V_11, i17 %filt_Q_V_12, i18 %filt_1_Q_V_9, i17 %filt_I_V_13, i17 %filt_I_V_14, i18 %filt_1_I_V_10, i17 %filt_Q_V_13, i17 %filt_Q_V_14, i18 %filt_1_Q_V_10, i18 %filt_1_I_V_11, i18 %filt_1_Q_V_11, i18 %filt_1_I_V_12, i18 %filt_1_Q_V_12, i18 %filt_1_I_V_13, i18 %filt_1_Q_V_13, i18 %filt_1_I_V_14, i18 %filt_1_Q_V_14"   --->   Operation 555 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 556 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_100_4, i17 %filt_I_V, i17 %filt_I_V_8, i18 %filt_1_I_V, i17 %filt_Q_V, i17 %filt_Q_V_8, i18 %filt_1_Q_V, i17 %filt_I_V_9, i17 %filt_I_V_10, i18 %filt_1_I_V_8, i17 %filt_Q_V_9, i17 %filt_Q_V_10, i18 %filt_1_Q_V_8, i17 %filt_I_V_11, i17 %filt_I_V_12, i18 %filt_1_I_V_9, i17 %filt_Q_V_11, i17 %filt_Q_V_12, i18 %filt_1_Q_V_9, i17 %filt_I_V_13, i17 %filt_I_V_14, i18 %filt_1_I_V_10, i17 %filt_Q_V_13, i17 %filt_Q_V_14, i18 %filt_1_Q_V_10, i18 %filt_1_I_V_11, i18 %filt_1_Q_V_11, i18 %filt_1_I_V_12, i18 %filt_1_Q_V_12, i18 %filt_1_I_V_13, i18 %filt_1_Q_V_13, i18 %filt_1_I_V_14, i18 %filt_1_Q_V_14"   --->   Operation 556 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 557 [1/1] (0.00ns)   --->   "%op_V_7_addr = getelementptr i18 %filt_1_I_V_14, i64 0, i64 11"   --->   Operation 557 'getelementptr' 'op_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 558 [2/2] (2.32ns)   --->   "%op_V_7_load = load i4 %op_V_7_addr"   --->   Operation 558 'load' 'op_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_10 : Operation 559 [1/1] (0.00ns)   --->   "%op_V_8_addr = getelementptr i17 %filt_I_V, i64 0, i64 24"   --->   Operation 559 'getelementptr' 'op_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 560 [2/2] (2.32ns)   --->   "%op_V_8_load = load i5 %op_V_8_addr"   --->   Operation 560 'load' 'op_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_10 : Operation 561 [1/1] (0.00ns)   --->   "%op_V_23_addr = getelementptr i18 %filt_1_Q_V_14, i64 0, i64 11"   --->   Operation 561 'getelementptr' 'op_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 562 [2/2] (2.32ns)   --->   "%op_V_23_load = load i4 %op_V_23_addr"   --->   Operation 562 'load' 'op_V_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_10 : Operation 563 [1/1] (0.00ns)   --->   "%op_V_24_addr = getelementptr i17 %filt_Q_V, i64 0, i64 24"   --->   Operation 563 'getelementptr' 'op_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 564 [2/2] (2.32ns)   --->   "%op_V_24_load = load i5 %op_V_24_addr"   --->   Operation 564 'load' 'op_V_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 4.45>
ST_11 : Operation 565 [1/2] (2.32ns)   --->   "%op_V_7_load = load i4 %op_V_7_addr"   --->   Operation 565 'load' 'op_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_11 : Operation 566 [1/2] (2.32ns)   --->   "%op_V_8_load = load i5 %op_V_8_addr"   --->   Operation 566 'load' 'op_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_11 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln813_162 = sext i17 %op_V_8_load"   --->   Operation 567 'sext' 'sext_ln813_162' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 568 [1/1] (2.13ns)   --->   "%add_ln813_16 = add i18 %sext_ln813_162, i18 %op_V_7_load"   --->   Operation 568 'add' 'add_ln813_16' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 569 [1/2] (2.32ns)   --->   "%op_V_23_load = load i4 %op_V_23_addr"   --->   Operation 569 'load' 'op_V_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_11 : Operation 570 [1/2] (2.32ns)   --->   "%op_V_24_load = load i5 %op_V_24_addr"   --->   Operation 570 'load' 'op_V_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_11 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln813_163 = sext i17 %op_V_24_load"   --->   Operation 571 'sext' 'sext_ln813_163' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 572 [1/1] (2.13ns)   --->   "%add_ln813_17 = add i18 %sext_ln813_163, i18 %op_V_23_load"   --->   Operation 572 'add' 'add_ln813_17' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 573 [1/1] (2.32ns)   --->   "%store_ln105 = store i18 %add_ln813_16, i4 %op_V_7_addr" [receiver.cpp:105]   --->   Operation 573 'store' 'store_ln105' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_12 : Operation 574 [1/1] (2.32ns)   --->   "%store_ln106 = store i18 %add_ln813_17, i4 %op_V_23_addr" [receiver.cpp:106]   --->   Operation 574 'store' 'store_ln106' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 575 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_111_5, i18 %filt_1_I_V, i18 %filt_1_I_V_8, i18 %filt_2_I_V, i18 %filt_1_Q_V, i18 %filt_1_Q_V_8, i18 %filt_2_Q_V, i18 %filt_1_I_V_9, i18 %filt_1_I_V_10, i18 %filt_2_I_V_1, i18 %filt_1_Q_V_9, i18 %filt_1_Q_V_10, i18 %filt_2_Q_V_1, i18 %filt_1_I_V_11, i18 %filt_1_I_V_12, i18 %filt_2_I_V_2, i18 %filt_1_Q_V_11, i18 %filt_1_Q_V_12, i18 %filt_2_Q_V_2, i18 %filt_1_I_V_13, i18 %filt_1_I_V_14, i18 %filt_2_I_V_3, i18 %filt_1_Q_V_13, i18 %filt_1_Q_V_14, i18 %filt_2_Q_V_3, i18 %filt_2_I_V_4, i18 %filt_2_Q_V_4, i18 %filt_2_I_V_5, i18 %filt_2_Q_V_5, i18 %filt_2_I_V_6, i18 %filt_2_Q_V_6, i18 %filt_2_I_V_7, i18 %filt_2_Q_V_7"   --->   Operation 575 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 576 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_111_5, i18 %filt_1_I_V, i18 %filt_1_I_V_8, i18 %filt_2_I_V, i18 %filt_1_Q_V, i18 %filt_1_Q_V_8, i18 %filt_2_Q_V, i18 %filt_1_I_V_9, i18 %filt_1_I_V_10, i18 %filt_2_I_V_1, i18 %filt_1_Q_V_9, i18 %filt_1_Q_V_10, i18 %filt_2_Q_V_1, i18 %filt_1_I_V_11, i18 %filt_1_I_V_12, i18 %filt_2_I_V_2, i18 %filt_1_Q_V_11, i18 %filt_1_Q_V_12, i18 %filt_2_Q_V_2, i18 %filt_1_I_V_13, i18 %filt_1_I_V_14, i18 %filt_2_I_V_3, i18 %filt_1_Q_V_13, i18 %filt_1_Q_V_14, i18 %filt_2_Q_V_3, i18 %filt_2_I_V_4, i18 %filt_2_Q_V_4, i18 %filt_2_I_V_5, i18 %filt_2_Q_V_5, i18 %filt_2_I_V_6, i18 %filt_2_Q_V_6, i18 %filt_2_I_V_7, i18 %filt_2_Q_V_7"   --->   Operation 576 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 577 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_118_6, i18 %filt_2_I_V, i18 %filt_2_I_V_2, i18 %filt_2_I_V_4, i18 %filt_2_I_V_6, i18 %filt_2_I_V_1, i18 %filt_2_I_V_3, i18 %filt_2_I_V_5, i18 %filt_2_I_V_7, i18 %filt_3_I_V, i18 %filt_2_Q_V, i18 %filt_2_Q_V_2, i18 %filt_2_Q_V_4, i18 %filt_2_Q_V_6, i18 %filt_2_Q_V_1, i18 %filt_2_Q_V_3, i18 %filt_2_Q_V_5, i18 %filt_2_Q_V_7, i18 %filt_3_Q_V"   --->   Operation 577 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 578 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_118_6, i18 %filt_2_I_V, i18 %filt_2_I_V_2, i18 %filt_2_I_V_4, i18 %filt_2_I_V_6, i18 %filt_2_I_V_1, i18 %filt_2_I_V_3, i18 %filt_2_I_V_5, i18 %filt_2_I_V_7, i18 %filt_3_I_V, i18 %filt_2_Q_V, i18 %filt_2_Q_V_2, i18 %filt_2_Q_V_4, i18 %filt_2_Q_V_6, i18 %filt_2_Q_V_1, i18 %filt_2_Q_V_3, i18 %filt_2_Q_V_5, i18 %filt_2_Q_V_7, i18 %filt_3_Q_V"   --->   Operation 578 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 579 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_124_7, i18 %filt_3_I_V, i18 %filt_4_I_V, i18 %filt_3_Q_V, i18 %filt_4_Q_V"   --->   Operation 579 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 580 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_124_7, i18 %filt_3_I_V, i18 %filt_4_I_V, i18 %filt_3_Q_V, i18 %filt_4_Q_V"   --->   Operation 580 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 581 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_130_8, i18 %filt_4_I_V, i18 %filt_5_I_V, i18 %filt_4_Q_V, i18 %filt_5_Q_V"   --->   Operation 581 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 582 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_130_8, i18 %filt_4_I_V, i18 %filt_5_I_V, i18 %filt_4_Q_V, i18 %filt_5_Q_V"   --->   Operation 582 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 583 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_136_9, i18 %filt_5_Q_V, i18 %filt_5_I_V, i18 %filt_6_Q_V_2_0119_loc, i18 %filt_6_Q_V_1_0118_loc, i18 %filt_6_Q_V_0_0_loc, i18 %filt_6_I_V_2_0117_loc, i18 %filt_6_I_V_1_0116_loc, i18 %filt_6_I_V_0_0_loc"   --->   Operation 583 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 584 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_136_9, i18 %filt_5_Q_V, i18 %filt_5_I_V, i18 %filt_6_Q_V_2_0119_loc, i18 %filt_6_Q_V_1_0118_loc, i18 %filt_6_Q_V_0_0_loc, i18 %filt_6_I_V_2_0117_loc, i18 %filt_6_I_V_1_0116_loc, i18 %filt_6_I_V_0_0_loc"   --->   Operation 584 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.96>
ST_23 : Operation 585 [1/1] (0.00ns)   --->   "%filt_6_Q_V_2_0119_loc_load = load i18 %filt_6_Q_V_2_0119_loc"   --->   Operation 585 'load' 'filt_6_Q_V_2_0119_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 586 [1/1] (0.00ns)   --->   "%filt_6_Q_V_1_0118_loc_load = load i18 %filt_6_Q_V_1_0118_loc"   --->   Operation 586 'load' 'filt_6_Q_V_1_0118_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 587 [1/1] (0.00ns)   --->   "%filt_6_Q_V_0_0_loc_load = load i18 %filt_6_Q_V_0_0_loc"   --->   Operation 587 'load' 'filt_6_Q_V_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 588 [1/1] (0.00ns)   --->   "%filt_6_I_V_2_0117_loc_load = load i18 %filt_6_I_V_2_0117_loc"   --->   Operation 588 'load' 'filt_6_I_V_2_0117_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 589 [1/1] (0.00ns)   --->   "%filt_6_I_V_1_0116_loc_load = load i18 %filt_6_I_V_1_0116_loc"   --->   Operation 589 'load' 'filt_6_I_V_1_0116_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 590 [1/1] (0.00ns)   --->   "%filt_6_I_V_0_0_loc_load = load i18 %filt_6_I_V_0_0_loc"   --->   Operation 590 'load' 'filt_6_I_V_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_40 = add i18 %filt_6_I_V_0_0_loc_load, i18 %filt_6_I_V_2_0117_loc_load"   --->   Operation 591 'add' 'add_ln813_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 592 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%accum_I_V = add i18 %add_ln813_40, i18 %filt_6_I_V_1_0116_loc_load"   --->   Operation 592 'add' 'accum_I_V' <Predicate = true> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_42 = add i18 %filt_6_Q_V_0_0_loc_load, i18 %filt_6_Q_V_2_0119_loc_load"   --->   Operation 593 'add' 'add_ln813_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 594 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%accum_Q_V = add i18 %add_ln813_42, i18 %filt_6_Q_V_1_0118_loc_load"   --->   Operation 594 'add' 'accum_Q_V' <Predicate = true> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 595 [1/1] (3.25ns)   --->   "%store_ln153 = store i18 %accum_I_V, i18 240" [receiver.cpp:153]   --->   Operation 595 'store' 'store_ln153' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_24 : Operation 596 [1/1] (3.25ns)   --->   "%store_ln154 = store i18 %accum_Q_V, i18 240" [receiver.cpp:154]   --->   Operation 596 'store' 'store_ln154' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 597 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_165_11, i18 %arr_I_V, i18 %arr_Q_V, i18 %arr_I_V_1, i18 %arr_Q_V_1, i18 %arr_I_V_2, i18 %arr_Q_V_2, i18 %arr_I_V_3, i18 %arr_Q_V_3, i18 %arr_I_V_4, i18 %arr_Q_V_4, i18 %arr_I_V_5, i18 %arr_Q_V_5, i18 %arr_I_V_6, i18 %arr_Q_V_6, i18 %arr_I_V_7, i18 %arr_Q_V_7, i18 %arr_I_V_8, i18 %arr_Q_V_8, i18 %arr_I_V_9, i18 %arr_Q_V_9, i18 %arr_I_V_10, i18 %arr_Q_V_10, i18 %arr_I_V_11, i18 %arr_Q_V_11, i18 %arr_I_V_12, i18 %arr_Q_V_12, i18 %arr_I_V_13, i18 %arr_Q_V_13, i18 %arr_I_V_14, i18 %arr_Q_V_14, i18 %arr_I_V_15, i18 %arr_Q_V_15, i18 %arr_I_V_16, i18 %arr_Q_V_16, i18 %arr_I_V_17, i18 %arr_Q_V_17, i18 %arr_I_V_18, i18 %arr_Q_V_18, i18 %arr_I_V_19, i18 %arr_Q_V_19, i18 %arr_I_V_20, i18 %arr_Q_V_20, i18 %arr_I_V_21, i18 %arr_Q_V_21, i18 %arr_I_V_22, i18 %arr_Q_V_22, i18 %arr_I_V_23, i18 %arr_Q_V_23, i18 %arr_I_V_24, i18 %arr_Q_V_24, i18 %arr_I_V_25, i18 %arr_Q_V_25, i18 %arr_I_V_26, i18 %arr_Q_V_26, i18 %arr_I_V_27, i18 %arr_Q_V_27, i18 %arr_I_V_28, i18 %arr_Q_V_28, i18 %arr_I_V_29, i18 %arr_Q_V_29, i18 %arr_I_V_30, i18 %arr_Q_V_30, i18 %arr_I_V_31, i18 %arr_Q_V_31, i18 %arr_I_V_32, i18 %arr_Q_V_32, i18 %arr_I_V_33, i18 %arr_Q_V_33, i18 %arr_I_V_34, i18 %arr_Q_V_34, i18 %arr_I_V_35, i18 %arr_Q_V_35, i18 %arr_I_V_36, i18 %arr_Q_V_36, i18 %arr_I_V_37, i18 %arr_Q_V_37, i18 %arr_I_V_38, i18 %arr_Q_V_38, i18 %arr_I_V_39, i18 %arr_Q_V_39, i18 %arr_I_V_40, i18 %arr_Q_V_40, i18 %arr_I_V_41, i18 %arr_Q_V_41, i18 %arr_I_V_42, i18 %arr_Q_V_42, i18 %arr_I_V_43, i18 %arr_Q_V_43, i18 %arr_I_V_44, i18 %arr_Q_V_44, i18 %arr_I_V_45, i18 %arr_Q_V_45, i18 %arr_I_V_46, i18 %arr_Q_V_46, i18 %arr_I_V_47, i18 %arr_Q_V_47, i18 %arr_I_V_48, i18 %arr_Q_V_48, i18 %arr_I_V_49, i18 %arr_Q_V_49, i18 %arr_I_V_50, i18 %arr_Q_V_50, i18 %arr_I_V_51, i18 %arr_Q_V_51, i18 %arr_I_V_52, i18 %arr_Q_V_52, i18 %arr_I_V_53, i18 %arr_Q_V_53, i18 %arr_I_V_54, i18 %arr_Q_V_54, i18 %arr_I_V_55, i18 %arr_Q_V_55, i18 %arr_I_V_56, i18 %arr_Q_V_56, i18 %arr_I_V_57, i18 %arr_Q_V_57, i18 %arr_I_V_58, i18 %arr_Q_V_58, i18 %arr_I_V_59, i18 %arr_Q_V_59, i18 %arr_I_V_60, i18 %arr_Q_V_60, i18 %arr_I_V_61, i18 %arr_Q_V_61, i18 %arr_I_V_62, i18 %arr_Q_V_62, i18 %arr_I_V_63, i18 %arr_Q_V_63, i18 %matched_I_12, i16 %preamble_upsampled_V, i18 %matched_Q_12, i18 %matched_I_13, i18 %matched_Q_13, i18 %matched_I_14, i18 %matched_Q_14, i18 %matched_I_15, i18 %matched_Q_15, i18 %matched_I_16, i18 %matched_Q_16, i18 %matched_I_17, i18 %matched_Q_17, i18 %matched_I_18, i18 %matched_Q_18, i18 %matched_I_19, i18 %matched_Q_19, i18 %matched_I_20, i18 %matched_Q_20, i18 %matched_I_21, i18 %matched_Q_21, i18 %matched_I_22, i18 %matched_Q_22, i18 %matched_I_23, i18 %matched_Q_23, i18 %matched_I_24, i18 %matched_Q_24, i18 %matched_I_25, i18 %matched_Q_25, i18 %matched_I_26, i18 %matched_Q_26, i18 %matched_I_27, i18 %matched_Q_27, i18 %matched_I_28, i18 %matched_Q_28, i18 %matched_I_29, i18 %matched_Q_29, i18 %matched_I_30, i18 %matched_Q_30, i18 %matched_I_31, i18 %matched_Q_31, i18 %matched_I_0, i18 %matched_Q_0, i18 %matched_I_1, i18 %matched_Q_1, i18 %matched_I_2, i18 %matched_Q_2, i18 %matched_I_3, i18 %matched_Q_3, i18 %matched_I_4, i18 %matched_Q_4, i18 %matched_I_5, i18 %matched_Q_5, i18 %matched_I_6, i18 %matched_Q_6, i18 %matched_I_7, i18 %matched_Q_7, i18 %matched_I_8, i18 %matched_Q_8, i18 %matched_I_9, i18 %matched_Q_9, i18 %matched_I_10, i18 %matched_Q_10, i18 %matched_I_11, i18 %matched_Q_11"   --->   Operation 597 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 598 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_165_11, i18 %arr_I_V, i18 %arr_Q_V, i18 %arr_I_V_1, i18 %arr_Q_V_1, i18 %arr_I_V_2, i18 %arr_Q_V_2, i18 %arr_I_V_3, i18 %arr_Q_V_3, i18 %arr_I_V_4, i18 %arr_Q_V_4, i18 %arr_I_V_5, i18 %arr_Q_V_5, i18 %arr_I_V_6, i18 %arr_Q_V_6, i18 %arr_I_V_7, i18 %arr_Q_V_7, i18 %arr_I_V_8, i18 %arr_Q_V_8, i18 %arr_I_V_9, i18 %arr_Q_V_9, i18 %arr_I_V_10, i18 %arr_Q_V_10, i18 %arr_I_V_11, i18 %arr_Q_V_11, i18 %arr_I_V_12, i18 %arr_Q_V_12, i18 %arr_I_V_13, i18 %arr_Q_V_13, i18 %arr_I_V_14, i18 %arr_Q_V_14, i18 %arr_I_V_15, i18 %arr_Q_V_15, i18 %arr_I_V_16, i18 %arr_Q_V_16, i18 %arr_I_V_17, i18 %arr_Q_V_17, i18 %arr_I_V_18, i18 %arr_Q_V_18, i18 %arr_I_V_19, i18 %arr_Q_V_19, i18 %arr_I_V_20, i18 %arr_Q_V_20, i18 %arr_I_V_21, i18 %arr_Q_V_21, i18 %arr_I_V_22, i18 %arr_Q_V_22, i18 %arr_I_V_23, i18 %arr_Q_V_23, i18 %arr_I_V_24, i18 %arr_Q_V_24, i18 %arr_I_V_25, i18 %arr_Q_V_25, i18 %arr_I_V_26, i18 %arr_Q_V_26, i18 %arr_I_V_27, i18 %arr_Q_V_27, i18 %arr_I_V_28, i18 %arr_Q_V_28, i18 %arr_I_V_29, i18 %arr_Q_V_29, i18 %arr_I_V_30, i18 %arr_Q_V_30, i18 %arr_I_V_31, i18 %arr_Q_V_31, i18 %arr_I_V_32, i18 %arr_Q_V_32, i18 %arr_I_V_33, i18 %arr_Q_V_33, i18 %arr_I_V_34, i18 %arr_Q_V_34, i18 %arr_I_V_35, i18 %arr_Q_V_35, i18 %arr_I_V_36, i18 %arr_Q_V_36, i18 %arr_I_V_37, i18 %arr_Q_V_37, i18 %arr_I_V_38, i18 %arr_Q_V_38, i18 %arr_I_V_39, i18 %arr_Q_V_39, i18 %arr_I_V_40, i18 %arr_Q_V_40, i18 %arr_I_V_41, i18 %arr_Q_V_41, i18 %arr_I_V_42, i18 %arr_Q_V_42, i18 %arr_I_V_43, i18 %arr_Q_V_43, i18 %arr_I_V_44, i18 %arr_Q_V_44, i18 %arr_I_V_45, i18 %arr_Q_V_45, i18 %arr_I_V_46, i18 %arr_Q_V_46, i18 %arr_I_V_47, i18 %arr_Q_V_47, i18 %arr_I_V_48, i18 %arr_Q_V_48, i18 %arr_I_V_49, i18 %arr_Q_V_49, i18 %arr_I_V_50, i18 %arr_Q_V_50, i18 %arr_I_V_51, i18 %arr_Q_V_51, i18 %arr_I_V_52, i18 %arr_Q_V_52, i18 %arr_I_V_53, i18 %arr_Q_V_53, i18 %arr_I_V_54, i18 %arr_Q_V_54, i18 %arr_I_V_55, i18 %arr_Q_V_55, i18 %arr_I_V_56, i18 %arr_Q_V_56, i18 %arr_I_V_57, i18 %arr_Q_V_57, i18 %arr_I_V_58, i18 %arr_Q_V_58, i18 %arr_I_V_59, i18 %arr_Q_V_59, i18 %arr_I_V_60, i18 %arr_Q_V_60, i18 %arr_I_V_61, i18 %arr_Q_V_61, i18 %arr_I_V_62, i18 %arr_Q_V_62, i18 %arr_I_V_63, i18 %arr_Q_V_63, i18 %matched_I_12, i16 %preamble_upsampled_V, i18 %matched_Q_12, i18 %matched_I_13, i18 %matched_Q_13, i18 %matched_I_14, i18 %matched_Q_14, i18 %matched_I_15, i18 %matched_Q_15, i18 %matched_I_16, i18 %matched_Q_16, i18 %matched_I_17, i18 %matched_Q_17, i18 %matched_I_18, i18 %matched_Q_18, i18 %matched_I_19, i18 %matched_Q_19, i18 %matched_I_20, i18 %matched_Q_20, i18 %matched_I_21, i18 %matched_Q_21, i18 %matched_I_22, i18 %matched_Q_22, i18 %matched_I_23, i18 %matched_Q_23, i18 %matched_I_24, i18 %matched_Q_24, i18 %matched_I_25, i18 %matched_Q_25, i18 %matched_I_26, i18 %matched_Q_26, i18 %matched_I_27, i18 %matched_Q_27, i18 %matched_I_28, i18 %matched_Q_28, i18 %matched_I_29, i18 %matched_Q_29, i18 %matched_I_30, i18 %matched_Q_30, i18 %matched_I_31, i18 %matched_Q_31, i18 %matched_I_0, i18 %matched_Q_0, i18 %matched_I_1, i18 %matched_Q_1, i18 %matched_I_2, i18 %matched_Q_2, i18 %matched_I_3, i18 %matched_Q_3, i18 %matched_I_4, i18 %matched_Q_4, i18 %matched_I_5, i18 %matched_Q_5, i18 %matched_I_6, i18 %matched_Q_6, i18 %matched_I_7, i18 %matched_Q_7, i18 %matched_I_8, i18 %matched_Q_8, i18 %matched_I_9, i18 %matched_Q_9, i18 %matched_I_10, i18 %matched_Q_10, i18 %matched_I_11, i18 %matched_Q_11"   --->   Operation 598 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 599 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_177_12, i18 %arr_I_V, i18 %arr_I_V_1, i18 %arr_1_I_V, i18 %arr_Q_V, i18 %arr_Q_V_1, i18 %arr_1_Q_V, i18 %arr_I_V_2, i18 %arr_I_V_3, i18 %arr_1_I_V_1, i18 %arr_Q_V_2, i18 %arr_Q_V_3, i18 %arr_1_Q_V_1, i18 %arr_I_V_4, i18 %arr_I_V_5, i18 %arr_1_I_V_2, i18 %arr_Q_V_4, i18 %arr_Q_V_5, i18 %arr_1_Q_V_2, i18 %arr_I_V_6, i18 %arr_I_V_7, i18 %arr_1_I_V_3, i18 %arr_Q_V_6, i18 %arr_Q_V_7, i18 %arr_1_Q_V_3, i18 %arr_I_V_8, i18 %arr_I_V_9, i18 %arr_1_I_V_4, i18 %arr_Q_V_8, i18 %arr_Q_V_9, i18 %arr_1_Q_V_4, i18 %arr_I_V_10, i18 %arr_I_V_11, i18 %arr_1_I_V_5, i18 %arr_Q_V_10, i18 %arr_Q_V_11, i18 %arr_1_Q_V_5, i18 %arr_I_V_12, i18 %arr_I_V_13, i18 %arr_1_I_V_6, i18 %arr_Q_V_12, i18 %arr_Q_V_13, i18 %arr_1_Q_V_6, i18 %arr_I_V_14, i18 %arr_I_V_15, i18 %arr_1_I_V_7, i18 %arr_Q_V_14, i18 %arr_Q_V_15, i18 %arr_1_Q_V_7, i18 %arr_I_V_16, i18 %arr_I_V_17, i18 %arr_1_I_V_8, i18 %arr_Q_V_16, i18 %arr_Q_V_17, i18 %arr_1_Q_V_8, i18 %arr_I_V_18, i18 %arr_I_V_19, i18 %arr_1_I_V_9, i18 %arr_Q_V_18, i18 %arr_Q_V_19, i18 %arr_1_Q_V_9, i18 %arr_I_V_20, i18 %arr_I_V_21, i18 %arr_1_I_V_10, i18 %arr_Q_V_20, i18 %arr_Q_V_21, i18 %arr_1_Q_V_10, i18 %arr_I_V_22, i18 %arr_I_V_23, i18 %arr_1_I_V_11, i18 %arr_Q_V_22, i18 %arr_Q_V_23, i18 %arr_1_Q_V_11, i18 %arr_I_V_24, i18 %arr_I_V_25, i18 %arr_1_I_V_12, i18 %arr_Q_V_24, i18 %arr_Q_V_25, i18 %arr_1_Q_V_12, i18 %arr_I_V_26, i18 %arr_I_V_27, i18 %arr_1_I_V_13, i18 %arr_Q_V_26, i18 %arr_Q_V_27, i18 %arr_1_Q_V_13, i18 %arr_I_V_28, i18 %arr_I_V_29, i18 %arr_1_I_V_14, i18 %arr_Q_V_28, i18 %arr_Q_V_29, i18 %arr_1_Q_V_14, i18 %arr_I_V_30, i18 %arr_I_V_31, i18 %arr_1_I_V_15, i18 %arr_Q_V_30, i18 %arr_Q_V_31, i18 %arr_1_Q_V_15, i18 %arr_I_V_32, i18 %arr_I_V_33, i18 %arr_1_I_V_16, i18 %arr_Q_V_32, i18 %arr_Q_V_33, i18 %arr_1_Q_V_16, i18 %arr_I_V_34, i18 %arr_I_V_35, i18 %arr_1_I_V_17, i18 %arr_Q_V_34, i18 %arr_Q_V_35, i18 %arr_1_Q_V_17, i18 %arr_I_V_36, i18 %arr_I_V_37, i18 %arr_1_I_V_18, i18 %arr_Q_V_36, i18 %arr_Q_V_37, i18 %arr_1_Q_V_18, i18 %arr_I_V_38, i18 %arr_I_V_39, i18 %arr_1_I_V_19, i18 %arr_Q_V_38, i18 %arr_Q_V_39, i18 %arr_1_Q_V_19, i18 %arr_I_V_40, i18 %arr_I_V_41, i18 %arr_1_I_V_20, i18 %arr_Q_V_40, i18 %arr_Q_V_41, i18 %arr_1_Q_V_20, i18 %arr_I_V_42, i18 %arr_I_V_43, i18 %arr_1_I_V_21, i18 %arr_Q_V_42, i18 %arr_Q_V_43, i18 %arr_1_Q_V_21, i18 %arr_I_V_44, i18 %arr_I_V_45, i18 %arr_1_I_V_22, i18 %arr_Q_V_44, i18 %arr_Q_V_45, i18 %arr_1_Q_V_22, i18 %arr_I_V_46, i18 %arr_I_V_47, i18 %arr_1_I_V_23, i18 %arr_Q_V_46, i18 %arr_Q_V_47, i18 %arr_1_Q_V_23, i18 %arr_I_V_48, i18 %arr_I_V_49, i18 %arr_1_I_V_24, i18 %arr_Q_V_48, i18 %arr_Q_V_49, i18 %arr_1_Q_V_24, i18 %arr_I_V_50, i18 %arr_I_V_51, i18 %arr_1_I_V_25, i18 %arr_Q_V_50, i18 %arr_Q_V_51, i18 %arr_1_Q_V_25, i18 %arr_I_V_52, i18 %arr_I_V_53, i18 %arr_1_I_V_26, i18 %arr_Q_V_52, i18 %arr_Q_V_53, i18 %arr_1_Q_V_26, i18 %arr_I_V_54, i18 %arr_I_V_55, i18 %arr_1_I_V_27, i18 %arr_Q_V_54, i18 %arr_Q_V_55, i18 %arr_1_Q_V_27, i18 %arr_I_V_56, i18 %arr_I_V_57, i18 %arr_1_I_V_28, i18 %arr_Q_V_56, i18 %arr_Q_V_57, i18 %arr_1_Q_V_28, i18 %arr_I_V_58, i18 %arr_I_V_59, i18 %arr_1_I_V_29, i18 %arr_Q_V_58, i18 %arr_Q_V_59, i18 %arr_1_Q_V_29, i18 %arr_I_V_60, i18 %arr_I_V_61, i18 %arr_1_I_V_30, i18 %arr_Q_V_60, i18 %arr_Q_V_61, i18 %arr_1_Q_V_30, i18 %arr_I_V_62, i18 %arr_I_V_63, i18 %arr_1_I_V_31, i18 %arr_Q_V_62, i18 %arr_Q_V_63, i18 %arr_1_Q_V_31"   --->   Operation 599 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 600 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_177_12, i18 %arr_I_V, i18 %arr_I_V_1, i18 %arr_1_I_V, i18 %arr_Q_V, i18 %arr_Q_V_1, i18 %arr_1_Q_V, i18 %arr_I_V_2, i18 %arr_I_V_3, i18 %arr_1_I_V_1, i18 %arr_Q_V_2, i18 %arr_Q_V_3, i18 %arr_1_Q_V_1, i18 %arr_I_V_4, i18 %arr_I_V_5, i18 %arr_1_I_V_2, i18 %arr_Q_V_4, i18 %arr_Q_V_5, i18 %arr_1_Q_V_2, i18 %arr_I_V_6, i18 %arr_I_V_7, i18 %arr_1_I_V_3, i18 %arr_Q_V_6, i18 %arr_Q_V_7, i18 %arr_1_Q_V_3, i18 %arr_I_V_8, i18 %arr_I_V_9, i18 %arr_1_I_V_4, i18 %arr_Q_V_8, i18 %arr_Q_V_9, i18 %arr_1_Q_V_4, i18 %arr_I_V_10, i18 %arr_I_V_11, i18 %arr_1_I_V_5, i18 %arr_Q_V_10, i18 %arr_Q_V_11, i18 %arr_1_Q_V_5, i18 %arr_I_V_12, i18 %arr_I_V_13, i18 %arr_1_I_V_6, i18 %arr_Q_V_12, i18 %arr_Q_V_13, i18 %arr_1_Q_V_6, i18 %arr_I_V_14, i18 %arr_I_V_15, i18 %arr_1_I_V_7, i18 %arr_Q_V_14, i18 %arr_Q_V_15, i18 %arr_1_Q_V_7, i18 %arr_I_V_16, i18 %arr_I_V_17, i18 %arr_1_I_V_8, i18 %arr_Q_V_16, i18 %arr_Q_V_17, i18 %arr_1_Q_V_8, i18 %arr_I_V_18, i18 %arr_I_V_19, i18 %arr_1_I_V_9, i18 %arr_Q_V_18, i18 %arr_Q_V_19, i18 %arr_1_Q_V_9, i18 %arr_I_V_20, i18 %arr_I_V_21, i18 %arr_1_I_V_10, i18 %arr_Q_V_20, i18 %arr_Q_V_21, i18 %arr_1_Q_V_10, i18 %arr_I_V_22, i18 %arr_I_V_23, i18 %arr_1_I_V_11, i18 %arr_Q_V_22, i18 %arr_Q_V_23, i18 %arr_1_Q_V_11, i18 %arr_I_V_24, i18 %arr_I_V_25, i18 %arr_1_I_V_12, i18 %arr_Q_V_24, i18 %arr_Q_V_25, i18 %arr_1_Q_V_12, i18 %arr_I_V_26, i18 %arr_I_V_27, i18 %arr_1_I_V_13, i18 %arr_Q_V_26, i18 %arr_Q_V_27, i18 %arr_1_Q_V_13, i18 %arr_I_V_28, i18 %arr_I_V_29, i18 %arr_1_I_V_14, i18 %arr_Q_V_28, i18 %arr_Q_V_29, i18 %arr_1_Q_V_14, i18 %arr_I_V_30, i18 %arr_I_V_31, i18 %arr_1_I_V_15, i18 %arr_Q_V_30, i18 %arr_Q_V_31, i18 %arr_1_Q_V_15, i18 %arr_I_V_32, i18 %arr_I_V_33, i18 %arr_1_I_V_16, i18 %arr_Q_V_32, i18 %arr_Q_V_33, i18 %arr_1_Q_V_16, i18 %arr_I_V_34, i18 %arr_I_V_35, i18 %arr_1_I_V_17, i18 %arr_Q_V_34, i18 %arr_Q_V_35, i18 %arr_1_Q_V_17, i18 %arr_I_V_36, i18 %arr_I_V_37, i18 %arr_1_I_V_18, i18 %arr_Q_V_36, i18 %arr_Q_V_37, i18 %arr_1_Q_V_18, i18 %arr_I_V_38, i18 %arr_I_V_39, i18 %arr_1_I_V_19, i18 %arr_Q_V_38, i18 %arr_Q_V_39, i18 %arr_1_Q_V_19, i18 %arr_I_V_40, i18 %arr_I_V_41, i18 %arr_1_I_V_20, i18 %arr_Q_V_40, i18 %arr_Q_V_41, i18 %arr_1_Q_V_20, i18 %arr_I_V_42, i18 %arr_I_V_43, i18 %arr_1_I_V_21, i18 %arr_Q_V_42, i18 %arr_Q_V_43, i18 %arr_1_Q_V_21, i18 %arr_I_V_44, i18 %arr_I_V_45, i18 %arr_1_I_V_22, i18 %arr_Q_V_44, i18 %arr_Q_V_45, i18 %arr_1_Q_V_22, i18 %arr_I_V_46, i18 %arr_I_V_47, i18 %arr_1_I_V_23, i18 %arr_Q_V_46, i18 %arr_Q_V_47, i18 %arr_1_Q_V_23, i18 %arr_I_V_48, i18 %arr_I_V_49, i18 %arr_1_I_V_24, i18 %arr_Q_V_48, i18 %arr_Q_V_49, i18 %arr_1_Q_V_24, i18 %arr_I_V_50, i18 %arr_I_V_51, i18 %arr_1_I_V_25, i18 %arr_Q_V_50, i18 %arr_Q_V_51, i18 %arr_1_Q_V_25, i18 %arr_I_V_52, i18 %arr_I_V_53, i18 %arr_1_I_V_26, i18 %arr_Q_V_52, i18 %arr_Q_V_53, i18 %arr_1_Q_V_26, i18 %arr_I_V_54, i18 %arr_I_V_55, i18 %arr_1_I_V_27, i18 %arr_Q_V_54, i18 %arr_Q_V_55, i18 %arr_1_Q_V_27, i18 %arr_I_V_56, i18 %arr_I_V_57, i18 %arr_1_I_V_28, i18 %arr_Q_V_56, i18 %arr_Q_V_57, i18 %arr_1_Q_V_28, i18 %arr_I_V_58, i18 %arr_I_V_59, i18 %arr_1_I_V_29, i18 %arr_Q_V_58, i18 %arr_Q_V_59, i18 %arr_1_Q_V_29, i18 %arr_I_V_60, i18 %arr_I_V_61, i18 %arr_1_I_V_30, i18 %arr_Q_V_60, i18 %arr_Q_V_61, i18 %arr_1_Q_V_30, i18 %arr_I_V_62, i18 %arr_I_V_63, i18 %arr_1_I_V_31, i18 %arr_Q_V_62, i18 %arr_Q_V_63, i18 %arr_1_Q_V_31"   --->   Operation 600 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 601 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_187_13, i18 %arr_1_I_V, i18 %arr_1_I_V_1, i25 %arr_2_I_V, i18 %arr_1_Q_V, i18 %arr_1_Q_V_1, i25 %arr_2_Q_V, i18 %arr_1_I_V_2, i18 %arr_1_I_V_3, i25 %arr_2_I_V_1, i18 %arr_1_Q_V_2, i18 %arr_1_Q_V_3, i25 %arr_2_Q_V_1, i18 %arr_1_I_V_4, i18 %arr_1_I_V_5, i25 %arr_2_I_V_2, i18 %arr_1_Q_V_4, i18 %arr_1_Q_V_5, i25 %arr_2_Q_V_2, i18 %arr_1_I_V_6, i18 %arr_1_I_V_7, i25 %arr_2_I_V_3, i18 %arr_1_Q_V_6, i18 %arr_1_Q_V_7, i25 %arr_2_Q_V_3, i18 %arr_1_I_V_8, i18 %arr_1_I_V_9, i25 %arr_2_I_V_4, i18 %arr_1_Q_V_8, i18 %arr_1_Q_V_9, i25 %arr_2_Q_V_4, i18 %arr_1_I_V_10, i18 %arr_1_I_V_11, i25 %arr_2_I_V_5, i18 %arr_1_Q_V_10, i18 %arr_1_Q_V_11, i25 %arr_2_Q_V_5, i18 %arr_1_I_V_12, i18 %arr_1_I_V_13, i25 %arr_2_I_V_6, i18 %arr_1_Q_V_12, i18 %arr_1_Q_V_13, i25 %arr_2_Q_V_6, i18 %arr_1_I_V_14, i18 %arr_1_I_V_15, i25 %arr_2_I_V_7, i18 %arr_1_Q_V_14, i18 %arr_1_Q_V_15, i25 %arr_2_Q_V_7, i18 %arr_1_I_V_16, i18 %arr_1_I_V_17, i25 %arr_2_I_V_8, i18 %arr_1_Q_V_16, i18 %arr_1_Q_V_17, i25 %arr_2_Q_V_8, i18 %arr_1_I_V_18, i18 %arr_1_I_V_19, i25 %arr_2_I_V_9, i18 %arr_1_Q_V_18, i18 %arr_1_Q_V_19, i25 %arr_2_Q_V_9, i18 %arr_1_I_V_20, i18 %arr_1_I_V_21, i25 %arr_2_I_V_10, i18 %arr_1_Q_V_20, i18 %arr_1_Q_V_21, i25 %arr_2_Q_V_10, i18 %arr_1_I_V_22, i18 %arr_1_I_V_23, i25 %arr_2_I_V_11, i18 %arr_1_Q_V_22, i18 %arr_1_Q_V_23, i25 %arr_2_Q_V_11, i18 %arr_1_I_V_24, i18 %arr_1_I_V_25, i25 %arr_2_I_V_12, i18 %arr_1_Q_V_24, i18 %arr_1_Q_V_25, i25 %arr_2_Q_V_12, i18 %arr_1_I_V_26, i18 %arr_1_I_V_27, i25 %arr_2_I_V_13, i18 %arr_1_Q_V_26, i18 %arr_1_Q_V_27, i25 %arr_2_Q_V_13, i18 %arr_1_I_V_28, i18 %arr_1_I_V_29, i25 %arr_2_I_V_14, i18 %arr_1_Q_V_28, i18 %arr_1_Q_V_29, i25 %arr_2_Q_V_14, i18 %arr_1_I_V_30, i18 %arr_1_I_V_31, i25 %arr_2_I_V_15, i18 %arr_1_Q_V_30, i18 %arr_1_Q_V_31, i25 %arr_2_Q_V_15, i25 %arr_2_I_V_16, i25 %arr_2_Q_V_16, i25 %arr_2_I_V_17, i25 %arr_2_Q_V_17, i25 %arr_2_I_V_18, i25 %arr_2_Q_V_18, i25 %arr_2_I_V_19, i25 %arr_2_Q_V_19, i25 %arr_2_I_V_20, i25 %arr_2_Q_V_20, i25 %arr_2_I_V_21, i25 %arr_2_Q_V_21, i25 %arr_2_I_V_22, i25 %arr_2_Q_V_22, i25 %arr_2_I_V_23, i25 %arr_2_Q_V_23, i25 %arr_2_I_V_24, i25 %arr_2_Q_V_24, i25 %arr_2_I_V_25, i25 %arr_2_Q_V_25, i25 %arr_2_I_V_26, i25 %arr_2_Q_V_26, i25 %arr_2_I_V_27, i25 %arr_2_Q_V_27, i25 %arr_2_I_V_28, i25 %arr_2_Q_V_28, i25 %arr_2_I_V_29, i25 %arr_2_Q_V_29, i25 %arr_2_I_V_30, i25 %arr_2_Q_V_30, i25 %arr_2_I_V_31, i25 %arr_2_Q_V_31"   --->   Operation 601 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 602 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_187_13, i18 %arr_1_I_V, i18 %arr_1_I_V_1, i25 %arr_2_I_V, i18 %arr_1_Q_V, i18 %arr_1_Q_V_1, i25 %arr_2_Q_V, i18 %arr_1_I_V_2, i18 %arr_1_I_V_3, i25 %arr_2_I_V_1, i18 %arr_1_Q_V_2, i18 %arr_1_Q_V_3, i25 %arr_2_Q_V_1, i18 %arr_1_I_V_4, i18 %arr_1_I_V_5, i25 %arr_2_I_V_2, i18 %arr_1_Q_V_4, i18 %arr_1_Q_V_5, i25 %arr_2_Q_V_2, i18 %arr_1_I_V_6, i18 %arr_1_I_V_7, i25 %arr_2_I_V_3, i18 %arr_1_Q_V_6, i18 %arr_1_Q_V_7, i25 %arr_2_Q_V_3, i18 %arr_1_I_V_8, i18 %arr_1_I_V_9, i25 %arr_2_I_V_4, i18 %arr_1_Q_V_8, i18 %arr_1_Q_V_9, i25 %arr_2_Q_V_4, i18 %arr_1_I_V_10, i18 %arr_1_I_V_11, i25 %arr_2_I_V_5, i18 %arr_1_Q_V_10, i18 %arr_1_Q_V_11, i25 %arr_2_Q_V_5, i18 %arr_1_I_V_12, i18 %arr_1_I_V_13, i25 %arr_2_I_V_6, i18 %arr_1_Q_V_12, i18 %arr_1_Q_V_13, i25 %arr_2_Q_V_6, i18 %arr_1_I_V_14, i18 %arr_1_I_V_15, i25 %arr_2_I_V_7, i18 %arr_1_Q_V_14, i18 %arr_1_Q_V_15, i25 %arr_2_Q_V_7, i18 %arr_1_I_V_16, i18 %arr_1_I_V_17, i25 %arr_2_I_V_8, i18 %arr_1_Q_V_16, i18 %arr_1_Q_V_17, i25 %arr_2_Q_V_8, i18 %arr_1_I_V_18, i18 %arr_1_I_V_19, i25 %arr_2_I_V_9, i18 %arr_1_Q_V_18, i18 %arr_1_Q_V_19, i25 %arr_2_Q_V_9, i18 %arr_1_I_V_20, i18 %arr_1_I_V_21, i25 %arr_2_I_V_10, i18 %arr_1_Q_V_20, i18 %arr_1_Q_V_21, i25 %arr_2_Q_V_10, i18 %arr_1_I_V_22, i18 %arr_1_I_V_23, i25 %arr_2_I_V_11, i18 %arr_1_Q_V_22, i18 %arr_1_Q_V_23, i25 %arr_2_Q_V_11, i18 %arr_1_I_V_24, i18 %arr_1_I_V_25, i25 %arr_2_I_V_12, i18 %arr_1_Q_V_24, i18 %arr_1_Q_V_25, i25 %arr_2_Q_V_12, i18 %arr_1_I_V_26, i18 %arr_1_I_V_27, i25 %arr_2_I_V_13, i18 %arr_1_Q_V_26, i18 %arr_1_Q_V_27, i25 %arr_2_Q_V_13, i18 %arr_1_I_V_28, i18 %arr_1_I_V_29, i25 %arr_2_I_V_14, i18 %arr_1_Q_V_28, i18 %arr_1_Q_V_29, i25 %arr_2_Q_V_14, i18 %arr_1_I_V_30, i18 %arr_1_I_V_31, i25 %arr_2_I_V_15, i18 %arr_1_Q_V_30, i18 %arr_1_Q_V_31, i25 %arr_2_Q_V_15, i25 %arr_2_I_V_16, i25 %arr_2_Q_V_16, i25 %arr_2_I_V_17, i25 %arr_2_Q_V_17, i25 %arr_2_I_V_18, i25 %arr_2_Q_V_18, i25 %arr_2_I_V_19, i25 %arr_2_Q_V_19, i25 %arr_2_I_V_20, i25 %arr_2_Q_V_20, i25 %arr_2_I_V_21, i25 %arr_2_Q_V_21, i25 %arr_2_I_V_22, i25 %arr_2_Q_V_22, i25 %arr_2_I_V_23, i25 %arr_2_Q_V_23, i25 %arr_2_I_V_24, i25 %arr_2_Q_V_24, i25 %arr_2_I_V_25, i25 %arr_2_Q_V_25, i25 %arr_2_I_V_26, i25 %arr_2_Q_V_26, i25 %arr_2_I_V_27, i25 %arr_2_Q_V_27, i25 %arr_2_I_V_28, i25 %arr_2_Q_V_28, i25 %arr_2_I_V_29, i25 %arr_2_Q_V_29, i25 %arr_2_I_V_30, i25 %arr_2_Q_V_30, i25 %arr_2_I_V_31, i25 %arr_2_Q_V_31"   --->   Operation 602 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 603 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_197_14, i25 %arr_2_I_V, i25 %arr_2_I_V_16, i25 %arr_2_I_V_1, i25 %arr_2_I_V_17, i26 %arr_3_I_V, i25 %arr_2_Q_V, i25 %arr_2_Q_V_16, i25 %arr_2_Q_V_1, i25 %arr_2_Q_V_17, i26 %arr_3_Q_V, i25 %arr_2_I_V_2, i25 %arr_2_I_V_18, i25 %arr_2_I_V_3, i25 %arr_2_I_V_19, i26 %arr_3_I_V_1, i25 %arr_2_Q_V_2, i25 %arr_2_Q_V_18, i25 %arr_2_Q_V_3, i25 %arr_2_Q_V_19, i26 %arr_3_Q_V_1, i25 %arr_2_I_V_4, i25 %arr_2_I_V_20, i25 %arr_2_I_V_5, i25 %arr_2_I_V_21, i26 %arr_3_I_V_2, i25 %arr_2_Q_V_4, i25 %arr_2_Q_V_20, i25 %arr_2_Q_V_5, i25 %arr_2_Q_V_21, i26 %arr_3_Q_V_2, i25 %arr_2_I_V_6, i25 %arr_2_I_V_22, i25 %arr_2_I_V_7, i25 %arr_2_I_V_23, i26 %arr_3_I_V_3, i25 %arr_2_Q_V_6, i25 %arr_2_Q_V_22, i25 %arr_2_Q_V_7, i25 %arr_2_Q_V_23, i26 %arr_3_Q_V_3, i25 %arr_2_I_V_8, i25 %arr_2_I_V_24, i25 %arr_2_I_V_9, i25 %arr_2_I_V_25, i26 %arr_3_I_V_4, i25 %arr_2_Q_V_8, i25 %arr_2_Q_V_24, i25 %arr_2_Q_V_9, i25 %arr_2_Q_V_25, i26 %arr_3_Q_V_4, i25 %arr_2_I_V_10, i25 %arr_2_I_V_26, i25 %arr_2_I_V_11, i25 %arr_2_I_V_27, i26 %arr_3_I_V_5, i25 %arr_2_Q_V_10, i25 %arr_2_Q_V_26, i25 %arr_2_Q_V_11, i25 %arr_2_Q_V_27, i26 %arr_3_Q_V_5, i25 %arr_2_I_V_12, i25 %arr_2_I_V_28, i25 %arr_2_I_V_13, i25 %arr_2_I_V_29, i26 %arr_3_I_V_6, i25 %arr_2_Q_V_12, i25 %arr_2_Q_V_28, i25 %arr_2_Q_V_13, i25 %arr_2_Q_V_29, i26 %arr_3_Q_V_6, i25 %arr_2_I_V_14, i25 %arr_2_I_V_30, i25 %arr_2_I_V_15, i25 %arr_2_I_V_31, i26 %arr_3_I_V_7, i25 %arr_2_Q_V_14, i25 %arr_2_Q_V_30, i25 %arr_2_Q_V_15, i25 %arr_2_Q_V_31, i26 %arr_3_Q_V_7"   --->   Operation 603 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 604 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_197_14, i25 %arr_2_I_V, i25 %arr_2_I_V_16, i25 %arr_2_I_V_1, i25 %arr_2_I_V_17, i26 %arr_3_I_V, i25 %arr_2_Q_V, i25 %arr_2_Q_V_16, i25 %arr_2_Q_V_1, i25 %arr_2_Q_V_17, i26 %arr_3_Q_V, i25 %arr_2_I_V_2, i25 %arr_2_I_V_18, i25 %arr_2_I_V_3, i25 %arr_2_I_V_19, i26 %arr_3_I_V_1, i25 %arr_2_Q_V_2, i25 %arr_2_Q_V_18, i25 %arr_2_Q_V_3, i25 %arr_2_Q_V_19, i26 %arr_3_Q_V_1, i25 %arr_2_I_V_4, i25 %arr_2_I_V_20, i25 %arr_2_I_V_5, i25 %arr_2_I_V_21, i26 %arr_3_I_V_2, i25 %arr_2_Q_V_4, i25 %arr_2_Q_V_20, i25 %arr_2_Q_V_5, i25 %arr_2_Q_V_21, i26 %arr_3_Q_V_2, i25 %arr_2_I_V_6, i25 %arr_2_I_V_22, i25 %arr_2_I_V_7, i25 %arr_2_I_V_23, i26 %arr_3_I_V_3, i25 %arr_2_Q_V_6, i25 %arr_2_Q_V_22, i25 %arr_2_Q_V_7, i25 %arr_2_Q_V_23, i26 %arr_3_Q_V_3, i25 %arr_2_I_V_8, i25 %arr_2_I_V_24, i25 %arr_2_I_V_9, i25 %arr_2_I_V_25, i26 %arr_3_I_V_4, i25 %arr_2_Q_V_8, i25 %arr_2_Q_V_24, i25 %arr_2_Q_V_9, i25 %arr_2_Q_V_25, i26 %arr_3_Q_V_4, i25 %arr_2_I_V_10, i25 %arr_2_I_V_26, i25 %arr_2_I_V_11, i25 %arr_2_I_V_27, i26 %arr_3_I_V_5, i25 %arr_2_Q_V_10, i25 %arr_2_Q_V_26, i25 %arr_2_Q_V_11, i25 %arr_2_Q_V_27, i26 %arr_3_Q_V_5, i25 %arr_2_I_V_12, i25 %arr_2_I_V_28, i25 %arr_2_I_V_13, i25 %arr_2_I_V_29, i26 %arr_3_I_V_6, i25 %arr_2_Q_V_12, i25 %arr_2_Q_V_28, i25 %arr_2_Q_V_13, i25 %arr_2_Q_V_29, i26 %arr_3_Q_V_6, i25 %arr_2_I_V_14, i25 %arr_2_I_V_30, i25 %arr_2_I_V_15, i25 %arr_2_I_V_31, i26 %arr_3_I_V_7, i25 %arr_2_Q_V_14, i25 %arr_2_Q_V_30, i25 %arr_2_Q_V_15, i25 %arr_2_Q_V_31, i26 %arr_3_Q_V_7"   --->   Operation 604 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 605 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_207_15, i26 %arr_3_I_V, i26 %arr_3_I_V_1, i27 %arr_4_I_V, i26 %arr_3_Q_V, i26 %arr_3_Q_V_1, i27 %arr_4_Q_V, i26 %arr_3_I_V_2, i26 %arr_3_I_V_3, i27 %arr_4_I_V_1, i26 %arr_3_Q_V_2, i26 %arr_3_Q_V_3, i27 %arr_4_Q_V_1, i26 %arr_3_I_V_4, i26 %arr_3_I_V_5, i27 %arr_4_I_V_2, i26 %arr_3_Q_V_4, i26 %arr_3_Q_V_5, i27 %arr_4_Q_V_2, i26 %arr_3_I_V_6, i26 %arr_3_I_V_7, i27 %arr_4_I_V_3, i26 %arr_3_Q_V_6, i26 %arr_3_Q_V_7, i27 %arr_4_Q_V_3, i27 %arr_4_I_V_4, i27 %arr_4_Q_V_4, i27 %arr_4_I_V_5, i27 %arr_4_Q_V_5, i27 %arr_4_I_V_6, i27 %arr_4_Q_V_6, i27 %arr_4_I_V_7, i27 %arr_4_Q_V_7"   --->   Operation 605 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 606 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_207_15, i26 %arr_3_I_V, i26 %arr_3_I_V_1, i27 %arr_4_I_V, i26 %arr_3_Q_V, i26 %arr_3_Q_V_1, i27 %arr_4_Q_V, i26 %arr_3_I_V_2, i26 %arr_3_I_V_3, i27 %arr_4_I_V_1, i26 %arr_3_Q_V_2, i26 %arr_3_Q_V_3, i27 %arr_4_Q_V_1, i26 %arr_3_I_V_4, i26 %arr_3_I_V_5, i27 %arr_4_I_V_2, i26 %arr_3_Q_V_4, i26 %arr_3_Q_V_5, i27 %arr_4_Q_V_2, i26 %arr_3_I_V_6, i26 %arr_3_I_V_7, i27 %arr_4_I_V_3, i26 %arr_3_Q_V_6, i26 %arr_3_Q_V_7, i27 %arr_4_Q_V_3, i27 %arr_4_I_V_4, i27 %arr_4_Q_V_4, i27 %arr_4_I_V_5, i27 %arr_4_Q_V_5, i27 %arr_4_I_V_6, i27 %arr_4_Q_V_6, i27 %arr_4_I_V_7, i27 %arr_4_Q_V_7"   --->   Operation 606 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 607 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_217_16, i27 %arr_4_I_V, i27 %arr_4_I_V_1, i28 %arr_5_I_V, i27 %arr_4_Q_V, i27 %arr_4_Q_V_1, i28 %arr_5_Q_V, i27 %arr_4_I_V_2, i27 %arr_4_I_V_3, i28 %arr_5_I_V_1, i27 %arr_4_Q_V_2, i27 %arr_4_Q_V_3, i28 %arr_5_Q_V_1, i27 %arr_4_I_V_4, i27 %arr_4_I_V_5, i28 %arr_5_I_V_2, i27 %arr_4_Q_V_4, i27 %arr_4_Q_V_5, i28 %arr_5_Q_V_2, i27 %arr_4_I_V_6, i27 %arr_4_I_V_7, i28 %arr_5_I_V_3, i27 %arr_4_Q_V_6, i27 %arr_4_Q_V_7, i28 %arr_5_Q_V_3"   --->   Operation 607 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 608 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_217_16, i27 %arr_4_I_V, i27 %arr_4_I_V_1, i28 %arr_5_I_V, i27 %arr_4_Q_V, i27 %arr_4_Q_V_1, i28 %arr_5_Q_V, i27 %arr_4_I_V_2, i27 %arr_4_I_V_3, i28 %arr_5_I_V_1, i27 %arr_4_Q_V_2, i27 %arr_4_Q_V_3, i28 %arr_5_Q_V_1, i27 %arr_4_I_V_4, i27 %arr_4_I_V_5, i28 %arr_5_I_V_2, i27 %arr_4_Q_V_4, i27 %arr_4_Q_V_5, i28 %arr_5_Q_V_2, i27 %arr_4_I_V_6, i27 %arr_4_I_V_7, i28 %arr_5_I_V_3, i27 %arr_4_Q_V_6, i27 %arr_4_Q_V_7, i28 %arr_5_Q_V_3"   --->   Operation 608 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 609 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_227_17, i28 %arr_5_I_V, i28 %arr_5_I_V_1, i29 %arr_6_I_V, i28 %arr_5_Q_V, i28 %arr_5_Q_V_1, i29 %arr_6_Q_V, i28 %arr_5_I_V_2, i28 %arr_5_I_V_3, i29 %arr_6_I_V_2, i28 %arr_5_Q_V_2, i28 %arr_5_Q_V_3, i29 %arr_6_Q_V_2"   --->   Operation 609 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 610 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_227_17, i28 %arr_5_I_V, i28 %arr_5_I_V_1, i29 %arr_6_I_V, i28 %arr_5_Q_V, i28 %arr_5_Q_V_1, i29 %arr_6_Q_V, i28 %arr_5_I_V_2, i28 %arr_5_I_V_3, i29 %arr_6_I_V_2, i28 %arr_5_Q_V_2, i28 %arr_5_Q_V_3, i29 %arr_6_Q_V_2"   --->   Operation 610 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 611 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_235_18, i29 %arr_6_I_V, i29 %arr_6_I_V_2, i30 %arr_7_I_V, i29 %arr_6_Q_V, i29 %arr_6_Q_V_2, i30 %arr_7_Q_V"   --->   Operation 611 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 612 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_235_18, i29 %arr_6_I_V, i29 %arr_6_I_V_2, i30 %arr_7_I_V, i29 %arr_6_Q_V, i29 %arr_6_Q_V_2, i30 %arr_7_Q_V"   --->   Operation 612 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 2.32>
ST_41 : Operation 613 [1/1] (0.00ns)   --->   "%op_V_32_addr = getelementptr i30 %arr_7_I_V, i64 0, i64 16"   --->   Operation 613 'getelementptr' 'op_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 614 [2/2] (2.32ns)   --->   "%op_V_32_load = load i5 %op_V_32_addr"   --->   Operation 614 'load' 'op_V_32_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_41 : Operation 615 [1/1] (0.00ns)   --->   "%op_V_33_addr = getelementptr i29 %arr_6_I_V, i64 0, i64 17"   --->   Operation 615 'getelementptr' 'op_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 616 [2/2] (2.32ns)   --->   "%op_V_33_load = load i5 %op_V_33_addr"   --->   Operation 616 'load' 'op_V_33_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_41 : Operation 617 [1/1] (0.00ns)   --->   "%op_V_35_addr = getelementptr i30 %arr_7_Q_V, i64 0, i64 16"   --->   Operation 617 'getelementptr' 'op_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 618 [2/2] (2.32ns)   --->   "%op_V_35_load = load i5 %op_V_35_addr"   --->   Operation 618 'load' 'op_V_35_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_41 : Operation 619 [1/1] (0.00ns)   --->   "%op_V_36_addr = getelementptr i29 %arr_6_Q_V, i64 0, i64 17"   --->   Operation 619 'getelementptr' 'op_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 620 [2/2] (2.32ns)   --->   "%op_V_36_load = load i5 %op_V_36_addr"   --->   Operation 620 'load' 'op_V_36_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>

State 42 <SV = 41> <Delay = 4.81>
ST_42 : Operation 621 [1/2] (2.32ns)   --->   "%op_V_32_load = load i5 %op_V_32_addr"   --->   Operation 621 'load' 'op_V_32_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_42 : Operation 622 [1/2] (2.32ns)   --->   "%op_V_33_load = load i5 %op_V_33_addr"   --->   Operation 622 'load' 'op_V_33_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_42 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i29 %op_V_33_load"   --->   Operation 623 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 624 [1/1] (2.49ns)   --->   "%add_ln813 = add i30 %op_V_32_load, i30 %sext_ln813"   --->   Operation 624 'add' 'add_ln813' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 625 [1/2] (2.32ns)   --->   "%op_V_35_load = load i5 %op_V_35_addr"   --->   Operation 625 'load' 'op_V_35_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_42 : Operation 626 [1/2] (2.32ns)   --->   "%op_V_36_load = load i5 %op_V_36_addr"   --->   Operation 626 'load' 'op_V_36_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_42 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i29 %op_V_36_load"   --->   Operation 627 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 628 [1/1] (2.49ns)   --->   "%add_ln813_64 = add i30 %op_V_35_load, i30 %sext_ln813_1"   --->   Operation 628 'add' 'add_ln813_64' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.32>
ST_43 : Operation 629 [1/1] (2.32ns)   --->   "%store_ln239 = store i30 %add_ln813, i5 %op_V_32_addr" [receiver.cpp:239]   --->   Operation 629 'store' 'store_ln239' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_43 : Operation 630 [1/1] (2.32ns)   --->   "%store_ln240 = store i30 %add_ln813_64, i5 %op_V_35_addr" [receiver.cpp:240]   --->   Operation 630 'store' 'store_ln240' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 631 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_244_19, i30 %arr_7_I_V, i31 %arr_8_I_V, i30 %arr_7_Q_V, i31 %arr_8_Q_V"   --->   Operation 631 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 632 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_244_19, i30 %arr_7_I_V, i31 %arr_8_I_V, i30 %arr_7_Q_V, i31 %arr_8_Q_V"   --->   Operation 632 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 2.32>
ST_46 : Operation 633 [1/1] (0.00ns)   --->   "%op_V_38_addr = getelementptr i31 %arr_8_I_V, i64 0, i64 7"   --->   Operation 633 'getelementptr' 'op_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 634 [2/2] (2.32ns)   --->   "%op_V_38_load = load i3 %op_V_38_addr"   --->   Operation 634 'load' 'op_V_38_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_46 : Operation 635 [1/1] (0.00ns)   --->   "%op_V_40_addr = getelementptr i31 %arr_8_Q_V, i64 0, i64 7"   --->   Operation 635 'getelementptr' 'op_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 636 [2/2] (2.32ns)   --->   "%op_V_40_load = load i3 %op_V_40_addr"   --->   Operation 636 'load' 'op_V_40_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>

State 47 <SV = 46> <Delay = 4.84>
ST_47 : Operation 637 [1/2] (2.32ns)   --->   "%op_V_38_load = load i3 %op_V_38_addr"   --->   Operation 637 'load' 'op_V_38_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_47 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i30 %add_ln813"   --->   Operation 638 'sext' 'sext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 639 [1/1] (2.52ns)   --->   "%add_ln813_65 = add i31 %op_V_38_load, i31 %sext_ln813_6"   --->   Operation 639 'add' 'add_ln813_65' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 640 [1/2] (2.32ns)   --->   "%op_V_40_load = load i3 %op_V_40_addr"   --->   Operation 640 'load' 'op_V_40_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_47 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i30 %add_ln813_64"   --->   Operation 641 'sext' 'sext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 642 [1/1] (2.52ns)   --->   "%add_ln813_66 = add i31 %op_V_40_load, i31 %sext_ln813_7"   --->   Operation 642 'add' 'add_ln813_66' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.32>
ST_48 : Operation 643 [1/1] (2.32ns)   --->   "%store_ln248 = store i31 %add_ln813_65, i3 %op_V_38_addr" [receiver.cpp:248]   --->   Operation 643 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_48 : Operation 644 [1/1] (2.32ns)   --->   "%store_ln249 = store i31 %add_ln813_66, i3 %op_V_40_addr" [receiver.cpp:249]   --->   Operation 644 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 645 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_253_20, i31 %arr_8_Q_V, i31 %arr_8_I_V, i24 %arr_9_Q_V_3_0125_loc, i24 %arr_9_Q_V_2_0124_loc, i24 %arr_9_Q_V_1_0123_loc, i24 %arr_9_Q_V_0_0_loc, i24 %arr_9_I_V_3_0122_loc, i24 %arr_9_I_V_2_0121_loc, i24 %arr_9_I_V_1_0120_loc, i24 %arr_9_I_V_0_0_loc"   --->   Operation 645 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 646 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_253_20, i31 %arr_8_Q_V, i31 %arr_8_I_V, i24 %arr_9_Q_V_3_0125_loc, i24 %arr_9_Q_V_2_0124_loc, i24 %arr_9_Q_V_1_0123_loc, i24 %arr_9_Q_V_0_0_loc, i24 %arr_9_I_V_3_0122_loc, i24 %arr_9_I_V_2_0121_loc, i24 %arr_9_I_V_1_0120_loc, i24 %arr_9_I_V_0_0_loc"   --->   Operation 646 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 647 [1/1] (0.00ns)   --->   "%arr_9_Q_V_3_0125_loc_load = load i24 %arr_9_Q_V_3_0125_loc"   --->   Operation 647 'load' 'arr_9_Q_V_3_0125_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 648 [1/1] (0.00ns)   --->   "%arr_9_Q_V_2_0124_loc_load = load i24 %arr_9_Q_V_2_0124_loc"   --->   Operation 648 'load' 'arr_9_Q_V_2_0124_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 649 [1/1] (0.00ns)   --->   "%arr_9_Q_V_1_0123_loc_load = load i24 %arr_9_Q_V_1_0123_loc"   --->   Operation 649 'load' 'arr_9_Q_V_1_0123_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 650 [1/1] (0.00ns)   --->   "%arr_9_Q_V_0_0_loc_load = load i24 %arr_9_Q_V_0_0_loc"   --->   Operation 650 'load' 'arr_9_Q_V_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 651 [1/1] (0.00ns)   --->   "%arr_9_I_V_3_0122_loc_load = load i24 %arr_9_I_V_3_0122_loc"   --->   Operation 651 'load' 'arr_9_I_V_3_0122_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 652 [1/1] (0.00ns)   --->   "%arr_9_I_V_2_0121_loc_load = load i24 %arr_9_I_V_2_0121_loc"   --->   Operation 652 'load' 'arr_9_I_V_2_0121_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 653 [1/1] (0.00ns)   --->   "%arr_9_I_V_1_0120_loc_load = load i24 %arr_9_I_V_1_0120_loc"   --->   Operation 653 'load' 'arr_9_I_V_1_0120_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 654 [1/1] (0.00ns)   --->   "%arr_9_I_V_0_0_loc_load = load i24 %arr_9_I_V_0_0_loc"   --->   Operation 654 'load' 'arr_9_I_V_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 655 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_260_21, i24 %arr_9_I_V_0_0_loc_load, i24 %arr_9_I_V_2_0121_loc_load, i24 %arr_9_I_V_1_0120_loc_load, i24 %arr_9_I_V_3_0122_loc_load, i24 %arr_9_Q_V_0_0_loc_load, i24 %arr_9_Q_V_2_0124_loc_load, i24 %arr_9_Q_V_1_0123_loc_load, i24 %arr_9_Q_V_3_0125_loc_load, i24 %arr_10_Q_V_1_0127_loc, i24 %arr_10_Q_V_0_0_loc, i24 %arr_10_I_V_1_0126_loc, i24 %arr_10_I_V_0_0_loc"   --->   Operation 655 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 656 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_260_21, i24 %arr_9_I_V_0_0_loc_load, i24 %arr_9_I_V_2_0121_loc_load, i24 %arr_9_I_V_1_0120_loc_load, i24 %arr_9_I_V_3_0122_loc_load, i24 %arr_9_Q_V_0_0_loc_load, i24 %arr_9_Q_V_2_0124_loc_load, i24 %arr_9_Q_V_1_0123_loc_load, i24 %arr_9_Q_V_3_0125_loc_load, i24 %arr_10_Q_V_1_0127_loc, i24 %arr_10_Q_V_0_0_loc, i24 %arr_10_I_V_1_0126_loc, i24 %arr_10_I_V_0_0_loc"   --->   Operation 656 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 2.31>
ST_53 : Operation 657 [1/1] (0.00ns)   --->   "%arr_10_Q_V_1_0127_loc_load = load i24 %arr_10_Q_V_1_0127_loc"   --->   Operation 657 'load' 'arr_10_Q_V_1_0127_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 658 [1/1] (0.00ns)   --->   "%arr_10_Q_V_0_0_loc_load = load i24 %arr_10_Q_V_0_0_loc"   --->   Operation 658 'load' 'arr_10_Q_V_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 659 [1/1] (0.00ns)   --->   "%arr_10_I_V_1_0126_loc_load = load i24 %arr_10_I_V_1_0126_loc"   --->   Operation 659 'load' 'arr_10_I_V_1_0126_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 660 [1/1] (0.00ns)   --->   "%arr_10_I_V_0_0_loc_load = load i24 %arr_10_I_V_0_0_loc"   --->   Operation 660 'load' 'arr_10_I_V_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 661 [1/1] (2.31ns)   --->   "%corr_accum_I_V = add i24 %arr_10_I_V_1_0126_loc_load, i24 %arr_10_I_V_0_0_loc_load"   --->   Operation 661 'add' 'corr_accum_I_V' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 662 [1/1] (2.31ns)   --->   "%corr_accum_Q_V = add i24 %arr_10_Q_V_1_0127_loc_load, i24 %arr_10_Q_V_0_0_loc_load"   --->   Operation 662 'add' 'corr_accum_Q_V' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.74>
ST_54 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i24 %corr_accum_I_V"   --->   Operation 663 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 664 [3/3] (5.74ns)   --->   "%r_V_291 = mul i48 %sext_ln1271, i48 %sext_ln1271"   --->   Operation 664 'mul' 'r_V_291' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1271_1 = sext i24 %corr_accum_Q_V"   --->   Operation 665 'sext' 'sext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 666 [3/3] (5.74ns)   --->   "%r_V_292 = mul i48 %sext_ln1271_1, i48 %sext_ln1271_1"   --->   Operation 666 'mul' 'r_V_292' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.74>
ST_55 : Operation 667 [2/3] (5.74ns)   --->   "%r_V_291 = mul i48 %sext_ln1271, i48 %sext_ln1271"   --->   Operation 667 'mul' 'r_V_291' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 668 [2/3] (5.74ns)   --->   "%r_V_292 = mul i48 %sext_ln1271_1, i48 %sext_ln1271_1"   --->   Operation 668 'mul' 'r_V_292' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.74>
ST_56 : Operation 669 [1/3] (5.74ns)   --->   "%r_V_291 = mul i48 %sext_ln1271, i48 %sext_ln1271"   --->   Operation 669 'mul' 'r_V_291' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 670 [1/3] (5.74ns)   --->   "%r_V_292 = mul i48 %sext_ln1271_1, i48 %sext_ln1271_1"   --->   Operation 670 'mul' 'r_V_292' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.65>
ST_57 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln813_164 = sext i48 %r_V_291"   --->   Operation 671 'sext' 'sext_ln813_164' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln813_165 = sext i48 %r_V_292"   --->   Operation 672 'sext' 'sext_ln813_165' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 673 [1/1] (3.10ns)   --->   "%ret_V = add i49 %sext_ln813_165, i49 %sext_ln813_164"   --->   Operation 673 'add' 'ret_V' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 674 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i49 @llvm.part.select.i49, i49 %ret_V, i32 48, i32 0"   --->   Operation 674 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 675 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i1.i49, i1 1, i49 %p_Result_s"   --->   Operation 675 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln1204 = sext i50 %p_Result_6"   --->   Operation 676 'sext' 'sext_ln1204' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_s = cttz i64 @llvm.cttz.i64, i64 %sext_ln1204, i1 1"   --->   Operation 677 'cttz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 678 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp_s"   --->   Operation 678 'trunc' 'l' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 679 [1/1] (2.55ns)   --->   "%sub_ln1099 = sub i32 49, i32 %l"   --->   Operation 679 'sub' 'sub_ln1099' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln1102 = trunc i32 %sub_ln1099"   --->   Operation 680 'trunc' 'trunc_ln1102' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i64 %tmp_s"   --->   Operation 681 'trunc' 'trunc_ln1098' <Predicate = true> <Delay = 0.00>

State 58 <SV = 57> <Delay = 5.02>
ST_58 : Operation 682 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1099, i32 4294967272"   --->   Operation 682 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 683 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 683 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 684 [1/1] (2.47ns)   --->   "%icmp_ln1101 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 684 'icmp' 'icmp_ln1101' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 685 [1/1] (1.82ns)   --->   "%sub_ln1102 = sub i6 10, i6 %trunc_ln1102"   --->   Operation 685 'sub' 'sub_ln1102' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%zext_ln1102 = zext i6 %sub_ln1102"   --->   Operation 686 'zext' 'zext_ln1102' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%lshr_ln1102 = lshr i49 562949953421311, i49 %zext_ln1102"   --->   Operation 687 'lshr' 'lshr_ln1102' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%p_Result_2 = and i49 %ret_V, i49 %lshr_ln1102"   --->   Operation 688 'and' 'p_Result_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 689 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln1102 = icmp_ne  i49 %p_Result_2, i49 0"   --->   Operation 689 'icmp' 'icmp_ln1102' <Predicate = true> <Delay = 2.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 690 [1/1] (2.47ns)   --->   "%icmp_ln1109 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 690 'icmp' 'icmp_ln1109' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 691 [1/1] (2.55ns)   --->   "%add_ln1109 = add i32 %sub_ln1099, i32 4294967271"   --->   Operation 691 'add' 'add_ln1109' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 692 [1/1] (2.55ns)   --->   "%sub_ln1110 = sub i32 25, i32 %sub_ln1099"   --->   Operation 692 'sub' 'sub_ln1110' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.59>
ST_59 : Operation 693 [1/1] (2.87ns)   --->   "%icmp_ln1090 = icmp_eq  i49 %ret_V, i49 0"   --->   Operation 693 'icmp' 'icmp_ln1090' <Predicate = true> <Delay = 2.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln1101, i1 %icmp_ln1102"   --->   Operation 694 'and' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 695 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln1104 = xor i1 %tmp_2, i1 1"   --->   Operation 696 'xor' 'xor_ln1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %ret_V, i32 %lsb_index"   --->   Operation 697 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln1104 = and i1 %p_Result_3, i1 %xor_ln1104"   --->   Operation 698 'and' 'and_ln1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln1104 = or i1 %and_ln1104, i1 %a"   --->   Operation 699 'or' 'or_ln1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 700 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104"   --->   Operation 700 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_59 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1109 = zext i32 %add_ln1109"   --->   Operation 701 'zext' 'zext_ln1109' <Predicate = (icmp_ln1109)> <Delay = 0.00>
ST_59 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln1109 = lshr i49 %ret_V, i49 %zext_ln1109"   --->   Operation 702 'lshr' 'lshr_ln1109' <Predicate = (icmp_ln1109)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1110 = zext i32 %sub_ln1110"   --->   Operation 703 'zext' 'zext_ln1110' <Predicate = (!icmp_ln1109)> <Delay = 0.00>
ST_59 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln1110 = shl i49 %ret_V, i49 %zext_ln1110"   --->   Operation 704 'shl' 'shl_ln1110' <Predicate = (!icmp_ln1109)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln1109, i49 %lshr_ln1109, i49 %shl_ln1110"   --->   Operation 705 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1106 = zext i49 %m"   --->   Operation 706 'zext' 'zext_ln1106' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1116 = zext i2 %or_ln"   --->   Operation 707 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 708 [1/1] (4.62ns) (out node of the LUT)   --->   "%m_1 = add i50 %zext_ln1106, i50 %zext_ln1116"   --->   Operation 708 'add' 'm_1' <Predicate = true> <Delay = 4.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 709 [1/1] (0.00ns)   --->   "%m_4 = partselect i49 @_ssdm_op_PartSelect.i49.i50.i32.i32, i50 %m_1, i32 1, i32 49"   --->   Operation 709 'partselect' 'm_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 710 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %m_1, i32 25"   --->   Operation 710 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>

State 60 <SV = 59> <Delay = 5.61>
ST_60 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln1106_1 = zext i49 %m_4"   --->   Operation 711 'zext' 'zext_ln1106_1' <Predicate = (!icmp_ln1090)> <Delay = 0.00>
ST_60 : Operation 712 [1/1] (1.24ns)   --->   "%select_ln1098 = select i1 %p_Result_4, i8 127, i8 126"   --->   Operation 712 'select' 'select_ln1098' <Predicate = (!icmp_ln1090)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119 = sub i8 21, i8 %trunc_ln1098"   --->   Operation 713 'sub' 'sub_ln1119' <Predicate = (!icmp_ln1090)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 714 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1124 = add i8 %sub_ln1119, i8 %select_ln1098"   --->   Operation 714 'add' 'add_ln1124' <Predicate = (!icmp_ln1090)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %add_ln1124"   --->   Operation 715 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln1090)> <Delay = 0.00>
ST_60 : Operation 716 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1106_1, i9 %tmp_5, i32 23, i32 31"   --->   Operation 716 'partset' 'p_Result_7' <Predicate = (!icmp_ln1090)> <Delay = 0.00>
ST_60 : Operation 717 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_7"   --->   Operation 717 'trunc' 'LD' <Predicate = (!icmp_ln1090)> <Delay = 0.00>
ST_60 : Operation 718 [1/1] (0.00ns)   --->   "%bitcast_ln766 = bitcast i32 %LD"   --->   Operation 718 'bitcast' 'bitcast_ln766' <Predicate = (!icmp_ln1090)> <Delay = 0.00>
ST_60 : Operation 719 [1/1] (0.69ns)   --->   "%select_ln1090 = select i1 %icmp_ln1090, i32 0, i32 %bitcast_ln766"   --->   Operation 719 'select' 'select_ln1090' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.43>
ST_61 : Operation 720 [1/1] (0.00ns)   --->   "%corr_abs_1_load = load i32 %corr_abs_1" [receiver.cpp:270]   --->   Operation 720 'load' 'corr_abs_1_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 721 [1/1] (0.00ns)   --->   "%store_ln273 = store i32 %select_ln1090, i32 %corr_abs_1" [receiver.cpp:273]   --->   Operation 721 'store' 'store_ln273' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 722 [1/1] (0.00ns)   --->   "%bitcast_ln277 = bitcast i32 %corr_abs_1_load" [receiver.cpp:277]   --->   Operation 722 'bitcast' 'bitcast_ln277' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln277, i32 23, i32 30" [receiver.cpp:277]   --->   Operation 723 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln277 = trunc i32 %bitcast_ln277" [receiver.cpp:277]   --->   Operation 724 'trunc' 'trunc_ln277' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 725 [1/1] (1.55ns)   --->   "%icmp_ln277 = icmp_ne  i8 %tmp_4, i8 255" [receiver.cpp:277]   --->   Operation 725 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 726 [1/1] (2.44ns)   --->   "%icmp_ln277_1 = icmp_eq  i23 %trunc_ln277, i23 0" [receiver.cpp:277]   --->   Operation 726 'icmp' 'icmp_ln277_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 727 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %corr_abs_1_load, i32 10000" [receiver.cpp:277]   --->   Operation 727 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 728 [1/1] (0.00ns)   --->   "%bitcast_ln277_1 = bitcast i32 %select_ln1090" [receiver.cpp:277]   --->   Operation 728 'bitcast' 'bitcast_ln277_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln277_1, i32 23, i32 30" [receiver.cpp:277]   --->   Operation 729 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln277_1 = trunc i32 %bitcast_ln277_1" [receiver.cpp:277]   --->   Operation 730 'trunc' 'trunc_ln277_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 731 [1/1] (1.55ns)   --->   "%icmp_ln277_2 = icmp_ne  i8 %tmp_8, i8 255" [receiver.cpp:277]   --->   Operation 731 'icmp' 'icmp_ln277_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 732 [1/1] (2.44ns)   --->   "%icmp_ln277_3 = icmp_eq  i23 %trunc_ln277_1, i23 0" [receiver.cpp:277]   --->   Operation 732 'icmp' 'icmp_ln277_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 733 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %corr_abs_1_load, i32 %select_ln1090" [receiver.cpp:277]   --->   Operation 733 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.43>
ST_62 : Operation 734 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %corr_abs_1_load, i32 10000" [receiver.cpp:277]   --->   Operation 734 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 735 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %corr_abs_1_load, i32 %select_ln1090" [receiver.cpp:277]   --->   Operation 735 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 0.97>
ST_63 : Operation 736 [1/1] (0.00ns)   --->   "%spectopmodule_ln30 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21" [receiver.cpp:30]   --->   Operation 736 'spectopmodule' 'spectopmodule_ln30' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 737 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i2 %input_r_V_user_V, i1 %input_r_V_last_V, i5 %input_r_V_id_V, i6 %input_r_V_dest_V, void @empty_19, i32 1, i32 1, void @empty_25, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 737 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 738 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 738 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 739 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 739 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 740 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 740 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 741 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_r_V_user_V"   --->   Operation 741 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 742 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 742 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 743 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_r_V_id_V"   --->   Operation 743 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 744 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_r_V_dest_V"   --->   Operation 744 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 745 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_i_V_data_V, i4 %output_i_V_keep_V, i4 %output_i_V_strb_V, i2 %output_i_V_user_V, i1 %output_i_V_last_V, i5 %output_i_V_id_V, i6 %output_i_V_dest_V, void @empty_19, i32 1, i32 1, void @empty_25, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 745 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 746 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_i_V_data_V"   --->   Operation 746 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 747 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_i_V_keep_V"   --->   Operation 747 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 748 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_i_V_strb_V"   --->   Operation 748 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 749 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_i_V_user_V"   --->   Operation 749 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 750 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_i_V_last_V"   --->   Operation 750 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 751 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_i_V_id_V"   --->   Operation 751 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 752 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_i_V_dest_V"   --->   Operation 752 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 753 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_q_V_data_V, i4 %output_q_V_keep_V, i4 %output_q_V_strb_V, i2 %output_q_V_user_V, i1 %output_q_V_last_V, i5 %output_q_V_id_V, i6 %output_q_V_dest_V, void @empty_19, i32 1, i32 1, void @empty_25, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 753 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 754 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_q_V_data_V"   --->   Operation 754 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 755 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_q_V_keep_V"   --->   Operation 755 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 756 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_q_V_strb_V"   --->   Operation 756 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 757 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_q_V_user_V"   --->   Operation 757 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 758 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_q_V_last_V"   --->   Operation 758 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 759 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_q_V_id_V"   --->   Operation 759 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 760 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_q_V_dest_V"   --->   Operation 760 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 761 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_23, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_29, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 761 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 762 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln50 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_i_V_data_V, i4 %output_i_V_keep_V, i4 %output_i_V_strb_V, i2 %output_i_V_user_V, i1 %output_i_V_last_V, i5 %output_i_V_id_V, i6 %output_i_V_dest_V, void @empty_6" [receiver.cpp:50]   --->   Operation 762 'specaxissidechannel' 'specaxissidechannel_ln50' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 763 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln50 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_q_V_data_V, i4 %output_q_V_keep_V, i4 %output_q_V_strb_V, i2 %output_q_V_user_V, i1 %output_q_V_last_V, i5 %output_q_V_id_V, i6 %output_q_V_dest_V, void @empty_7" [receiver.cpp:50]   --->   Operation 763 'specaxissidechannel' 'specaxissidechannel_ln50' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 764 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln50 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i2 %input_r_V_user_V, i1 %input_r_V_last_V, i5 %input_r_V_id_V, i6 %input_r_V_dest_V, void @empty" [receiver.cpp:50]   --->   Operation 764 'specaxissidechannel' 'specaxissidechannel_ln50' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 765 [1/1] (0.00ns)   --->   "%corr_I_V_load = load i24 %corr_I_V" [receiver.cpp:268]   --->   Operation 765 'load' 'corr_I_V_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 766 [1/1] (0.00ns)   --->   "%corr_Q_V_load = load i24 %corr_Q_V" [receiver.cpp:269]   --->   Operation 766 'load' 'corr_Q_V_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 767 [1/1] (0.00ns)   --->   "%store_ln271 = store i24 %corr_accum_I_V, i24 %corr_I_V" [receiver.cpp:271]   --->   Operation 767 'store' 'store_ln271' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 768 [1/1] (0.00ns)   --->   "%store_ln272 = store i24 %corr_accum_Q_V, i24 %corr_Q_V" [receiver.cpp:272]   --->   Operation 768 'store' 'store_ln272' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node and_ln277)   --->   "%or_ln277 = or i1 %icmp_ln277_1, i1 %icmp_ln277" [receiver.cpp:277]   --->   Operation 769 'or' 'or_ln277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node and_ln277)   --->   "%or_ln277_1 = or i1 %icmp_ln277_3, i1 %icmp_ln277_2" [receiver.cpp:277]   --->   Operation 770 'or' 'or_ln277_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node and_ln277)   --->   "%and_ln277_1 = and i1 %or_ln277, i1 %or_ln277_1" [receiver.cpp:277]   --->   Operation 771 'and' 'and_ln277_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node and_ln277)   --->   "%and_ln277_2 = and i1 %and_ln277_1, i1 %tmp_9" [receiver.cpp:277]   --->   Operation 772 'and' 'and_ln277_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 773 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln277 = and i1 %and_ln277_2, i1 %tmp_6" [receiver.cpp:277]   --->   Operation 773 'and' 'and_ln277' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 774 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %and_ln277, void %if.end905, void %for.body855.0.split.preheader" [receiver.cpp:277]   --->   Operation 774 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 775 [2/2] (0.00ns)   --->   "%call_ln268 = call void @receiver_Pipeline_VITIS_LOOP_281_22, i24 %corr_I_V_load, i24 %corr_Q_V_load, i32 %real_output, i32 %imag_output, i18 %matched_I_12, i18 %matched_Q_12" [receiver.cpp:268]   --->   Operation 775 'call' 'call_ln268' <Predicate = (and_ln277)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 0.00>
ST_64 : Operation 776 [1/2] (0.00ns)   --->   "%call_ln268 = call void @receiver_Pipeline_VITIS_LOOP_281_22, i24 %corr_I_V_load, i24 %corr_Q_V_load, i32 %real_output, i32 %imag_output, i18 %matched_I_12, i18 %matched_Q_12" [receiver.cpp:268]   --->   Operation 776 'call' 'call_ln268' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 0.00>
ST_65 : Operation 777 [1/1] (0.00ns)   --->   "%empty_75 = wait i32 @_ssdm_op_Wait"   --->   Operation 777 'wait' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 778 [2/2] (0.00ns)   --->   "%call_ln247 = call void @receiver_Pipeline_VITIS_LOOP_292_23, i32 %real_output, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i5 %tmp_id_V, i6 %tmp_dest_V, i32 %output_i_V_data_V, i4 %output_i_V_keep_V, i4 %output_i_V_strb_V, i2 %output_i_V_user_V, i1 %output_i_V_last_V, i5 %output_i_V_id_V, i6 %output_i_V_dest_V, i32 %imag_output, i32 %output_q_V_data_V, i4 %output_q_V_keep_V, i4 %output_q_V_strb_V, i2 %output_q_V_user_V, i1 %output_q_V_last_V, i5 %output_q_V_id_V, i6 %output_q_V_dest_V"   --->   Operation 778 'call' 'call_ln247' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 3.25>
ST_66 : Operation 779 [1/2] (3.25ns)   --->   "%call_ln247 = call void @receiver_Pipeline_VITIS_LOOP_292_23, i32 %real_output, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i5 %tmp_id_V, i6 %tmp_dest_V, i32 %output_i_V_data_V, i4 %output_i_V_keep_V, i4 %output_i_V_strb_V, i2 %output_i_V_user_V, i1 %output_i_V_last_V, i5 %output_i_V_id_V, i6 %output_i_V_dest_V, i32 %imag_output, i32 %output_q_V_data_V, i4 %output_q_V_keep_V, i4 %output_q_V_strb_V, i2 %output_q_V_user_V, i1 %output_q_V_last_V, i5 %output_q_V_id_V, i6 %output_q_V_dest_V"   --->   Operation 779 'call' 'call_ln247' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 780 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end905"   --->   Operation 780 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 67 <SV = 66> <Delay = 0.00>
ST_67 : Operation 781 [1/1] (0.00ns)   --->   "%ret_ln306 = ret" [receiver.cpp:306]   --->   Operation 781 'ret' 'ret_ln306' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 2.16ns.

 <State 1>: 5.72ns
The critical path consists of the following:
	'load' operation ('carrier_pos_1_load', receiver.cpp:60) on static variable 'carrier_pos_1' [591]  (0 ns)
	'add' operation ('add_ln62', receiver.cpp:62) [604]  (2.55 ns)
	'icmp' operation ('icmp_ln63', receiver.cpp:63) [605]  (2.47 ns)
	'select' operation ('select_ln63', receiver.cpp:63) [606]  (0.698 ns)

 <State 2>: 4.47ns
The critical path consists of the following:
	'load' operation ('cos_coefficients_table_V_load') on array 'cos_coefficients_table_V' [595]  (2.32 ns)
	'mul' operation of DSP[597] ('mul_ln1270') [597]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[597] ('mul_ln1270') [597]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[597] ('mul_ln1270') [597]  (2.15 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'mul' operation of DSP[597] ('mul_ln1270') [597]  (0 ns)
	'store' operation ('store_ln73', receiver.cpp:73) of variable 'new_sample_I.V' on array 'samples_I_11' [609]  (3.25 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('op_V_7_addr') [624]  (0 ns)
	'load' operation ('op_V_7_load') on array 'filt_1_I.V', receiver.cpp:96 [625]  (2.32 ns)

 <State 11>: 4.46ns
The critical path consists of the following:
	'load' operation ('op_V_7_load') on array 'filt_1_I.V', receiver.cpp:96 [625]  (2.32 ns)
	'add' operation ('add_ln813_16') [629]  (2.14 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln105', receiver.cpp:105) of variable 'add_ln813_16' on array 'filt_1_I.V', receiver.cpp:96 [630]  (2.32 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 3.96ns
The critical path consists of the following:
	'load' operation ('filt_6_I_V_2_0117_loc_load') on local variable 'filt_6_I_V_2_0117_loc' [662]  (0 ns)
	'add' operation ('add_ln813_40') [665]  (0 ns)
	'add' operation ('accum_I.V') [666]  (3.96 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln153', receiver.cpp:153) of variable 'accum_I.V' on array 'matched_I_11' [670]  (3.25 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('op_V_32_addr') [712]  (0 ns)
	'load' operation ('op_V_32_load') on array 'arr_7_I.V', receiver.cpp:232 [713]  (2.32 ns)

 <State 42>: 4.81ns
The critical path consists of the following:
	'load' operation ('op_V_32_load') on array 'arr_7_I.V', receiver.cpp:232 [713]  (2.32 ns)
	'add' operation ('add_ln813') [717]  (2.49 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln239', receiver.cpp:239) of variable 'add_ln813' on array 'arr_7_I.V', receiver.cpp:232 [718]  (2.32 ns)

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('op_V_38_addr') [731]  (0 ns)
	'load' operation ('op_V_38_load') on array 'arr_8_I.V', receiver.cpp:241 [732]  (2.32 ns)

 <State 47>: 4.84ns
The critical path consists of the following:
	'load' operation ('op_V_38_load') on array 'arr_8_I.V', receiver.cpp:241 [732]  (2.32 ns)
	'add' operation ('add_ln813_65') [734]  (2.52 ns)

 <State 48>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln248', receiver.cpp:248) of variable 'add_ln813_65' on array 'arr_8_I.V', receiver.cpp:241 [735]  (2.32 ns)

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 2.31ns
The critical path consists of the following:
	'load' operation ('arr_10_I_V_1_0126_loc_load') on local variable 'arr_10_I_V_1_0126_loc' [753]  (0 ns)
	'add' operation ('corr_accum_I.V') [755]  (2.31 ns)

 <State 54>: 5.75ns
The critical path consists of the following:
	'mul' operation ('r.V') [763]  (5.75 ns)

 <State 55>: 5.75ns
The critical path consists of the following:
	'mul' operation ('r.V') [763]  (5.75 ns)

 <State 56>: 5.75ns
The critical path consists of the following:
	'mul' operation ('r.V') [763]  (5.75 ns)

 <State 57>: 5.65ns
The critical path consists of the following:
	'add' operation ('ret.V') [768]  (3.1 ns)
	'cttz' operation ('tmp_s') [773]  (0 ns)
	'sub' operation ('sub_ln1099') [775]  (2.55 ns)

 <State 58>: 5.03ns
The critical path consists of the following:
	'add' operation ('lsb_index') [776]  (2.55 ns)
	'icmp' operation ('icmp_ln1109') [792]  (2.47 ns)

 <State 59>: 5.6ns
The critical path consists of the following:
	'and' operation ('a') [785]  (0 ns)
	'or' operation ('or_ln1104') [790]  (0 ns)
	'add' operation ('m') [802]  (4.62 ns)
	blocking operation 0.978 ns on control path)

 <State 60>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln1098') [806]  (1.25 ns)
	'add' operation ('add_ln1124') [809]  (3.67 ns)
	'select' operation ('select_ln1090') [814]  (0.698 ns)

 <State 61>: 5.43ns
The critical path consists of the following:
	'load' operation ('corr_abs_1_load', receiver.cpp:270) on static variable 'corr_abs_1' [759]  (0 ns)
	'fcmp' operation ('tmp_6', receiver.cpp:277) [822]  (5.43 ns)

 <State 62>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', receiver.cpp:277) [822]  (5.43 ns)

 <State 63>: 0.978ns
The critical path consists of the following:
	'or' operation ('or_ln277', receiver.cpp:277) [821]  (0 ns)
	'and' operation ('and_ln277_1', receiver.cpp:277) [829]  (0 ns)
	'and' operation ('and_ln277_2', receiver.cpp:277) [831]  (0 ns)
	'and' operation ('and_ln277', receiver.cpp:277) [832]  (0.978 ns)

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 3.25ns
The critical path consists of the following:
	'call' operation ('call_ln247') to 'receiver_Pipeline_VITIS_LOOP_292_23' [837]  (3.25 ns)

 <State 67>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
