Framework,Kernel,RTL Status,RTL Cycles,StreamHLS Cycles,Vitis Cycles,Latency (ns),BRAM,DSP,FF,LUT,URAM,BRAM Util,DSP Util,FF Util,LUT Util,URAM Util
Opt1,DepthwiseSeparableConvBlock,Pass,6626899,6526491,3817045,12711000.0,997,12,3290,4704,0,24.73%,0.13%,0.13%,0.36%,0.00%
Opt2,DepthwiseSeparableConvBlock,Pass,1039800,6656667,935769,3199000.0,410,19,3792,4374,0,10.17%,0.21%,0.15%,0.34%,0.00%
Opt3,DepthwiseSeparableConvBlock,Pass,331610,281355,231260,770000.0,532,190,40768,37456,84,13.19%,2.11%,1.56%,2.87%,8.75%
Opt4,DepthwiseSeparableConvBlock,Pass,134538,84245,134484,567000.0,532,572,56800,40697,84,13.19%,6.34%,2.18%,3.12%,8.75%
Opt5,DepthwiseSeparableConvBlock,Pass,134541,84245,134487,567000.0,532,572,60607,40327,84,13.19%,6.34%,2.32%,3.09%,8.75%
Opt1,ResidualBlock,Pass,57906819,57856567,29109455,96934000.0,620,20,4828,6943,0,15.38%,0.22%,0.19%,0.53%,0.00%
Opt2,ResidualBlock,Pass,7949981,62059063,7750742,25810000.0,426,30,6849,7498,0,10.57%,0.33%,0.26%,0.58%,0.00%
Opt3,ResidualBlock,Pass,7251431,4142220,6348219,27616000.0,630,84,24486,24865,14,15.62%,0.93%,0.94%,1.91%,1.46%
Opt4,ResidualBlock,Pass,2090519,1045640,1832385,6496000.0,552,276,47003,36206,48,13.69%,3.06%,1.80%,2.78%,5.00%
Opt5,ResidualBlock,Pass,2092531,1045640,1832388,6102000.0,934,300,49879,37954,0,23.16%,3.32%,1.91%,2.91%,0.00%
