
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 5.1 IR 14
  -|               |-   Copyright (C) 1991, 1992, 1993,
   |_______________|    1994, 1995, 1996, 1997, 1998 Cypress Semiconductor
     | | | | | | |

======================================================================
Compiling:  p3x3.vhd
Options:    -m -yu -ys0 -e100 -w100 -o0 -ygs -fO -fP -v10 -dc37256 -pCY37256P160-83AC -u 8PuzzleVHDL.hie p3x3.vhd
======================================================================

vhdlfe V5.1 IR 14:  VHDL parser
Thu Oct 28 14:46:06 1999

Library 'work' => directory 'lc37256'
Linking 'e:\warp\bin\std.vhd'.
Linking 'e:\warp\lib\common\cypress.vhd'.
Linking 'e:\warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'e:\warp\lib\ieee\work'
Linking 'e:\warp\lib\ieee\work\stdlogic.vif'.
Linking 'E:\Research\8PuzzleVHDL\lc37256\square.vif'.
Library 'ieee' => directory 'e:\warp\lib\ieee\work'

vhdlfe:  No errors.


tovif V5.1 IR 14:  High-level synthesis
Thu Oct 28 14:46:06 1999

Linking 'e:\warp\bin\std.vhd'.
Linking 'e:\warp\lib\common\cypress.vhd'.
Linking 'e:\warp\lib\common\work\cypress.vif'.
Linking 'e:\warp\lib\ieee\work\stdlogic.vif'.
Linking 'E:\Research\8PuzzleVHDL\lc37256\square.vif'.

tovif:  No errors.


topld V5.1 IR 14:  Synthesis and optimization
Thu Oct 28 14:46:06 1999

Linking 'e:\warp\bin\std.vhd'.
Linking 'e:\warp\lib\common\cypress.vhd'.
Linking 'e:\warp\lib\common\work\cypress.vif'.
Linking 'e:\warp\lib\ieee\work\stdlogic.vif'.
Linking 'E:\Research\8PuzzleVHDL\lc37256\square.vif'.
Linking 'e:\warp\lib\lc370\stdlogic\c370.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 71 wires.
------------------------------------------------------
Created 251 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

DESIGN HEADER INFORMATION  (14:46:07)

Input File(s): p3x3.pla
Device       : CY37256P160
Package      : CY37256P160-83AC
ReportFile   : p3x3.rpt

Program Controls:
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP NOMIN ALL
    GROUP DT-OPT ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

OPTIMIZATION OPTIONS       (14:46:07)

Messages:
  Information: Virtual signal match_0 must be used as device Node signal.
  Information: Virtual signal match_1 must be used as device Node signal.
  Information: Virtual signal match_2 must be used as device Node signal.
  Information: Virtual signal match_3 must be used as device Node signal.
  Information: Virtual signal match_4 must be used as device Node signal.
  Information: Virtual signal match_5 must be used as device Node signal.
  Information: Virtual signal match_6 must be used as device Node signal.
  Information: Virtual signal match_7 must be used as device Node signal.
  Information: Virtual signal match_8 must be used as device Node signal.
  Information: Virtual signal fireclr_0 must be used as device Node signal.
  Information: Virtual signal clr_0_1 must be used as device Node signal.
  Information: Virtual signal clr_0_3 must be used as device Node signal.
  Information: Virtual signal fireclr_1 must be used as device Node signal.
  Information: Virtual signal clr_1_0 must be used as device Node signal.
  Information: Virtual signal clr_1_2 must be used as device Node signal.
  Information: Virtual signal clr_1_4 must be used as device Node signal.
  Information: Virtual signal fireclr_2 must be used as device Node signal.
  Information: Virtual signal clr_2_1 must be used as device Node signal.
  Information: Virtual signal clr_2_5 must be used as device Node signal.
  Information: Virtual signal fireclr_3 must be used as device Node signal.
  Information: Virtual signal clr_3_0 must be used as device Node signal.
  Information: Virtual signal clr_3_4 must be used as device Node signal.
  Information: Virtual signal clr_3_6 must be used as device Node signal.
  Information: Virtual signal fireclr_4 must be used as device Node signal.
  Information: Virtual signal clr_4_1 must be used as device Node signal.
  Information: Virtual signal clr_4_3 must be used as device Node signal.
  Information: Virtual signal clr_4_5 must be used as device Node signal.
  Information: Virtual signal clr_4_7 must be used as device Node signal.
  Information: Virtual signal fireclr_5 must be used as device Node signal.
  Information: Virtual signal clr_5_2 must be used as device Node signal.
  Information: Virtual signal clr_5_4 must be used as device Node signal.
  Information: Virtual signal clr_5_8 must be used as device Node signal.
  Information: Virtual signal fireclr_6 must be used as device Node signal.
  Information: Virtual signal clr_6_3 must be used as device Node signal.
  Information: Virtual signal clr_6_7 must be used as device Node signal.
  Information: Virtual signal fireclr_7 must be used as device Node signal.
  Information: Virtual signal clr_7_4 must be used as device Node signal.
  Information: Virtual signal clr_7_6 must be used as device Node signal.
  Information: Virtual signal clr_7_8 must be used as device Node signal.
  Information: Virtual signal fireclr_8 must be used as device Node signal.
  Information: Virtual signal clr_8_5 must be used as device Node signal.
  Information: Virtual signal clr_8_7 must be used as device Node signal.
  Information: Virtual signal cur_0_3 must be used as device Node signal.
  Information: Virtual signal cur_0_2 must be used as device Node signal.
  Information: Virtual signal cur_0_1 must be used as device Node signal.
  Information: Virtual signal cur_0_0 must be used as device Node signal.
  Information: Virtual signal cur_1_3 must be used as device Node signal.
  Information: Virtual signal cur_1_2 must be used as device Node signal.
  Information: Virtual signal cur_1_1 must be used as device Node signal.
  Information: Virtual signal cur_1_0 must be used as device Node signal.
  Information: Virtual signal cur_2_3 must be used as device Node signal.
  Information: Virtual signal cur_2_2 must be used as device Node signal.
  Information: Virtual signal cur_2_1 must be used as device Node signal.
  Information: Virtual signal cur_2_0 must be used as device Node signal.
  Information: Virtual signal cur_3_3 must be used as device Node signal.
  Information: Virtual signal cur_3_2 must be used as device Node signal.
  Information: Virtual signal cur_3_1 must be used as device Node signal.
  Information: Virtual signal cur_3_0 must be used as device Node signal.
  Information: Virtual signal cur_4_3 must be used as device Node signal.
  Information: Virtual signal cur_4_2 must be used as device Node signal.
  Information: Virtual signal cur_4_1 must be used as device Node signal.
  Information: Virtual signal cur_4_0 must be used as device Node signal.
  Information: Virtual signal cur_5_3 must be used as device Node signal.
  Information: Virtual signal cur_5_2 must be used as device Node signal.
  Information: Virtual signal cur_5_1 must be used as device Node signal.
  Information: Virtual signal cur_5_0 must be used as device Node signal.
  Information: Virtual signal cur_6_3 must be used as device Node signal.
  Information: Virtual signal cur_6_2 must be used as device Node signal.
  Information: Virtual signal cur_6_1 must be used as device Node signal.
  Information: Virtual signal cur_6_0 must be used as device Node signal.
  Information: Virtual signal cur_7_3 must be used as device Node signal.
  Information: Virtual signal cur_7_2 must be used as device Node signal.
  Information: Virtual signal cur_7_1 must be used as device Node signal.
  Information: Virtual signal cur_7_0 must be used as device Node signal.
  Information: Virtual signal cur_8_3 must be used as device Node signal.
  Information: Virtual signal cur_8_2 must be used as device Node signal.
  Information: Virtual signal cur_8_1 must be used as device Node signal.
  Information: Virtual signal cur_8_0 must be used as device Node signal.
  Information: Virtual signal clr_0_1D must be used as device Node signal.
  Information: Virtual signal clr_0_3D must be used as device Node signal.
  Information: Virtual signal clr_1_0D must be used as device Node signal.
  Information: Virtual signal clr_1_2D must be used as device Node signal.
  Information: Virtual signal clr_1_4D must be used as device Node signal.
  Information: Virtual signal clr_2_1D must be used as device Node signal.
  Information: Virtual signal clr_2_5D must be used as device Node signal.
  Information: Virtual signal clr_3_0D must be used as device Node signal.
  Information: Virtual signal clr_3_4D must be used as device Node signal.
  Information: Virtual signal clr_3_6D must be used as device Node signal.
  Information: Virtual signal clr_4_1D must be used as device Node signal.
  Information: Virtual signal clr_4_3D must be used as device Node signal.
  Information: Virtual signal clr_4_5D must be used as device Node signal.
  Information: Virtual signal clr_4_7D must be used as device Node signal.
  Information: Virtual signal clr_5_2D must be used as device Node signal.
  Information: Virtual signal clr_5_4D must be used as device Node signal.
  Information: Virtual signal clr_5_8D must be used as device Node signal.
  Information: Virtual signal clr_6_3D must be used as device Node signal.
  Information: Virtual signal clr_6_7D must be used as device Node signal.
  Information: Virtual signal clr_7_4D must be used as device Node signal.
  Information: Virtual signal clr_7_6D must be used as device Node signal.
  Information: Virtual signal clr_7_8D must be used as device Node signal.
  Information: Virtual signal clr_8_5D must be used as device Node signal.
  Information: Virtual signal clr_8_7D must be used as device Node signal.
  Information: Virtual signal cur_0_3D must be used as device Node signal.
  Information: Virtual signal cur_0_2D must be used as device Node signal.
  Information: Virtual signal cur_0_1D must be used as device Node signal.
  Information: Virtual signal cur_0_0D must be used as device Node signal.
  Information: Virtual signal cur_1_3D must be used as device Node signal.
  Information: Virtual signal cur_3_3D must be used as device Node signal.
  Information: Virtual signal cur_1_2D must be used as device Node signal.
  Information: Virtual signal cur_3_2D must be used as device Node signal.
  Information: Virtual signal cur_1_1D must be used as device Node signal.
  Information: Virtual signal cur_3_1D must be used as device Node signal.
  Information: Virtual signal cur_1_0D must be used as device Node signal.
  Information: Virtual signal cur_3_0D must be used as device Node signal.
  Information: Virtual signal cur_2_3D must be used as device Node signal.
  Information: Virtual signal cur_4_3D must be used as device Node signal.
  Information: Virtual signal cur_2_2D must be used as device Node signal.
  Information: Virtual signal cur_4_2D must be used as device Node signal.
  Information: Virtual signal cur_2_1D must be used as device Node signal.
  Information: Virtual signal cur_4_1D must be used as device Node signal.
  Information: Virtual signal cur_2_0D must be used as device Node signal.
  Information: Virtual signal cur_4_0D must be used as device Node signal.
  Information: Virtual signal cur_5_3D must be used as device Node signal.
  Information: Virtual signal cur_5_2D must be used as device Node signal.
  Information: Virtual signal cur_5_1D must be used as device Node signal.
  Information: Virtual signal cur_5_0D must be used as device Node signal.
  Information: Virtual signal cur_6_3D must be used as device Node signal.
  Information: Virtual signal cur_6_2D must be used as device Node signal.
  Information: Virtual signal cur_6_1D must be used as device Node signal.
  Information: Virtual signal cur_6_0D must be used as device Node signal.
  Information: Virtual signal cur_7_3D must be used as device Node signal.
  Information: Virtual signal cur_7_2D must be used as device Node signal.
  Information: Virtual signal cur_7_1D must be used as device Node signal.
  Information: Virtual signal cur_7_0D must be used as device Node signal.
  Information: Virtual signal cur_8_3D must be used as device Node signal.
  Information: Virtual signal cur_8_2D must be used as device Node signal.
  Information: Virtual signal cur_8_1D must be used as device Node signal.
  Information: Virtual signal cur_8_0D must be used as device Node signal.
  Information: Selected logic optimization OFF for signals:
         cur_8_0.D cur_8_0.AR cur_8_0.C cur_8_1.D cur_8_1.AR cur_8_1.C
         cur_8_2.D cur_8_2.AR cur_8_2.C cur_8_3.D cur_8_3.AR cur_8_3.C
         cur_7_0.D cur_7_0.AR cur_7_0.C cur_7_1.D cur_7_1.AR cur_7_1.C
         cur_7_2.D cur_7_2.AR cur_7_2.C cur_7_3.D cur_7_3.AR cur_7_3.C
         cur_6_0.D cur_6_0.AR cur_6_0.C cur_6_1.D cur_6_1.AR cur_6_1.C
         cur_6_2.D cur_6_2.AR cur_6_2.C cur_6_3.D cur_6_3.AR cur_6_3.C
         cur_5_0.D cur_5_0.AR cur_5_0.C cur_5_1.D cur_5_1.AR cur_5_1.C
         cur_5_2.D cur_5_2.AR cur_5_2.C cur_5_3.D cur_5_3.AR cur_5_3.C
         cur_4_0.D cur_4_0.AR cur_4_0.C cur_2_0.D cur_2_0.AR cur_2_0.C
         cur_4_1.D cur_4_1.AR cur_4_1.C cur_2_1.D cur_2_1.AR cur_2_1.C
         cur_4_2.D cur_4_2.AR cur_4_2.C cur_2_2.D cur_2_2.AR cur_2_2.C
         cur_4_3.D cur_4_3.AR cur_4_3.C cur_2_3.D cur_2_3.AR cur_2_3.C
         cur_3_0.D cur_3_0.AR cur_3_0.C cur_1_0.D cur_1_0.AR cur_1_0.C
         cur_3_1.D cur_3_1.AR cur_3_1.C cur_1_1.D cur_1_1.AR cur_1_1.C
         cur_3_2.D cur_3_2.AR cur_3_2.C cur_1_2.D cur_1_2.AR cur_1_2.C
         cur_3_3.D cur_3_3.AR cur_3_3.C cur_1_3.D cur_1_3.AR cur_1_3.C
         cur_0_0.D cur_0_0.AR cur_0_0.C cur_0_1.D cur_0_1.AR cur_0_1.C
         cur_0_2.D cur_0_2.AR cur_0_2.C cur_0_3.D cur_0_3.AR cur_0_3.C
         clr_8_7.D clr_8_7.C clr_8_5.D clr_8_5.C clr_7_8.D clr_7_8.C clr_7_6.D
         clr_7_6.C clr_7_4.D clr_7_4.C clr_6_7.D clr_6_7.C clr_6_3.D clr_6_3.C
         clr_5_8.D clr_5_8.C clr_5_4.D clr_5_4.C clr_5_2.D clr_5_2.C clr_4_7.D
         clr_4_7.C clr_4_5.D clr_4_5.C clr_4_3.D clr_4_3.C clr_4_1.D clr_4_1.C
         clr_3_6.D clr_3_6.C clr_3_4.D clr_3_4.C clr_3_0.D clr_3_0.C clr_2_5.D
         clr_2_5.C clr_2_1.D clr_2_1.C clr_1_4.D clr_1_4.C clr_1_2.D clr_1_2.C
         clr_1_0.D clr_1_0.C clr_0_3.D clr_0_3.C clr_0_1.D clr_0_1.C solved
         cur_8_0D cur_8_1D cur_8_2D cur_8_3D cur_7_0D cur_7_1D cur_7_2D
         cur_7_3D cur_6_0D cur_6_1D cur_6_2D cur_6_3D cur_5_0D cur_5_1D
         cur_5_2D cur_5_3D cur_4_0D cur_2_0D cur_4_1D cur_2_1D cur_4_2D
         cur_2_2D cur_4_3D cur_2_3D cur_3_0D cur_1_0D cur_3_1D cur_1_1D
         cur_3_2D cur_1_2D cur_3_3D cur_1_3D cur_0_0D cur_0_1D cur_0_2D
         cur_0_3D clr_8_7D clr_8_5D clr_7_8D clr_7_6D clr_7_4D clr_6_7D
         clr_6_3D clr_5_8D clr_5_4D clr_5_2D clr_4_7D clr_4_5D clr_4_3D
         clr_4_1D clr_3_6D clr_3_4D clr_3_0D clr_2_5D clr_2_1D clr_1_4D
         clr_1_2D clr_1_0D clr_0_3D clr_0_1D fireclr_8 fireclr_7 fireclr_6
         fireclr_5 fireclr_4 fireclr_3 fireclr_2 fireclr_1 fireclr_0 match_8
         match_7 match_6 match_5 match_4 match_3 match_2 match_1 match_0



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

OPTIMIZATION OPTIONS       (14:46:07)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.
  Information: Selecting D register equation as minimal for signal clr_8_7
  Information: Selecting D register equation as minimal for signal clr_8_5
  Information: Selecting D register equation as minimal for signal clr_7_8
  Information: Selecting D register equation as minimal for signal clr_7_6
  Information: Selecting D register equation as minimal for signal clr_7_4
  Information: Selecting D register equation as minimal for signal clr_6_7
  Information: Selecting D register equation as minimal for signal clr_6_3
  Information: Selecting D register equation as minimal for signal clr_5_8
  Information: Selecting D register equation as minimal for signal clr_5_4
  Information: Selecting D register equation as minimal for signal clr_5_2
  Information: Selecting D register equation as minimal for signal clr_4_7
  Information: Selecting D register equation as minimal for signal clr_4_5
  Information: Selecting D register equation as minimal for signal clr_4_3
  Information: Selecting D register equation as minimal for signal clr_4_1
  Information: Selecting D register equation as minimal for signal clr_3_6
  Information: Selecting D register equation as minimal for signal clr_3_4
  Information: Selecting D register equation as minimal for signal clr_3_0
  Information: Selecting D register equation as minimal for signal clr_2_5
  Information: Selecting D register equation as minimal for signal clr_2_1
  Information: Selecting D register equation as minimal for signal clr_1_4
  Information: Selecting D register equation as minimal for signal clr_1_2
  Information: Selecting D register equation as minimal for signal clr_1_0
  Information: Selecting D register equation as minimal for signal clr_0_3
  Information: Selecting D register equation as minimal for signal clr_0_1
  Information: Selecting D register equation as minimal for signal cur_0_0
  Information: Selecting D register equation as minimal for signal cur_0_1
  Information: Selecting D register equation as minimal for signal cur_0_2
  Information: Selecting D register equation as minimal for signal cur_0_3
  Information: Selecting D register equation as minimal for signal cur_1_0
  Information: Selecting D register equation as minimal for signal cur_1_1
  Information: Selecting D register equation as minimal for signal cur_1_2
  Information: Selecting D register equation as minimal for signal cur_1_3
  Information: Selecting D register equation as minimal for signal cur_3_0
  Information: Selecting D register equation as minimal for signal cur_3_1
  Information: Selecting D register equation as minimal for signal cur_3_2
  Information: Selecting D register equation as minimal for signal cur_3_3
  Information: Selecting D register equation as minimal for signal cur_2_0
  Information: Selecting D register equation as minimal for signal cur_2_1
  Information: Selecting D register equation as minimal for signal cur_2_2
  Information: Selecting D register equation as minimal for signal cur_2_3
  Information: Selecting D register equation as minimal for signal cur_4_0
  Information: Selecting D register equation as minimal for signal cur_4_1
  Information: Selecting D register equation as minimal for signal cur_4_2
  Information: Selecting D register equation as minimal for signal cur_4_3
  Information: Selecting D register equation as minimal for signal cur_5_0
  Information: Selecting D register equation as minimal for signal cur_5_1
  Information: Selecting D register equation as minimal for signal cur_5_2
  Information: Selecting D register equation as minimal for signal cur_5_3
  Information: Selecting D register equation as minimal for signal cur_6_0
  Information: Selecting D register equation as minimal for signal cur_6_1
  Information: Selecting D register equation as minimal for signal cur_6_2
  Information: Selecting D register equation as minimal for signal cur_6_3
  Information: Selecting D register equation as minimal for signal cur_7_0
  Information: Selecting D register equation as minimal for signal cur_7_1
  Information: Selecting D register equation as minimal for signal cur_7_2
  Information: Selecting D register equation as minimal for signal cur_7_3
  Information: Selecting D register equation as minimal for signal cur_8_0
  Information: Selecting D register equation as minimal for signal cur_8_1
  Information: Selecting D register equation as minimal for signal cur_8_2
  Information: Selecting D register equation as minimal for signal cur_8_3


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

DESIGN EQUATIONS           (14:46:07)


    solved =
          match_0.CMB * match_1.CMB * match_2.CMB * match_3.CMB * 
          match_4.CMB * match_5.CMB * match_6.CMB * match_7.CMB * 
          match_8.CMB 

    clr_0_1.D =
          clr_0_1D.CMB 

    clr_0_1.AP =
          GND

    clr_0_1.AR =
          GND

    clr_0_1.C =
          clk 

    clr_0_3.D =
          clr_0_3D.CMB 

    clr_0_3.AP =
          GND

    clr_0_3.AR =
          GND

    clr_0_3.C =
          clk 

    clr_1_0.D =
          clr_1_0D.CMB 

    clr_1_0.AP =
          GND

    clr_1_0.AR =
          GND

    clr_1_0.C =
          clk 

    clr_1_2.D =
          clr_1_2D.CMB 

    clr_1_2.AP =
          GND

    clr_1_2.AR =
          GND

    clr_1_2.C =
          clk 

    clr_1_4.D =
          clr_1_4D.CMB 

    clr_1_4.AP =
          GND

    clr_1_4.AR =
          GND

    clr_1_4.C =
          clk 

    clr_2_1.D =
          clr_2_1D.CMB 

    clr_2_1.AP =
          GND

    clr_2_1.AR =
          GND

    clr_2_1.C =
          clk 

    clr_2_5.D =
          clr_2_5D.CMB 

    clr_2_5.AP =
          GND

    clr_2_5.AR =
          GND

    clr_2_5.C =
          clk 

    clr_3_0.D =
          clr_3_0D.CMB 

    clr_3_0.AP =
          GND

    clr_3_0.AR =
          GND

    clr_3_0.C =
          clk 

    clr_3_4.D =
          clr_3_4D.CMB 

    clr_3_4.AP =
          GND

    clr_3_4.AR =
          GND

    clr_3_4.C =
          clk 

    clr_3_6.D =
          clr_3_6D.CMB 

    clr_3_6.AP =
          GND

    clr_3_6.AR =
          GND

    clr_3_6.C =
          clk 

    clr_4_1.D =
          clr_4_1D.CMB 

    clr_4_1.AP =
          GND

    clr_4_1.AR =
          GND

    clr_4_1.C =
          clk 

    clr_4_3.D =
          clr_4_3D.CMB 

    clr_4_3.AP =
          GND

    clr_4_3.AR =
          GND

    clr_4_3.C =
          clk 

    clr_4_5.D =
          clr_4_5D.CMB 

    clr_4_5.AP =
          GND

    clr_4_5.AR =
          GND

    clr_4_5.C =
          clk 

    clr_4_7.D =
          clr_4_7D.CMB 

    clr_4_7.AP =
          GND

    clr_4_7.AR =
          GND

    clr_4_7.C =
          clk 

    clr_5_2.D =
          clr_5_2D.CMB 

    clr_5_2.AP =
          GND

    clr_5_2.AR =
          GND

    clr_5_2.C =
          clk 

    clr_5_4.D =
          clr_5_4D.CMB 

    clr_5_4.AP =
          GND

    clr_5_4.AR =
          GND

    clr_5_4.C =
          clk 

    clr_5_8.D =
          clr_5_8D.CMB 

    clr_5_8.AP =
          GND

    clr_5_8.AR =
          GND

    clr_5_8.C =
          clk 

    clr_6_3.D =
          clr_6_3D.CMB 

    clr_6_3.AP =
          GND

    clr_6_3.AR =
          GND

    clr_6_3.C =
          clk 

    clr_6_7.D =
          clr_6_7D.CMB 

    clr_6_7.AP =
          GND

    clr_6_7.AR =
          GND

    clr_6_7.C =
          clk 

    clr_7_4.D =
          clr_7_4D.CMB 

    clr_7_4.AP =
          GND

    clr_7_4.AR =
          GND

    clr_7_4.C =
          clk 

    clr_7_6.D =
          clr_7_6D.CMB 

    clr_7_6.AP =
          GND

    clr_7_6.AR =
          GND

    clr_7_6.C =
          clk 

    clr_7_8.D =
          clr_7_8D.CMB 

    clr_7_8.AP =
          GND

    clr_7_8.AR =
          GND

    clr_7_8.C =
          clk 

    clr_8_5.D =
          clr_8_5D.CMB 

    clr_8_5.AP =
          GND

    clr_8_5.AR =
          GND

    clr_8_5.C =
          clk 

    clr_8_7.D =
          clr_8_7D.CMB 

    clr_8_7.AP =
          GND

    clr_8_7.AR =
          GND

    clr_8_7.C =
          clk 

    cur_0_3.D =
          cur_0_3D.CMB 

    cur_0_3.AP =
          GND

    cur_0_3.AR =
          fireclr_0.CMB 

    cur_0_3.C =
          clk 

    cur_0_2.D =
          cur_0_2D.CMB 

    cur_0_2.AP =
          GND

    cur_0_2.AR =
          fireclr_0.CMB 

    cur_0_2.C =
          clk 

    cur_0_1.D =
          cur_0_1D.CMB 

    cur_0_1.AP =
          GND

    cur_0_1.AR =
          fireclr_0.CMB 

    cur_0_1.C =
          clk 

    cur_0_0.D =
          cur_0_0D.CMB 

    cur_0_0.AP =
          GND

    cur_0_0.AR =
          fireclr_0.CMB 

    cur_0_0.C =
          clk 

    cur_1_3.D =
          cur_1_3D.CMB 

    cur_1_3.AP =
          GND

    cur_1_3.AR =
          fireclr_1.CMB 

    cur_1_3.C =
          clk 

    cur_3_3.D =
          cur_3_3D.CMB 

    cur_3_3.AP =
          GND

    cur_3_3.AR =
          fireclr_3.CMB 

    cur_3_3.C =
          clk 

    cur_1_2.D =
          cur_1_2D.CMB 

    cur_1_2.AP =
          GND

    cur_1_2.AR =
          fireclr_1.CMB 

    cur_1_2.C =
          clk 

    cur_3_2.D =
          cur_3_2D.CMB 

    cur_3_2.AP =
          GND

    cur_3_2.AR =
          fireclr_3.CMB 

    cur_3_2.C =
          clk 

    cur_1_1.D =
          cur_1_1D.CMB 

    cur_1_1.AP =
          GND

    cur_1_1.AR =
          fireclr_1.CMB 

    cur_1_1.C =
          clk 

    cur_3_1.D =
          cur_3_1D.CMB 

    cur_3_1.AP =
          GND

    cur_3_1.AR =
          fireclr_3.CMB 

    cur_3_1.C =
          clk 

    cur_1_0.D =
          cur_1_0D.CMB 

    cur_1_0.AP =
          GND

    cur_1_0.AR =
          fireclr_1.CMB 

    cur_1_0.C =
          clk 

    cur_3_0.D =
          cur_3_0D.CMB 

    cur_3_0.AP =
          GND

    cur_3_0.AR =
          fireclr_3.CMB 

    cur_3_0.C =
          clk 

    cur_2_3.D =
          cur_2_3D.CMB 

    cur_2_3.AP =
          GND

    cur_2_3.AR =
          fireclr_2.CMB 

    cur_2_3.C =
          clk 

    cur_4_3.D =
          cur_4_3D.CMB 

    cur_4_3.AP =
          GND

    cur_4_3.AR =
          fireclr_4.CMB 

    cur_4_3.C =
          clk 

    cur_2_2.D =
          cur_2_2D.CMB 

    cur_2_2.AP =
          GND

    cur_2_2.AR =
          fireclr_2.CMB 

    cur_2_2.C =
          clk 

    cur_4_2.D =
          cur_4_2D.CMB 

    cur_4_2.AP =
          GND

    cur_4_2.AR =
          fireclr_4.CMB 

    cur_4_2.C =
          clk 

    cur_2_1.D =
          cur_2_1D.CMB 

    cur_2_1.AP =
          GND

    cur_2_1.AR =
          fireclr_2.CMB 

    cur_2_1.C =
          clk 

    cur_4_1.D =
          cur_4_1D.CMB 

    cur_4_1.AP =
          GND

    cur_4_1.AR =
          fireclr_4.CMB 

    cur_4_1.C =
          clk 

    cur_2_0.D =
          cur_2_0D.CMB 

    cur_2_0.AP =
          GND

    cur_2_0.AR =
          fireclr_2.CMB 

    cur_2_0.C =
          clk 

    cur_4_0.D =
          cur_4_0D.CMB 

    cur_4_0.AP =
          GND

    cur_4_0.AR =
          fireclr_4.CMB 

    cur_4_0.C =
          clk 

    cur_5_3.D =
          cur_5_3D.CMB 

    cur_5_3.AP =
          GND

    cur_5_3.AR =
          fireclr_5.CMB 

    cur_5_3.C =
          clk 

    cur_5_2.D =
          cur_5_2D.CMB 

    cur_5_2.AP =
          GND

    cur_5_2.AR =
          fireclr_5.CMB 

    cur_5_2.C =
          clk 

    cur_5_1.D =
          cur_5_1D.CMB 

    cur_5_1.AP =
          GND

    cur_5_1.AR =
          fireclr_5.CMB 

    cur_5_1.C =
          clk 

    cur_5_0.D =
          cur_5_0D.CMB 

    cur_5_0.AP =
          GND

    cur_5_0.AR =
          fireclr_5.CMB 

    cur_5_0.C =
          clk 

    cur_6_3.D =
          cur_6_3D.CMB 

    cur_6_3.AP =
          GND

    cur_6_3.AR =
          fireclr_6.CMB 

    cur_6_3.C =
          clk 

    cur_6_2.D =
          cur_6_2D.CMB 

    cur_6_2.AP =
          GND

    cur_6_2.AR =
          fireclr_6.CMB 

    cur_6_2.C =
          clk 

    cur_6_1.D =
          cur_6_1D.CMB 

    cur_6_1.AP =
          GND

    cur_6_1.AR =
          fireclr_6.CMB 

    cur_6_1.C =
          clk 

    cur_6_0.D =
          cur_6_0D.CMB 

    cur_6_0.AP =
          GND

    cur_6_0.AR =
          fireclr_6.CMB 

    cur_6_0.C =
          clk 

    cur_7_3.D =
          cur_7_3D.CMB 

    cur_7_3.AP =
          GND

    cur_7_3.AR =
          fireclr_7.CMB 

    cur_7_3.C =
          clk 

    cur_7_2.D =
          cur_7_2D.CMB 

    cur_7_2.AP =
          GND

    cur_7_2.AR =
          fireclr_7.CMB 

    cur_7_2.C =
          clk 

    cur_7_1.D =
          cur_7_1D.CMB 

    cur_7_1.AP =
          GND

    cur_7_1.AR =
          fireclr_7.CMB 

    cur_7_1.C =
          clk 

    cur_7_0.D =
          cur_7_0D.CMB 

    cur_7_0.AP =
          GND

    cur_7_0.AR =
          fireclr_7.CMB 

    cur_7_0.C =
          clk 

    cur_8_3.D =
          cur_8_3D.CMB 

    cur_8_3.AP =
          GND

    cur_8_3.AR =
          fireclr_8.CMB 

    cur_8_3.C =
          clk 

    cur_8_2.D =
          cur_8_2D.CMB 

    cur_8_2.AP =
          GND

    cur_8_2.AR =
          fireclr_8.CMB 

    cur_8_2.C =
          clk 

    cur_8_1.D =
          cur_8_1D.CMB 

    cur_8_1.AP =
          GND

    cur_8_1.AR =
          fireclr_8.CMB 

    cur_8_1.C =
          clk 

    cur_8_0.D =
          cur_8_0D.CMB 

    cur_8_0.AP =
          GND

    cur_8_0.AR =
          fireclr_8.CMB 

    cur_8_0.C =
          clk 

    clr_1_0D =
          /reinit * /rand(1) * /cur_0_0.Q * /cur_0_1.Q * /cur_0_2.Q * 
          /cur_0_3.Q 
        + reinit * clr_1_0.Q 
        + cur_0_3.Q * clr_1_0.Q 
        + cur_0_2.Q * clr_1_0.Q 
        + cur_0_1.Q * clr_1_0.Q 
        + cur_0_0.Q * clr_1_0.Q 

    clr_0_3D =
          /reinit * /rand(1) * /rand(0) * /cur_3_0.Q * /cur_3_2.Q * 
          /cur_3_1.Q * /cur_3_3.Q 
        + reinit * clr_0_3.Q 
        + cur_3_3.Q * clr_0_3.Q 
        + cur_3_2.Q * clr_0_3.Q 
        + cur_3_1.Q * clr_0_3.Q 
        + cur_3_0.Q * clr_0_3.Q 

    clr_0_1D =
          /reinit * /rand(1) * /rand(0) * /cur_1_0.Q * /cur_1_1.Q * 
          /cur_1_2.Q * /cur_1_3.Q 
        + reinit * clr_0_1.Q 
        + cur_1_3.Q * clr_0_1.Q 
        + cur_1_2.Q * clr_0_1.Q 
        + cur_1_1.Q * clr_0_1.Q 
        + cur_1_0.Q * clr_0_1.Q 

    match_8 =
          /cur_8_3.Q * cur_8_2.Q * /cur_8_1.Q * cur_8_0.Q 

    match_7 =
          cur_7_0.Q * cur_7_2.Q * /cur_7_1.Q * /cur_7_3.Q 

    match_6 =
          cur_6_0.Q * cur_6_2.Q * /cur_6_1.Q * /cur_6_3.Q 

    match_5 =
          cur_5_0.Q * cur_5_2.Q * /cur_5_1.Q * /cur_5_3.Q 

    match_4 =
          cur_4_0.Q * cur_4_2.Q * /cur_4_1.Q * /cur_4_3.Q 

    match_3 =
          cur_3_0.Q * cur_3_2.Q * /cur_3_1.Q * /cur_3_3.Q 

    match_2 =
          cur_2_0.Q * cur_2_2.Q * /cur_2_1.Q * /cur_2_3.Q 

    match_1 =
          cur_1_0.Q * /cur_1_1.Q * cur_1_2.Q * /cur_1_3.Q 

    match_0 =
          cur_0_0.Q * /cur_0_1.Q * cur_0_2.Q * /cur_0_3.Q 

    clr_4_3D =
          /reinit * /rand(1) * rand(0) * /cur_3_0.Q * /cur_3_2.Q * 
          /cur_3_1.Q * /cur_3_3.Q 
        + reinit * clr_4_3.Q 
        + cur_3_3.Q * clr_4_3.Q 
        + cur_3_2.Q * clr_4_3.Q 
        + cur_3_1.Q * clr_4_3.Q 
        + cur_3_0.Q * clr_4_3.Q 

    clr_4_1D =
          /reinit * rand(1) * /cur_1_0.Q * /cur_1_1.Q * /cur_1_2.Q * 
          /cur_1_3.Q 
        + reinit * clr_4_1.Q 
        + cur_1_3.Q * clr_4_1.Q 
        + cur_1_2.Q * clr_4_1.Q 
        + cur_1_1.Q * clr_4_1.Q 
        + cur_1_0.Q * clr_4_1.Q 

    clr_3_6D =
          /reinit * /rand(1) * /cur_6_0.Q * /cur_6_2.Q * /cur_6_1.Q * 
          /cur_6_3.Q 
        + reinit * clr_3_6.Q 
        + cur_6_3.Q * clr_3_6.Q 
        + cur_6_2.Q * clr_3_6.Q 
        + cur_6_1.Q * clr_3_6.Q 
        + cur_6_0.Q * clr_3_6.Q 

    clr_3_4D =
          /reinit * /rand(1) * /cur_4_0.Q * rand(0) * /cur_4_2.Q * 
          /cur_4_1.Q * /cur_4_3.Q 
        + reinit * clr_3_4.Q 
        + cur_4_3.Q * clr_3_4.Q 
        + cur_4_2.Q * clr_3_4.Q 
        + cur_4_1.Q * clr_3_4.Q 
        + cur_4_0.Q * clr_3_4.Q 

    clr_3_0D =
          /reinit * rand(1) * /cur_0_0.Q * /cur_0_1.Q * /cur_0_2.Q * 
          /cur_0_3.Q 
        + reinit * clr_3_0.Q 
        + cur_0_3.Q * clr_3_0.Q 
        + cur_0_2.Q * clr_3_0.Q 
        + cur_0_1.Q * clr_3_0.Q 
        + cur_0_0.Q * clr_3_0.Q 

    clr_2_5D =
          /cur_5_0.Q * /reinit * /rand(1) * /cur_5_2.Q * /cur_5_1.Q * 
          /cur_5_3.Q * /rand(0) 
        + reinit * clr_2_5.Q 
        + cur_5_3.Q * clr_2_5.Q 
        + cur_5_2.Q * clr_2_5.Q 
        + cur_5_1.Q * clr_2_5.Q 
        + cur_5_0.Q * clr_2_5.Q 

    clr_2_1D =
          /reinit * /rand(1) * rand(0) * /cur_1_0.Q * /cur_1_1.Q * 
          /cur_1_2.Q * /cur_1_3.Q 
        + reinit * clr_2_1.Q 
        + cur_1_3.Q * clr_2_1.Q 
        + cur_1_2.Q * clr_2_1.Q 
        + cur_1_1.Q * clr_2_1.Q 
        + cur_1_0.Q * clr_2_1.Q 

    clr_1_4D =
          /reinit * /rand(1) * /cur_4_0.Q * /rand(0) * /cur_4_2.Q * 
          /cur_4_1.Q * /cur_4_3.Q 
        + reinit * clr_1_4.Q 
        + cur_4_3.Q * clr_1_4.Q 
        + cur_4_2.Q * clr_1_4.Q 
        + cur_4_1.Q * clr_1_4.Q 
        + cur_4_0.Q * clr_1_4.Q 

    clr_1_2D =
          /reinit * /rand(1) * /cur_2_0.Q * /cur_2_2.Q * /cur_2_1.Q * 
          /cur_2_3.Q 
        + reinit * clr_1_2.Q 
        + cur_2_3.Q * clr_1_2.Q 
        + cur_2_2.Q * clr_1_2.Q 
        + cur_2_1.Q * clr_1_2.Q 
        + cur_2_0.Q * clr_1_2.Q 

    clr_7_6D =
          /reinit * rand(1) * /cur_6_0.Q * /cur_6_2.Q * /cur_6_1.Q * 
          /cur_6_3.Q 
        + reinit * clr_7_6.Q 
        + cur_6_3.Q * clr_7_6.Q 
        + cur_6_2.Q * clr_7_6.Q 
        + cur_6_1.Q * clr_7_6.Q 
        + cur_6_0.Q * clr_7_6.Q 

    clr_7_4D =
          /reinit * rand(1) * /cur_4_0.Q * rand(0) * /cur_4_2.Q * 
          /cur_4_1.Q * /cur_4_3.Q 
        + reinit * clr_7_4.Q 
        + cur_4_3.Q * clr_7_4.Q 
        + cur_4_2.Q * clr_7_4.Q 
        + cur_4_1.Q * clr_7_4.Q 
        + cur_4_0.Q * clr_7_4.Q 

    clr_6_7D =
          /cur_7_0.Q * /reinit * /rand(1) * /cur_7_2.Q * /cur_7_1.Q * 
          /cur_7_3.Q * rand(0) 
        + reinit * clr_6_7.Q 
        + cur_7_3.Q * clr_6_7.Q 
        + cur_7_2.Q * clr_6_7.Q 
        + cur_7_1.Q * clr_6_7.Q 
        + cur_7_0.Q * clr_6_7.Q 

    clr_6_3D =
          /reinit * rand(1) * /cur_3_0.Q * /cur_3_2.Q * /cur_3_1.Q * 
          /cur_3_3.Q 
        + reinit * clr_6_3.Q 
        + cur_3_3.Q * clr_6_3.Q 
        + cur_3_2.Q * clr_6_3.Q 
        + cur_3_1.Q * clr_6_3.Q 
        + cur_3_0.Q * clr_6_3.Q 

    clr_5_8D =
          /cur_8_3.Q * /cur_8_2.Q * /cur_8_1.Q * /cur_8_0.Q * /reinit * 
          /rand(1) 
        + reinit * clr_5_8.Q 
        + cur_8_3.Q * clr_5_8.Q 
        + cur_8_2.Q * clr_5_8.Q 
        + cur_8_1.Q * clr_5_8.Q 
        + cur_8_0.Q * clr_5_8.Q 

    clr_5_4D =
          /reinit * rand(1) * /cur_4_0.Q * /rand(0) * /cur_4_2.Q * 
          /cur_4_1.Q * /cur_4_3.Q 
        + reinit * clr_5_4.Q 
        + cur_4_3.Q * clr_5_4.Q 
        + cur_4_2.Q * clr_5_4.Q 
        + cur_4_1.Q * clr_5_4.Q 
        + cur_4_0.Q * clr_5_4.Q 

    clr_5_2D =
          /reinit * rand(1) * /cur_2_0.Q * /cur_2_2.Q * /cur_2_1.Q * 
          /cur_2_3.Q 
        + reinit * clr_5_2.Q 
        + cur_2_3.Q * clr_5_2.Q 
        + cur_2_2.Q * clr_5_2.Q 
        + cur_2_1.Q * clr_5_2.Q 
        + cur_2_0.Q * clr_5_2.Q 

    clr_4_7D =
          /cur_7_0.Q * /reinit * /rand(1) * /cur_7_2.Q * /cur_7_1.Q * 
          /cur_7_3.Q * /rand(0) 
        + reinit * clr_4_7.Q 
        + cur_7_3.Q * clr_4_7.Q 
        + cur_7_2.Q * clr_4_7.Q 
        + cur_7_1.Q * clr_4_7.Q 
        + cur_7_0.Q * clr_4_7.Q 

    clr_4_5D =
          /cur_5_0.Q * /reinit * /rand(1) * /cur_5_2.Q * /cur_5_1.Q * 
          /cur_5_3.Q * rand(0) 
        + reinit * clr_4_5.Q 
        + cur_5_3.Q * clr_4_5.Q 
        + cur_5_2.Q * clr_4_5.Q 
        + cur_5_1.Q * clr_4_5.Q 
        + cur_5_0.Q * clr_4_5.Q 

    cur_0_0D =
          /reinit * /rand(1) * cur_1_0.Q * /cur_0_0.Q * /cur_0_1.Q * 
          /cur_0_2.Q * /cur_0_3.Q 
        + /reinit * rand(1) * cur_3_0.Q * /cur_0_0.Q * /cur_0_1.Q * 
          /cur_0_2.Q * /cur_0_3.Q 
        + /reinit * cur_0_0.Q * cur_0_3.Q 
        + /reinit * cur_0_0.Q * cur_0_2.Q 
        + /reinit * cur_0_0.Q * cur_0_1.Q 
        + reinit * init(0) 
        + /reinit * cur_0_0.Q 

    cur_0_1D =
          /reinit * /rand(1) * cur_1_1.Q * /cur_0_0.Q * /cur_0_1.Q * 
          /cur_0_2.Q * /cur_0_3.Q 
        + /reinit * rand(1) * cur_3_1.Q * /cur_0_0.Q * /cur_0_1.Q * 
          /cur_0_2.Q * /cur_0_3.Q 
        + /reinit * cur_0_1.Q * cur_0_3.Q 
        + /reinit * cur_0_1.Q * cur_0_2.Q 
        + /reinit * cur_0_0.Q * cur_0_1.Q 
        + reinit * init(1) 
        + /reinit * cur_0_1.Q 

    cur_0_2D =
          /reinit * /rand(1) * cur_1_2.Q * /cur_0_0.Q * /cur_0_1.Q * 
          /cur_0_2.Q * /cur_0_3.Q 
        + /reinit * rand(1) * cur_3_2.Q * /cur_0_0.Q * /cur_0_1.Q * 
          /cur_0_2.Q * /cur_0_3.Q 
        + /reinit * cur_0_1.Q * cur_0_2.Q 
        + /reinit * cur_0_2.Q * cur_0_3.Q 
        + /reinit * cur_0_0.Q * cur_0_2.Q 
        + reinit * init(2) 
        + /reinit * cur_0_2.Q 

    cur_0_3D =
          /reinit * /rand(1) * cur_1_3.Q * /cur_0_0.Q * /cur_0_1.Q * 
          /cur_0_2.Q * /cur_0_3.Q 
        + /reinit * rand(1) * cur_3_3.Q * /cur_0_0.Q * /cur_0_1.Q * 
          /cur_0_2.Q * /cur_0_3.Q 
        + /reinit * cur_0_2.Q * cur_0_3.Q 
        + /reinit * cur_0_1.Q * cur_0_3.Q 
        + /reinit * cur_0_0.Q * cur_0_3.Q 
        + reinit * init(3) 
        + /reinit * cur_0_3.Q 

    clr_8_7D =
          /cur_7_0.Q * /reinit * rand(1) * /cur_7_2.Q * /cur_7_1.Q * 
          /cur_7_3.Q 
        + reinit * clr_8_7.Q 
        + cur_7_3.Q * clr_8_7.Q 
        + cur_7_2.Q * clr_8_7.Q 
        + cur_7_1.Q * clr_8_7.Q 
        + cur_7_0.Q * clr_8_7.Q 

    clr_8_5D =
          /cur_5_0.Q * /reinit * rand(1) * /cur_5_2.Q * /cur_5_1.Q * 
          /cur_5_3.Q 
        + reinit * clr_8_5.Q 
        + cur_5_3.Q * clr_8_5.Q 
        + cur_5_2.Q * clr_8_5.Q 
        + cur_5_1.Q * clr_8_5.Q 
        + cur_5_0.Q * clr_8_5.Q 

    clr_7_8D =
          /cur_8_3.Q * /cur_8_2.Q * /cur_8_1.Q * /cur_8_0.Q * /reinit * 
          rand(1) 
        + reinit * clr_7_8.Q 
        + cur_8_3.Q * clr_7_8.Q 
        + cur_8_2.Q * clr_7_8.Q 
        + cur_8_1.Q * clr_7_8.Q 
        + cur_8_0.Q * clr_7_8.Q 

    fireclr_0 =
          clr_0_1.Q 
        + clr_0_3.Q 

    cur_1_0D =
          /reinit * /rand(1) * /rand(0) * /cur_1_0.Q * /cur_1_1.Q * 
          /cur_1_2.Q * /cur_1_3.Q * cur_0_0.Q 
        + /reinit * /rand(1) * rand(0) * cur_2_0.Q * /cur_1_0.Q * 
          /cur_1_1.Q * /cur_1_2.Q * /cur_1_3.Q 
        + /reinit * rand(1) * cur_4_0.Q * /cur_1_0.Q * /cur_1_1.Q * 
          /cur_1_2.Q * /cur_1_3.Q 
        + /reinit * cur_1_0.Q * cur_1_3.Q 
        + /reinit * cur_1_0.Q * cur_1_2.Q 
        + /reinit * cur_1_0.Q * cur_1_1.Q 
        + reinit * init(0) 
        + /reinit * cur_1_0.Q 

    cur_3_1D =
          /reinit * /rand(1) * /rand(0) * /cur_3_0.Q * /cur_3_2.Q * 
          /cur_3_1.Q * /cur_3_3.Q * cur_0_1.Q 
        + /reinit * /rand(1) * rand(0) * cur_4_1.Q * /cur_3_0.Q * 
          /cur_3_2.Q * /cur_3_1.Q * /cur_3_3.Q 
        + /reinit * rand(1) * cur_6_1.Q * /cur_3_0.Q * /cur_3_2.Q * 
          /cur_3_1.Q * /cur_3_3.Q 
        + /reinit * cur_3_1.Q * cur_3_3.Q 
        + /reinit * cur_3_2.Q * cur_3_1.Q 
        + /reinit * cur_3_0.Q * cur_3_1.Q 
        + reinit * init(1) 
        + /reinit * cur_3_1.Q 

    cur_1_1D =
          /reinit * /rand(1) * /rand(0) * /cur_1_0.Q * /cur_1_1.Q * 
          /cur_1_2.Q * /cur_1_3.Q * cur_0_1.Q 
        + /reinit * /rand(1) * rand(0) * cur_2_1.Q * /cur_1_0.Q * 
          /cur_1_1.Q * /cur_1_2.Q * /cur_1_3.Q 
        + /reinit * rand(1) * cur_4_1.Q * /cur_1_0.Q * /cur_1_1.Q * 
          /cur_1_2.Q * /cur_1_3.Q 
        + /reinit * cur_1_1.Q * cur_1_3.Q 
        + /reinit * cur_1_1.Q * cur_1_2.Q 
        + /reinit * cur_1_0.Q * cur_1_1.Q 
        + reinit * init(1) 
        + /reinit * cur_1_1.Q 

    cur_3_2D =
          /reinit * /rand(1) * /rand(0) * /cur_3_0.Q * /cur_3_2.Q * 
          /cur_3_1.Q * /cur_3_3.Q * cur_0_2.Q 
        + /reinit * /rand(1) * rand(0) * cur_4_2.Q * /cur_3_0.Q * 
          /cur_3_2.Q * /cur_3_1.Q * /cur_3_3.Q 
        + /reinit * rand(1) * cur_6_2.Q * /cur_3_0.Q * /cur_3_2.Q * 
          /cur_3_1.Q * /cur_3_3.Q 
        + /reinit * cur_3_2.Q * cur_3_3.Q 
        + /reinit * cur_3_2.Q * cur_3_1.Q 
        + /reinit * cur_3_0.Q * cur_3_2.Q 
        + reinit * init(2) 
        + /reinit * cur_3_2.Q 

    cur_1_2D =
          /reinit * /rand(1) * /rand(0) * /cur_1_0.Q * /cur_1_1.Q * 
          /cur_1_2.Q * /cur_1_3.Q * cur_0_2.Q 
        + /reinit * /rand(1) * rand(0) * cur_2_2.Q * /cur_1_0.Q * 
          /cur_1_1.Q * /cur_1_2.Q * /cur_1_3.Q 
        + /reinit * rand(1) * cur_4_2.Q * /cur_1_0.Q * /cur_1_1.Q * 
          /cur_1_2.Q * /cur_1_3.Q 
        + /reinit * cur_1_2.Q * cur_1_3.Q 
        + /reinit * cur_1_1.Q * cur_1_2.Q 
        + /reinit * cur_1_0.Q * cur_1_2.Q 
        + reinit * init(2) 
        + /reinit * cur_1_2.Q 

    cur_3_3D =
          /reinit * /rand(1) * /rand(0) * /cur_3_0.Q * /cur_3_2.Q * 
          /cur_3_1.Q * /cur_3_3.Q * cur_0_3.Q 
        + /reinit * /rand(1) * rand(0) * /cur_3_0.Q * cur_4_3.Q * 
          /cur_3_2.Q * /cur_3_1.Q * /cur_3_3.Q 
        + /reinit * rand(1) * /cur_3_0.Q * cur_6_3.Q * /cur_3_2.Q * 
          /cur_3_1.Q * /cur_3_3.Q 
        + /reinit * cur_3_2.Q * cur_3_3.Q 
        + /reinit * cur_3_1.Q * cur_3_3.Q 
        + /reinit * cur_3_0.Q * cur_3_3.Q 
        + reinit * init(3) 
        + /reinit * cur_3_3.Q 

    cur_1_3D =
          /reinit * /rand(1) * /rand(0) * /cur_1_0.Q * /cur_1_1.Q * 
          /cur_1_2.Q * /cur_1_3.Q * cur_0_3.Q 
        + /reinit * /rand(1) * rand(0) * /cur_1_0.Q * cur_2_3.Q * 
          /cur_1_1.Q * /cur_1_2.Q * /cur_1_3.Q 
        + /reinit * rand(1) * cur_4_3.Q * /cur_1_0.Q * /cur_1_1.Q * 
          /cur_1_2.Q * /cur_1_3.Q 
        + /reinit * cur_1_2.Q * cur_1_3.Q 
        + /reinit * cur_1_1.Q * cur_1_3.Q 
        + /reinit * cur_1_0.Q * cur_1_3.Q 
        + reinit * init(3) 
        + /reinit * cur_1_3.Q 

    fireclr_1 =
          clr_1_0.Q 
        + clr_1_2.Q 
        + clr_1_4.Q 

    cur_2_1D =
          /reinit * /rand(1) * /cur_2_0.Q * /cur_2_2.Q * /cur_2_1.Q * 
          /cur_2_3.Q * cur_1_1.Q 
        + /reinit * rand(1) * cur_5_1.Q * /cur_2_0.Q * /cur_2_2.Q * 
          /cur_2_1.Q * /cur_2_3.Q 
        + /reinit * cur_2_1.Q * cur_2_3.Q 
        + /reinit * cur_2_2.Q * cur_2_1.Q 
        + /reinit * cur_2_0.Q * cur_2_1.Q 
        + reinit * init(1) 
        + /reinit * cur_2_1.Q 

    cur_4_2D =
          /reinit * /rand(1) * /cur_4_0.Q * /rand(0) * /cur_4_2.Q * 
          /cur_4_1.Q * /cur_4_3.Q * cur_1_2.Q 
        + /reinit * /rand(1) * /cur_4_0.Q * rand(0) * /cur_4_2.Q * 
          /cur_4_1.Q * /cur_4_3.Q * cur_3_2.Q 
        + /reinit * rand(1) * cur_5_2.Q * /cur_4_0.Q * /rand(0) * 
          /cur_4_2.Q * /cur_4_1.Q * /cur_4_3.Q 
        + /reinit * rand(1) * cur_7_2.Q * /cur_4_0.Q * rand(0) * 
          /cur_4_2.Q * /cur_4_1.Q * /cur_4_3.Q 
        + /reinit * cur_4_2.Q * cur_4_3.Q 
        + /reinit * cur_4_2.Q * cur_4_1.Q 
        + /reinit * cur_4_0.Q * cur_4_2.Q 
        + reinit * init(2) 
        + /reinit * cur_4_2.Q 

    cur_2_2D =
          /reinit * /rand(1) * /cur_2_0.Q * /cur_2_2.Q * /cur_2_1.Q * 
          /cur_2_3.Q * cur_1_2.Q 
        + /reinit * rand(1) * cur_5_2.Q * /cur_2_0.Q * /cur_2_2.Q * 
          /cur_2_1.Q * /cur_2_3.Q 
        + /reinit * cur_2_2.Q * cur_2_3.Q 
        + /reinit * cur_2_2.Q * cur_2_1.Q 
        + /reinit * cur_2_0.Q * cur_2_2.Q 
        + reinit * init(2) 
        + /reinit * cur_2_2.Q 

    cur_4_3D =
          /reinit * /rand(1) * /cur_4_0.Q * /rand(0) * /cur_4_2.Q * 
          /cur_4_1.Q * /cur_4_3.Q * cur_1_3.Q 
        + /reinit * /rand(1) * /cur_4_0.Q * rand(0) * /cur_4_2.Q * 
          /cur_4_1.Q * /cur_4_3.Q * cur_3_3.Q 
        + /reinit * rand(1) * /cur_4_0.Q * cur_5_3.Q * /rand(0) * 
          /cur_4_2.Q * /cur_4_1.Q * /cur_4_3.Q 
        + /reinit * rand(1) * /cur_4_0.Q * cur_7_3.Q * rand(0) * 
          /cur_4_2.Q * /cur_4_1.Q * /cur_4_3.Q 
        + /reinit * cur_4_2.Q * cur_4_3.Q 
        + /reinit * cur_4_1.Q * cur_4_3.Q 
        + /reinit * cur_4_0.Q * cur_4_3.Q 
        + reinit * init(3) 
        + /reinit * cur_4_3.Q 

    cur_2_3D =
          /reinit * /rand(1) * /cur_2_0.Q * /cur_2_2.Q * /cur_2_1.Q * 
          /cur_2_3.Q * cur_1_3.Q 
        + /reinit * rand(1) * cur_5_3.Q * /cur_2_0.Q * /cur_2_2.Q * 
          /cur_2_1.Q * /cur_2_3.Q 
        + /reinit * cur_2_2.Q * cur_2_3.Q 
        + /reinit * cur_2_1.Q * cur_2_3.Q 
        + /reinit * cur_2_0.Q * cur_2_3.Q 
        + reinit * init(3) 
        + /reinit * cur_2_3.Q 

    cur_3_0D =
          /reinit * /rand(1) * /rand(0) * /cur_3_0.Q * /cur_3_2.Q * 
          /cur_3_1.Q * /cur_3_3.Q * cur_0_0.Q 
        + /reinit * /rand(1) * cur_4_0.Q * rand(0) * /cur_3_0.Q * 
          /cur_3_2.Q * /cur_3_1.Q * /cur_3_3.Q 
        + /reinit * rand(1) * cur_6_0.Q * /cur_3_0.Q * /cur_3_2.Q * 
          /cur_3_1.Q * /cur_3_3.Q 
        + /reinit * cur_3_0.Q * cur_3_3.Q 
        + /reinit * cur_3_0.Q * cur_3_2.Q 
        + /reinit * cur_3_0.Q * cur_3_1.Q 
        + reinit * init(0) 
        + /reinit * cur_3_0.Q 

    fireclr_3 =
          clr_3_0.Q 
        + clr_3_4.Q 
        + clr_3_6.Q 

    cur_5_1D =
          /cur_5_0.Q * /reinit * /rand(1) * /cur_5_2.Q * /cur_5_1.Q * 
          /cur_5_3.Q * /rand(0) * cur_2_1.Q 
        + /cur_5_0.Q * /reinit * /rand(1) * /cur_5_2.Q * /cur_5_1.Q * 
          /cur_5_3.Q * rand(0) * cur_4_1.Q 
        + /cur_5_0.Q * cur_8_1.Q * /reinit * rand(1) * /cur_5_2.Q * 
          /cur_5_1.Q * /cur_5_3.Q 
        + /reinit * cur_5_1.Q * cur_5_3.Q 
        + /reinit * cur_5_2.Q * cur_5_1.Q 
        + cur_5_0.Q * /reinit * cur_5_1.Q 
        + reinit * init(1) 
        + /reinit * cur_5_1.Q 

    cur_5_2D =
          /cur_5_0.Q * /reinit * /rand(1) * /cur_5_2.Q * /cur_5_1.Q * 
          /cur_5_3.Q * /rand(0) * cur_2_2.Q 
        + /cur_5_0.Q * /reinit * /rand(1) * /cur_5_2.Q * /cur_5_1.Q * 
          /cur_5_3.Q * rand(0) * cur_4_2.Q 
        + /cur_5_0.Q * cur_8_2.Q * /reinit * rand(1) * /cur_5_2.Q * 
          /cur_5_1.Q * /cur_5_3.Q 
        + /reinit * cur_5_2.Q * cur_5_1.Q 
        + /reinit * cur_5_2.Q * cur_5_3.Q 
        + cur_5_0.Q * /reinit * cur_5_2.Q 
        + reinit * init(2) 
        + /reinit * cur_5_2.Q 

    cur_5_3D =
          /cur_5_0.Q * /reinit * /rand(1) * /cur_5_2.Q * /cur_5_1.Q * 
          /cur_5_3.Q * /rand(0) * cur_2_3.Q 
        + /cur_5_0.Q * /reinit * /rand(1) * /cur_5_2.Q * /cur_5_1.Q * 
          /cur_5_3.Q * rand(0) * cur_4_3.Q 
        + /cur_5_0.Q * cur_8_3.Q * /reinit * rand(1) * /cur_5_2.Q * 
          /cur_5_1.Q * /cur_5_3.Q 
        + /reinit * cur_5_2.Q * cur_5_3.Q 
        + /reinit * cur_5_1.Q * cur_5_3.Q 
        + cur_5_0.Q * /reinit * cur_5_3.Q 
        + reinit * init(3) 
        + /reinit * cur_5_3.Q 

    cur_4_0D =
          /reinit * /rand(1) * /cur_4_0.Q * /rand(0) * /cur_4_2.Q * 
          /cur_4_1.Q * /cur_4_3.Q * cur_1_0.Q 
        + /reinit * /rand(1) * /cur_4_0.Q * rand(0) * /cur_4_2.Q * 
          /cur_4_1.Q * cur_3_0.Q * /cur_4_3.Q 
        + cur_5_0.Q * /reinit * rand(1) * /cur_4_0.Q * /rand(0) * 
          /cur_4_2.Q * /cur_4_1.Q * /cur_4_3.Q 
        + cur_7_0.Q * /reinit * rand(1) * /cur_4_0.Q * rand(0) * 
          /cur_4_2.Q * /cur_4_1.Q * /cur_4_3.Q 
        + /reinit * cur_4_0.Q * cur_4_3.Q 
        + /reinit * cur_4_0.Q * cur_4_2.Q 
        + /reinit * cur_4_0.Q * cur_4_1.Q 
        + reinit * init(0) 
        + /reinit * cur_4_0.Q 

    cur_2_0D =
          /reinit * /rand(1) * /cur_2_0.Q * /cur_2_2.Q * /cur_2_1.Q * 
          cur_1_0.Q * /cur_2_3.Q 
        + cur_5_0.Q * /reinit * rand(1) * /cur_2_0.Q * /cur_2_2.Q * 
          /cur_2_1.Q * /cur_2_3.Q 
        + /reinit * cur_2_0.Q * cur_2_3.Q 
        + /reinit * cur_2_0.Q * cur_2_2.Q 
        + /reinit * cur_2_0.Q * cur_2_1.Q 
        + reinit * init(0) 
        + /reinit * cur_2_0.Q 

    cur_4_1D =
          /reinit * /rand(1) * /cur_4_0.Q * /rand(0) * /cur_4_2.Q * 
          /cur_4_1.Q * /cur_4_3.Q * cur_1_1.Q 
        + /reinit * /rand(1) * /cur_4_0.Q * rand(0) * /cur_4_2.Q * 
          /cur_4_1.Q * /cur_4_3.Q * cur_3_1.Q 
        + /reinit * rand(1) * cur_5_1.Q * /cur_4_0.Q * /rand(0) * 
          /cur_4_2.Q * /cur_4_1.Q * /cur_4_3.Q 
        + /reinit * rand(1) * cur_7_1.Q * /cur_4_0.Q * rand(0) * 
          /cur_4_2.Q * /cur_4_1.Q * /cur_4_3.Q 
        + /reinit * cur_4_1.Q * cur_4_3.Q 
        + /reinit * cur_4_2.Q * cur_4_1.Q 
        + /reinit * cur_4_0.Q * cur_4_1.Q 
        + reinit * init(1) 
        + /reinit * cur_4_1.Q 

    fireclr_4 =
          clr_4_1.Q 
        + clr_4_3.Q 
        + clr_4_5.Q 
        + clr_4_7.Q 

    fireclr_2 =
          clr_2_1.Q 
        + clr_2_5.Q 

    cur_7_3D =
          /cur_7_0.Q * /reinit * /rand(1) * /cur_7_2.Q * /cur_7_1.Q * 
          /cur_7_3.Q * /rand(0) * cur_4_3.Q 
        + /cur_7_0.Q * /reinit * /rand(1) * /cur_7_2.Q * /cur_7_1.Q * 
          /cur_7_3.Q * rand(0) * cur_6_3.Q 
        + /cur_7_0.Q * cur_8_3.Q * /reinit * rand(1) * /cur_7_2.Q * 
          /cur_7_1.Q * /cur_7_3.Q 
        + /reinit * cur_7_2.Q * cur_7_3.Q 
        + /reinit * cur_7_1.Q * cur_7_3.Q 
        + cur_7_0.Q * /reinit * cur_7_3.Q 
        + reinit * init(3) 
        + /reinit * cur_7_3.Q 

    cur_6_0D =
          /reinit * /rand(1) * /cur_6_0.Q * /cur_6_2.Q * /cur_6_1.Q * 
          cur_3_0.Q * /cur_6_3.Q 
        + cur_7_0.Q * /reinit * rand(1) * /cur_6_0.Q * /cur_6_2.Q * 
          /cur_6_1.Q * /cur_6_3.Q 
        + /reinit * cur_6_0.Q * cur_6_3.Q 
        + /reinit * cur_6_0.Q * cur_6_2.Q 
        + /reinit * cur_6_0.Q * cur_6_1.Q 
        + reinit * init(0) 
        + /reinit * cur_6_0.Q 

    cur_6_1D =
          /reinit * /rand(1) * /cur_6_0.Q * /cur_6_2.Q * /cur_6_1.Q * 
          /cur_6_3.Q * cur_3_1.Q 
        + /reinit * rand(1) * cur_7_1.Q * /cur_6_0.Q * /cur_6_2.Q * 
          /cur_6_1.Q * /cur_6_3.Q 
        + /reinit * cur_6_0.Q * cur_6_1.Q 
        + /reinit * cur_6_1.Q * cur_6_3.Q 
        + /reinit * cur_6_2.Q * cur_6_1.Q 
        + reinit * init(1) 
        + /reinit * cur_6_1.Q 

    cur_6_2D =
          /reinit * /rand(1) * /cur_6_0.Q * /cur_6_2.Q * /cur_6_1.Q * 
          /cur_6_3.Q * cur_3_2.Q 
        + /reinit * rand(1) * cur_7_2.Q * /cur_6_0.Q * /cur_6_2.Q * 
          /cur_6_1.Q * /cur_6_3.Q 
        + /reinit * cur_6_2.Q * cur_6_1.Q 
        + /reinit * cur_6_2.Q * cur_6_3.Q 
        + /reinit * cur_6_0.Q * cur_6_2.Q 
        + reinit * init(2) 
        + /reinit * cur_6_2.Q 

    cur_6_3D =
          /reinit * /rand(1) * /cur_6_0.Q * /cur_6_2.Q * /cur_6_1.Q * 
          /cur_6_3.Q * cur_3_3.Q 
        + /reinit * rand(1) * /cur_6_0.Q * cur_7_3.Q * /cur_6_2.Q * 
          /cur_6_1.Q * /cur_6_3.Q 
        + /reinit * cur_6_2.Q * cur_6_3.Q 
        + /reinit * cur_6_1.Q * cur_6_3.Q 
        + /reinit * cur_6_0.Q * cur_6_3.Q 
        + reinit * init(3) 
        + /reinit * cur_6_3.Q 

    cur_5_0D =
          /cur_5_0.Q * /reinit * /rand(1) * /cur_5_2.Q * /cur_5_1.Q * 
          /cur_5_3.Q * /rand(0) * cur_2_0.Q 
        + /cur_5_0.Q * /reinit * /rand(1) * /cur_5_2.Q * /cur_5_1.Q * 
          cur_4_0.Q * /cur_5_3.Q * rand(0) 
        + /cur_5_0.Q * cur_8_0.Q * /reinit * rand(1) * /cur_5_2.Q * 
          /cur_5_1.Q * /cur_5_3.Q 
        + cur_5_0.Q * /reinit * cur_5_3.Q 
        + cur_5_0.Q * /reinit * cur_5_2.Q 
        + cur_5_0.Q * /reinit * cur_5_1.Q 
        + reinit * init(0) 
        + cur_5_0.Q * /reinit 

    fireclr_6 =
          clr_6_3.Q 
        + clr_6_7.Q 

    fireclr_5 =
          clr_5_2.Q 
        + clr_5_4.Q 
        + clr_5_8.Q 

    cur_8_0D =
          cur_5_0.Q * /cur_8_3.Q * /cur_8_2.Q * /cur_8_1.Q * /cur_8_0.Q * 
          /reinit * /rand(1) 
        + cur_7_0.Q * /cur_8_3.Q * /cur_8_2.Q * /cur_8_1.Q * /cur_8_0.Q * 
          /reinit * rand(1) 
        + cur_8_3.Q * cur_8_0.Q * /reinit 
        + cur_8_2.Q * cur_8_0.Q * /reinit 
        + cur_8_1.Q * cur_8_0.Q * /reinit 
        + reinit * init(0) 
        + cur_8_0.Q * /reinit 

    cur_8_1D =
          /cur_8_3.Q * /cur_8_2.Q * /cur_8_1.Q * /cur_8_0.Q * /reinit * 
          /rand(1) * cur_5_1.Q 
        + /cur_8_3.Q * /cur_8_2.Q * /cur_8_1.Q * /cur_8_0.Q * /reinit * 
          rand(1) * cur_7_1.Q 
        + cur_8_3.Q * cur_8_1.Q * /reinit 
        + cur_8_2.Q * cur_8_1.Q * /reinit 
        + cur_8_1.Q * cur_8_0.Q * /reinit 
        + reinit * init(1) 
        + cur_8_1.Q * /reinit 

    cur_8_2D =
          /cur_8_3.Q * /cur_8_2.Q * /cur_8_1.Q * /cur_8_0.Q * /reinit * 
          /rand(1) * cur_5_2.Q 
        + /cur_8_3.Q * /cur_8_2.Q * /cur_8_1.Q * /cur_8_0.Q * /reinit * 
          rand(1) * cur_7_2.Q 
        + cur_8_2.Q * cur_8_1.Q * /reinit 
        + cur_8_3.Q * cur_8_2.Q * /reinit 
        + cur_8_2.Q * cur_8_0.Q * /reinit 
        + reinit * init(2) 
        + cur_8_2.Q * /reinit 

    cur_8_3D =
          /cur_8_3.Q * /cur_8_2.Q * /cur_8_1.Q * /cur_8_0.Q * /reinit * 
          /rand(1) * cur_5_3.Q 
        + /cur_8_3.Q * /cur_8_2.Q * /cur_8_1.Q * /cur_8_0.Q * /reinit * 
          rand(1) * cur_7_3.Q 
        + cur_8_3.Q * cur_8_2.Q * /reinit 
        + cur_8_3.Q * cur_8_1.Q * /reinit 
        + cur_8_3.Q * cur_8_0.Q * /reinit 
        + reinit * init(3) 
        + cur_8_3.Q * /reinit 

    cur_7_0D =
          /cur_7_0.Q * /reinit * /rand(1) * /cur_7_2.Q * /cur_7_1.Q * 
          cur_4_0.Q * /cur_7_3.Q * /rand(0) 
        + /cur_7_0.Q * /reinit * /rand(1) * /cur_7_2.Q * /cur_7_1.Q * 
          cur_6_0.Q * /cur_7_3.Q * rand(0) 
        + /cur_7_0.Q * cur_8_0.Q * /reinit * rand(1) * /cur_7_2.Q * 
          /cur_7_1.Q * /cur_7_3.Q 
        + cur_7_0.Q * /reinit * cur_7_3.Q 
        + cur_7_0.Q * /reinit * cur_7_2.Q 
        + cur_7_0.Q * /reinit * cur_7_1.Q 
        + reinit * init(0) 
        + cur_7_0.Q * /reinit 

    cur_7_1D =
          /cur_7_0.Q * /reinit * /rand(1) * /cur_7_2.Q * /cur_7_1.Q * 
          /cur_7_3.Q * /rand(0) * cur_4_1.Q 
        + /cur_7_0.Q * /reinit * /rand(1) * /cur_7_2.Q * /cur_7_1.Q * 
          /cur_7_3.Q * rand(0) * cur_6_1.Q 
        + /cur_7_0.Q * cur_8_1.Q * /reinit * rand(1) * /cur_7_2.Q * 
          /cur_7_1.Q * /cur_7_3.Q 
        + /reinit * cur_7_1.Q * cur_7_3.Q 
        + /reinit * cur_7_2.Q * cur_7_1.Q 
        + cur_7_0.Q * /reinit * cur_7_1.Q 
        + reinit * init(1) 
        + /reinit * cur_7_1.Q 

    cur_7_2D =
          /cur_7_0.Q * /reinit * /rand(1) * /cur_7_2.Q * /cur_7_1.Q * 
          /cur_7_3.Q * /rand(0) * cur_4_2.Q 
        + /cur_7_0.Q * /reinit * /rand(1) * /cur_7_2.Q * /cur_7_1.Q * 
          /cur_7_3.Q * rand(0) * cur_6_2.Q 
        + /cur_7_0.Q * cur_8_2.Q * /reinit * rand(1) * /cur_7_2.Q * 
          /cur_7_1.Q * /cur_7_3.Q 
        + /reinit * cur_7_2.Q * cur_7_1.Q 
        + /reinit * cur_7_2.Q * cur_7_3.Q 
        + cur_7_0.Q * /reinit * cur_7_2.Q 
        + reinit * init(2) 
        + /reinit * cur_7_2.Q 

    fireclr_8 =
          clr_8_5.Q 
        + clr_8_7.Q 

    fireclr_7 =
          clr_7_4.Q 
        + clr_7_6.Q 
        + clr_7_8.Q 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

DESIGN RULE CHECK          (14:46:08)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

PARTITION LOGIC            (14:46:08)

Messages:
  Information: Initializing Logic Block structures.
  Information: Forming input seeds.
  Information: Checking for duplicate NODE logic.
  Information: Forming input seeds.
  Information: Assigning fixed logic to Logic Blocks.
  Information: Processing banked global preset, reset and output enable.
  Information: Separating output logic set to GND/VCC.
  Information: Validating Logic Block's with pre-placed signals.
  Information: Separating input register logic.
  Information: Assigning initializing equations to empty Logic Blocks.
  Information: Separating output combinatorial logic.
  Information: Separating disjoint output logic.
  Information: Separating output node logic.
  Information: Assigning floating outputs to Logic Blocks.
  Information: Compacting Logic Block interconnect.
  .+........................................+............................
  .................+.....................................................
  ...........................................................
  Information: Separating disjoint output logic.
  Information: Separating output node logic.
  Information: Assigning floating outputs to Logic Blocks.
  Information: Minimizing interconnect between Logic Blocks.
  ...++++.+++++.+++.++++.+.++......+..+..++.+++++.+++.+.++.+..........+.
  +++..+.++.+............+..+.............+...............+..............
  .+...............
Start=14:46:08  End=14:46:10
  Information: Assigning floating inputs to Logic Blocks.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

DESIGN SIGNAL PLACEMENT    (14:46:10)

Messages:
  Information: Fitting signals to Logic Block A.
  Information: Assigning Signals to Macrocells.
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block B.
  Information: Fitting signals to Logic Block C.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block D.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ..+...........+.....+..............................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block E.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block F.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block G.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block H.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block I.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block J.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block K.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block L.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block M.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block N.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block O.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block P.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Routing signals to Logic Blocks.
  Information: Reworking routing for signal init(1)[59] in LAB 4.
  Information: Routing signals to Logic Blocks.
  Information: Reworking routing for signal rand(1)[159] in LAB 4.
  Information: Routing signals to Logic Blocks.
  Information: Reworking routing for signal reinit[9] in LAB 4.
  Information: Routing signals to Logic Blocks.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK A PLACEMENT   (14:46:10)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |solved
++X+++++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |UNUSED
..........................++++++++++++++++......................................
| 7 |UNUSED
..............................++++++++++++++++..................................
| 8 |UNUSED
..................................++++++++++++++++..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(fireclr_3)
................................................................XXX+++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  2 
Total count of unique Product Terms  =  4 
Total Product Terms to be assigned   =  4 
Max Product Terms used / available   =   4 /  80   = 5.1  %


Control Signals for Logic Block A
---------------------------------
CLK pin  19 : <not used>
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : <not used>
RESET       : AH : <not used>
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block A
                 ____________________________________________
                 |   |> not used:262                    |   |                 
                 |   |> not used:263                    |   |                 
                 |   |= >match_2.CMB                    |   |                 
                 |   |= >match_4.CMB                    |   |                 
                 |   |> not used:266                    |143|= solved         
                 |   |> not used:267                    |   |                 
                 |   |> not used:268      not used:887 >|   |                 
                 |   |> not used:269                    |   |                 
                 |   |= >match_0.CMB                    |144|* not used       
                 |   |= >clr_3_0.Q                      |   |                 
                 |   |= >match_3.CMB      not used:889 >|   |                 
                 |   |= >match_6.CMB                    |   |                 
                 |   |= >match_5.CMB                    |145|* not used       
                 |   |> not used:275                    |   |                 
                 |   |> not used:276      not used:891 >|   |                 
                 |   |= >clr_3_6.Q                      |   |                 
                 |   |= >clr_3_4.Q                      |146|* not used       
                 |   |> not used:279                    |   |                 
                 |   |= >match_7.CMB      not used:893 >|   |                 
                 |   |= >match_1.CMB                    |   |                 
                 |   |= >match_8.CMB                    |147|* not used       
                 |   |> not used:283                    |   |                 
                 |   |> not used:284      not used:895 >|   |                 
                 |   |> not used:285                    |   |                 
                 |   |> not used:286                    |148|* not used       
                 |   |> not used:287                    |   |                 
                 |   |> not used:288      not used:897 >|   |                 
                 |   |> not used:289                    |   |                 
                 |   |> not used:290                    |149|* not used       
                 |   |> not used:291                    |   |                 
                 |   |> not used:292      not used:899 >|   |                 
                 |   |> not used:293                    |   |                 
                 |   |> not used:294                    |150|* not used       
                 |   |> not used:295                    |   |                 
                 |   |> not used:296       (fireclr_3) =|   |                 
                 |   |> not used:297                    |   |                 
                 |   |> not used:298                    |   |                 
                 |   |> not used:299                    |   |                 
                 |   |> not used:300                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    1  |    8  |
                 | Buried Macrocells  |    1  |    8  |
                 | PIM Input Connects |   12  |   36  |
                 ______________________________________
                                          14  /   52   = 26  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK B PLACEMENT   (14:46:10)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |UNUSED
++++++++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |UNUSED
..........................++++++++++++++++......................................
| 7 |UNUSED
..............................++++++++++++++++..................................
| 8 |UNUSED
..................................++++++++++++++++..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |UNUSED
................................................................++++++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  0 
Total count of unique Product Terms  =  0 
Total Product Terms to be assigned   =  0 
Max Product Terms used / available   =   0 /  80   = 0.0  %


Control Signals for Logic Block B
---------------------------------
CLK pin  19 : <not used>
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : <not used>
RESET       : AH : <not used>
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block B
                 ____________________________________________
                 |   |> not used:301                    |   |                 
                 |   |> not used:302                    |   |                 
                 |   |> not used:303                    |   |                 
                 |   |> not used:304                    |   |                 
                 |   |> not used:305                    |152|* not used       
                 |   |> not used:306                    |   |                 
                 |   |> not used:307      not used:903 >|   |                 
                 |   |> not used:308                    |   |                 
                 |   |> not used:309                    |153|* not used       
                 |   |> not used:310                    |   |                 
                 |   |> not used:311      not used:905 >|   |                 
                 |   |> not used:312                    |   |                 
                 |   |> not used:313                    |154|* not used       
                 |   |> not used:314                    |   |                 
                 |   |> not used:315      not used:907 >|   |                 
                 |   |> not used:316                    |   |                 
                 |   |> not used:317                    |155|* not used       
                 |   |> not used:318                    |   |                 
                 |   |> not used:319      not used:909 >|   |                 
                 |   |> not used:320                    |   |                 
                 |   |> not used:321                    |156|* not used       
                 |   |> not used:322                    |   |                 
                 |   |> not used:323      not used:911 >|   |                 
                 |   |> not used:324                    |   |                 
                 |   |> not used:325                    |157|* not used       
                 |   |> not used:326                    |   |                 
                 |   |> not used:327      not used:913 >|   |                 
                 |   |> not used:328                    |   |                 
                 |   |> not used:329                    |158|* not used       
                 |   |> not used:330                    |   |                 
                 |   |> not used:331      not used:915 >|   |                 
                 |   |> not used:332                    |   |                 
                 |   |> not used:333                    |159|* not used       
                 |   |> not used:334                    |   |                 
                 |   |> not used:335      not used:917 >|   |                 
                 |   |> not used:336                    |   |                 
                 |   |> not used:337                    |   |                 
                 |   |> not used:338                    |   |                 
                 |   |> not used:339                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    0  |    8  |
                 | Buried Macrocells  |    0  |    8  |
                 | PIM Input Connects |    0  |   36  |
                 ______________________________________
                                           0  /   52   = 0   %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK C PLACEMENT   (14:46:10)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(clr_5_8D)
XXXXXX++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |[i/p]
..........++++++++++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |(fireclr_7)
..........................XXX+++++++++++++......................................
| 7 |(fireclr_5)
..............................XX+++X++++++++++..................................
| 8 |(clr_3_0)
..................................X+++++++++++++++..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(clr_7_8D)
................................................................XXXXXX++++++++++
________________________________________________________________________________

Total count of outputs placed        =  5 
Total count of unique Product Terms  =  19 
Total Product Terms to be assigned   =  19 
Max Product Terms used / available   =  19 /  80   = 23.76 %


Control Signals for Logic Block C
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : GND
RESET       : AH : GND
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block C
                 ____________________________________________
                 |   |= >cur_8_3.Q                      |   |                 
                 |   |> not used:341                    |   |                 
                 |   |= >clr_5_2.Q                      |   |                 
                 |   |= >rand(1)                        |   |                 
                 |   |= >clr_5_8.Q                      |  2|= (clr_5_8D)     
                 |   |> not used:345                    |   |                 
                 |   |> not used:346      not used:919 >|   |                 
                 |   |= >clr_7_4.Q                      |   |                 
                 |   |= >reinit                         |  3|= init(1)        
                 |   |= >cur_8_0.Q                      |   |                 
                 |   |= >cur_8_2.Q        not used:921 >|   |                 
                 |   |= >cur_8_1.Q                      |   |                 
                 |   |> not used:352                    |  4|* not used       
                 |   |> not used:353                    |   |                 
                 |   |> not used:354      not used:923 >|   |                 
                 |   |> not used:355                    |   |                 
                 |   |> not used:356                    |  5|= (fireclr_7)    
                 |   |= >clr_7_8.Q                      |   |                 
                 |   |> not used:358       (fireclr_5) =|   |                 
                 |   |= >clr_7_6.Q                      |   |                 
                 |   |> not used:360                    |  6|= (clr_3_0)      
                 |   |> not used:361                    |   |                 
                 |   |> not used:362      not used:927 >|   |                 
                 |   |= >clr_5_4.Q                      |   |                 
                 |   |> not used:364                    |  7|* not used       
                 |   |> not used:365                    |   |                 
                 |   |> not used:366      not used:929 >|   |                 
                 |   |> not used:367                    |   |                 
                 |   |> not used:368                    |  8|* not used       
                 |   |> not used:369                    |   |                 
                 |   |= >clr_3_0D.CMB     not used:931 >|   |                 
                 |   |> not used:371                    |   |                 
                 |   |> not used:372                    |  9|* not used       
                 |   |> not used:373                    |   |                 
                 |   |> not used:374        (clr_7_8D) =|   |                 
                 |   |> not used:375                    |   |                 
                 |   |> not used:376                    |   |                 
                 |   |> not used:377                    |   |                 
                 |   |> not used:378                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    4  |    8  |
                 | Buried Macrocells  |    2  |    8  |
                 | PIM Input Connects |   13  |   36  |
                 ______________________________________
                                          19  /   52   = 36  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK D PLACEMENT   (14:46:10)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(cur_7_0D)
XXXXXXXX++++++++................................................................
| 1 |(cur_7_3D)
......X+XXXXXXX+++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |(cur_7_1D)
..............X+XXX+XX++XX++++..................................................
| 4 |(cur_6_1D)
..................XX++XX++X+XX++++..............................................
| 5 |(cur_6_3D)
......................X++++X++XXXXX+++..........................................
| 6 |(cur_5_3D)
..........................+X+++++++XXXXXXX......................................
| 7 |UNUSED
..............................++++++++++++++++..................................
| 8 |UNUSED
..................................++++++++++++++++..............................
| 9 |(cur_8_3D)
......................................++++XXXX++XXX+++..........................
|10 |(cur_8_1D)
..........................................X+++XX++++XX++XX......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |(cur_4_3D)
..................................................XX++XX++XXXX++X+..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(cur_4_1D)
................................................................X+XXXXXXXX++++++
________________________________________________________________________________

Total count of outputs placed        =  10 
Total count of unique Product Terms  =  65 
Total Product Terms to be assigned   =  78 
Max Product Terms used / available   =  70 /  80   = 87.51 %


Control Signals for Logic Block D
---------------------------------
CLK pin  19 : <not used>
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : <not used>
RESET       : AH : <not used>
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block D
                 ____________________________________________
                 |   |= >cur_8_3.Q                      |   |                 
                 |   |= >init(3)                        |   |                 
                 |   |= >cur_3_3.Q                      |   |                 
                 |   |= >rand(1)                        |   |                 
                 |   |= >cur_7_2.Q                      | 11|= (cur_7_0D)     
                 |   |= >cur_6_3.Q                      |   |                 
                 |   |> not used:385        (cur_7_3D) =|   |                 
                 |   |= >cur_6_1.Q                      |   |                 
                 |   |= >cur_6_2.Q                      | 12|* not used       
                 |   |= >cur_5_1.Q                      |   |                 
                 |   |= >cur_8_2.Q          (cur_7_1D) =|   |                 
                 |   |= >cur_4_0.Q                      |   |                 
                 |   |= >init(0)                        | 13|= (cur_6_1D)     
                 |   |= >cur_4_3.Q                      |   |                 
                 |   |= >cur_6_0.Q          (cur_6_3D) =|   |                 
                 |   |= >cur_4_2.Q                      |   |                 
                 |   |= >cur_5_0.Q                      | 14|= (cur_5_3D)     
                 |   |= >cur_1_3.Q                      |   |                 
                 |   |= >cur_1_1.Q        not used:941 >|   |                 
                 |   |> not used:398                    |   |                 
                 |   |= >reinit                         | 15|* not used       
                 |   |= >init(1)                        |   |                 
                 |   |= >cur_8_0.Q          (cur_8_3D) =|   |                 
                 |   |= >cur_3_1.Q                      |   |                 
                 |   |= >cur_7_3.Q                      | 16|= (cur_8_1D)     
                 |   |> not used:404                    |   |                 
                 |   |> not used:405      not used:945 >|   |                 
                 |   |> not used:406                    |   |                 
                 |   |= >cur_2_3.Q                      | 17|= (cur_4_3D)     
                 |   |> not used:408                    |   |                 
                 |   |= >cur_4_1.Q        not used:947 >|   |                 
                 |   |> not used:410                    |   |                 
                 |   |= >cur_5_3.Q                      | 18|* not used       
                 |   |= >rand(0)                        |   |                 
                 |   |= >cur_5_2.Q          (cur_4_1D) =|   |                 
                 |   |= >cur_7_1.Q                      |   |                 
                 |   |= >cur_7_0.Q                      |   |                 
                 |   |= >cur_8_1.Q                      |   |                 
                 |   |> not used:417                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    5  |    8  |
                 | Buried Macrocells  |    5  |    8  |
                 | PIM Input Connects |   31  |   36  |
                 ______________________________________
                                          41  /   52   = 78  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK E PLACEMENT   (14:46:10)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(clr_1_2D)
XXXXXX++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |(clr_2_1)
......................X+++++++++++++++..........................................
| 6 |(clr_0_1)
..........................X+++++++++++++++......................................
| 7 |(clr_3_4)
..............................X+++++++++++++++..................................
| 8 |(clr_0_3)
..................................X+++++++++++++++..............................
| 9 |(clr_2_5)
......................................X+++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(clr_5_2D)
................................................................XXXXXX++++++++++
________________________________________________________________________________

Total count of outputs placed        =  7 
Total count of unique Product Terms  =  17 
Total Product Terms to be assigned   =  17 
Max Product Terms used / available   =  17 /  80   = 21.26 %


Control Signals for Logic Block E
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : GND
RESET       : AH : GND
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block E
                 ____________________________________________
                 |   |= >cur_2_0.Q                      |   |                 
                 |   |> not used:419                    |   |                 
                 |   |= >clr_5_2.Q                      |   |                 
                 |   |= >rand(1)                        |   |                 
                 |   |> not used:422                    | 23|= (clr_1_2D)     
                 |   |= >clr_1_2.Q                      |   |                 
                 |   |= >clr_2_1D.CMB     not used:951 >|   |                 
                 |   |> not used:425                    |   |                 
                 |   |= >reinit                         | 24|* not used       
                 |   |= >clr_0_3D.CMB                   |   |                 
                 |   |= >clr_0_1D.CMB     not used:953 >|   |                 
                 |   |= >cur_2_3.Q                      |   |                 
                 |   |= >clr_3_4D.CMB                   | 25|* not used       
                 |   |= >cur_2_1.Q                      |   |                 
                 |   |= >cur_2_2.Q           (clr_2_1) =|   |                 
                 |   |> not used:433                    |   |                 
                 |   |> not used:434                    | 26|= (clr_0_1)      
                 |   |> not used:435                    |   |                 
                 |   |> not used:436         (clr_3_4) =|   |                 
                 |   |> not used:437                    |   |                 
                 |   |> not used:438                    | 27|= (clr_0_3)      
                 |   |> not used:439                    |   |                 
                 |   |> not used:440         (clr_2_5) =|   |                 
                 |   |> not used:441                    |   |                 
                 |   |> not used:442                    | 28|* not used       
                 |   |> not used:443                    |   |                 
                 |   |> not used:444      not used:961 >|   |                 
                 |   |> not used:445                    |   |                 
                 |   |> not used:446                    | 29|* not used       
                 |   |= >clr_2_5D.CMB                   |   |                 
                 |   |> not used:448      not used:963 >|   |                 
                 |   |> not used:449                    |   |                 
                 |   |> not used:450                    | 30|* not used       
                 |   |> not used:451                    |   |                 
                 |   |> not used:452        (clr_5_2D) =|   |                 
                 |   |> not used:453                    |   |                 
                 |   |> not used:454                    |   |                 
                 |   |> not used:455                    |   |                 
                 |   |> not used:456                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    3  |    8  |
                 | Buried Macrocells  |    4  |    8  |
                 | PIM Input Connects |   13  |   36  |
                 ______________________________________
                                          20  /   52   = 38  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK F PLACEMENT   (14:46:10)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(cur_7_2D)
XXXXXXXX++++++++................................................................
| 1 |(match_7)
......+++++X++++++++++..........................................................
| 2 |(clr_1_2)
..........X+++++++++++++++......................................................
| 3 |(fireclr_2)
..............XX++++++++++++++..................................................
| 4 |(clr_8_5D)
..................XXXXXX++++++++++..............................................
| 5 |(clr_4_5D)
......................++XX++XX++++++XX..........................................
| 6 |(clr_2_5D)
..........................XX++++XX++++++XX......................................
| 7 |(clr_6_7D)
..............................XX++XX++++++++XX..................................
| 8 |(clr_4_7D)
..................................++++XX++XX++++XX..............................
| 9 |(clr_8_7D)
......................................++++++++XX++XXXX..........................
|10 |(fireclr_4)
..........................................++++++++++++XXXX......................
|11 |(fireclr_8)
..............................................++++++++++++++XX..................
|12 |(clr_1_0)
..................................................++++++++X+++++++..............
|13 |(clr_1_4)
......................................................+++++X++++++++++..........
|14 |(match_5)
..........................................................++++X+++++++++++......
|15 |(cur_5_2D)
................................................................XXXXXXXX++++++++
________________________________________________________________________________

Total count of outputs placed        =  16 
Total count of unique Product Terms  =  64 
Total Product Terms to be assigned   =  65 
Max Product Terms used / available   =  65 /  80   = 81.26 %


Control Signals for Logic Block F
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : GND
RESET       : AH : GND
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block F
                 ____________________________________________
                 |   |= >cur_2_2.Q                      |   |                 
                 |   |= >clr_4_5.Q                      |   |                 
                 |   |= >cur_7_3.Q                      |   |                 
                 |   |= >clr_1_0D.CMB                   |   |                 
                 |   |= >cur_7_2.Q                      | 32|= (cur_7_2D)     
                 |   |= >cur_7_0.Q                      |   |                 
                 |   |= >clr_4_7.Q           (match_7) =|   |                 
                 |   |= >cur_5_3.Q                      |   |                 
                 |   |= >init(2)                        | 33|= (clr_1_2)      
                 |   |= >cur_5_0.Q                      |   |                 
                 |   |= >rand(0)           (fireclr_2) =|   |                 
                 |   |= >cur_4_2.Q                      |   |                 
                 |   |= >clr_4_1.Q                      | 34|= (clr_8_5D)     
                 |   |= >cur_7_1.Q                      |   |                 
                 |   |= >cur_5_1.Q          (clr_4_5D) =|   |                 
                 |   |= >cur_5_2.Q                      |   |                 
                 |   |= >cur_6_2.Q                      | 35|= (clr_2_5D)     
                 |   |= >clr_1_2D.CMB                   |   |                 
                 |   |= >clr_2_5.Q          (clr_6_7D) =|   |                 
                 |   |= >rand(1)                        |   |                 
                 |   |= >reinit                         | 36|= (clr_4_7D)     
                 |   |= >clr_6_7.Q                      |   |                 
                 |   |= >cur_8_2.Q          (clr_8_7D) =|   |                 
                 |   |> not used:480                    |   |                 
                 |   |> not used:481                    | 37|= (fireclr_4)    
                 |   |> not used:482                    |   |                 
                 |   |> not used:483       (fireclr_8) =|   |                 
                 |   |> not used:484                    |   |                 
                 |   |= >clr_1_4D.CMB                   | 38|= (clr_1_0)      
                 |   |> not used:486                    |   |                 
                 |   |= >clr_2_1.Q           (clr_1_4) =|   |                 
                 |   |> not used:488                    |   |                 
                 |   |> not used:489                    | 39|= (match_5)      
                 |   |= >clr_4_3.Q                      |   |                 
                 |   |= >clr_8_5.Q          (cur_5_2D) =|   |                 
                 |   |> not used:492                    |   |                 
                 |   |> not used:493                    |   |                 
                 |   |= >clr_8_7.Q                      |   |                 
                 |   |> not used:495                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    8  |    8  |
                 | Buried Macrocells  |    8  |    8  |
                 | PIM Input Connects |   28  |   36  |
                 ______________________________________
                                          44  /   52   = 84  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK G PLACEMENT   (14:46:10)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(clr_1_0D)
XXXXXX++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |(cur_8_0)
..............X+++++++++++++++..................................................
| 4 |(cur_8_1)
..................X+++++++++++++++..............................................
| 5 |(cur_8_3)
......................X+++++++++++++++..........................................
| 6 |(cur_1_2D)
..........................XXXXX+XXX+++++++......................................
| 7 |(cur_4_2D)
..............................+X++XXXX++XX++XX..................................
| 8 |(cur_0_2D)
..................................X+++XX++XX++++XX..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |[i/p]
..........................................++++++++++++++++......................
|11 |(cur_1_3D)
..............................................XX++X+XXX+XX+X++..................
|12 |(cur_8_2)
..................................................+X++++++++++++++..............
|13 |(cur_0_0D)
......................................................++++++XX++XXX+XX..........
|14 |(cur_1_0D)
..........................................................XX++XX++XX++++XX......
|15 |(cur_4_0D)
................................................................++X+++XX++XXXXXX
________________________________________________________________________________

Total count of outputs placed        =  12 
Total count of unique Product Terms  =  57 
Total Product Terms to be assigned   =  66 
Max Product Terms used / available   =  62 /  80   = 77.51 %


Control Signals for Logic Block G
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : GND
RESET       : AH : fireclr_8.CMB 
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block G
                 ____________________________________________
                 |   |= >cur_2_2.Q                      |   |                 
                 |   |= >init(3)                        |   |                 
                 |   |= >cur_8_1D.CMB                   |   |                 
                 |   |= >rand(1)                        |   |                 
                 |   |= >cur_8_0D.CMB                   | 42|= (clr_1_0D)     
                 |   |= >cur_7_0.Q                      |   |                 
                 |   |> not used:502      not used:983 >|   |                 
                 |   |= >cur_1_3.Q                      |   |                 
                 |   |= >reinit                         | 43|* not used       
                 |   |= >cur_4_3.Q                      |   |                 
                 |   |= >cur_0_0.Q           (cur_8_0) =|   |                 
                 |   |= >cur_4_2.Q                      |   |                 
                 |   |= >init(0)                        | 44|= (cur_8_1)      
                 |   |= >cur_2_3.Q                      |   |                 
                 |   |= >cur_7_2.Q           (cur_8_3) =|   |                 
                 |   |= >cur_2_0.Q                      |   |                 
                 |   |= >cur_4_0.Q                      | 45|= (cur_1_2D)     
                 |   |> not used:513                    |   |                 
                 |   |= >cur_1_1.Q          (cur_4_2D) =|   |                 
                 |   |= >init(2)                        |   |                 
                 |   |= >cur_3_0.Q                      | 46|= (cur_0_2D)     
                 |   |= >cur_0_3.Q                      |   |                 
                 |   |= >clr_1_0.Q        not used:991 >|   |                 
                 |   |= >cur_1_2.Q                      |   |                 
                 |   |= >cur_3_2.Q                      | 47|= reinit         
                 |   |> not used:521                    |   |                 
                 |   |> not used:522        (cur_1_3D) =|   |                 
                 |   |= >cur_0_1.Q                      |   |                 
                 |   |= >cur_0_2.Q                      | 48|= (cur_8_2)      
                 |   |> not used:525                    |   |                 
                 |   |= >cur_4_1.Q          (cur_0_0D) =|   |                 
                 |   |> not used:527                    |   |                 
                 |   |= >cur_1_0.Q                      | 49|= (cur_1_0D)     
                 |   |= >rand(0)                        |   |                 
                 |   |= >cur_5_2.Q          (cur_4_0D) =|   |                 
                 |   |= >fireclr_8.CMB                  |   |                 
                 |   |= >cur_5_0.Q                      |   |                 
                 |   |= >cur_8_3D.CMB                   |   |                 
                 |   |= >cur_8_2D.CMB                   |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    7  |    8  |
                 | Buried Macrocells  |    6  |    8  |
                 | PIM Input Connects |   33  |   36  |
                 ______________________________________
                                          46  /   52   = 88  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK H PLACEMENT   (14:46:11)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(clr_5_4D)
XXXXXX++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |(cur_7_2)
..............X+++++++++++++++..................................................
| 4 |(fireclr_0)
..................XX++++++++++++++..............................................
| 5 |(clr_1_4D)
......................XXXXXX++++++++++..........................................
| 6 |(clr_0_3D)
..........................++XX++XX++XX++++......................................
| 7 |(clr_4_3D)
..............................XX++++++++XX++XX..................................
| 8 |(clr_3_4D)
..................................XX++XX++++++++XX..............................
| 9 |(fireclr_1)
......................................+++++X+++X+++X++..........................
|10 |(cur_7_3)
..........................................X+++++++++++++++......................
|11 |(cur_7_1)
..............................................X+++++++++++++++..................
|12 |(cur_7_0)
..................................................X+++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(clr_6_3D)
................................................................XXXXXX++++++++++
________________________________________________________________________________

Total count of outputs placed        =  12 
Total count of unique Product Terms  =  45 
Total Product Terms to be assigned   =  45 
Max Product Terms used / available   =  45 /  80   = 56.26 %


Control Signals for Logic Block H
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : GND
RESET       : AH : fireclr_7.CMB 
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block H
                 ____________________________________________
                 |   |= >cur_3_2.Q                      |   |                 
                 |   |= >cur_7_2D.CMB                   |   |                 
                 |   |= >cur_3_3.Q                      |   |                 
                 |   |= >rand(1)                        |   |                 
                 |   |= >cur_7_1D.CMB                   | 51|= (clr_5_4D)     
                 |   |= >clr_6_3.Q                      |   |                 
                 |   |= >fireclr_7.CMB    not used:999 >|   |                 
                 |   |> not used:542                    |   |                 
                 |   |= >reinit                         | 52|* not used       
                 |   |= >cur_4_3.Q                      |   |                 
                 |   |= >rand(0)             (cur_7_2) =|   |                 
                 |   |= >cur_3_1.Q                      |   |                 
                 |   |= >clr_3_4.Q                      | 53|= (fireclr_0)    
                 |   |> not used:548                    |   |                 
                 |   |= >cur_4_1.Q          (clr_1_4D) =|   |                 
                 |   |= >cur_4_2.Q                      |   |                 
                 |   |= >cur_4_0.Q                      | 54|= (clr_0_3D)     
                 |   |> not used:552                    |   |                 
                 |   |= >cur_7_0D.CMB       (clr_4_3D) =|   |                 
                 |   |= >cur_7_3D.CMB                   |   |                 
                 |   |= >cur_3_0.Q                      | 55|= (clr_3_4D)     
                 |   |> not used:556                    |   |                 
                 |   |= >clr_1_0.Q         (fireclr_1) =|   |                 
                 |   |= >clr_5_4.Q                      |   |                 
                 |   |= >clr_1_4.Q                      | 56|= (cur_7_3)      
                 |   |> not used:560                    |   |                 
                 |   |> not used:561         (cur_7_1) =|   |                 
                 |   |> not used:562                    |   |                 
                 |   |> not used:563                    | 57|= (cur_7_0)      
                 |   |> not used:564                    |   |                 
                 |   |> not used:565     not used:1011 >|   |                 
                 |   |= >clr_0_1.Q                      |   |                 
                 |   |= >clr_0_3.Q                      | 58|* not used       
                 |   |= >clr_4_3.Q                      |   |                 
                 |   |> not used:569        (clr_6_3D) =|   |                 
                 |   |= >clr_1_2.Q                      |   |                 
                 |   |> not used:571                    |   |                 
                 |   |> not used:572                    |   |                 
                 |   |> not used:573                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    6  |    8  |
                 | Buried Macrocells  |    6  |    8  |
                 | PIM Input Connects |   25  |   36  |
                 ______________________________________
                                          37  /   52   = 71  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK I PLACEMENT   (14:46:11)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(fireclr_6)
XX++++++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |(cur_6_3)
..........................X+++++++++++++++......................................
| 7 |(cur_6_1)
..............................X+++++++++++++++..................................
| 8 |(cur_6_2)
..................................X+++++++++++++++..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(cur_6_0)
................................................................++X+++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  5 
Total count of unique Product Terms  =  6 
Total Product Terms to be assigned   =  6 
Max Product Terms used / available   =   6 /  80   = 7.51 %


Control Signals for Logic Block I
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : GND
RESET       : AH : fireclr_6.CMB 
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block I
                 ____________________________________________
                 |   |> not used:574                    |   |                 
                 |   |= >cur_6_2D.CMB                   |   |                 
                 |   |= >clr_6_7.Q                      |   |                 
                 |   |> not used:577                    |   |                 
                 |   |> not used:578                    | 63|= (fireclr_6)    
                 |   |= >clr_6_3.Q                      |   |                 
                 |   |= >cur_6_1D.CMB    not used:1015 >|   |                 
                 |   |> not used:581                    |   |                 
                 |   |= >cur_6_3D.CMB                   | 64|* not used       
                 |   |> not used:583                    |   |                 
                 |   |> not used:584     not used:1017 >|   |                 
                 |   |> not used:585                    |   |                 
                 |   |> not used:586                    | 65|* not used       
                 |   |> not used:587                    |   |                 
                 |   |> not used:588     not used:1019 >|   |                 
                 |   |> not used:589                    |   |                 
                 |   |= >fireclr_6.CMB                  | 66|= (cur_6_3)      
                 |   |> not used:591                    |   |                 
                 |   |> not used:592         (cur_6_1) =|   |                 
                 |   |> not used:593                    |   |                 
                 |   |> not used:594                    | 67|= (cur_6_2)      
                 |   |> not used:595                    |   |                 
                 |   |> not used:596     not used:1023 >|   |                 
                 |   |> not used:597                    |   |                 
                 |   |> not used:598                    | 68|* not used       
                 |   |= >cur_6_0D.CMB                   |   |                 
                 |   |> not used:600     not used:1025 >|   |                 
                 |   |> not used:601                    |   |                 
                 |   |> not used:602                    | 69|* not used       
                 |   |> not used:603                    |   |                 
                 |   |> not used:604     not used:1027 >|   |                 
                 |   |> not used:605                    |   |                 
                 |   |> not used:606                    | 70|* not used       
                 |   |> not used:607                    |   |                 
                 |   |> not used:600         (cur_6_0) =|   |                 
                 |   |> not used:606                    |   |                 
                 |   |> not used:610                    |   |                 
                 |   |> not used:611                    |   |                 
                 |   |> not used:612                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    3  |    8  |
                 | Buried Macrocells  |    2  |    8  |
                 | PIM Input Connects |    7  |   36  |
                 ______________________________________
                                          12  /   52   = 23  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK J PLACEMENT   (14:46:11)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(cur_5_0)
++X+++++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |(cur_5_3)
..........................X+++++++++++++++......................................
| 7 |(cur_5_2)
..............................X+++++++++++++++..................................
| 8 |UNUSED
..................................++++++++++++++++..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(cur_5_1)
................................................................++X+++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  4 
Total count of unique Product Terms  =  4 
Total Product Terms to be assigned   =  4 
Max Product Terms used / available   =   4 /  80   = 5.1  %


Control Signals for Logic Block J
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : GND
RESET       : AH : fireclr_5.CMB 
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block J
                 ____________________________________________
                 |   |> not used:613                    |   |                 
                 |   |= >cur_5_2D.CMB                   |   |                 
                 |   |> not used:615                    |   |                 
                 |   |> not used:616                    |   |                 
                 |   |= >cur_5_1D.CMB                   | 72|= (cur_5_0)      
                 |   |> not used:618                    |   |                 
                 |   |= >cur_5_0D.CMB    not used:1031 >|   |                 
                 |   |> not used:620                    |   |                 
                 |   |= >fireclr_5.CMB                  | 73|* not used       
                 |   |= >cur_5_3D.CMB                   |   |                 
                 |   |> not used:623     not used:1033 >|   |                 
                 |   |> not used:624                    |   |                 
                 |   |> not used:625                    | 74|* not used       
                 |   |> not used:626                    |   |                 
                 |   |> not used:627     not used:1035 >|   |                 
                 |   |> not used:628                    |   |                 
                 |   |> not used:629                    | 75|= (cur_5_3)      
                 |   |> not used:630                    |   |                 
                 |   |> not used:631         (cur_5_2) =|   |                 
                 |   |> not used:632                    |   |                 
                 |   |> not used:633                    | 76|* not used       
                 |   |> not used:634                    |   |                 
                 |   |> not used:635     not used:1039 >|   |                 
                 |   |> not used:636                    |   |                 
                 |   |> not used:637                    | 77|* not used       
                 |   |> not used:638                    |   |                 
                 |   |> not used:639     not used:1041 >|   |                 
                 |   |> not used:640                    |   |                 
                 |   |> not used:641                    | 78|* not used       
                 |   |> not used:642                    |   |                 
                 |   |> not used:643     not used:1043 >|   |                 
                 |   |> not used:644                    |   |                 
                 |   |> not used:645                    | 79|* not used       
                 |   |> not used:646                    |   |                 
                 |   |> not used:647         (cur_5_1) =|   |                 
                 |   |> not used:648                    |   |                 
                 |   |> not used:649                    |   |                 
                 |   |> not used:650                    |   |                 
                 |   |> not used:651                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    2  |    8  |
                 | Buried Macrocells  |    2  |    8  |
                 | PIM Input Connects |    5  |   36  |
                 ______________________________________
                                           9  /   52   = 17  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK K PLACEMENT   (14:46:11)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(cur_4_0)
++X+++++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |(cur_4_3)
..........................X+++++++++++++++......................................
| 7 |(cur_4_2)
..............................X+++++++++++++++..................................
| 8 |UNUSED
..................................++++++++++++++++..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |[i/p]
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(cur_4_1)
................................................................++X+++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  4 
Total count of unique Product Terms  =  4 
Total Product Terms to be assigned   =  4 
Max Product Terms used / available   =   4 /  80   = 5.1  %


Control Signals for Logic Block K
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : GND
RESET       : AH : fireclr_4.CMB 
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block K
                 ____________________________________________
                 |   |> not used:652                    |   |                 
                 |   |> not used:653                    |   |                 
                 |   |> not used:654                    |   |                 
                 |   |= >cur_4_0D.CMB                   |   |                 
                 |   |> not used:656                    | 82|= (cur_4_0)      
                 |   |= >fireclr_4.CMB                  |   |                 
                 |   |> not used:658     not used:1047 >|   |                 
                 |   |> not used:659                    |   |                 
                 |   |> not used:660                    | 83|* not used       
                 |   |> not used:661                    |   |                 
                 |   |> not used:662     not used:1049 >|   |                 
                 |   |= >cur_4_1D.CMB                   |   |                 
                 |   |> not used:664                    | 84|* not used       
                 |   |> not used:665                    |   |                 
                 |   |> not used:666     not used:1051 >|   |                 
                 |   |= >cur_4_2D.CMB                   |   |                 
                 |   |> not used:668                    | 85|= (cur_4_3)      
                 |   |> not used:669                    |   |                 
                 |   |> not used:670         (cur_4_2) =|   |                 
                 |   |> not used:671                    |   |                 
                 |   |> not used:672                    | 86|* not used       
                 |   |> not used:673                    |   |                 
                 |   |> not used:674     not used:1055 >|   |                 
                 |   |= >cur_4_3D.CMB                   |   |                 
                 |   |> not used:676                    | 87|= rand(1)        
                 |   |> not used:677                    |   |                 
                 |   |> not used:678     not used:1057 >|   |                 
                 |   |> not used:679                    |   |                 
                 |   |> not used:680                    | 88|* not used       
                 |   |> not used:681                    |   |                 
                 |   |> not used:682     not used:1059 >|   |                 
                 |   |> not used:683                    |   |                 
                 |   |> not used:684                    | 89|* not used       
                 |   |> not used:685                    |   |                 
                 |   |> not used:686         (cur_4_1) =|   |                 
                 |   |> not used:687                    |   |                 
                 |   |> not used:688                    |   |                 
                 |   |> not used:689                    |   |                 
                 |   |> not used:690                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    3  |    8  |
                 | Buried Macrocells  |    2  |    8  |
                 | PIM Input Connects |    5  |   36  |
                 ______________________________________
                                          10  /   52   = 19  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK L PLACEMENT   (14:46:11)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(cur_2_0)
++X+++++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |(cur_2_3)
..........................X+++++++++++++++......................................
| 7 |(cur_2_2)
..............................X+++++++++++++++..................................
| 8 |UNUSED
..................................++++++++++++++++..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(cur_2_1)
................................................................++X+++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  4 
Total count of unique Product Terms  =  4 
Total Product Terms to be assigned   =  4 
Max Product Terms used / available   =   4 /  80   = 5.1  %


Control Signals for Logic Block L
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : GND
RESET       : AH : fireclr_2.CMB 
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block L
                 ____________________________________________
                 |   |> not used:691                    |   |                 
                 |   |= >cur_2_3D.CMB                   |   |                 
                 |   |> not used:693                    |   |                 
                 |   |= >cur_2_1D.CMB                   |   |                 
                 |   |> not used:695                    | 91|= (cur_2_0)      
                 |   |> not used:696                    |   |                 
                 |   |> not used:697     not used:1063 >|   |                 
                 |   |= >fireclr_2.CMB                  |   |                 
                 |   |= >cur_2_0D.CMB                   | 92|* not used       
                 |   |= >cur_2_2D.CMB                   |   |                 
                 |   |> not used:701     not used:1065 >|   |                 
                 |   |> not used:702                    |   |                 
                 |   |> not used:703                    | 93|* not used       
                 |   |> not used:704                    |   |                 
                 |   |> not used:705     not used:1067 >|   |                 
                 |   |> not used:706                    |   |                 
                 |   |> not used:707                    | 94|= (cur_2_3)      
                 |   |> not used:708                    |   |                 
                 |   |> not used:709         (cur_2_2) =|   |                 
                 |   |> not used:710                    |   |                 
                 |   |> not used:711                    | 95|* not used       
                 |   |> not used:712                    |   |                 
                 |   |> not used:713     not used:1071 >|   |                 
                 |   |> not used:714                    |   |                 
                 |   |> not used:715                    | 96|* not used       
                 |   |> not used:716                    |   |                 
                 |   |> not used:717     not used:1073 >|   |                 
                 |   |> not used:718                    |   |                 
                 |   |> not used:719                    | 97|* not used       
                 |   |> not used:720                    |   |                 
                 |   |> not used:721     not used:1075 >|   |                 
                 |   |> not used:722                    |   |                 
                 |   |> not used:723                    | 98|* not used       
                 |   |> not used:724                    |   |                 
                 |   |> not used:725         (cur_2_1) =|   |                 
                 |   |> not used:726                    |   |                 
                 |   |> not used:727                    |   |                 
                 |   |> not used:728                    |   |                 
                 |   |> not used:729                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    2  |    8  |
                 | Buried Macrocells  |    2  |    8  |
                 | PIM Input Connects |    5  |   36  |
                 ______________________________________
                                           9  /   52   = 17  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK M PLACEMENT   (14:46:11)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(cur_3_3D)
XXXXXX++XX++++++................................................................
| 1 |(clr_3_0D)
......XX++++XX++XX++++..........................................................
| 2 |(clr_7_4D)
..........XX++XX++++XX++++......................................................
| 3 |(match_0)
..............++++X+++++++++++..................................................
| 4 |(match_3)
..................+X++++++++++++++..............................................
| 5 |(cur_3_0D)
......................XXXXX+XXX+++++++..........................................
| 6 |(cur_3_1D)
..........................XX+++XXXXX++X+++......................................
| 7 |(cur_3_2D)
..............................XX++++XX++XX++XX..................................
| 8 |(match_4)
..................................+++++X++++++++++..............................
| 9 |(cur_0_3D)
......................................++++XX++X+XX++XX..........................
|10 |(cur_0_1D)
..........................................X++++X++XX+++XXX......................
|11 |(cur_3_0)
..............................................+++++++++++++X++..................
|12 |(clr_7_6D)
..................................................++++++++++XXXXXX..............
|13 |(cur_3_1)
......................................................X+++++++++++++++..........
|14 |(cur_3_2)
..........................................................X+++++++++++++++......
|15 |(cur_3_3)
................................................................++X+++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  16 
Total count of unique Product Terms  =  62 
Total Product Terms to be assigned   =  71 
Max Product Terms used / available   =  67 /  80   = 83.76 %


Control Signals for Logic Block M
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : GND
RESET       : AH : fireclr_3.CMB 
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block M
                 ____________________________________________
                 |   |= >clr_7_6.Q                      |   |                 
                 |   |= >init(3)                        |   |                 
                 |   |= >cur_3_3.Q                      |   |                 
                 |   |= >rand(1)                        |   |                 
                 |   |= >fireclr_3.CMB                  |103|= (cur_3_3D)     
                 |   |= >cur_6_3.Q                      |   |                 
                 |   |> not used:736        (clr_3_0D) =|   |                 
                 |   |= >cur_1_3.Q                      |   |                 
                 |   |= >init(2)                        |104|= (clr_7_4D)     
                 |   |= >init(0)                        |   |                 
                 |   |= >cur_0_0.Q           (match_0) =|   |                 
                 |   |= >cur_4_2.Q                      |   |                 
                 |   |= >cur_0_2.Q                      |105|= (match_3)      
                 |   |= >cur_4_3.Q                      |   |                 
                 |   |= >cur_6_0.Q          (cur_3_0D) =|   |                 
                 |   |= >cur_6_1.Q                      |   |                 
                 |   |= >cur_6_2.Q                      |106|= (cur_3_1D)     
                 |   |= >clr_3_0.Q                      |   |                 
                 |   |= >cur_1_1.Q          (cur_3_2D) =|   |                 
                 |   |> not used:749                    |   |                 
                 |   |= >cur_3_0.Q                      |107|= (match_4)      
                 |   |= >cur_0_3.Q                      |   |                 
                 |   |> not used:752        (cur_0_3D) =|   |                 
                 |   |= >cur_3_1.Q                      |   |                 
                 |   |= >cur_3_2.Q                      |108|= (cur_0_1D)     
                 |   |= >clr_7_4.Q                      |   |                 
                 |   |= >cur_3_2D.CMB        (cur_3_0) =|   |                 
                 |   |= >cur_0_1.Q                      |   |                 
                 |   |= >cur_3_3D.CMB                   |109|= (clr_7_6D)     
                 |   |= >init(1)                        |   |                 
                 |   |= >cur_4_1.Q           (cur_3_1) =|   |                 
                 |   |> not used:761                    |   |                 
                 |   |= >reinit                         |110|= (cur_3_2)      
                 |   |= >rand(0)                        |   |                 
                 |   |= >cur_4_0.Q           (cur_3_3) =|   |                 
                 |   |> not used:765                    |   |                 
                 |   |> not used:766                    |   |                 
                 |   |= >cur_3_1D.CMB                   |   |                 
                 |   |= >cur_3_0D.CMB                   |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    8  |    8  |
                 | Buried Macrocells  |    8  |    8  |
                 | PIM Input Connects |   33  |   36  |
                 ______________________________________
                                          49  /   52   = 94  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK N PLACEMENT   (14:46:11)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(clr_4_1D)
XXXXXX++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |(match_1)
..........X+++++++++++++++......................................................
| 3 |(cur_1_0)
..............X+++++++++++++++..................................................
| 4 |(cur_1_2)
..................X+++++++++++++++..............................................
| 5 |(cur_6_2D)
......................XXXXX+X+++++X+++..........................................
| 6 |(cur_6_0D)
..........................XX++X+XX++XX++++......................................
| 7 |(cur_8_0D)
..............................XX+++X++++XX++XX..................................
| 8 |(cur_8_2D)
..................................XX++XX++X+++++XX..............................
| 9 |(cur_1_3)
......................................+++++++++X++++++..........................
|10 |(cur_1_1)
..........................................+X++++++++++++++......................
|11 |(match_8)
..............................................X+++++++++++++++..................
|12 |(match_6)
..................................................X+++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(clr_3_6D)
................................................................XXXXXX++++++++++
________________________________________________________________________________

Total count of outputs placed        =  13 
Total count of unique Product Terms  =  43 
Total Product Terms to be assigned   =  47 
Max Product Terms used / available   =  43 /  80   = 53.76 %


Control Signals for Logic Block N
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : GND
RESET       : AH : fireclr_1.CMB 
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block N
                 ____________________________________________
                 |   |= >cur_8_3.Q                      |   |                 
                 |   |= >cur_1_0D.CMB                   |   |                 
                 |   |> not used:771                    |   |                 
                 |   |= >rand(1)                        |   |                 
                 |   |= >cur_7_2.Q                      |112|= (clr_4_1D)     
                 |   |= >cur_6_3.Q                      |   |                 
                 |   |= >cur_1_1D.CMB    not used:1095 >|   |                 
                 |   |= >cur_6_1.Q                      |   |                 
                 |   |= >cur_6_2.Q                      |113|= (match_1)      
                 |   |= >clr_3_6.Q                      |   |                 
                 |   |= >cur_8_2.Q           (cur_1_0) =|   |                 
                 |   |= >cur_8_1.Q                      |   |                 
                 |   |= >cur_1_2.Q                      |114|= (cur_1_2)      
                 |   |= >cur_1_2D.CMB                   |   |                 
                 |   |= >cur_7_0.Q          (cur_6_2D) =|   |                 
                 |   |= >cur_5_2.Q                      |   |                 
                 |   |= >cur_5_0.Q                      |115|= (cur_6_0D)     
                 |   |= >cur_1_3.Q                      |   |                 
                 |   |= >cur_1_1.Q          (cur_8_0D) =|   |                 
                 |   |= >init(2)                        |   |                 
                 |   |= >cur_3_0.Q                      |116|= (cur_8_2D)     
                 |   |= >cur_1_0.Q                      |   |                 
                 |   |= >cur_8_0.Q           (cur_1_3) =|   |                 
                 |   |= >fireclr_1.CMB                  |   |                 
                 |   |= >cur_3_2.Q                      |117|= (cur_1_1)      
                 |   |> not used:794                    |   |                 
                 |   |> not used:795         (match_8) =|   |                 
                 |   |> not used:796                    |   |                 
                 |   |> not used:797                    |118|= (match_6)      
                 |   |> not used:798                    |   |                 
                 |   |> not used:799     not used:1107 >|   |                 
                 |   |> not used:800                    |   |                 
                 |   |= >reinit                         |119|* not used       
                 |   |= >cur_1_3D.CMB                   |   |                 
                 |   |= >cur_6_0.Q          (clr_3_6D) =|   |                 
                 |   |> not used:804                    |   |                 
                 |   |= >init(0)                        |   |                 
                 |   |= >clr_4_1.Q                      |   |                 
                 |   |> not used:807                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    7  |    8  |
                 | Buried Macrocells  |    6  |    8  |
                 | PIM Input Connects |   29  |   36  |
                 ______________________________________
                                          42  /   52   = 80  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK O PLACEMENT   (14:46:11)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(cur_1_1D)
XXXXXXXX++++++++................................................................
| 1 |(cur_2_0D)
......++XX+XXX+X++X+++..........................................................
| 2 |(cur_0_0)
..........X+++++++++++++++......................................................
| 3 |(cur_0_3)
..............X+++++++++++++++..................................................
| 4 |(cur_2_3D)
..................XXXXX+XX++++++++..............................................
| 5 |(cur_2_1D)
......................XX++X+XX++XX++++..........................................
| 6 |(cur_5_1D)
..........................XX++XX++++XX++XX......................................
| 7 |(cur_5_0D)
..............................X+++XX++XX++X+XX..................................
| 8 |UNUSED
..................................++++++++++++++++..............................
| 9 |(cur_2_2D)
......................................+++++X++XXXXXX++..........................
|10 |(clr_0_1D)
..........................................++++++++++XXXXXX......................
|11 |(cur_0_2)
..............................................+++++++++++++X++..................
|12 |(cur_0_1)
..................................................++++++++X+++++++..............
|13 |(match_2)
......................................................++++++++X+++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(clr_2_1D)
................................................................XXXXXX++++++++++
________________________________________________________________________________

Total count of outputs placed        =  14 
Total count of unique Product Terms  =  59 
Total Product Terms to be assigned   =  69 
Max Product Terms used / available   =  65 /  80   = 81.26 %


Control Signals for Logic Block O
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : GND
RESET       : AH : fireclr_0.CMB 
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block O
                 ____________________________________________
                 |   |= >cur_2_0.Q                      |   |                 
                 |   |= >init(3)                        |   |                 
                 |   |> not used:810                    |   |                 
                 |   |= >rand(1)                        |   |                 
                 |   |= >cur_0_2D.CMB                   |122|= (cur_1_1D)     
                 |   |= >cur_0_3D.CMB                   |   |                 
                 |   |= >cur_0_1D.CMB       (cur_2_0D) =|   |                 
                 |   |= >cur_5_3.Q                      |   |                 
                 |   |= >init(2)                        |123|= (cur_0_0)      
                 |   |= >clr_2_1.Q                      |   |                 
                 |   |= >cur_1_0.Q           (cur_0_3) =|   |                 
                 |   |= >cur_2_3.Q                      |   |                 
                 |   |= >init(0)                        |124|= (cur_2_3D)     
                 |   |= >cur_2_1.Q                      |   |                 
                 |   |= >cur_5_1.Q          (cur_2_1D) =|   |                 
                 |   |= >cur_5_2.Q                      |   |                 
                 |   |= >cur_5_0.Q                      |125|= (cur_5_1D)     
                 |   |= >cur_1_3.Q                      |   |                 
                 |   |= >cur_1_1.Q          (cur_5_0D) =|   |                 
                 |   |> not used:827                    |   |                 
                 |   |= >cur_0_1.Q                      |126|* not used       
                 |   |= >init(1)                        |   |                 
                 |   |= >cur_8_0.Q          (cur_2_2D) =|   |                 
                 |   |= >cur_1_2.Q                      |   |                 
                 |   |= >cur_8_1.Q                      |127|= (clr_0_1D)     
                 |   |> not used:833                    |   |                 
                 |   |= >fireclr_0.CMB       (cur_0_2) =|   |                 
                 |   |> not used:835                    |   |                 
                 |   |= >cur_2_2.Q                      |128|= (cur_0_1)      
                 |   |> not used:837                    |   |                 
                 |   |= >cur_4_1.Q           (match_2) =|   |                 
                 |   |= >clr_0_1.Q                      |   |                 
                 |   |= >reinit                         |129|* not used       
                 |   |= >rand(0)                        |   |                 
                 |   |= >cur_4_0.Q          (clr_2_1D) =|   |                 
                 |   |> not used:843                    |   |                 
                 |   |= >cur_0_0D.CMB                   |   |                 
                 |   |> not used:845                    |   |                 
                 |   |> not used:846                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    6  |    8  |
                 | Buried Macrocells  |    8  |    8  |
                 | PIM Input Connects |   31  |   36  |
                 ______________________________________
                                          45  /   52   = 86  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

LOGIC BLOCK P PLACEMENT   (14:46:11)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(clr_8_7)
++X+++++++++++++................................................................
| 1 |(clr_7_6)
......X+++++++++++++++..........................................................
| 2 |(clr_6_7)
..........X+++++++++++++++......................................................
| 3 |(clr_5_4)
..............X+++++++++++++++..................................................
| 4 |(clr_4_7)
..................X+++++++++++++++..............................................
| 5 |(clr_4_3)
......................X+++++++++++++++..........................................
| 6 |(clr_3_6)
..........................X+++++++++++++++......................................
| 7 |(clr_7_8)
..............................X+++++++++++++++..................................
| 8 |(clr_4_1)
..................................X+++++++++++++++..............................
| 9 |(clr_4_5)
......................................X+++++++++++++++..........................
|10 |(clr_5_2)
..........................................X+++++++++++++++......................
|11 |(clr_5_8)
..............................................X+++++++++++++++..................
|12 |(clr_6_3)
..................................................X+++++++++++++++..............
|13 |(clr_7_4)
......................................................X+++++++++++++++..........
|14 |[i/p]
..........................................................++++++++++++++++......
|15 |(clr_8_5)
................................................................++X+++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  15 
Total count of unique Product Terms  =  15 
Total Product Terms to be assigned   =  15 
Max Product Terms used / available   =  15 /  80   = 18.76 %


Control Signals for Logic Block P
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
CLK PT      : AH : <not used>
PRESET      : AH : GND
RESET       : AH : GND
OE 0        : AH : <not used>
OE 1        : AH : <not used>
OE 2        : AH : <not used>
OE 3        : AH : <not used>



                              Logic Block P
                 ____________________________________________
                 |   |> not used:847                    |   |                 
                 |   |= >clr_6_7D.CMB                   |   |                 
                 |   |= >clr_4_7D.CMB                   |   |                 
                 |   |> not used:850                    |   |                 
                 |   |= >clr_3_6D.CMB                   |131|= (clr_8_7)      
                 |   |> not used:852                    |   |                 
                 |   |= >clr_7_4D.CMB        (clr_7_6) =|   |                 
                 |   |> not used:854                    |   |                 
                 |   |= >clr_5_8D.CMB                   |132|= (clr_6_7)      
                 |   |= >clr_7_6D.CMB                   |   |                 
                 |   |> not used:857         (clr_5_4) =|   |                 
                 |   |= >clr_4_3D.CMB                   |   |                 
                 |   |= >clr_5_2D.CMB                   |133|= (clr_4_7)      
                 |   |= >clr_4_5D.CMB                   |   |                 
                 |   |> not used:861         (clr_4_3) =|   |                 
                 |   |= >clr_4_1D.CMB                   |   |                 
                 |   |> not used:863                    |134|= (clr_3_6)      
                 |   |> not used:864                    |   |                 
                 |   |= >clr_8_7D.CMB        (clr_7_8) =|   |                 
                 |   |> not used:866                    |   |                 
                 |   |= >clr_6_3D.CMB                   |135|= (clr_4_1)      
                 |   |> not used:868                    |   |                 
                 |   |= >clr_5_4D.CMB        (clr_4_5) =|   |                 
                 |   |> not used:870                    |   |                 
                 |   |= >clr_8_5D.CMB                   |136|= (clr_5_2)      
                 |   |> not used:872                    |   |                 
                 |   |> not used:873         (clr_5_8) =|   |                 
                 |   |> not used:874                    |   |                 
                 |   |> not used:875                    |137|= (clr_6_3)      
                 |   |> not used:876                    |   |                 
                 |   |> not used:877         (clr_7_4) =|   |                 
                 |   |> not used:878                    |   |                 
                 |   |> not used:879                    |138|= rand(0)        
                 |   |> not used:880                    |   |                 
                 |   |> not used:881         (clr_8_5) =|   |                 
                 |   |= >clr_7_8D.CMB                   |   |                 
                 |   |> not used:883                    |   |                 
                 |   |> not used:884                    |   |                 
                 |   |> not used:885                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    8  |    8  |
                 | Buried Macrocells  |    8  |    8  |
                 | PIM Input Connects |   15  |   36  |
                 ______________________________________
                                          31  /   52   = 59  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

PINOUT INFORMATION   (14:46:11)


Device:  CY37256P160
Package: CY37256P160-83AC

                  1  :  GND
                  2  :  (clr_5_8D)
                  3  :  init(1)
                  4  :  Not Used
                  5  :  (fireclr_7)
                  6  :  (clr_3_0)
                  7  :  Not Used
                  8  :  Not Used
                  9  :  Not Used
                 10  :  GND
                 11  :  (cur_7_0D)
                 12  :  Not Used
                 13  :  (cur_6_1D)
                 14  :  (cur_5_3D)
                 15  :  Not Used
                 16  :  (cur_8_1D)
                 17  :  (cur_4_3D)
                 18  :  Not Used
                 19  :  clk
                 20  :  VCC
                 21  :  GND
                 22  :  init(3)
                 23  :  (clr_1_2D)
                 24  :  Not Used
                 25  :  Not Used
                 26  :  (clr_0_1)
                 27  :  (clr_0_3)
                 28  :  Not Used
                 29  :  Not Used
                 30  :  Not Used
                 31  :  GND
                 32  :  (cur_7_2D)
                 33  :  (clr_1_2)
                 34  :  (clr_8_5D)
                 35  :  (clr_2_5D)
                 36  :  (clr_4_7D)
                 37  :  (fireclr_4)
                 38  :  (clr_1_0)
                 39  :  (match_5)
                 40  :  VCC
                 41  :  GND
                 42  :  (clr_1_0D)
                 43  :  Not Used
                 44  :  (cur_8_1)
                 45  :  (cur_1_2D)
                 46  :  (cur_0_2D)
                 47  :  reinit
                 48  :  (cur_8_2)
                 49  :  (cur_1_0D)
                 50  :  GND
                 51  :  (clr_5_4D)
                 52  :  Not Used
                 53  :  (fireclr_0)
                 54  :  (clr_0_3D)
                 55  :  (clr_3_4D)
                 56  :  (cur_7_3)
                 57  :  (cur_7_0)
                 58  :  Not Used
                 59  :  Not Used
                 60  :  VCC
                 61  :  GND
                 62  :  VCC
                 63  :  (fireclr_6)
                 64  :  Not Used
                 65  :  Not Used
                 66  :  (cur_6_3)
                 67  :  (cur_6_2)
                 68  :  Not Used
                 69  :  Not Used
                 70  :  Not Used
                 71  :  GND
                 72  :  (cur_5_0)
                 73  :  Not Used
                 74  :  Not Used
                 75  :  (cur_5_3)
                 76  :  Not Used
                 77  :  Not Used
                 78  :  Not Used
                 79  :  Not Used
                 80  :  VCC
                 81  :  GND
                 82  :  (cur_4_0)
                 83  :  Not Used
                 84  :  Not Used
                 85  :  (cur_4_3)
                 86  :  Not Used
                 87  :  rand(1)
                 88  :  Not Used
                 89  :  Not Used
                 90  :  GND
                 91  :  (cur_2_0)
                 92  :  Not Used
                 93  :  Not Used
                 94  :  (cur_2_3)
                 95  :  Not Used
                 96  :  Not Used
                 97  :  Not Used
                 98  :  Not Used
                 99  :  init(2)
                100  :  VCC
                101  :  GND
                102  :  init(0)
                103  :  (cur_3_3D)
                104  :  (clr_7_4D)
                105  :  (match_3)
                106  :  (cur_3_1D)
                107  :  (match_4)
                108  :  (cur_0_1D)
                109  :  (clr_7_6D)
                110  :  (cur_3_2)
                111  :  GND
                112  :  (clr_4_1D)
                113  :  (match_1)
                114  :  (cur_1_2)
                115  :  (cur_6_0D)
                116  :  (cur_8_2D)
                117  :  (cur_1_1)
                118  :  (match_6)
                119  :  Not Used
                120  :  VCC
                121  :  GND
                122  :  (cur_1_1D)
                123  :  (cur_0_0)
                124  :  (cur_2_3D)
                125  :  (cur_5_1D)
                126  :  Not Used
                127  :  (clr_0_1D)
                128  :  (cur_0_1)
                129  :  Not Used
                130  :  GND
                131  :  (clr_8_7)
                132  :  (clr_6_7)
                133  :  (clr_4_7)
                134  :  (clr_3_6)
                135  :  (clr_4_1)
                136  :  (clr_5_2)
                137  :  (clr_6_3)
                138  :  rand(0)
                139  :  Not Used
                140  :  VCC
                141  :  GND
                142  :  VCC
                143  :  solved
                144  :  Not Used
                145  :  Not Used
                146  :  Not Used
                147  :  Not Used
                148  :  Not Used
                149  :  Not Used
                150  :  Not Used
                151  :  GND
                152  :  Not Used
                153  :  Not Used
                154  :  Not Used
                155  :  Not Used
                156  :  Not Used
                157  :  Not Used
                158  :  Not Used
                159  :  Not Used
                160  :  VCC

----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

RESOURCE UTILIZATION (14:46:11)



  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    0  |    1  |
                 | Clock/Inputs       |    4  |    4  |
                 | I/O Macrocells     |   73  |  128  |
                 | Buried Macrocells  |   70  |  128  |
                 | PIM Input Connects |  285  |  624  |
                 ______________________________________
                                         432  /  885   = 48  %



                                      Required     Max (Available)
          CLOCK/LATCH ENABLE signals     1           20
          Input REG/LATCH signals        0          133
          Input PIN signals              4            5
          Input PINs using I/O cells     4            4
          Output PIN signals            69          124


          Total PIN signals             77          133
          Macrocells Used              139          256
          Unique Product Terms         428         1280



----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

PRESET/RESET AND OUTPUT ENABLE COMBINATIONS

PRESET: NONE-COMBINATORIAL
RESET : NONE-COMBINATORIAL
CLOCK PT : NULL
Total unique inputs =  76 
count of output equations =  79 
==>OE: GND or VCC
   count of OE equations =  79 


PRESET: GND
RESET : GND
CLOCK PT : NULL
Used by Logic Blocks: NONE
Total unique inputs =  24 
count of output equations =  24 
==>OE: GND or VCC
   count of OE equations =  24 


PRESET: GND
RESET : fireclr_0.CMB 
CLOCK PT : NULL
Used by Logic Blocks: NONE
Total unique inputs =  5 
count of output equations =  4 
==>OE: GND or VCC
   count of OE equations =  4 


PRESET: GND
RESET : fireclr_1.CMB 
CLOCK PT : NULL
Used by Logic Blocks: NONE
Total unique inputs =  5 
count of output equations =  4 
==>OE: GND or VCC
   count of OE equations =  4 


PRESET: GND
RESET : fireclr_3.CMB 
CLOCK PT : NULL
Used by Logic Blocks: NONE
Total unique inputs =  5 
count of output equations =  4 
==>OE: GND or VCC
   count of OE equations =  4 


PRESET: GND
RESET : fireclr_2.CMB 
CLOCK PT : NULL
Used by Logic Blocks: NONE
Total unique inputs =  5 
count of output equations =  4 
==>OE: GND or VCC
   count of OE equations =  4 


PRESET: GND
RESET : fireclr_4.CMB 
CLOCK PT : NULL
Used by Logic Blocks: NONE
Total unique inputs =  5 
count of output equations =  4 
==>OE: GND or VCC
   count of OE equations =  4 


PRESET: GND
RESET : fireclr_5.CMB 
CLOCK PT : NULL
Used by Logic Blocks: NONE
Total unique inputs =  5 
count of output equations =  4 
==>OE: GND or VCC
   count of OE equations =  4 


PRESET: GND
RESET : fireclr_6.CMB 
CLOCK PT : NULL
Used by Logic Blocks: NONE
Total unique inputs =  5 
count of output equations =  4 
==>OE: GND or VCC
   count of OE equations =  4 


PRESET: GND
RESET : fireclr_7.CMB 
CLOCK PT : NULL
Used by Logic Blocks: NONE
Total unique inputs =  5 
count of output equations =  4 
==>OE: GND or VCC
   count of OE equations =  4 


PRESET: GND
RESET : fireclr_8.CMB 
CLOCK PT : NULL
Used by Logic Blocks: NONE
Total unique inputs =  5 
count of output equations =  4 
==>OE: GND or VCC
   count of OE equations =  4 

----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

JEDEC ASSEMBLE             (14:46:11)

Messages:
  Information: Processing JEDEC for Logic Block 1.
  Information: Processing JEDEC for Logic Block 2.
  Information: Processing JEDEC for Logic Block 3.
  Information: Processing JEDEC for Logic Block 4.
  Information: Processing JEDEC for Logic Block 5.
  Information: Processing JEDEC for Logic Block 6.
  Information: Processing JEDEC for Logic Block 7.
  Information: Processing JEDEC for Logic Block 8.
  Information: Processing JEDEC for Logic Block 9.
  Information: Processing JEDEC for Logic Block 10.
  Information: Processing JEDEC for Logic Block 11.
  Information: Processing JEDEC for Logic Block 12.
  Information: Processing JEDEC for Logic Block 13.
  Information: Processing JEDEC for Logic Block 14.
  Information: Processing JEDEC for Logic Block 15.
  Information: Processing JEDEC for Logic Block 16.
  Information: JEDEC output file 'p3x3.jed' created.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 14:46:11
----------------------------------------------------------------------------
PLD Compiler Software:        C37KFIT.EXE    21/SEP/1998  [v4.02 ] 5.1 IR 14

TIMING PATH ANALYSIS       (14:46:11) using Package: CY37256P160-83AC

Messages:

----------------------------------------------------------------------------
Signal Name | Delay Type  |   tmax   | Path Description
----------------------------------------------------------------------------
reg::(clr_3_0)[6]
inp::reinit
---->clr_3_0D
              tS              17.0 ns    2 passes
inp::cur_0_0.Q
---->clr_3_0D
              tSCS            23.0 ns    2 passes
out::clr_3_0
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_0_1)[26]
inp::reinit
---->clr_0_1D
              tS              17.0 ns    2 passes
inp::cur_1_0.Q
---->clr_0_1D
              tSCS            23.0 ns    2 passes
out::clr_0_1
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_0_3)[27]
inp::reinit
---->clr_0_3D
              tS              17.0 ns    2 passes
inp::cur_3_0.Q
---->clr_0_3D
              tSCS            23.0 ns    2 passes
out::clr_0_3
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_1_2)[33]
inp::reinit
---->clr_1_2D
              tS              17.0 ns    2 passes
inp::cur_2_0.Q
---->clr_1_2D
              tSCS            23.0 ns    2 passes
out::clr_1_2
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_1_0)[38]
inp::reinit
---->clr_1_0D
              tS              17.0 ns    2 passes
inp::cur_0_0.Q
---->clr_1_0D
              tSCS            23.0 ns    2 passes
out::clr_1_0
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_8_1)[44]
inp::reinit
---->cur_8_1D
              tS              17.0 ns    2 passes
inp::cur_8_3.Q
---->cur_8_1D
              tSCS            23.0 ns    2 passes
inp::clr_8_5.Q
---->fireclr_8
              tRO             35.0 ns    2 passes
out::cur_8_1
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_8_2)[48]
inp::init(2)
---->cur_8_2D
              tS              19.0 ns    2 passes
inp::cur_8_3.Q
---->cur_8_2D
              tSCS            23.0 ns    2 passes
inp::clr_8_5.Q
---->fireclr_8
              tRO             35.0 ns    2 passes
out::cur_8_2
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_7_3)[56]
inp::init(3)
---->cur_7_3D
              tS              19.0 ns    2 passes
inp::cur_7_0.Q
---->cur_7_3D
              tSCS            23.0 ns    2 passes
inp::clr_7_4.Q
---->fireclr_7
              tRO             35.0 ns    2 passes
out::cur_7_3
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_7_0)[57]
inp::init(0)
---->cur_7_0D
              tS              19.0 ns    2 passes
inp::cur_7_0.Q
---->cur_7_0D
              tSCS            23.0 ns    2 passes
inp::clr_7_4.Q
---->fireclr_7
              tRO             35.0 ns    2 passes
out::cur_7_0
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_6_3)[66]
inp::init(3)
---->cur_6_3D
              tS              19.0 ns    2 passes
inp::cur_6_0.Q
---->cur_6_3D
              tSCS            23.0 ns    2 passes
inp::clr_6_3.Q
---->fireclr_6
              tRO             35.0 ns    2 passes
out::cur_6_3
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_6_2)[67]
inp::init(2)
---->cur_6_2D
              tS              19.0 ns    2 passes
inp::cur_6_0.Q
---->cur_6_2D
              tSCS            23.0 ns    2 passes
inp::clr_6_3.Q
---->fireclr_6
              tRO             35.0 ns    2 passes
out::cur_6_2
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_5_0)[72]
inp::init(0)
---->cur_5_0D
              tS              19.0 ns    2 passes
inp::cur_5_0.Q
---->cur_5_0D
              tSCS            23.0 ns    2 passes
inp::clr_5_2.Q
---->fireclr_5
              tRO             35.0 ns    2 passes
out::cur_5_0
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_5_3)[75]
inp::init(3)
---->cur_5_3D
              tS              19.0 ns    2 passes
inp::cur_5_0.Q
---->cur_5_3D
              tSCS            23.0 ns    2 passes
inp::clr_5_2.Q
---->fireclr_5
              tRO             35.0 ns    2 passes
out::cur_5_3
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_4_0)[82]
inp::init(0)
---->cur_4_0D
              tS              19.0 ns    2 passes
inp::cur_4_0.Q
---->cur_4_0D
              tSCS            23.0 ns    2 passes
inp::clr_4_1.Q
---->fireclr_4
              tRO             35.0 ns    2 passes
out::cur_4_0
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_4_3)[85]
inp::init(3)
---->cur_4_3D
              tS              19.0 ns    2 passes
inp::cur_4_0.Q
---->cur_4_3D
              tSCS            23.0 ns    2 passes
inp::clr_4_1.Q
---->fireclr_4
              tRO             35.0 ns    2 passes
out::cur_4_3
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_2_0)[91]
inp::init(0)
---->cur_2_0D
              tS              19.0 ns    2 passes
inp::cur_2_0.Q
---->cur_2_0D
              tSCS            23.0 ns    2 passes
inp::clr_2_1.Q
---->fireclr_2
              tRO             35.0 ns    2 passes
out::cur_2_0
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_2_3)[94]
inp::init(3)
---->cur_2_3D
              tS              19.0 ns    2 passes
inp::cur_2_0.Q
---->cur_2_3D
              tSCS            23.0 ns    2 passes
inp::clr_2_1.Q
---->fireclr_2
              tRO             35.0 ns    2 passes
out::cur_2_3
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_3_2)[110]
inp::init(2)
---->cur_3_2D
              tS              19.0 ns    2 passes
inp::cur_3_0.Q
---->cur_3_2D
              tSCS            23.0 ns    2 passes
inp::clr_3_0.Q
---->fireclr_3
              tRO             35.0 ns    2 passes
out::cur_3_2
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_1_2)[114]
inp::init(2)
---->cur_1_2D
              tS              19.0 ns    2 passes
inp::cur_1_0.Q
---->cur_1_2D
              tSCS            23.0 ns    2 passes
inp::clr_1_0.Q
---->fireclr_1
              tRO             35.0 ns    2 passes
out::cur_1_2
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_1_1)[117]
inp::reinit
---->cur_1_1D
              tS              17.0 ns    2 passes
inp::cur_1_0.Q
---->cur_1_1D
              tSCS            23.0 ns    2 passes
inp::clr_1_0.Q
---->fireclr_1
              tRO             35.0 ns    2 passes
out::cur_1_1
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_0_0)[123]
inp::init(0)
---->cur_0_0D
              tS              19.0 ns    2 passes
inp::cur_1_0.Q
---->cur_0_0D
              tSCS            23.0 ns    2 passes
inp::clr_0_1.Q
---->fireclr_0
              tRO             35.0 ns    2 passes
out::cur_0_0
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_0_1)[128]
inp::reinit
---->cur_0_1D
              tS              17.0 ns    2 passes
inp::cur_1_1.Q
---->cur_0_1D
              tSCS            23.0 ns    2 passes
inp::clr_0_1.Q
---->fireclr_0
              tRO             35.0 ns    2 passes
out::cur_0_1
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_8_7)[131]
inp::reinit
---->clr_8_7D
              tS              17.0 ns    2 passes
inp::cur_7_0.Q
---->clr_8_7D
              tSCS            23.0 ns    2 passes
out::clr_8_7
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_6_7)[132]
inp::reinit
---->clr_6_7D
              tS              17.0 ns    2 passes
inp::cur_7_0.Q
---->clr_6_7D
              tSCS            23.0 ns    2 passes
out::clr_6_7
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_4_7)[133]
inp::reinit
---->clr_4_7D
              tS              17.0 ns    2 passes
inp::cur_7_0.Q
---->clr_4_7D
              tSCS            23.0 ns    2 passes
out::clr_4_7
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_3_6)[134]
inp::reinit
---->clr_3_6D
              tS              17.0 ns    2 passes
inp::cur_6_0.Q
---->clr_3_6D
              tSCS            23.0 ns    2 passes
out::clr_3_6
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_4_1)[135]
inp::reinit
---->clr_4_1D
              tS              17.0 ns    2 passes
inp::cur_1_0.Q
---->clr_4_1D
              tSCS            23.0 ns    2 passes
out::clr_4_1
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_5_2)[136]
inp::reinit
---->clr_5_2D
              tS              17.0 ns    2 passes
inp::cur_2_0.Q
---->clr_5_2D
              tSCS            23.0 ns    2 passes
out::clr_5_2
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_6_3)[137]
inp::reinit
---->clr_6_3D
              tS              17.0 ns    2 passes
inp::cur_3_0.Q
---->clr_6_3D
              tSCS            23.0 ns    2 passes
out::clr_6_3
              tCO             8.0 ns   
----------------------------------------------------------------------------
cmb::solved[143]
inp::cur_0_0.Q
---->match_0
              tCO             30.0 ns    2 passes
----------------------------------------------------------------------------
reg::(clr_2_1)[955]
inp::reinit
---->clr_2_1D
              tS              17.0 ns    2 passes
inp::cur_1_0.Q
---->clr_2_1D
              tSCS            23.0 ns    2 passes
out::clr_2_1
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_3_4)[957]
inp::reinit
---->clr_3_4D
              tS              17.0 ns    2 passes
inp::cur_4_0.Q
---->clr_3_4D
              tSCS            23.0 ns    2 passes
out::clr_3_4
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_2_5)[959]
inp::reinit
---->clr_2_5D
              tS              17.0 ns    2 passes
inp::cur_5_0.Q
---->clr_2_5D
              tSCS            23.0 ns    2 passes
out::clr_2_5
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_1_4)[979]
inp::reinit
---->clr_1_4D
              tS              17.0 ns    2 passes
inp::cur_4_0.Q
---->clr_1_4D
              tSCS            23.0 ns    2 passes
out::clr_1_4
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_8_0)[985]
inp::init(0)
---->cur_8_0D
              tS              19.0 ns    2 passes
inp::cur_5_0.Q
---->cur_8_0D
              tSCS            23.0 ns    2 passes
inp::clr_8_5.Q
---->fireclr_8
              tRO             35.0 ns    2 passes
out::cur_8_0
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_8_3)[987]
inp::init(3)
---->cur_8_3D
              tS              19.0 ns    2 passes
inp::cur_8_3.Q
---->cur_8_3D
              tSCS            23.0 ns    2 passes
inp::clr_8_5.Q
---->fireclr_8
              tRO             35.0 ns    2 passes
out::cur_8_3
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_7_2)[1001]
inp::init(2)
---->cur_7_2D
              tS              19.0 ns    2 passes
inp::cur_7_0.Q
---->cur_7_2D
              tSCS            23.0 ns    2 passes
inp::clr_7_4.Q
---->fireclr_7
              tRO             35.0 ns    2 passes
out::cur_7_2
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_7_1)[1009]
inp::reinit
---->cur_7_1D
              tS              17.0 ns    2 passes
inp::cur_7_0.Q
---->cur_7_1D
              tSCS            23.0 ns    2 passes
inp::clr_7_4.Q
---->fireclr_7
              tRO             35.0 ns    2 passes
out::cur_7_1
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_6_1)[1021]
inp::reinit
---->cur_6_1D
              tS              17.0 ns    2 passes
inp::cur_6_0.Q
---->cur_6_1D
              tSCS            23.0 ns    2 passes
inp::clr_6_3.Q
---->fireclr_6
              tRO             35.0 ns    2 passes
out::cur_6_1
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_6_0)[1029]
inp::init(0)
---->cur_6_0D
              tS              19.0 ns    2 passes
inp::cur_6_0.Q
---->cur_6_0D
              tSCS            23.0 ns    2 passes
inp::clr_6_3.Q
---->fireclr_6
              tRO             35.0 ns    2 passes
out::cur_6_0
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_5_2)[1037]
inp::init(2)
---->cur_5_2D
              tS              19.0 ns    2 passes
inp::cur_5_0.Q
---->cur_5_2D
              tSCS            23.0 ns    2 passes
inp::clr_5_2.Q
---->fireclr_5
              tRO             35.0 ns    2 passes
out::cur_5_2
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_5_1)[1045]
inp::reinit
---->cur_5_1D
              tS              17.0 ns    2 passes
inp::cur_5_0.Q
---->cur_5_1D
              tSCS            23.0 ns    2 passes
inp::clr_5_2.Q
---->fireclr_5
              tRO             35.0 ns    2 passes
out::cur_5_1
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_4_2)[1053]
inp::init(2)
---->cur_4_2D
              tS              19.0 ns    2 passes
inp::cur_4_0.Q
---->cur_4_2D
              tSCS            23.0 ns    2 passes
inp::clr_4_1.Q
---->fireclr_4
              tRO             35.0 ns    2 passes
out::cur_4_2
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_4_1)[1061]
inp::reinit
---->cur_4_1D
              tS              17.0 ns    2 passes
inp::cur_4_0.Q
---->cur_4_1D
              tSCS            23.0 ns    2 passes
inp::clr_4_1.Q
---->fireclr_4
              tRO             35.0 ns    2 passes
out::cur_4_1
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_2_2)[1069]
inp::init(2)
---->cur_2_2D
              tS              19.0 ns    2 passes
inp::cur_2_0.Q
---->cur_2_2D
              tSCS            23.0 ns    2 passes
inp::clr_2_1.Q
---->fireclr_2
              tRO             35.0 ns    2 passes
out::cur_2_2
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_2_1)[1077]
inp::reinit
---->cur_2_1D
              tS              17.0 ns    2 passes
inp::cur_2_0.Q
---->cur_2_1D
              tSCS            23.0 ns    2 passes
inp::clr_2_1.Q
---->fireclr_2
              tRO             35.0 ns    2 passes
out::cur_2_1
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_3_0)[1089]
inp::init(0)
---->cur_3_0D
              tS              19.0 ns    2 passes
inp::cur_3_0.Q
---->cur_3_0D
              tSCS            23.0 ns    2 passes
inp::clr_3_0.Q
---->fireclr_3
              tRO             35.0 ns    2 passes
out::cur_3_0
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_3_1)[1091]
inp::reinit
---->cur_3_1D
              tS              17.0 ns    2 passes
inp::cur_3_0.Q
---->cur_3_1D
              tSCS            23.0 ns    2 passes
inp::clr_3_0.Q
---->fireclr_3
              tRO             35.0 ns    2 passes
out::cur_3_1
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_3_3)[1093]
inp::init(3)
---->cur_3_3D
              tS              19.0 ns    2 passes
inp::cur_3_0.Q
---->cur_3_3D
              tSCS            23.0 ns    2 passes
inp::clr_3_0.Q
---->fireclr_3
              tRO             35.0 ns    2 passes
out::cur_3_3
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_1_0)[1097]
inp::init(0)
---->cur_1_0D
              tS              19.0 ns    2 passes
inp::cur_1_0.Q
---->cur_1_0D
              tSCS            23.0 ns    2 passes
inp::clr_1_0.Q
---->fireclr_1
              tRO             35.0 ns    2 passes
out::cur_1_0
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_1_3)[1103]
inp::init(3)
---->cur_1_3D
              tS              19.0 ns    2 passes
inp::cur_1_0.Q
---->cur_1_3D
              tSCS            23.0 ns    2 passes
inp::clr_1_0.Q
---->fireclr_1
              tRO             35.0 ns    2 passes
out::cur_1_3
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_0_3)[1113]
inp::init(3)
---->cur_0_3D
              tS              19.0 ns    2 passes
inp::cur_1_3.Q
---->cur_0_3D
              tSCS            23.0 ns    2 passes
inp::clr_0_1.Q
---->fireclr_0
              tRO             35.0 ns    2 passes
out::cur_0_3
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(cur_0_2)[1121]
inp::init(2)
---->cur_0_2D
              tS              19.0 ns    2 passes
inp::cur_1_2.Q
---->cur_0_2D
              tSCS            23.0 ns    2 passes
inp::clr_0_1.Q
---->fireclr_0
              tRO             35.0 ns    2 passes
out::cur_0_2
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_7_6)[1127]
inp::reinit
---->clr_7_6D
              tS              17.0 ns    2 passes
inp::cur_6_0.Q
---->clr_7_6D
              tSCS            23.0 ns    2 passes
out::clr_7_6
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_5_4)[1129]
inp::reinit
---->clr_5_4D
              tS              17.0 ns    2 passes
inp::cur_4_0.Q
---->clr_5_4D
              tSCS            23.0 ns    2 passes
out::clr_5_4
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_4_3)[1131]
inp::reinit
---->clr_4_3D
              tS              17.0 ns    2 passes
inp::cur_3_0.Q
---->clr_4_3D
              tSCS            23.0 ns    2 passes
out::clr_4_3
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_7_8)[1133]
inp::reinit
---->clr_7_8D
              tS              17.0 ns    2 passes
inp::cur_8_3.Q
---->clr_7_8D
              tSCS            23.0 ns    2 passes
out::clr_7_8
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_4_5)[1135]
inp::reinit
---->clr_4_5D
              tS              17.0 ns    2 passes
inp::cur_5_0.Q
---->clr_4_5D
              tSCS            23.0 ns    2 passes
out::clr_4_5
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_5_8)[1137]
inp::reinit
---->clr_5_8D
              tS              17.0 ns    2 passes
inp::cur_8_3.Q
---->clr_5_8D
              tSCS            23.0 ns    2 passes
out::clr_5_8
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_7_4)[1139]
inp::reinit
---->clr_7_4D
              tS              17.0 ns    2 passes
inp::cur_4_0.Q
---->clr_7_4D
              tSCS            23.0 ns    2 passes
out::clr_7_4
              tCO             8.0 ns   
----------------------------------------------------------------------------
reg::(clr_8_5)[1141]
inp::reinit
---->clr_8_5D
              tS              17.0 ns    2 passes
inp::cur_5_0.Q
---->clr_8_5D
              tSCS            23.0 ns    2 passes
out::clr_8_5
              tCO             8.0 ns   
----------------------------------------------------------------------------

Worst Case Path Summary
-----------------------

                     tS = 19.0 ns for cur_8_2.D
                   tSCS = 23.0 ns for clr_3_0.D
                    tCO = 30.0 ns for solved
                    tRO = 35.0 ns for cur_8_1.AR



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
