# CA-2020-Project1
Pipelined CPU using verilog
