Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Aug 14 00:18:03 2025
| Host         : cadence34 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  438         
SYNTH-10   Warning           Wide multiplier              9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (436)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (765)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (436)
--------------------------
 There are 436 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (765)
--------------------------------------------------
 There are 765 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  779          inf        0.000                      0                  779           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           779 Endpoints
Min Delay           779 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_vga_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.578ns  (logic 10.041ns (48.795%)  route 10.537ns (51.205%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE                         0.000     0.000 r  u_top_vga/u_vga_timing/hcount_reg[3]/C
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_top_vga/u_vga_timing/hcount_reg[3]/Q
                         net (fo=33, routed)          1.365     1.784    u_top_vga/u_vga_timing/Q[2]
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.325     2.109 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_13/O
                         net (fo=6, routed)           0.625     2.734    u_top_vga/u_vga_timing/rgb_nxt5__5_i_13_n_0
    SLICE_X11Y7          LUT5 (Prop_lut5_I2_O)        0.354     3.088 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_12/O
                         net (fo=2, routed)           0.310     3.398    u_top_vga/u_vga_timing/rgb_nxt5__5_i_12_n_0
    SLICE_X11Y6          LUT3 (Prop_lut3_I2_O)        0.326     3.724 r  u_top_vga/u_vga_timing/rgb_nxt5__5_i_1/O
                         net (fo=54, routed)          1.859     5.583    u_top_vga/u_draw_bg/rgb_nxt5__6_3[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.619 r  u_top_vga/u_draw_bg/rgb_nxt5__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.621    u_top_vga/u_draw_bg/rgb_nxt5__6_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.139 r  u_top_vga/u_draw_bg/rgb_nxt5__7/P[0]
                         net (fo=2, routed)           1.027    12.166    u_top_vga/u_draw_bg/rgb_nxt5__7_n_105
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124    12.290 r  u_top_vga/u_draw_bg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.290    u_top_vga/u_draw_bg/i__carry_i_3__1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.823 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.823    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.138 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0/O[3]
                         net (fo=2, routed)           1.082    14.220    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I0_O)        0.333    14.553 r  u_top_vga/u_draw_bg/i___0_carry__5_i_4__0/O
                         net (fo=2, routed)           0.839    15.392    u_top_vga/u_draw_bg/i___0_carry__5_i_4__0_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.332    15.724 r  u_top_vga/u_draw_bg/i___0_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    15.724    u_top_vga/u_draw_bg/i___0_carry__5_i_8__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.256 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.256    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.479 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__6/O[0]
                         net (fo=1, routed)           0.940    17.419    u_top_vga/u_draw_bg/rgb_nxt42_out[28]
    SLICE_X10Y11         LUT4 (Prop_lut4_I1_O)        0.299    17.718 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_39/O
                         net (fo=1, routed)           0.654    18.371    u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_39_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.124    18.495 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_20/O
                         net (fo=2, routed)           1.021    19.517    u_top_vga/u_vga_timing/vga_bg_out\\.rgb_reg[1]_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I3_O)        0.124    19.641 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_7/O
                         net (fo=3, routed)           0.813    20.454    u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_7_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    20.578 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    20.578    u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[1]_0
    SLICE_X8Y7           FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_vga_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.551ns  (logic 10.069ns (48.996%)  route 10.482ns (51.004%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE                         0.000     0.000 r  u_top_vga/u_vga_timing/hcount_reg[3]/C
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_top_vga/u_vga_timing/hcount_reg[3]/Q
                         net (fo=33, routed)          1.365     1.784    u_top_vga/u_vga_timing/Q[2]
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.325     2.109 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_13/O
                         net (fo=6, routed)           0.625     2.734    u_top_vga/u_vga_timing/rgb_nxt5__5_i_13_n_0
    SLICE_X11Y7          LUT5 (Prop_lut5_I2_O)        0.354     3.088 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_12/O
                         net (fo=2, routed)           0.310     3.398    u_top_vga/u_vga_timing/rgb_nxt5__5_i_12_n_0
    SLICE_X11Y6          LUT3 (Prop_lut3_I2_O)        0.326     3.724 r  u_top_vga/u_vga_timing/rgb_nxt5__5_i_1/O
                         net (fo=54, routed)          1.859     5.583    u_top_vga/u_draw_bg/rgb_nxt5__6_3[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.619 r  u_top_vga/u_draw_bg/rgb_nxt5__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.621    u_top_vga/u_draw_bg/rgb_nxt5__6_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.139 r  u_top_vga/u_draw_bg/rgb_nxt5__7/P[0]
                         net (fo=2, routed)           1.027    12.166    u_top_vga/u_draw_bg/rgb_nxt5__7_n_105
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124    12.290 r  u_top_vga/u_draw_bg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.290    u_top_vga/u_draw_bg/i__carry_i_3__1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.823 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.823    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.138 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0/O[3]
                         net (fo=2, routed)           1.082    14.220    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I0_O)        0.333    14.553 r  u_top_vga/u_draw_bg/i___0_carry__5_i_4__0/O
                         net (fo=2, routed)           0.839    15.392    u_top_vga/u_draw_bg/i___0_carry__5_i_4__0_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.332    15.724 r  u_top_vga/u_draw_bg/i___0_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    15.724    u_top_vga/u_draw_bg/i___0_carry__5_i_8__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.256 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.256    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.479 f  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__6/O[0]
                         net (fo=1, routed)           0.940    17.419    u_top_vga/u_draw_bg/rgb_nxt42_out[28]
    SLICE_X10Y11         LUT4 (Prop_lut4_I1_O)        0.299    17.718 f  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_39/O
                         net (fo=1, routed)           0.654    18.371    u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_39_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.124    18.495 f  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_20/O
                         net (fo=2, routed)           0.585    19.080    u_top_vga/u_draw_bg/rgb_nxt5__6_1
    SLICE_X10Y7          LUT6 (Prop_lut6_I1_O)        0.124    19.204 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[7]_i_3/O
                         net (fo=2, routed)           1.194    20.399    u_top_vga/u_vga_timing/vga_bg_out\\.rgb_reg[7]
    SLICE_X7Y9           LUT4 (Prop_lut4_I2_O)        0.152    20.551 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    20.551    u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[7]_0
    SLICE_X7Y9           FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_vga_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.358ns  (logic 10.041ns (49.323%)  route 10.317ns (50.677%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE                         0.000     0.000 r  u_top_vga/u_vga_timing/hcount_reg[3]/C
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_top_vga/u_vga_timing/hcount_reg[3]/Q
                         net (fo=33, routed)          1.365     1.784    u_top_vga/u_vga_timing/Q[2]
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.325     2.109 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_13/O
                         net (fo=6, routed)           0.625     2.734    u_top_vga/u_vga_timing/rgb_nxt5__5_i_13_n_0
    SLICE_X11Y7          LUT5 (Prop_lut5_I2_O)        0.354     3.088 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_12/O
                         net (fo=2, routed)           0.310     3.398    u_top_vga/u_vga_timing/rgb_nxt5__5_i_12_n_0
    SLICE_X11Y6          LUT3 (Prop_lut3_I2_O)        0.326     3.724 r  u_top_vga/u_vga_timing/rgb_nxt5__5_i_1/O
                         net (fo=54, routed)          1.859     5.583    u_top_vga/u_draw_bg/rgb_nxt5__6_3[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.619 r  u_top_vga/u_draw_bg/rgb_nxt5__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.621    u_top_vga/u_draw_bg/rgb_nxt5__6_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.139 r  u_top_vga/u_draw_bg/rgb_nxt5__7/P[0]
                         net (fo=2, routed)           1.027    12.166    u_top_vga/u_draw_bg/rgb_nxt5__7_n_105
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124    12.290 r  u_top_vga/u_draw_bg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.290    u_top_vga/u_draw_bg/i__carry_i_3__1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.823 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.823    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.138 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0/O[3]
                         net (fo=2, routed)           1.082    14.220    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I0_O)        0.333    14.553 r  u_top_vga/u_draw_bg/i___0_carry__5_i_4__0/O
                         net (fo=2, routed)           0.839    15.392    u_top_vga/u_draw_bg/i___0_carry__5_i_4__0_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.332    15.724 r  u_top_vga/u_draw_bg/i___0_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    15.724    u_top_vga/u_draw_bg/i___0_carry__5_i_8__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.256 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.256    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.479 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__6/O[0]
                         net (fo=1, routed)           0.940    17.419    u_top_vga/u_draw_bg/rgb_nxt42_out[28]
    SLICE_X10Y11         LUT4 (Prop_lut4_I1_O)        0.299    17.718 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_39/O
                         net (fo=1, routed)           0.654    18.371    u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_39_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.124    18.495 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_20/O
                         net (fo=2, routed)           1.021    19.517    u_top_vga/u_vga_timing/vga_bg_out\\.rgb_reg[1]_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I3_O)        0.124    19.641 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_7/O
                         net (fo=3, routed)           0.593    20.234    u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_7_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I2_O)        0.124    20.358 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    20.358    u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[5]_0
    SLICE_X9Y7           FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_vga_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.174ns  (logic 10.041ns (49.772%)  route 10.133ns (50.228%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE                         0.000     0.000 r  u_top_vga/u_vga_timing/hcount_reg[3]/C
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_top_vga/u_vga_timing/hcount_reg[3]/Q
                         net (fo=33, routed)          1.365     1.784    u_top_vga/u_vga_timing/Q[2]
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.325     2.109 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_13/O
                         net (fo=6, routed)           0.625     2.734    u_top_vga/u_vga_timing/rgb_nxt5__5_i_13_n_0
    SLICE_X11Y7          LUT5 (Prop_lut5_I2_O)        0.354     3.088 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_12/O
                         net (fo=2, routed)           0.310     3.398    u_top_vga/u_vga_timing/rgb_nxt5__5_i_12_n_0
    SLICE_X11Y6          LUT3 (Prop_lut3_I2_O)        0.326     3.724 r  u_top_vga/u_vga_timing/rgb_nxt5__5_i_1/O
                         net (fo=54, routed)          1.859     5.583    u_top_vga/u_draw_bg/rgb_nxt5__6_3[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.619 r  u_top_vga/u_draw_bg/rgb_nxt5__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.621    u_top_vga/u_draw_bg/rgb_nxt5__6_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.139 r  u_top_vga/u_draw_bg/rgb_nxt5__7/P[0]
                         net (fo=2, routed)           1.027    12.166    u_top_vga/u_draw_bg/rgb_nxt5__7_n_105
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124    12.290 r  u_top_vga/u_draw_bg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.290    u_top_vga/u_draw_bg/i__carry_i_3__1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.823 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.823    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.138 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0/O[3]
                         net (fo=2, routed)           1.082    14.220    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I0_O)        0.333    14.553 r  u_top_vga/u_draw_bg/i___0_carry__5_i_4__0/O
                         net (fo=2, routed)           0.839    15.392    u_top_vga/u_draw_bg/i___0_carry__5_i_4__0_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.332    15.724 r  u_top_vga/u_draw_bg/i___0_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    15.724    u_top_vga/u_draw_bg/i___0_carry__5_i_8__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.256 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.256    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.479 f  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__6/O[0]
                         net (fo=1, routed)           0.940    17.419    u_top_vga/u_draw_bg/rgb_nxt42_out[28]
    SLICE_X10Y11         LUT4 (Prop_lut4_I1_O)        0.299    17.718 f  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_39/O
                         net (fo=1, routed)           0.654    18.371    u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_39_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.124    18.495 f  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_20/O
                         net (fo=2, routed)           0.585    19.080    u_top_vga/u_draw_bg/rgb_nxt5__6_1
    SLICE_X10Y7          LUT6 (Prop_lut6_I1_O)        0.124    19.204 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[7]_i_3/O
                         net (fo=2, routed)           0.846    20.050    u_top_vga/u_draw_bg/vcount_reg[10]
    SLICE_X6Y11          LUT5 (Prop_lut5_I0_O)        0.124    20.174 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    20.174    u_top_vga/u_draw_bg/vga_bg_out\\.rgb[3]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_vga_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.074ns  (logic 10.041ns (50.021%)  route 10.033ns (49.979%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE                         0.000     0.000 r  u_top_vga/u_vga_timing/hcount_reg[3]/C
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_top_vga/u_vga_timing/hcount_reg[3]/Q
                         net (fo=33, routed)          1.365     1.784    u_top_vga/u_vga_timing/Q[2]
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.325     2.109 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_13/O
                         net (fo=6, routed)           0.625     2.734    u_top_vga/u_vga_timing/rgb_nxt5__5_i_13_n_0
    SLICE_X11Y7          LUT5 (Prop_lut5_I2_O)        0.354     3.088 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_12/O
                         net (fo=2, routed)           0.310     3.398    u_top_vga/u_vga_timing/rgb_nxt5__5_i_12_n_0
    SLICE_X11Y6          LUT3 (Prop_lut3_I2_O)        0.326     3.724 r  u_top_vga/u_vga_timing/rgb_nxt5__5_i_1/O
                         net (fo=54, routed)          1.859     5.583    u_top_vga/u_draw_bg/rgb_nxt5__6_3[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.619 r  u_top_vga/u_draw_bg/rgb_nxt5__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.621    u_top_vga/u_draw_bg/rgb_nxt5__6_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.139 r  u_top_vga/u_draw_bg/rgb_nxt5__7/P[0]
                         net (fo=2, routed)           1.027    12.166    u_top_vga/u_draw_bg/rgb_nxt5__7_n_105
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124    12.290 r  u_top_vga/u_draw_bg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.290    u_top_vga/u_draw_bg/i__carry_i_3__1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.823 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.823    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.138 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0/O[3]
                         net (fo=2, routed)           1.082    14.220    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I0_O)        0.333    14.553 r  u_top_vga/u_draw_bg/i___0_carry__5_i_4__0/O
                         net (fo=2, routed)           0.839    15.392    u_top_vga/u_draw_bg/i___0_carry__5_i_4__0_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.332    15.724 r  u_top_vga/u_draw_bg/i___0_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    15.724    u_top_vga/u_draw_bg/i___0_carry__5_i_8__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.256 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.256    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.479 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__6/O[0]
                         net (fo=1, routed)           0.940    17.419    u_top_vga/u_draw_bg/rgb_nxt42_out[28]
    SLICE_X10Y11         LUT4 (Prop_lut4_I1_O)        0.299    17.718 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_39/O
                         net (fo=1, routed)           0.654    18.371    u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_39_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.124    18.495 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_20/O
                         net (fo=2, routed)           1.021    19.517    u_top_vga/u_vga_timing/vga_bg_out\\.rgb_reg[1]_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I3_O)        0.124    19.641 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_7/O
                         net (fo=3, routed)           0.309    19.950    u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_7_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124    20.074 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    20.074    u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[9]_0
    SLICE_X9Y7           FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.708ns  (logic 3.633ns (20.516%)  route 14.075ns (79.484%))
  Logic Levels:           16  (CARRY4=3 FDRE=1 LUT3=1 LUT5=5 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE                         0.000     0.000 r  u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[2]/C
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[2]/Q
                         net (fo=15, routed)          1.662     2.118    u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[10]_0[2]
    SLICE_X7Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.242 r  u_top_vga/u_char/u_draw/i__carry__0_i_7__0/O
                         net (fo=4, routed)           0.496     2.738    u_top_vga/u_char/u_draw/i__carry__0_i_7__0_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.124     2.862 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_5__0/O
                         net (fo=2, routed)           0.682     3.544    u_top_vga/u_char/u_draw/i___20_carry__0_i_5__0_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.668 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_1__0/O
                         net (fo=5, routed)           0.836     4.504    u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[4]_1
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.124     4.628 r  u_top_vga/u_char/u_draw/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     4.628    u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i___20_carry_1[0]
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.055 r  u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           1.416     6.471    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__0/i___20_carry[0]
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.306     6.777 r  u_top_vga/u_char/u_draw/i___20_carry_i_3/O
                         net (fo=1, routed)           0.000     6.777    u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_2_0[0]
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.004 r  u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i___20_carry/O[1]
                         net (fo=2, routed)           0.494     7.497    u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i___20_carry_n_6
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.303     7.800 r  u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_7/O
                         net (fo=1, routed)           0.000     7.800    u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.027 r  u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_2/O[1]
                         net (fo=361, routed)         5.106    13.133    u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_2_n_6
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.303    13.436 f  u_top_vga/u_char/u_wpn_draw_def/g9_b1/O
                         net (fo=1, routed)           0.000    13.436    u_top_vga/u_char/u_wpn_draw_def/g9_b1_n_0
    SLICE_X4Y34          MUXF7 (Prop_muxf7_I1_O)      0.217    13.653 f  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[1]_i_13/O
                         net (fo=1, routed)           0.801    14.454    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[1]_i_13_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.299    14.753 f  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_4/O
                         net (fo=1, routed)           0.579    15.332    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.124    15.456 f  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_2/O
                         net (fo=2, routed)           0.951    16.407    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_2_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.531 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[11]_i_3__0/O
                         net (fo=12, routed)          1.053    17.584    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[11]_i_3__0_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I1_O)        0.124    17.708 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    17.708    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[6]_i_1_n_0
    SLICE_X7Y26          FDRE                                         r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.529ns  (logic 3.633ns (20.726%)  route 13.896ns (79.274%))
  Logic Levels:           16  (CARRY4=3 FDRE=1 LUT3=1 LUT5=5 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE                         0.000     0.000 r  u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[2]/C
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[2]/Q
                         net (fo=15, routed)          1.662     2.118    u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[10]_0[2]
    SLICE_X7Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.242 r  u_top_vga/u_char/u_draw/i__carry__0_i_7__0/O
                         net (fo=4, routed)           0.496     2.738    u_top_vga/u_char/u_draw/i__carry__0_i_7__0_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.124     2.862 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_5__0/O
                         net (fo=2, routed)           0.682     3.544    u_top_vga/u_char/u_draw/i___20_carry__0_i_5__0_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.668 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_1__0/O
                         net (fo=5, routed)           0.836     4.504    u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[4]_1
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.124     4.628 r  u_top_vga/u_char/u_draw/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     4.628    u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i___20_carry_1[0]
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.055 r  u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           1.416     6.471    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__0/i___20_carry[0]
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.306     6.777 r  u_top_vga/u_char/u_draw/i___20_carry_i_3/O
                         net (fo=1, routed)           0.000     6.777    u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_2_0[0]
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.004 r  u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i___20_carry/O[1]
                         net (fo=2, routed)           0.494     7.497    u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i___20_carry_n_6
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.303     7.800 r  u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_7/O
                         net (fo=1, routed)           0.000     7.800    u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.027 r  u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_2/O[1]
                         net (fo=361, routed)         5.106    13.133    u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_2_n_6
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.303    13.436 f  u_top_vga/u_char/u_wpn_draw_def/g9_b1/O
                         net (fo=1, routed)           0.000    13.436    u_top_vga/u_char/u_wpn_draw_def/g9_b1_n_0
    SLICE_X4Y34          MUXF7 (Prop_muxf7_I1_O)      0.217    13.653 f  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[1]_i_13/O
                         net (fo=1, routed)           0.801    14.454    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[1]_i_13_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.299    14.753 f  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_4/O
                         net (fo=1, routed)           0.579    15.332    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.124    15.456 f  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_2/O
                         net (fo=2, routed)           0.951    16.407    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_2_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.531 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[11]_i_3__0/O
                         net (fo=12, routed)          0.874    17.405    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[11]_i_3__0_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124    17.529 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    17.529    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[4]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.526ns  (logic 3.633ns (20.729%)  route 13.893ns (79.271%))
  Logic Levels:           16  (CARRY4=3 FDRE=1 LUT3=1 LUT5=5 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE                         0.000     0.000 r  u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[2]/C
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[2]/Q
                         net (fo=15, routed)          1.662     2.118    u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[10]_0[2]
    SLICE_X7Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.242 r  u_top_vga/u_char/u_draw/i__carry__0_i_7__0/O
                         net (fo=4, routed)           0.496     2.738    u_top_vga/u_char/u_draw/i__carry__0_i_7__0_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.124     2.862 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_5__0/O
                         net (fo=2, routed)           0.682     3.544    u_top_vga/u_char/u_draw/i___20_carry__0_i_5__0_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.668 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_1__0/O
                         net (fo=5, routed)           0.836     4.504    u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[4]_1
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.124     4.628 r  u_top_vga/u_char/u_draw/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     4.628    u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i___20_carry_1[0]
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.055 r  u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           1.416     6.471    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__0/i___20_carry[0]
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.306     6.777 r  u_top_vga/u_char/u_draw/i___20_carry_i_3/O
                         net (fo=1, routed)           0.000     6.777    u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_2_0[0]
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.004 r  u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i___20_carry/O[1]
                         net (fo=2, routed)           0.494     7.497    u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i___20_carry_n_6
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.303     7.800 r  u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_7/O
                         net (fo=1, routed)           0.000     7.800    u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.027 r  u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_2/O[1]
                         net (fo=361, routed)         5.106    13.133    u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_2_n_6
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.303    13.436 f  u_top_vga/u_char/u_wpn_draw_def/g9_b1/O
                         net (fo=1, routed)           0.000    13.436    u_top_vga/u_char/u_wpn_draw_def/g9_b1_n_0
    SLICE_X4Y34          MUXF7 (Prop_muxf7_I1_O)      0.217    13.653 f  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[1]_i_13/O
                         net (fo=1, routed)           0.801    14.454    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[1]_i_13_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.299    14.753 f  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_4/O
                         net (fo=1, routed)           0.579    15.332    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.124    15.456 f  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_2/O
                         net (fo=2, routed)           0.951    16.407    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_2_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.531 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[11]_i_3__0/O
                         net (fo=12, routed)          0.871    17.402    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[11]_i_3__0_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.124    17.526 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    17.526    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[5]_i_1_n_0
    SLICE_X7Y27          FDRE                                         r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_draw/draw_y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.517ns  (logic 3.651ns (20.843%)  route 13.866ns (79.157%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  u_top_vga/u_char/u_draw/draw_y_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_top_vga/u_char/u_draw/draw_y_reg[2]/Q
                         net (fo=26, routed)          2.466     2.922    u_top_vga/u_char/u_draw/draw_y_reg[11]_1[2]
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.046 r  u_top_vga/u_char/u_draw/i__carry__0_i_7/O
                         net (fo=4, routed)           0.457     3.503    u_top_vga/u_char/u_draw/i__carry__0_i_7_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124     3.627 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_5/O
                         net (fo=2, routed)           0.681     4.307    u_top_vga/u_char/u_draw/i___20_carry__0_i_5_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.124     4.431 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_1/O
                         net (fo=5, routed)           0.987     5.419    u_top_vga/u_char/u_draw/i___20_carry__0_i_1_n_0
    SLICE_X12Y13         LUT5 (Prop_lut5_I4_O)        0.124     5.543 r  u_top_vga/u_char/u_draw/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     5.543    u_top_vga/u_char/u_draw/i__carry__0_i_6__0_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.795 r  u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.459     6.253    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i__carry__0_n_7
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722     6.975 r  u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry/O[1]
                         net (fo=2, routed)           0.935     7.910    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry_n_6
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.306     8.216 r  u_top_vga/u_char/u_draw/g2_b11__0_i_7/O
                         net (fo=1, routed)           0.000     8.216    u_top_vga/u_char/u_draw/g2_b11__0_i_7_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.446 r  u_top_vga/u_char/u_draw/g2_b11__0_i_2/O[1]
                         net (fo=325, routed)         3.632    12.078    u_top_vga/u_char/u_draw/sel[5]
    SLICE_X30Y15         LUT6 (Prop_lut6_I5_O)        0.306    12.384 f  u_top_vga/u_char/u_draw/g19_b4__0/O
                         net (fo=1, routed)           0.000    12.384    u_top_vga/u_char/u_draw/g19_b4__0_n_0
    SLICE_X30Y15         MUXF7 (Prop_muxf7_I1_O)      0.214    12.598 f  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[4]_i_11__0/O
                         net (fo=1, routed)           0.659    13.257    u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[4]_i_11__0_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I3_O)        0.297    13.554 f  u_top_vga/u_char/u_draw/vga_out\\.rgb[4]_i_4__0/O
                         net (fo=1, routed)           0.800    14.353    u_top_vga/u_char/u_draw/vga_out\\.rgb[4]_i_4__0_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.477 f  u_top_vga/u_char/u_draw/vga_out\\.rgb[4]_i_2__0/O
                         net (fo=2, routed)           1.645    16.123    u_top_vga/u_char/u_draw/p_0_out[4]
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    16.247 r  u_top_vga/u_char/u_draw/vga_out\\.rgb[11]_i_4__1/O
                         net (fo=12, routed)          1.146    17.393    u_top_vga/u_char/u_draw/vga_out\\.rgb[11]_i_4__1_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124    17.517 r  u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_1__0/O
                         net (fo=1, routed)           0.000    17.517    u_top_vga/u_char/u_draw/rgb_nxt[1]
    SLICE_X6Y19          FDRE                                         r  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.514ns  (logic 3.633ns (20.744%)  route 13.881ns (79.256%))
  Logic Levels:           16  (CARRY4=3 FDRE=1 LUT3=1 LUT5=5 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE                         0.000     0.000 r  u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[2]/C
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[2]/Q
                         net (fo=15, routed)          1.662     2.118    u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[10]_0[2]
    SLICE_X7Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.242 r  u_top_vga/u_char/u_draw/i__carry__0_i_7__0/O
                         net (fo=4, routed)           0.496     2.738    u_top_vga/u_char/u_draw/i__carry__0_i_7__0_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.124     2.862 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_5__0/O
                         net (fo=2, routed)           0.682     3.544    u_top_vga/u_char/u_draw/i___20_carry__0_i_5__0_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.668 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_1__0/O
                         net (fo=5, routed)           0.836     4.504    u_top_vga/u_char/u_draw/vga_out\\.vcount_reg[4]_1
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.124     4.628 r  u_top_vga/u_char/u_draw/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     4.628    u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i___20_carry_1[0]
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.055 r  u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           1.416     6.471    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__0/i___20_carry[0]
    SLICE_X5Y16          LUT3 (Prop_lut3_I2_O)        0.306     6.777 r  u_top_vga/u_char/u_draw/i___20_carry_i_3/O
                         net (fo=1, routed)           0.000     6.777    u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_2_0[0]
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.004 r  u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i___20_carry/O[1]
                         net (fo=2, routed)           0.494     7.497    u_top_vga/u_char/u_wpn_draw_def/rgb_nxt4_inferred__0/i___20_carry_n_6
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.303     7.800 r  u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_7/O
                         net (fo=1, routed)           0.000     7.800    u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.027 r  u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_2/O[1]
                         net (fo=361, routed)         5.106    13.133    u_top_vga/u_char/u_wpn_draw_def/g1_b4_i_2_n_6
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.303    13.436 f  u_top_vga/u_char/u_wpn_draw_def/g9_b1/O
                         net (fo=1, routed)           0.000    13.436    u_top_vga/u_char/u_wpn_draw_def/g9_b1_n_0
    SLICE_X4Y34          MUXF7 (Prop_muxf7_I1_O)      0.217    13.653 f  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[1]_i_13/O
                         net (fo=1, routed)           0.801    14.454    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[1]_i_13_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.299    14.753 f  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_4/O
                         net (fo=1, routed)           0.579    15.332    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.124    15.456 f  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_2/O
                         net (fo=2, routed)           0.951    16.407    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[1]_i_2_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.531 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[11]_i_3__0/O
                         net (fo=12, routed)          0.859    17.390    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[11]_i_3__0_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124    17.514 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    17.514    u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb[7]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -1.538ns  (logic -5.738ns (373.095%)  route 4.200ns (-273.095%))
  Logic Levels:           3  (BUFG=1 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  inst/seq_reg2_reg[6]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     0.183    inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  inst/seq_reg2_reg[0]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  inst/seq_reg1_reg[6]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     0.203    inst/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  inst/seq_reg1_reg[0]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    inst/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_vga_timing/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.hcount_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE                         0.000     0.000 r  u_top_vga/u_vga_timing/hcount_reg[10]/C
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_vga/u_vga_timing/hcount_reg[10]/Q
                         net (fo=23, routed)          0.079     0.220    u_top_vga/u_draw_bg/vga_bg_out\\.hcount_reg[10]_1[9]
    SLICE_X3Y9           FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_platform/vga_out\\.rgb_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.141ns (59.956%)  route 0.094ns (40.044%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE                         0.000     0.000 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[6]/C
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           0.094     0.235    u_top_vga/u_platform/D[6]
    SLICE_X5Y26          FDSE                                         r  u_top_vga/u_platform/vga_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_platform/vga_out\\.rgb_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE                         0.000     0.000 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[0]/C
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    u_top_vga/u_platform/D[0]
    SLICE_X4Y28          FDRE                                         r  u_top_vga/u_platform/vga_out\\.rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.340%)  route 0.131ns (50.660%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE                         0.000     0.000 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[3]/C
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[3]/Q
                         net (fo=3, routed)           0.131     0.259    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[2]
    SLICE_X12Y37         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_platform/vga_out\\.rgb_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE                         0.000     0.000 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[3]/C
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_top_vga/u_char/u_wpn_draw_def/vga_out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           0.099     0.263    u_top_vga/u_platform/D[3]
    SLICE_X5Y28          FDRE                                         r  u_top_vga/u_platform/vga_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------





