$date
	Sun Sep 26 22:35:00 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module cla_tb $end
$var wire 1 ! Sum1 $end
$var wire 1 " Sum0 $end
$var wire 1 # Cout $end
$var reg 1 $ Cin $end
$var reg 1 % a0 $end
$var reg 1 & a1 $end
$var reg 1 ' b0 $end
$var reg 1 ( b1 $end
$scope module uut $end
$var wire 1 $ Cin $end
$var wire 1 # Cout $end
$var wire 1 " Sum0 $end
$var wire 1 ) Sum1 $end
$var wire 1 % a0 $end
$var wire 1 & a1 $end
$var wire 1 ' b0 $end
$var wire 1 ( b1 $end
$var wire 1 * c0 $end
$var wire 1 + c1 $end
$var wire 1 , c2 $end
$var wire 1 - g0 $end
$var wire 1 . g1 $end
$var wire 1 / p0 $end
$var wire 1 0 p1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
0/
0.
0-
0,
0+
0*
x)
0(
0'
x&
0%
0$
0#
0"
z!
$end
#20
0)
1"
00
1/
0&
1%
#40
1)
1+
1#
1,
1*
0"
1.
1$
1(
1&
#60
0)
0#
0+
0,
0*
0.
0/
0$
0(
0&
0%
#80
1#
1,
1+
0)
1*
10
1/
1$
1(
1'
#100
0#
1)
0,
0+
1"
0/
0'
#120
