head	4.1;
access;
symbols
	HdrSrc-2_77:4.1
	HdrSrc-2_76:4.1
	HdrSrc-2_75:4.1
	HdrSrc-2_74:4.1
	HdrSrc-2_73:4.1
	HdrSrc-2_72:4.1
	HdrSrc-2_71:4.1
	HdrSrc-2_70:4.1
	HdrSrc-2_69:4.1
	HdrSrc-2_68:4.1
	HdrSrc-2_67:4.1
	HdrSrc-2_66:4.1
	HdrSrc-2_65:4.1
	HdrSrc-2_64:4.1
	HdrSrc-2_63:4.1
	HdrSrc-2_62:4.1
	HdrSrc-2_61:4.1
	HdrSrc-2_60:4.1
	HdrSrc-2_59:4.1
	HdrSrc-2_58:4.1
	HdrSrc-2_57:4.1
	HdrSrc-2_56:4.1
	HdrSrc-2_55:4.1
	HdrSrc-2_54:4.1
	HdrSrc-2_53:4.1
	HdrSrc-2_52:4.1
	HdrSrc-2_51:4.1
	HdrSrc-2_50:4.1
	HdrSrc-2_49:4.1
	HdrSrc-2_48:4.1
	HdrSrc-2_47:4.1
	HdrSrc-2_46-4_247_2_1:4.1
	XCompile:4.1.0.4
	XCompile_bp:4.1
	HdrSrc-2_46:4.1
	HdrSrc-2_45:4.1
	HdrSrc-2_44:4.1
	HdrSrc-2_43:4.1
	HdrSrc-2_42:4.1
	HdrSrc-2_41:4.1
	HdrSrc-2_40-1:4.1
	HdrSrc-2_40:4.1
	HdrSrc-2_39:4.1
	HdrSrc-2_38:4.1
	HdrSrc-2_37:4.1
	HdrSrc-2_36:4.1
	HdrSrc-2_35:4.1
	HdrSrc-2_34:4.1
	HdrSrc-2_33:4.1
	HdrSrc-2_32:4.1
	HdrSrc-2_31:4.1
	HdrSrc-2_30:4.1
	HdrSrc-2_29:4.1
	HdrSrc-2_28:4.1
	HdrSrc-2_27:4.1
	HdrSrc-2_26:4.1
	HdrSrc-2_25:4.1
	HdrSrc-2_24:4.1
	HdrSrc-2_23:4.1
	HdrSrc-2_22:4.1
	HdrSrc-2_21:4.1
	HdrSrc-2_20:4.1
	HdrSrc-2_19:4.1
	HdrSrc-2_18:4.1
	HdrSrc-2_17:4.1
	HdrSrc-2_16:4.1
	HdrSrc-2_15:4.1
	HdrSrc-2_14:4.1
	HdrSrc-2_13:4.1
	HdrSrc-2_12:4.1
	HdrSrc-2_11:4.1
	HdrSrc-2_10:4.1
	HdrSrc-2_09:4.1
	HdrSrc-2_08:4.1
	HdrSrc-2_07:4.1
	HdrSrc-2_06:4.1
	HdrSrc-2_05:4.1
	HdrSrc-2_04:4.1
	HdrSrc-2_03:4.1
	HdrSrc-2_02:4.1
	HdrSrc-2_01:4.1
	HdrSrc-2_00:4.1
	HdrSrc-1_99:4.1
	HdrSrc-1_98:4.1
	HdrSrc-1_97:4.1
	HdrSrc-1_96:4.1
	HdrSrc-1_95:4.1
	HdrSrc-1_94:4.1
	HdrSrc-1_93:4.1
	HdrSrc-1_92:4.1
	HdrSrc-1_91:4.1
	HdrSrc-1_90:4.1
	HdrSrc-1_89:4.1
	HdrSrc-1_88:4.1
	HdrSrc-1_87:4.1
	HdrSrc-1_86:4.1
	HdrSrc-1_85:4.1
	HdrSrc-1_84:4.1
	HdrSrc-1_83:4.1
	HdrSrc-1_82:4.1
	HdrSrc-1_81:4.1
	HdrSrc-1_80:4.1
	HdrSrc-1_79:4.1
	HdrSrc-1_78:4.1
	HdrSrc-1_77:4.1
	HdrSrc-1_76:4.1
	Cortex_merge:4.1
	HdrSrc-1_62-4_162_2_15:4.1
	HdrSrc-1_75:4.1
	HdrSrc-1_62-4_162_2_14:4.1
	HdrSrc-1_74:4.1
	HdrSrc-1_62-4_162_2_13:4.1
	HdrSrc-1_62-4_162_2_12:4.1
	HdrSrc-1_73:4.1
	HdrSrc-1_72:4.1
	HdrSrc-1_62-4_162_2_11:4.1
	HdrSrc-1_62-4_162_2_10:4.1
	HdrSrc-1_71:4.1
	HdrSrc-1_70:4.1
	HdrSrc-1_69:4.1
	Cortex_bp:4.1
	HdrSrc-1_62-4_162_2_9:4.1
	HdrSrc-1_62-4_162_2_8:4.1
	HdrSrc-1_68:4.1
	HdrSrc-1_62-4_162_2_7:4.1
	HdrSrc-1_62-4_162_2_6:4.1
	HdrSrc-1_62-4_162_2_5:4.1
	HdrSrc-1_62-4_162_2_4:4.1
	HdrSrc-1_67:4.1
	HdrSrc-1_66:4.1
	HdrSrc-1_62-4_162_2_3:4.1
	HdrSrc-1_65:4.1
	HdrSrc-1_64:4.1
	HdrSrc-1_63:4.1
	HdrSrc-1_62-4_162_2_2:4.1
	HdrSrc-1_62-4_162_2_1:4.1
	Cortex:4.1.0.2
	HdrSrc-1_62:4.1
	HdrSrc-1_61:4.1
	HdrSrc-1_60:4.1
	HdrSrc-1_59:4.1
	HdrSrc-1_58:4.1
	HdrSrc-1_57:4.1
	HdrSrc-1_56:4.1
	HdrSrc-1_55:4.1
	HdrSrc-1_54:4.1
	HdrSrc-1_53:4.1
	HdrSrc-1_52:4.1
	HdrSrc-1_51:4.1
	HdrSrc-1_50:4.1
	HdrSrc-1_49:4.1
	HdrSrc-1_48:4.1
	HdrSrc-1_47:4.1
	RO_5_07:4.1
	HdrSrc-1_46:4.1
	HdrSrc-1_45:4.1
	HdrSrc-1_44:4.1
	HdrSrc-1_43:4.1
	HdrSrc-1_42:4.1
	HdrSrc-1_41:4.1
	HdrSrc-1_40:4.1
	HdrSrc-1_39:4.1
	HdrSrc-1_38:4.1
	HdrSrc-1_37:4.1
	HdrSrc-1_36:4.1
	HdrSrc-1_35:4.1
	HdrSrc-1_34:4.1
	HdrSrc-1_33:4.1
	HdrSrc-1_32:4.1
	HdrSrc-1_31:4.1
	HdrSrc-1_30:4.1
	HdrSrc-1_29:4.1
	HdrSrc-1_28:4.1
	HdrSrc-1_27:4.1
	HdrSrc-1_26:4.1
	HdrSrc-1_25:4.1
	HdrSrc-1_24:4.1
	HdrSrc-1_23:4.1
	HdrSrc-1_22:4.1
	HdrSrc-1_21:4.1
	HdrSrc-1_20:4.1
	HdrSrc-1_19:4.1
	HdrSrc-1_18:4.1
	HdrSrc-1_17:4.1
	HdrSrc-1_16:4.1
	HdrSrc-1_15:4.1
	HdrSrc-1_14:4.1
	HdrSrc-1_13:4.1
	HdrSrc-1_12:4.1
	HdrSrc-1_11:4.1
	HdrSrc-1_10:4.1
	HdrSrc-1_09:4.1
	HdrSrc-1_08:4.1
	HdrSrc-1_07:4.1
	HdrSrc-1_06:4.1
	HdrSrc-1_05:4.1
	dellis_autobuild_BaseSW:4.1
	HdrSrc-1_04:4.1
	HdrSrc-1_03:4.1
	HdrSrc-1_02:4.1
	HdrSrc-1_00:4.1
	HdrSrc-0_99:4.1
	HdrSrc-0_98:4.1
	HdrSrc-0_97:4.1
	HdrSrc-0_95:4.1
	HdrSrc-0_94:4.1
	HdrSrc-0_93:4.1
	HdrSrc-0_92:4.1
	HdrSrc-0_91:4.1
	HdrSrc-0_90:4.1
	HdrSrc-0_89:4.1
	HdrSrc-0_88:4.1
	HdrSrc-0_87:4.1
	HdrSrc-0_86:4.1
	HdrSrc-0_85:4.1
	HdrSrc-0_84:4.1
	HdrSrc-0_83:4.1
	HdrSrc-0_82:4.1
	HdrSrc-0_81:4.1
	HdrSrc-0_80:4.1
	dcotton_autobuild_BaseSW:4.1
	HdrSrc-0_79:4.1;
locks; strict;
comment	@# @;


4.1
date	2000.04.04.10.04.01;	author kbracey;	state Exp;
branches;
next	;


desc
@@


4.1
log
@More 32-bit tweaks. Some assembler macros extended to accept condition codes
and PSR flag subset specifiers.
CPU.FPA header file added.

Version 0.79. Tagged as 'HdrSrc-0_79'
@
text
@; Copyright 2000 Pace Micro Technology plc
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
        SUBT    FPA Specific Definitions

OldOpt  SETA    {OPT}
        OPT     OptNoList+OptNoP1List

        ; Standard register names

f0      FN      0
F0      FN      f0
f1      FN      1
F1      FN      f1
f2      FN      2
F2      FN      f2
f3      FN      3
F3      FN      f3
f4      FN      4
F4      FN      f4
f5      FN      5
F5      FN      f5
f6      FN      6
F6      FN      f6
f7      FN      7
F7      FN      f7

        ; FPSR flag positions

IOC_pos         EQU     0
DZC_pos         EQU     1
OFC_pos         EQU     2
UFC_pos         EQU     3
IXC_pos         EQU     4

ND_pos          EQU     8
NE_pos          EQU     9
SO_pos          EQU     10
EP_pos          EQU     11
AC_pos          EQU     12

IOE_pos         EQU     16
DZE_pos         EQU     17
OFE_pos         EQU     18
UFE_pos         EQU     19
IXE_pos         EQU     20

SysID_pos       EQU     24

        ; FPSR flag specifiers

IOC_bit         EQU     1:SHL:IOC_pos
DZC_bit         EQU     1:SHL:DZC_pos
OFC_bit         EQU     1:SHL:OFC_pos
UFC_bit         EQU     1:SHL:UFC_pos
IXC_bit         EQU     1:SHL:IXC_pos

ND_bit          EQU     1:SHL:ND_pos
NE_bit          EQU     1:SHL:NE_pos
SO_bit          EQU     1:SHL:SO_pos
EP_bit          EQU     1:SHL:EP_pos
AC_bit          EQU     1:SHL:AC_pos

IOE_bit         EQU     1:SHL:IOE_pos
DZE_bit         EQU     1:SHL:DZE_pos
OFE_bit         EQU     1:SHL:OFE_pos
UFE_bit         EQU     1:SHL:UFE_pos
IXE_bit         EQU     1:SHL:IXE_pos

SysID_mask      EQU     &FF:SHL:SysID_pos

SysID_oldFPE    EQU     &00
SysID_FPE       EQU     &01
SysID_FPPC      EQU     &80
SysID_FPA       EQU     &81

        OPT     OldOpt
        END
@
