SYSC_REG_CPLL_CONFIG0	,	V_10
pr_debug	,	F_20
sysc	,	V_56
SYSC_REG_CPLL_CONFIG1	,	V_20
CHIP_REV_PKG_MASK	,	V_70
"10000b00.spi"	,	L_15
SYSCFG0_DRAM_TYPE_DDR2	,	V_51
SYSCFG0_DRAM_TYPE_DDR1	,	V_48
SYSCFG0_DRAM_TYPE_SHIFT	,	V_82
SYSCFG0_XTAL_FREQ_SEL	,	V_6
SYSC_REG_CPU_SYS_CLKCFG	,	V_24
compatible	,	V_74
"ralink,mt7620n-soc"	,	L_27
"MT7628AN"	,	L_29
CPLL_CFG0_SW_CFG	,	V_12
RINT	,	F_17
MHZ	,	F_5
ARRAY_SIZE	,	F_9
CPU_SYS_CLKCFG_CPU_FFRAC_MASK	,	V_25
ocp_ratio	,	V_31
periph_rate	,	V_37
MT7620_CHIP_NAME1	,	V_72
"10000500.uart"	,	L_7
MT7620_CHIP_NAME0	,	V_71
mt7620_clk_divider	,	V_18
"ralink,mt7620a-sysc"	,	L_18
mt7620_get_xtal_rate	,	F_3
ralink_clk_add	,	F_19
pmu0	,	V_63
pmu1	,	V_64
mt7628an_pinmux_data	,	V_91
"Board has DDR1\n"	,	L_22
panic	,	F_23
do_div	,	F_2
soc_info	,	V_43
"SYS"	,	L_10
RAMIPS_SYS_TYPE_LEN	,	V_78
mt7620_get_dram_rate	,	F_12
"10000100.timer"	,	L_13
"Board has SDRAM\n"	,	L_21
mt7620_get_periph_rate	,	F_6
mem_size_min	,	V_44
SYSCFG0_DRAM_TYPE_MASK	,	V_83
"CPU"	,	L_8
"mt7620n is only supported for non pci kernels"	,	L_28
CPU_SYS_CLKCFG_OCP_RATIO_MASK	,	V_33
CPLL_CFG0_PLL_MULT_RATIO_MASK	,	V_14
CLKCFG0_PERI_CLK_SEL	,	V_9
"Board has DDR2\n"	,	L_23
CPLL_CFG0_BYPASS_REF_CLK	,	V_11
BUG	,	F_26
MT762X_SOC_MT7628AN	,	V_39
mem_size_max	,	V_46
CPLL_CFG0_PLL_DIV_RATIO_SHIFT	,	V_16
SYSC_REG_SYSTEM_CONFIG0	,	V_5
PMU_SW_SET	,	V_88
__raw_readl	,	F_30
prom_soc_init	,	F_28
SYSC_REG_CHIP_REV	,	V_68
mt7620_calc_rate	,	F_1
SYSC_REG_CHIP_NAME0	,	V_66
SYSC_REG_CLKCFG0	,	V_8
SYSC_REG_CHIP_NAME1	,	V_67
"PERIPH"	,	L_11
cfg0	,	V_62
pr_info	,	F_25
dram_rate	,	V_36
"PLL"	,	L_6
"Failed to remap core resources"	,	L_20
t	,	V_3
mt7628_dram_init	,	F_27
__init	,	T_1
x	,	T_5
"MT7620N"	,	L_26
rt_memc_membase	,	V_41
rt_sysc_r32	,	F_4
MT7620_DDR1_SIZE_MIN	,	V_49
"hw"	,	L_35
n0	,	V_59
CPU_SYS_CLKCFG_CPU_FDIV_MASK	,	V_27
n1	,	V_60
mt7620_get_cpu_rate	,	F_11
__iomem	,	T_6
"10180000.wmac"	,	L_17
CPLL_CFG0_PLL_DIV_RATIO_MASK	,	V_17
cpu_pll_rate	,	V_19
"invalid divider for OCP ratio %u"	,	L_1
"cpu"	,	L_12
"10000c00.uartlite"	,	L_16
SYSCFG0_DRAM_TYPE_DDR1_MT7628	,	V_54
u32	,	T_2
ref_rate	,	V_1
reg	,	V_4
ralink_clk_init	,	F_15
ralink_of_remap	,	F_21
SYSCFG0_DRAM_TYPE_DDR2_MT7628	,	V_55
"Digital PMU set to %s control\n"	,	L_36
CPU_SYS_CLKCFG_OCP_RATIO_SHIFT	,	V_32
CHIP_REV_VER_SHIFT	,	V_79
rev	,	V_61
mt7620a_pinmux_data	,	V_92
MT7620_DDR2_SIZE_MAX	,	V_53
ralink_soc_info	,	V_42
mt7620_dram_init	,	F_24
WARN	,	F_14
pll_rate	,	V_23
"CPU_PLL"	,	L_5
"DRAM"	,	L_9
dram_type	,	V_28
MT7620_DDR1_SIZE_MAX	,	V_50
sys_rate	,	V_35
CONFIG_PCI	,	F_31
mt7620_get_sys_rate	,	F_13
mt7620_ocp_dividers	,	V_34
rt_sysc_membase	,	V_40
PMU1_CFG	,	V_87
name	,	V_58
"ralink,mt7628an-soc"	,	L_30
"mt762x: unknown SoC, n0:%08x n1:%08x\n"	,	L_31
bga	,	V_65
MT7628_CHIP_NAME1	,	V_76
MT7620_SDRAM_SIZE_MAX	,	V_47
rt2880_pinmux_data	,	V_90
mul	,	V_2
MT7620_DRAM_BASE	,	V_85
mt762x_soc	,	V_38
PMU0_CFG	,	V_86
SYSCFG0_DRAM_TYPE_SDRAM	,	V_29
mt7620_get_pll_rate	,	F_10
sys_type	,	V_77
KSEG1ADDR	,	F_29
"sw"	,	L_34
MT7620_SDRAM_SIZE_MIN	,	V_45
CPU_SYS_CLKCFG_CPU_FDIV_SHIFT	,	V_26
"ralink,mt7620a-soc"	,	L_25
MT762X_SOC_MT7620A	,	V_73
MT7620_DDR2_SIZE_MIN	,	V_52
MT762X_SOC_MT7620N	,	V_75
DIG_SW_SEL	,	V_89
plat_of_remap_node	,	F_22
CPLL_CFG0_LC_CURFCK	,	V_15
"MT7620A"	,	L_24
CHIP_REV_VER_MASK	,	V_80
RFRAC	,	F_18
mem_base	,	V_84
"10000120.watchdog"	,	L_14
WARN_ON	,	F_8
CPLL_CFG1_CPU_AUX0	,	V_22
label	,	T_4
xtal_rate	,	V_7
CPLL_CFG1_CPU_AUX1	,	V_21
"10000d00.uartlite"	,	L_2
"10000e00.uartlite"	,	L_3
CPLL_CFG0_PLL_MULT_RATIO_SHIFT	,	V_13
u64	,	T_3
mt7620_get_cpu_pll_rate	,	F_7
cpu_rate	,	V_30
"Ralink %s ver:%u eco:%u"	,	L_32
"Analog PMU set to %s control\n"	,	L_33
MT7620_SYSC_BASE	,	V_57
"ralink,mt7620a-memc"	,	L_19
RFMT	,	F_16
"XTAL"	,	L_4
CHIP_REV_ECO_MASK	,	V_81
CHIP_REV_PKG_SHIFT	,	V_69
