Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue Aug 22 06:10:03 2017
| Host         : HSP_DT002 running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc -file mySystem_wrapper_drc_opted.rpt
| Design       : mySystem_wrapper
| Device       : xcku040-ffva1156-2-e
| Speed File   : -2
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

CKLD-1#1 Warning
Clock Net has non-BUF driver and too many loads  
Clock net mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/align_out_c/rxdatavalid is not driven by a Clock Buffer and has more than 512 loads. Driver(s): mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/align_out_c/val_ds_reg/Q
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT mySystem_i/JesdSubSys/util_reduced_logic_2/U0/Res_INST_0 is driving clock pin of 24 cells. This could lead to large hold time violations. First few involved cells are:
    mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][0] {FDCE}
    mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][10] {FDCE}
    mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][11] {FDCE}
    mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][12] {FDCE}
    mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][13] {FDCE}

Related violations: <none>


