// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : terasic_de0nano_propio_pl.v
// Device     : EP4CE22F17C6
// LiteX sha1 : --------
// Date       : 2025-10-06 17:01:55
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module terasic_de0nano_propio_pl (
    input  wire          clk50,
    output wire   [12:0] sdram_a,
    output wire    [1:0] sdram_ba,
    output wire          sdram_cas_n,
    output wire          sdram_cke,
    output wire          sdram_clock,
    output wire          sdram_cs_n,
    output wire    [1:0] sdram_dm,
    inout  wire   [15:0] sdram_dq,
    output wire          sdram_ras_n,
    output wire          sdram_we_n,
    input  wire          serial_rx,
    output reg           serial_tx,
    output reg           spisdcard_clk,
    output reg           spisdcard_cs_n,
    input  wire          spisdcard_miso,
    output reg           spisdcard_mosi,
    output wire          user_led0,
    output wire          user_led1,
    output wire          user_led2,
    output wire          user_led3,
    output wire          user_led4,
    output wire          user_led5,
    output wire          user_led6,
    output wire          user_led7
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
BaseSoC
└─── crg (_CRG)
│    └─── pll (CycloneIVPLL)
│    │    └─── [DFFE]
│    │    └─── [DFFE]
│    │    └─── [DFFE]
│    │    └─── [DFFE]
│    │    └─── [DFFE]
│    │    └─── [DFFE]
│    │    └─── [DFFE]
│    │    └─── [DFFE]
│    │    └─── [ALTPLL]
└─── bus (SoCBusHandler)
│    └─── _interconnect (InterconnectShared)
│    │    └─── arbiter (Arbiter)
│    │    │    └─── rr (RoundRobin)
│    │    └─── decoder (Decoder)
│    │    └─── timeout (Timeout)
│    │    │    └─── waittimer_0* (WaitTimer)
└─── csr (SoCCSRHandler)
└─── irq (SoCIRQHandler)
└─── ctrl (SoCController)
└─── cpu (VexRiscv)
│    └─── [VexRiscv]
└─── rom (SRAM)
└─── sram (SRAM)
└─── identifier (Identifier)
└─── uart_phy (RS232PHY)
│    └─── tx (RS232PHYTX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
│    └─── rx (RS232PHYRX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
└─── uart (UART)
│    └─── ev (EventManager)
│    │    └─── eventsourcelevel_0* (EventSourceLevel)
│    │    └─── eventsourcelevel_1* (EventSourceLevel)
│    └─── tx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
│    └─── rx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
└─── timer0 (Timer)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
└─── sdrphy (GENSDRPHY)
└─── sdram (LiteDRAMCore)
│    └─── dfii (DFIInjector)
│    │    └─── pi0 (PhaseInjector)
│    └─── controller (LiteDRAMController)
│    │    └─── refresher (Refresher)
│    │    │    └─── timer (RefreshTimer)
│    │    │    └─── postponer (RefreshPostponer)
│    │    │    └─── sequencer (RefreshSequencer)
│    │    │    │    └─── refreshexecuter_0* (RefreshExecuter)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_0* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_1* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_2* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_3* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── multiplexer (Multiplexer)
│    │    │    └─── choose_cmd (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── choose_req (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── _steerer_0* (_Steerer)
│    │    │    └─── trrdcon (tXXDController)
│    │    │    └─── tfawcon (tFAWController)
│    │    │    └─── tccdcon (tXXDController)
│    │    │    └─── twtrcon (tXXDController)
│    │    │    └─── fsm (FSM)
│    └─── crossbar (LiteDRAMCrossbar)
│    │    └─── roundrobin_0* (RoundRobin)
│    │    └─── roundrobin_1* (RoundRobin)
│    │    └─── roundrobin_2* (RoundRobin)
│    │    └─── roundrobin_3* (RoundRobin)
└─── l2_cache (Cache)
│    └─── fsm (FSM)
└─── wishbone_bridge (LiteDRAMWishbone2Native)
│    └─── litedramnativeportconverter_0* (LiteDRAMNativePortConverter)
│    │    └─── converter (LiteDRAMNativePortDownConverter)
│    │    │    └─── fsm (FSM)
│    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _downconverter_0* (_DownConverter)
│    │    │    └─── pipeline_0* (Pipeline)
│    │    │    └─── strideconverter_1* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    └─── pipeline_1* (Pipeline)
│    └─── fsm (FSM)
└─── leds (LedChaser)
│    └─── waittimer_0* (WaitTimer)
└─── spisdcard (SPIMaster)
│    └─── fsm (FSM)
└─── clint (CLINT)
│    └─── ev (EventManager)
│    │    └─── eventsourcelevel_0* (EventSourceLevel)
│    │    └─── eventsourcelevel_1* (EventSourceLevel)
└─── plic (PLIC)
└─── csr_bridge (Wishbone2CSR)
│    └─── fsm (FSM)
└─── csr_bankarray (CSRBankArray)
│    └─── csrbank_0* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    └─── csrbank_1* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── sram_0* (SRAM)
│    └─── csrbank_2* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    └─── csrbank_3* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_4* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    └─── csrbank_5* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_4* (CSRStorage)
│    └─── csrbank_6* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
└─── csr_interconnect (InterconnectShared)
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_IN]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [DFF]
└─── [DFF]
└─── [ALTDDIO_OUT]
└─── [DFF]
└─── [DFF]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
└─── [ALTDDIO_OUT]
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

wire          ars_cd_sys_ps_rst_meta;
wire          ars_cd_sys_rst_meta;
reg     [2:0] builder_bankmachine0_next_state = 3'd0;
reg     [2:0] builder_bankmachine0_state = 3'd0;
reg     [2:0] builder_bankmachine1_next_state = 3'd0;
reg     [2:0] builder_bankmachine1_state = 3'd0;
reg     [2:0] builder_bankmachine2_next_state = 3'd0;
reg     [2:0] builder_bankmachine2_state = 3'd0;
reg     [2:0] builder_bankmachine3_next_state = 3'd0;
reg     [2:0] builder_bankmachine3_state = 3'd0;
wire    [1:0] builder_clks;
reg    [29:0] builder_comb_rhs_self0 = 30'd0;
reg    [31:0] builder_comb_rhs_self1 = 32'd0;
reg     [1:0] builder_comb_rhs_self10 = 2'd0;
reg           builder_comb_rhs_self11 = 1'd0;
reg           builder_comb_rhs_self12 = 1'd0;
reg           builder_comb_rhs_self13 = 1'd0;
reg           builder_comb_rhs_self14 = 1'd0;
reg    [12:0] builder_comb_rhs_self15 = 13'd0;
reg     [1:0] builder_comb_rhs_self16 = 2'd0;
reg           builder_comb_rhs_self17 = 1'd0;
reg           builder_comb_rhs_self18 = 1'd0;
reg           builder_comb_rhs_self19 = 1'd0;
reg     [3:0] builder_comb_rhs_self2 = 4'd0;
reg    [21:0] builder_comb_rhs_self20 = 22'd0;
reg           builder_comb_rhs_self21 = 1'd0;
reg           builder_comb_rhs_self22 = 1'd0;
reg    [21:0] builder_comb_rhs_self23 = 22'd0;
reg           builder_comb_rhs_self24 = 1'd0;
reg           builder_comb_rhs_self25 = 1'd0;
reg    [21:0] builder_comb_rhs_self26 = 22'd0;
reg           builder_comb_rhs_self27 = 1'd0;
reg           builder_comb_rhs_self28 = 1'd0;
reg    [21:0] builder_comb_rhs_self29 = 22'd0;
reg           builder_comb_rhs_self3 = 1'd0;
reg           builder_comb_rhs_self30 = 1'd0;
reg           builder_comb_rhs_self31 = 1'd0;
reg           builder_comb_rhs_self4 = 1'd0;
reg           builder_comb_rhs_self5 = 1'd0;
reg     [2:0] builder_comb_rhs_self6 = 3'd0;
reg     [1:0] builder_comb_rhs_self7 = 2'd0;
reg           builder_comb_rhs_self8 = 1'd0;
reg    [12:0] builder_comb_rhs_self9 = 13'd0;
reg           builder_comb_t_self0 = 1'd0;
reg           builder_comb_t_self1 = 1'd0;
reg           builder_comb_t_self2 = 1'd0;
reg           builder_comb_t_self3 = 1'd0;
reg           builder_comb_t_self4 = 1'd0;
reg           builder_comb_t_self5 = 1'd0;
reg    [19:0] builder_count = 20'd1000000;
wire    [5:0] builder_csr_bankarray_adr;
wire    [1:0] builder_csr_bankarray_csrbank0_ev_enable0_r;
reg           builder_csr_bankarray_csrbank0_ev_enable0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_ev_enable0_w;
reg           builder_csr_bankarray_csrbank0_ev_enable0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_ev_pending_r;
reg           builder_csr_bankarray_csrbank0_ev_pending_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_ev_pending_w;
reg           builder_csr_bankarray_csrbank0_ev_pending_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_ev_status_r;
reg           builder_csr_bankarray_csrbank0_ev_status_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_ev_status_w;
reg           builder_csr_bankarray_csrbank0_ev_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank0_sel;
wire   [31:0] builder_csr_bankarray_csrbank1_bus_errors_r;
reg           builder_csr_bankarray_csrbank1_bus_errors_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank1_bus_errors_w;
reg           builder_csr_bankarray_csrbank1_bus_errors_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_reset0_r;
reg           builder_csr_bankarray_csrbank1_reset0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_reset0_w;
reg           builder_csr_bankarray_csrbank1_reset0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank1_scratch0_r;
reg           builder_csr_bankarray_csrbank1_scratch0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank1_scratch0_w;
reg           builder_csr_bankarray_csrbank1_scratch0_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_sel;
wire    [7:0] builder_csr_bankarray_csrbank2_out0_r;
reg           builder_csr_bankarray_csrbank2_out0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank2_out0_w;
reg           builder_csr_bankarray_csrbank2_out0_we = 1'd0;
wire          builder_csr_bankarray_csrbank2_sel;
wire    [3:0] builder_csr_bankarray_csrbank3_dfii_control0_r;
reg           builder_csr_bankarray_csrbank3_dfii_control0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank3_dfii_control0_w;
reg           builder_csr_bankarray_csrbank3_dfii_control0_we = 1'd0;
wire   [12:0] builder_csr_bankarray_csrbank3_dfii_pi0_address0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_address0_re = 1'd0;
wire   [12:0] builder_csr_bankarray_csrbank3_dfii_pi0_address0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_address0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi0_command0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi0_command0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_command0_we = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata_re = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata_we = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_sel;
wire   [15:0] builder_csr_bankarray_csrbank4_clk_divider0_r;
reg           builder_csr_bankarray_csrbank4_clk_divider0_re = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank4_clk_divider0_w;
reg           builder_csr_bankarray_csrbank4_clk_divider0_we = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank4_control0_r;
reg           builder_csr_bankarray_csrbank4_control0_re = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank4_control0_w;
reg           builder_csr_bankarray_csrbank4_control0_we = 1'd0;
wire   [16:0] builder_csr_bankarray_csrbank4_cs0_r;
reg           builder_csr_bankarray_csrbank4_cs0_re = 1'd0;
wire   [16:0] builder_csr_bankarray_csrbank4_cs0_w;
reg           builder_csr_bankarray_csrbank4_cs0_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_loopback0_r;
reg           builder_csr_bankarray_csrbank4_loopback0_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_loopback0_w;
reg           builder_csr_bankarray_csrbank4_loopback0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank4_miso_r;
reg           builder_csr_bankarray_csrbank4_miso_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank4_miso_w;
reg           builder_csr_bankarray_csrbank4_miso_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank4_mosi0_r;
reg           builder_csr_bankarray_csrbank4_mosi0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank4_mosi0_w;
reg           builder_csr_bankarray_csrbank4_mosi0_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_sel;
wire    [1:0] builder_csr_bankarray_csrbank4_status_r;
reg           builder_csr_bankarray_csrbank4_status_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank4_status_w;
reg           builder_csr_bankarray_csrbank4_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_en0_r;
reg           builder_csr_bankarray_csrbank5_en0_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_en0_w;
reg           builder_csr_bankarray_csrbank5_en0_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_ev_enable0_r;
reg           builder_csr_bankarray_csrbank5_ev_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_ev_enable0_w;
reg           builder_csr_bankarray_csrbank5_ev_enable0_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_ev_pending_r;
reg           builder_csr_bankarray_csrbank5_ev_pending_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_ev_pending_w;
reg           builder_csr_bankarray_csrbank5_ev_pending_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_ev_status_r;
reg           builder_csr_bankarray_csrbank5_ev_status_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_ev_status_w;
reg           builder_csr_bankarray_csrbank5_ev_status_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank5_load0_r;
reg           builder_csr_bankarray_csrbank5_load0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank5_load0_w;
reg           builder_csr_bankarray_csrbank5_load0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank5_reload0_r;
reg           builder_csr_bankarray_csrbank5_reload0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank5_reload0_w;
reg           builder_csr_bankarray_csrbank5_reload0_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_sel;
wire          builder_csr_bankarray_csrbank5_update_value0_r;
reg           builder_csr_bankarray_csrbank5_update_value0_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_update_value0_w;
reg           builder_csr_bankarray_csrbank5_update_value0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank5_value_r;
reg           builder_csr_bankarray_csrbank5_value_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank5_value_w;
reg           builder_csr_bankarray_csrbank5_value_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank6_ev_enable0_r;
reg           builder_csr_bankarray_csrbank6_ev_enable0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank6_ev_enable0_w;
reg           builder_csr_bankarray_csrbank6_ev_enable0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank6_ev_pending_r;
reg           builder_csr_bankarray_csrbank6_ev_pending_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank6_ev_pending_w;
reg           builder_csr_bankarray_csrbank6_ev_pending_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank6_ev_status_r;
reg           builder_csr_bankarray_csrbank6_ev_status_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank6_ev_status_w;
reg           builder_csr_bankarray_csrbank6_ev_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_rxempty_r;
reg           builder_csr_bankarray_csrbank6_rxempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_rxempty_w;
reg           builder_csr_bankarray_csrbank6_rxempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_rxfull_r;
reg           builder_csr_bankarray_csrbank6_rxfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_rxfull_w;
reg           builder_csr_bankarray_csrbank6_rxfull_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_sel;
wire          builder_csr_bankarray_csrbank6_txempty_r;
reg           builder_csr_bankarray_csrbank6_txempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_txempty_w;
reg           builder_csr_bankarray_csrbank6_txempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_txfull_r;
reg           builder_csr_bankarray_csrbank6_txfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_txfull_w;
reg           builder_csr_bankarray_csrbank6_txfull_we = 1'd0;
wire    [7:0] builder_csr_bankarray_dat_r;
wire   [13:0] builder_csr_bankarray_interface0_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface0_bank_bus_dat_w;
wire          builder_csr_bankarray_interface0_bank_bus_re;
wire          builder_csr_bankarray_interface0_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface1_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface1_bank_bus_dat_w;
wire          builder_csr_bankarray_interface1_bank_bus_re;
wire          builder_csr_bankarray_interface1_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface2_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface2_bank_bus_dat_w;
wire          builder_csr_bankarray_interface2_bank_bus_re;
wire          builder_csr_bankarray_interface2_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface3_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface3_bank_bus_dat_w;
wire          builder_csr_bankarray_interface3_bank_bus_re;
wire          builder_csr_bankarray_interface3_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface4_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface4_bank_bus_dat_w;
wire          builder_csr_bankarray_interface4_bank_bus_re;
wire          builder_csr_bankarray_interface4_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface5_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface5_bank_bus_dat_w;
wire          builder_csr_bankarray_interface5_bank_bus_re;
wire          builder_csr_bankarray_interface5_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface6_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface6_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface6_bank_bus_dat_w;
wire          builder_csr_bankarray_interface6_bank_bus_re;
wire          builder_csr_bankarray_interface6_bank_bus_we;
wire          builder_csr_bankarray_sel;
reg           builder_csr_bankarray_sel_r = 1'd0;
wire   [13:0] builder_csr_bankarray_sram_bus_adr;
reg    [31:0] builder_csr_bankarray_sram_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_sram_bus_dat_w;
wire          builder_csr_bankarray_sram_bus_re;
wire          builder_csr_bankarray_sram_bus_we;
wire   [13:0] builder_csr_interconnect_adr;
wire   [31:0] builder_csr_interconnect_dat_r;
wire   [31:0] builder_csr_interconnect_dat_w;
wire          builder_csr_interconnect_re;
wire          builder_csr_interconnect_we;
wire          builder_done;
reg           builder_error = 1'd0;
reg     [1:0] builder_fsm_next_state = 2'd0;
reg     [1:0] builder_fsm_state = 2'd0;
reg     [1:0] builder_fullmemorywe_next_state = 2'd0;
reg     [1:0] builder_fullmemorywe_state = 2'd0;
reg           builder_grant = 1'd0;
wire          builder_impl0;
wire          builder_impl1;
wire          builder_impl10;
wire          builder_impl11;
wire          builder_impl12;
wire          builder_impl13;
wire          builder_impl14;
wire          builder_impl15;
wire          builder_impl2;
wire          builder_impl3;
wire          builder_impl4;
wire          builder_impl5;
wire          builder_impl6;
wire          builder_impl7;
wire          builder_impl8;
wire          builder_impl9;
wire          builder_impl_inferedsdrtristate0;
wire          builder_impl_inferedsdrtristate0__o;
reg           builder_impl_inferedsdrtristate0_oe = 1'd0;
wire          builder_impl_inferedsdrtristate1;
wire          builder_impl_inferedsdrtristate10;
wire          builder_impl_inferedsdrtristate10__o;
reg           builder_impl_inferedsdrtristate10_oe = 1'd0;
wire          builder_impl_inferedsdrtristate11;
wire          builder_impl_inferedsdrtristate11__o;
reg           builder_impl_inferedsdrtristate11_oe = 1'd0;
wire          builder_impl_inferedsdrtristate12;
wire          builder_impl_inferedsdrtristate12__o;
reg           builder_impl_inferedsdrtristate12_oe = 1'd0;
wire          builder_impl_inferedsdrtristate13;
wire          builder_impl_inferedsdrtristate13__o;
reg           builder_impl_inferedsdrtristate13_oe = 1'd0;
wire          builder_impl_inferedsdrtristate14;
wire          builder_impl_inferedsdrtristate14__o;
reg           builder_impl_inferedsdrtristate14_oe = 1'd0;
wire          builder_impl_inferedsdrtristate15;
wire          builder_impl_inferedsdrtristate15__o;
reg           builder_impl_inferedsdrtristate15_oe = 1'd0;
wire          builder_impl_inferedsdrtristate1__o;
reg           builder_impl_inferedsdrtristate1_oe = 1'd0;
wire          builder_impl_inferedsdrtristate2;
wire          builder_impl_inferedsdrtristate2__o;
reg           builder_impl_inferedsdrtristate2_oe = 1'd0;
wire          builder_impl_inferedsdrtristate3;
wire          builder_impl_inferedsdrtristate3__o;
reg           builder_impl_inferedsdrtristate3_oe = 1'd0;
wire          builder_impl_inferedsdrtristate4;
wire          builder_impl_inferedsdrtristate4__o;
reg           builder_impl_inferedsdrtristate4_oe = 1'd0;
wire          builder_impl_inferedsdrtristate5;
wire          builder_impl_inferedsdrtristate5__o;
reg           builder_impl_inferedsdrtristate5_oe = 1'd0;
wire          builder_impl_inferedsdrtristate6;
wire          builder_impl_inferedsdrtristate6__o;
reg           builder_impl_inferedsdrtristate6_oe = 1'd0;
wire          builder_impl_inferedsdrtristate7;
wire          builder_impl_inferedsdrtristate7__o;
reg           builder_impl_inferedsdrtristate7_oe = 1'd0;
wire          builder_impl_inferedsdrtristate8;
wire          builder_impl_inferedsdrtristate8__o;
reg           builder_impl_inferedsdrtristate8_oe = 1'd0;
wire          builder_impl_inferedsdrtristate9;
wire          builder_impl_inferedsdrtristate9__o;
reg           builder_impl_inferedsdrtristate9_oe = 1'd0;
reg           builder_impl_regs0 = 1'd0;
reg           builder_impl_regs1 = 1'd0;
reg           builder_interface0_ack = 1'd0;
wire   [29:0] builder_interface0_adr;
wire    [1:0] builder_interface0_bte;
wire    [2:0] builder_interface0_cti;
wire          builder_interface0_cyc;
reg    [31:0] builder_interface0_dat_r = 32'd0;
wire   [31:0] builder_interface0_dat_w;
reg           builder_interface0_err = 1'd0;
wire    [3:0] builder_interface0_sel;
wire          builder_interface0_stb;
wire          builder_interface0_we;
reg    [13:0] builder_interface1_adr = 14'd0;
reg    [13:0] builder_interface1_adr_wishbone2csr_next_value1 = 14'd0;
reg           builder_interface1_adr_wishbone2csr_next_value_ce1 = 1'd0;
wire   [31:0] builder_interface1_dat_r;
reg    [31:0] builder_interface1_dat_w = 32'd0;
reg    [31:0] builder_interface1_dat_w_wishbone2csr_next_value0 = 32'd0;
reg           builder_interface1_dat_w_wishbone2csr_next_value_ce0 = 1'd0;
reg           builder_interface1_re = 1'd0;
reg           builder_interface1_re_wishbone2csr_next_value2 = 1'd0;
reg           builder_interface1_re_wishbone2csr_next_value_ce2 = 1'd0;
reg           builder_interface1_we = 1'd0;
reg           builder_interface1_we_wishbone2csr_next_value3 = 1'd0;
reg           builder_interface1_we_wishbone2csr_next_value_ce3 = 1'd0;
reg           builder_litedramnativeportconverter_next_state = 1'd0;
reg           builder_litedramnativeportconverter_state = 1'd0;
reg           builder_locked0 = 1'd0;
reg           builder_locked1 = 1'd0;
reg           builder_locked2 = 1'd0;
reg           builder_locked3 = 1'd0;
reg     [5:0] builder_master = 6'd0;
reg     [2:0] builder_multiplexer_next_state = 3'd0;
reg     [2:0] builder_multiplexer_state = 3'd0;
reg           builder_new_master_rdata_valid0 = 1'd0;
reg           builder_new_master_rdata_valid1 = 1'd0;
reg           builder_new_master_rdata_valid2 = 1'd0;
reg           builder_new_master_rdata_valid3 = 1'd0;
reg           builder_new_master_wdata_ready = 1'd0;
reg     [1:0] builder_refresher_next_state = 2'd0;
reg     [1:0] builder_refresher_state = 2'd0;
wire    [1:0] builder_request;
wire          builder_reset0;
wire          builder_reset1;
wire          builder_reset2;
wire          builder_reset3;
wire          builder_reset4;
wire          builder_reset5;
wire          builder_reset6;
wire          builder_reset7;
wire          builder_roundrobin0_ce;
wire          builder_roundrobin0_grant;
wire          builder_roundrobin0_request;
wire          builder_roundrobin1_ce;
wire          builder_roundrobin1_grant;
wire          builder_roundrobin1_request;
wire          builder_roundrobin2_ce;
wire          builder_roundrobin2_grant;
wire          builder_roundrobin2_request;
wire          builder_roundrobin3_ce;
wire          builder_roundrobin3_grant;
wire          builder_roundrobin3_request;
reg           builder_rs232phyrx_next_state = 1'd0;
reg           builder_rs232phyrx_state = 1'd0;
reg           builder_rs232phytx_next_state = 1'd0;
reg           builder_rs232phytx_state = 1'd0;
reg           builder_shared_ack = 1'd0;
wire   [29:0] builder_shared_adr;
wire    [1:0] builder_shared_bte;
wire    [2:0] builder_shared_cti;
wire          builder_shared_cyc;
reg    [31:0] builder_shared_dat_r = 32'd0;
wire   [31:0] builder_shared_dat_w;
wire          builder_shared_err;
wire    [3:0] builder_shared_sel;
wire          builder_shared_stb;
wire          builder_shared_we;
reg     [5:0] builder_slaves = 6'd0;
reg     [1:0] builder_spimaster_next_state = 2'd0;
reg     [1:0] builder_spimaster_state = 2'd0;
reg           builder_sync_f_self = 1'd0;
reg     [1:0] builder_sync_rhs_self0 = 2'd0;
reg    [12:0] builder_sync_rhs_self1 = 13'd0;
reg           builder_sync_rhs_self2 = 1'd0;
reg           builder_sync_rhs_self3 = 1'd0;
reg           builder_sync_rhs_self4 = 1'd0;
reg           builder_sync_rhs_self5 = 1'd0;
reg           builder_sync_rhs_self6 = 1'd0;
wire          builder_wait;
reg     [1:0] builder_wishbone2csr_next_state = 2'd0;
reg     [1:0] builder_wishbone2csr_state = 2'd0;
reg     [1:0] main_basesoc_adr_offset_r = 2'd0;
wire    [7:0] main_basesoc_basesoc_adr;
reg           main_basesoc_basesoc_adr_burst = 1'd0;
wire   [31:0] main_basesoc_basesoc_dat_r;
reg           main_basesoc_basesoc_ram_bus_ack = 1'd0;
wire   [29:0] main_basesoc_basesoc_ram_bus_adr;
wire    [1:0] main_basesoc_basesoc_ram_bus_bte;
wire    [2:0] main_basesoc_basesoc_ram_bus_cti;
wire          main_basesoc_basesoc_ram_bus_cyc;
wire   [31:0] main_basesoc_basesoc_ram_bus_dat_r;
wire   [31:0] main_basesoc_basesoc_ram_bus_dat_w;
reg           main_basesoc_basesoc_ram_bus_err = 1'd0;
wire    [3:0] main_basesoc_basesoc_ram_bus_sel;
wire          main_basesoc_basesoc_ram_bus_stb;
wire          main_basesoc_basesoc_ram_bus_we;
wire          main_basesoc_bus_error;
reg    [31:0] main_basesoc_bus_errors = 32'd0;
reg           main_basesoc_bus_errors_re = 1'd0;
wire   [31:0] main_basesoc_bus_errors_status;
wire          main_basesoc_bus_errors_we;
reg           main_basesoc_clint_bus_ack = 1'd0;
wire   [15:0] main_basesoc_clint_bus_adr;
wire    [1:0] main_basesoc_clint_bus_bte;
wire    [2:0] main_basesoc_clint_bus_cti;
wire          main_basesoc_clint_bus_cyc;
reg    [31:0] main_basesoc_clint_bus_dat_r = 32'd0;
wire   [31:0] main_basesoc_clint_bus_dat_w;
reg           main_basesoc_clint_bus_err = 1'd0;
wire    [3:0] main_basesoc_clint_bus_sel;
wire          main_basesoc_clint_bus_stb;
wire          main_basesoc_clint_bus_we;
reg    [63:0] main_basesoc_clint_counter = 64'd0;
reg           main_basesoc_clint_enable_re = 1'd0;
reg     [1:0] main_basesoc_clint_enable_storage = 2'd0;
wire          main_basesoc_clint_irq;
wire          main_basesoc_clint_irq_msip;
wire          main_basesoc_clint_irq_mtip;
reg           main_basesoc_clint_msip0 = 1'd0;
wire          main_basesoc_clint_msip1;
wire          main_basesoc_clint_msip2;
wire          main_basesoc_clint_msip3;
reg           main_basesoc_clint_msip_clear = 1'd0;
wire          main_basesoc_clint_msip_pending;
wire          main_basesoc_clint_msip_status;
wire          main_basesoc_clint_msip_trigger;
wire   [63:0] main_basesoc_clint_mtime;
reg    [63:0] main_basesoc_clint_mtimecmp = 64'd0;
wire          main_basesoc_clint_mtip0;
wire          main_basesoc_clint_mtip1;
wire          main_basesoc_clint_mtip2;
reg           main_basesoc_clint_mtip_clear = 1'd0;
wire          main_basesoc_clint_mtip_pending;
wire          main_basesoc_clint_mtip_status;
wire          main_basesoc_clint_mtip_trigger;
reg     [1:0] main_basesoc_clint_pending_r = 2'd0;
reg           main_basesoc_clint_pending_re = 1'd0;
reg     [1:0] main_basesoc_clint_pending_status = 2'd0;
wire          main_basesoc_clint_pending_we;
reg           main_basesoc_clint_status_re = 1'd0;
reg     [1:0] main_basesoc_clint_status_status = 2'd0;
wire          main_basesoc_clint_status_we;
wire          main_basesoc_cpu_rst;
wire    [8:0] main_basesoc_data_port_adr;
wire  [127:0] main_basesoc_data_port_dat_r;
reg   [127:0] main_basesoc_data_port_dat_w = 128'd0;
reg    [15:0] main_basesoc_data_port_we = 16'd0;
wire          main_basesoc_dbus_ack;
wire   [29:0] main_basesoc_dbus_adr;
wire    [1:0] main_basesoc_dbus_bte;
wire    [2:0] main_basesoc_dbus_cti;
wire          main_basesoc_dbus_cyc;
wire   [31:0] main_basesoc_dbus_dat_r;
wire   [31:0] main_basesoc_dbus_dat_w;
wire          main_basesoc_dbus_err;
wire    [3:0] main_basesoc_dbus_sel;
wire          main_basesoc_dbus_stb;
wire          main_basesoc_dbus_we;
wire          main_basesoc_ibus_ack;
wire   [29:0] main_basesoc_ibus_adr;
wire    [1:0] main_basesoc_ibus_bte;
wire    [2:0] main_basesoc_ibus_cti;
wire          main_basesoc_ibus_cyc;
wire   [31:0] main_basesoc_ibus_dat_r;
wire   [31:0] main_basesoc_ibus_dat_w;
wire          main_basesoc_ibus_err;
wire    [3:0] main_basesoc_ibus_sel;
wire          main_basesoc_ibus_stb;
wire          main_basesoc_ibus_we;
reg           main_basesoc_interface_ack = 1'd0;
wire   [27:0] main_basesoc_interface_adr;
reg           main_basesoc_interface_cyc = 1'd0;
reg   [127:0] main_basesoc_interface_dat_r = 128'd0;
wire  [127:0] main_basesoc_interface_dat_w;
wire   [15:0] main_basesoc_interface_sel;
reg           main_basesoc_interface_stb = 1'd0;
reg           main_basesoc_interface_we = 1'd0;
reg    [31:0] main_basesoc_interrupt = 32'd0;
reg           main_basesoc_plic_bus_ack = 1'd0;
wire   [15:0] main_basesoc_plic_bus_adr;
wire    [1:0] main_basesoc_plic_bus_bte;
wire    [2:0] main_basesoc_plic_bus_cti;
wire          main_basesoc_plic_bus_cyc;
reg    [31:0] main_basesoc_plic_bus_dat_r = 32'd0;
wire   [31:0] main_basesoc_plic_bus_dat_w;
reg           main_basesoc_plic_bus_err = 1'd0;
wire    [3:0] main_basesoc_plic_bus_sel;
wire          main_basesoc_plic_bus_stb;
wire          main_basesoc_plic_bus_we;
reg     [1:0] main_basesoc_plic_chosen_irq_id = 2'd0;
wire    [1:0] main_basesoc_plic_claim;
reg     [1:0] main_basesoc_plic_enable = 2'd0;
reg           main_basesoc_plic_found = 1'd0;
reg           main_basesoc_plic_irq_out = 1'd0;
reg     [1:0] main_basesoc_plic_irqs_in = 2'd0;
reg     [1:0] main_basesoc_plic_pending = 2'd0;
reg     [1:0] main_basesoc_plic_priority = 2'd0;
reg           main_basesoc_plic_threshold = 1'd0;
reg    [23:0] main_basesoc_port_cmd_payload_addr = 24'd0;
reg           main_basesoc_port_cmd_payload_we = 1'd0;
wire          main_basesoc_port_cmd_ready;
reg           main_basesoc_port_cmd_valid = 1'd0;
reg           main_basesoc_port_rdata_first = 1'd0;
reg           main_basesoc_port_rdata_last = 1'd0;
wire   [15:0] main_basesoc_port_rdata_payload_data;
wire          main_basesoc_port_rdata_ready;
wire          main_basesoc_port_rdata_valid;
wire          main_basesoc_port_wdata_first;
wire          main_basesoc_port_wdata_last;
wire   [15:0] main_basesoc_port_wdata_payload_data;
wire    [1:0] main_basesoc_port_wdata_payload_we;
wire          main_basesoc_port_wdata_ready;
wire          main_basesoc_port_wdata_valid;
wire   [10:0] main_basesoc_ram_adr;
reg           main_basesoc_ram_adr_burst = 1'd0;
reg           main_basesoc_ram_bus_ram_bus_ack = 1'd0;
wire   [29:0] main_basesoc_ram_bus_ram_bus_adr;
wire    [1:0] main_basesoc_ram_bus_ram_bus_bte;
wire    [2:0] main_basesoc_ram_bus_ram_bus_cti;
wire          main_basesoc_ram_bus_ram_bus_cyc;
wire   [31:0] main_basesoc_ram_bus_ram_bus_dat_r;
wire   [31:0] main_basesoc_ram_bus_ram_bus_dat_w;
reg           main_basesoc_ram_bus_ram_bus_err = 1'd0;
wire    [3:0] main_basesoc_ram_bus_ram_bus_sel;
wire          main_basesoc_ram_bus_ram_bus_stb;
wire          main_basesoc_ram_bus_ram_bus_we;
wire   [31:0] main_basesoc_ram_dat_r;
wire   [31:0] main_basesoc_ram_dat_w;
reg     [3:0] main_basesoc_ram_we = 4'd0;
wire          main_basesoc_reset;
reg           main_basesoc_reset_re = 1'd0;
reg     [1:0] main_basesoc_reset_storage = 2'd0;
reg     [3:0] main_basesoc_rx_count = 4'd0;
reg     [3:0] main_basesoc_rx_count_rs232phyrx_next_value0 = 4'd0;
reg           main_basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg     [7:0] main_basesoc_rx_data = 8'd0;
reg     [7:0] main_basesoc_rx_data_rs232phyrx_next_value1 = 8'd0;
reg           main_basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg           main_basesoc_rx_enable = 1'd0;
reg    [31:0] main_basesoc_rx_phase = 32'd0;
wire          main_basesoc_rx_rx;
reg           main_basesoc_rx_rx_d = 1'd0;
reg           main_basesoc_rx_source_first = 1'd0;
reg           main_basesoc_rx_source_last = 1'd0;
reg     [7:0] main_basesoc_rx_source_payload_data = 8'd0;
wire          main_basesoc_rx_source_ready;
reg           main_basesoc_rx_source_valid = 1'd0;
reg           main_basesoc_rx_tick = 1'd0;
reg           main_basesoc_scratch_re = 1'd0;
reg    [31:0] main_basesoc_scratch_storage = 32'd305419896;
reg           main_basesoc_sdram_address_re = 1'd0;
reg    [12:0] main_basesoc_sdram_address_storage = 13'd0;
reg           main_basesoc_sdram_baddress_re = 1'd0;
reg     [1:0] main_basesoc_sdram_baddress_storage = 2'd0;
reg           main_basesoc_sdram_bankmachine0_auto_precharge = 1'd0;
reg    [12:0] main_basesoc_sdram_bankmachine0_cmd_payload_a = 13'd0;
wire    [1:0] main_basesoc_sdram_bankmachine0_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine0_consume = 3'd0;
wire          main_basesoc_sdram_bankmachine0_do_read;
wire          main_basesoc_sdram_bankmachine0_fifo_in_first;
wire          main_basesoc_sdram_bankmachine0_fifo_in_last;
wire   [21:0] main_basesoc_sdram_bankmachine0_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine0_fifo_in_payload_we;
wire          main_basesoc_sdram_bankmachine0_fifo_out_first;
wire          main_basesoc_sdram_bankmachine0_fifo_out_last;
wire   [21:0] main_basesoc_sdram_bankmachine0_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine0_fifo_out_payload_we;
reg     [3:0] main_basesoc_sdram_bankmachine0_level = 4'd0;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_we;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_valid;
reg           main_basesoc_sdram_bankmachine0_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine0_pipe_valid_source_last = 1'd0;
reg    [21:0] main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr = 22'd0;
reg           main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we = 1'd0;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine0_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine0_produce = 3'd0;
wire    [2:0] main_basesoc_sdram_bankmachine0_rdport_adr;
wire   [24:0] main_basesoc_sdram_bankmachine0_rdport_dat_r;
reg           main_basesoc_sdram_bankmachine0_refresh_gnt = 1'd0;
wire          main_basesoc_sdram_bankmachine0_refresh_req;
reg           main_basesoc_sdram_bankmachine0_replace = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine0_req_addr;
wire          main_basesoc_sdram_bankmachine0_req_lock;
reg           main_basesoc_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine0_req_ready;
wire          main_basesoc_sdram_bankmachine0_req_valid;
reg           main_basesoc_sdram_bankmachine0_req_wdata_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine0_req_we;
reg    [12:0] main_basesoc_sdram_bankmachine0_row = 13'd0;
reg           main_basesoc_sdram_bankmachine0_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine0_row_hit;
reg           main_basesoc_sdram_bankmachine0_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine0_row_opened = 1'd0;
reg           main_basesoc_sdram_bankmachine0_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine0_sink_last = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine0_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine0_sink_payload_we;
wire          main_basesoc_sdram_bankmachine0_sink_ready;
wire          main_basesoc_sdram_bankmachine0_sink_sink_first;
wire          main_basesoc_sdram_bankmachine0_sink_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine0_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine0_sink_sink_payload_we;
wire          main_basesoc_sdram_bankmachine0_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine0_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine0_sink_valid;
wire          main_basesoc_sdram_bankmachine0_source_first;
wire          main_basesoc_sdram_bankmachine0_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine0_source_payload_addr;
wire          main_basesoc_sdram_bankmachine0_source_payload_we;
wire          main_basesoc_sdram_bankmachine0_source_ready;
wire          main_basesoc_sdram_bankmachine0_source_source_first;
wire          main_basesoc_sdram_bankmachine0_source_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine0_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine0_source_source_payload_we;
wire          main_basesoc_sdram_bankmachine0_source_source_ready;
wire          main_basesoc_sdram_bankmachine0_source_source_valid;
wire          main_basesoc_sdram_bankmachine0_source_valid;
wire   [24:0] main_basesoc_sdram_bankmachine0_syncfifo0_din;
wire   [24:0] main_basesoc_sdram_bankmachine0_syncfifo0_dout;
wire          main_basesoc_sdram_bankmachine0_syncfifo0_re;
wire          main_basesoc_sdram_bankmachine0_syncfifo0_readable;
wire          main_basesoc_sdram_bankmachine0_syncfifo0_we;
wire          main_basesoc_sdram_bankmachine0_syncfifo0_writable;
reg           main_basesoc_sdram_bankmachine0_trascon_ready = 1'd1;
wire          main_basesoc_sdram_bankmachine0_trascon_valid;
reg           main_basesoc_sdram_bankmachine0_trccon_ready = 1'd1;
wire          main_basesoc_sdram_bankmachine0_trccon_valid;
reg     [1:0] main_basesoc_sdram_bankmachine0_twtpcon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine0_twtpcon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine0_twtpcon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine0_wrport_adr = 3'd0;
wire   [24:0] main_basesoc_sdram_bankmachine0_wrport_dat_r;
wire   [24:0] main_basesoc_sdram_bankmachine0_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine0_wrport_we;
reg           main_basesoc_sdram_bankmachine1_auto_precharge = 1'd0;
reg    [12:0] main_basesoc_sdram_bankmachine1_cmd_payload_a = 13'd0;
wire    [1:0] main_basesoc_sdram_bankmachine1_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine1_consume = 3'd0;
wire          main_basesoc_sdram_bankmachine1_do_read;
wire          main_basesoc_sdram_bankmachine1_fifo_in_first;
wire          main_basesoc_sdram_bankmachine1_fifo_in_last;
wire   [21:0] main_basesoc_sdram_bankmachine1_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine1_fifo_in_payload_we;
wire          main_basesoc_sdram_bankmachine1_fifo_out_first;
wire          main_basesoc_sdram_bankmachine1_fifo_out_last;
wire   [21:0] main_basesoc_sdram_bankmachine1_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine1_fifo_out_payload_we;
reg     [3:0] main_basesoc_sdram_bankmachine1_level = 4'd0;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_we;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_valid;
reg           main_basesoc_sdram_bankmachine1_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine1_pipe_valid_source_last = 1'd0;
reg    [21:0] main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr = 22'd0;
reg           main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we = 1'd0;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine1_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine1_produce = 3'd0;
wire    [2:0] main_basesoc_sdram_bankmachine1_rdport_adr;
wire   [24:0] main_basesoc_sdram_bankmachine1_rdport_dat_r;
reg           main_basesoc_sdram_bankmachine1_refresh_gnt = 1'd0;
wire          main_basesoc_sdram_bankmachine1_refresh_req;
reg           main_basesoc_sdram_bankmachine1_replace = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine1_req_addr;
wire          main_basesoc_sdram_bankmachine1_req_lock;
reg           main_basesoc_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine1_req_ready;
wire          main_basesoc_sdram_bankmachine1_req_valid;
reg           main_basesoc_sdram_bankmachine1_req_wdata_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine1_req_we;
reg    [12:0] main_basesoc_sdram_bankmachine1_row = 13'd0;
reg           main_basesoc_sdram_bankmachine1_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine1_row_hit;
reg           main_basesoc_sdram_bankmachine1_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine1_row_opened = 1'd0;
reg           main_basesoc_sdram_bankmachine1_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine1_sink_last = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine1_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine1_sink_payload_we;
wire          main_basesoc_sdram_bankmachine1_sink_ready;
wire          main_basesoc_sdram_bankmachine1_sink_sink_first;
wire          main_basesoc_sdram_bankmachine1_sink_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine1_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine1_sink_sink_payload_we;
wire          main_basesoc_sdram_bankmachine1_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine1_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine1_sink_valid;
wire          main_basesoc_sdram_bankmachine1_source_first;
wire          main_basesoc_sdram_bankmachine1_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine1_source_payload_addr;
wire          main_basesoc_sdram_bankmachine1_source_payload_we;
wire          main_basesoc_sdram_bankmachine1_source_ready;
wire          main_basesoc_sdram_bankmachine1_source_source_first;
wire          main_basesoc_sdram_bankmachine1_source_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine1_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine1_source_source_payload_we;
wire          main_basesoc_sdram_bankmachine1_source_source_ready;
wire          main_basesoc_sdram_bankmachine1_source_source_valid;
wire          main_basesoc_sdram_bankmachine1_source_valid;
wire   [24:0] main_basesoc_sdram_bankmachine1_syncfifo1_din;
wire   [24:0] main_basesoc_sdram_bankmachine1_syncfifo1_dout;
wire          main_basesoc_sdram_bankmachine1_syncfifo1_re;
wire          main_basesoc_sdram_bankmachine1_syncfifo1_readable;
wire          main_basesoc_sdram_bankmachine1_syncfifo1_we;
wire          main_basesoc_sdram_bankmachine1_syncfifo1_writable;
reg           main_basesoc_sdram_bankmachine1_trascon_ready = 1'd1;
wire          main_basesoc_sdram_bankmachine1_trascon_valid;
reg           main_basesoc_sdram_bankmachine1_trccon_ready = 1'd1;
wire          main_basesoc_sdram_bankmachine1_trccon_valid;
reg     [1:0] main_basesoc_sdram_bankmachine1_twtpcon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine1_twtpcon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine1_twtpcon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine1_wrport_adr = 3'd0;
wire   [24:0] main_basesoc_sdram_bankmachine1_wrport_dat_r;
wire   [24:0] main_basesoc_sdram_bankmachine1_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine1_wrport_we;
reg           main_basesoc_sdram_bankmachine2_auto_precharge = 1'd0;
reg    [12:0] main_basesoc_sdram_bankmachine2_cmd_payload_a = 13'd0;
wire    [1:0] main_basesoc_sdram_bankmachine2_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine2_consume = 3'd0;
wire          main_basesoc_sdram_bankmachine2_do_read;
wire          main_basesoc_sdram_bankmachine2_fifo_in_first;
wire          main_basesoc_sdram_bankmachine2_fifo_in_last;
wire   [21:0] main_basesoc_sdram_bankmachine2_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine2_fifo_in_payload_we;
wire          main_basesoc_sdram_bankmachine2_fifo_out_first;
wire          main_basesoc_sdram_bankmachine2_fifo_out_last;
wire   [21:0] main_basesoc_sdram_bankmachine2_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine2_fifo_out_payload_we;
reg     [3:0] main_basesoc_sdram_bankmachine2_level = 4'd0;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_we;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_valid;
reg           main_basesoc_sdram_bankmachine2_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine2_pipe_valid_source_last = 1'd0;
reg    [21:0] main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr = 22'd0;
reg           main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we = 1'd0;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine2_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine2_produce = 3'd0;
wire    [2:0] main_basesoc_sdram_bankmachine2_rdport_adr;
wire   [24:0] main_basesoc_sdram_bankmachine2_rdport_dat_r;
reg           main_basesoc_sdram_bankmachine2_refresh_gnt = 1'd0;
wire          main_basesoc_sdram_bankmachine2_refresh_req;
reg           main_basesoc_sdram_bankmachine2_replace = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine2_req_addr;
wire          main_basesoc_sdram_bankmachine2_req_lock;
reg           main_basesoc_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine2_req_ready;
wire          main_basesoc_sdram_bankmachine2_req_valid;
reg           main_basesoc_sdram_bankmachine2_req_wdata_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine2_req_we;
reg    [12:0] main_basesoc_sdram_bankmachine2_row = 13'd0;
reg           main_basesoc_sdram_bankmachine2_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine2_row_hit;
reg           main_basesoc_sdram_bankmachine2_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine2_row_opened = 1'd0;
reg           main_basesoc_sdram_bankmachine2_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine2_sink_last = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine2_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine2_sink_payload_we;
wire          main_basesoc_sdram_bankmachine2_sink_ready;
wire          main_basesoc_sdram_bankmachine2_sink_sink_first;
wire          main_basesoc_sdram_bankmachine2_sink_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine2_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine2_sink_sink_payload_we;
wire          main_basesoc_sdram_bankmachine2_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine2_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine2_sink_valid;
wire          main_basesoc_sdram_bankmachine2_source_first;
wire          main_basesoc_sdram_bankmachine2_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine2_source_payload_addr;
wire          main_basesoc_sdram_bankmachine2_source_payload_we;
wire          main_basesoc_sdram_bankmachine2_source_ready;
wire          main_basesoc_sdram_bankmachine2_source_source_first;
wire          main_basesoc_sdram_bankmachine2_source_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine2_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine2_source_source_payload_we;
wire          main_basesoc_sdram_bankmachine2_source_source_ready;
wire          main_basesoc_sdram_bankmachine2_source_source_valid;
wire          main_basesoc_sdram_bankmachine2_source_valid;
wire   [24:0] main_basesoc_sdram_bankmachine2_syncfifo2_din;
wire   [24:0] main_basesoc_sdram_bankmachine2_syncfifo2_dout;
wire          main_basesoc_sdram_bankmachine2_syncfifo2_re;
wire          main_basesoc_sdram_bankmachine2_syncfifo2_readable;
wire          main_basesoc_sdram_bankmachine2_syncfifo2_we;
wire          main_basesoc_sdram_bankmachine2_syncfifo2_writable;
reg           main_basesoc_sdram_bankmachine2_trascon_ready = 1'd1;
wire          main_basesoc_sdram_bankmachine2_trascon_valid;
reg           main_basesoc_sdram_bankmachine2_trccon_ready = 1'd1;
wire          main_basesoc_sdram_bankmachine2_trccon_valid;
reg     [1:0] main_basesoc_sdram_bankmachine2_twtpcon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine2_twtpcon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine2_twtpcon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine2_wrport_adr = 3'd0;
wire   [24:0] main_basesoc_sdram_bankmachine2_wrport_dat_r;
wire   [24:0] main_basesoc_sdram_bankmachine2_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine2_wrport_we;
reg           main_basesoc_sdram_bankmachine3_auto_precharge = 1'd0;
reg    [12:0] main_basesoc_sdram_bankmachine3_cmd_payload_a = 13'd0;
wire    [1:0] main_basesoc_sdram_bankmachine3_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine3_consume = 3'd0;
wire          main_basesoc_sdram_bankmachine3_do_read;
wire          main_basesoc_sdram_bankmachine3_fifo_in_first;
wire          main_basesoc_sdram_bankmachine3_fifo_in_last;
wire   [21:0] main_basesoc_sdram_bankmachine3_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine3_fifo_in_payload_we;
wire          main_basesoc_sdram_bankmachine3_fifo_out_first;
wire          main_basesoc_sdram_bankmachine3_fifo_out_last;
wire   [21:0] main_basesoc_sdram_bankmachine3_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine3_fifo_out_payload_we;
reg     [3:0] main_basesoc_sdram_bankmachine3_level = 4'd0;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_we;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_valid;
reg           main_basesoc_sdram_bankmachine3_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine3_pipe_valid_source_last = 1'd0;
reg    [21:0] main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr = 22'd0;
reg           main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we = 1'd0;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine3_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine3_produce = 3'd0;
wire    [2:0] main_basesoc_sdram_bankmachine3_rdport_adr;
wire   [24:0] main_basesoc_sdram_bankmachine3_rdport_dat_r;
reg           main_basesoc_sdram_bankmachine3_refresh_gnt = 1'd0;
wire          main_basesoc_sdram_bankmachine3_refresh_req;
reg           main_basesoc_sdram_bankmachine3_replace = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine3_req_addr;
wire          main_basesoc_sdram_bankmachine3_req_lock;
reg           main_basesoc_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine3_req_ready;
wire          main_basesoc_sdram_bankmachine3_req_valid;
reg           main_basesoc_sdram_bankmachine3_req_wdata_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine3_req_we;
reg    [12:0] main_basesoc_sdram_bankmachine3_row = 13'd0;
reg           main_basesoc_sdram_bankmachine3_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine3_row_hit;
reg           main_basesoc_sdram_bankmachine3_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine3_row_opened = 1'd0;
reg           main_basesoc_sdram_bankmachine3_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine3_sink_last = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine3_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine3_sink_payload_we;
wire          main_basesoc_sdram_bankmachine3_sink_ready;
wire          main_basesoc_sdram_bankmachine3_sink_sink_first;
wire          main_basesoc_sdram_bankmachine3_sink_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine3_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine3_sink_sink_payload_we;
wire          main_basesoc_sdram_bankmachine3_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine3_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine3_sink_valid;
wire          main_basesoc_sdram_bankmachine3_source_first;
wire          main_basesoc_sdram_bankmachine3_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine3_source_payload_addr;
wire          main_basesoc_sdram_bankmachine3_source_payload_we;
wire          main_basesoc_sdram_bankmachine3_source_ready;
wire          main_basesoc_sdram_bankmachine3_source_source_first;
wire          main_basesoc_sdram_bankmachine3_source_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine3_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine3_source_source_payload_we;
wire          main_basesoc_sdram_bankmachine3_source_source_ready;
wire          main_basesoc_sdram_bankmachine3_source_source_valid;
wire          main_basesoc_sdram_bankmachine3_source_valid;
wire   [24:0] main_basesoc_sdram_bankmachine3_syncfifo3_din;
wire   [24:0] main_basesoc_sdram_bankmachine3_syncfifo3_dout;
wire          main_basesoc_sdram_bankmachine3_syncfifo3_re;
wire          main_basesoc_sdram_bankmachine3_syncfifo3_readable;
wire          main_basesoc_sdram_bankmachine3_syncfifo3_we;
wire          main_basesoc_sdram_bankmachine3_syncfifo3_writable;
reg           main_basesoc_sdram_bankmachine3_trascon_ready = 1'd1;
wire          main_basesoc_sdram_bankmachine3_trascon_valid;
reg           main_basesoc_sdram_bankmachine3_trccon_ready = 1'd1;
wire          main_basesoc_sdram_bankmachine3_trccon_valid;
reg     [1:0] main_basesoc_sdram_bankmachine3_twtpcon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine3_twtpcon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine3_twtpcon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine3_wrport_adr = 3'd0;
wire   [24:0] main_basesoc_sdram_bankmachine3_wrport_dat_r;
wire   [24:0] main_basesoc_sdram_bankmachine3_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine3_wrport_we;
wire          main_basesoc_sdram_cas_allowed;
wire          main_basesoc_sdram_choose_cmd_ce;
wire   [12:0] main_basesoc_sdram_choose_cmd_cmd_payload_a;
wire    [1:0] main_basesoc_sdram_choose_cmd_cmd_payload_ba;
reg           main_basesoc_sdram_choose_cmd_cmd_payload_cas = 1'd0;
wire          main_basesoc_sdram_choose_cmd_cmd_payload_is_cmd;
wire          main_basesoc_sdram_choose_cmd_cmd_payload_is_read;
wire          main_basesoc_sdram_choose_cmd_cmd_payload_is_write;
reg           main_basesoc_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_choose_cmd_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_choose_cmd_cmd_ready = 1'd0;
wire          main_basesoc_sdram_choose_cmd_cmd_valid;
reg     [1:0] main_basesoc_sdram_choose_cmd_grant = 2'd0;
wire    [3:0] main_basesoc_sdram_choose_cmd_request;
reg     [3:0] main_basesoc_sdram_choose_cmd_requests = 4'd0;
reg           main_basesoc_sdram_choose_cmd_want_activates = 1'd0;
reg           main_basesoc_sdram_choose_cmd_want_cmds = 1'd0;
reg           main_basesoc_sdram_choose_cmd_want_reads = 1'd0;
reg           main_basesoc_sdram_choose_cmd_want_writes = 1'd0;
wire          main_basesoc_sdram_choose_req_ce;
wire   [12:0] main_basesoc_sdram_choose_req_cmd_payload_a;
wire    [1:0] main_basesoc_sdram_choose_req_cmd_payload_ba;
reg           main_basesoc_sdram_choose_req_cmd_payload_cas = 1'd0;
wire          main_basesoc_sdram_choose_req_cmd_payload_is_cmd;
wire          main_basesoc_sdram_choose_req_cmd_payload_is_read;
wire          main_basesoc_sdram_choose_req_cmd_payload_is_write;
reg           main_basesoc_sdram_choose_req_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_choose_req_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_choose_req_cmd_ready = 1'd0;
wire          main_basesoc_sdram_choose_req_cmd_valid;
reg     [1:0] main_basesoc_sdram_choose_req_grant = 2'd0;
wire    [3:0] main_basesoc_sdram_choose_req_request;
reg     [3:0] main_basesoc_sdram_choose_req_requests = 4'd0;
reg           main_basesoc_sdram_choose_req_want_activates = 1'd0;
wire          main_basesoc_sdram_choose_req_want_cmds;
reg           main_basesoc_sdram_choose_req_want_reads = 1'd0;
reg           main_basesoc_sdram_choose_req_want_writes = 1'd0;
wire          main_basesoc_sdram_cke;
reg           main_basesoc_sdram_cmd_last = 1'd0;
reg    [12:0] main_basesoc_sdram_cmd_payload_a = 13'd0;
reg     [1:0] main_basesoc_sdram_cmd_payload_ba = 2'd0;
reg           main_basesoc_sdram_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_cmd_ready = 1'd0;
reg           main_basesoc_sdram_cmd_valid = 1'd0;
wire          main_basesoc_sdram_command_issue_r;
reg           main_basesoc_sdram_command_issue_re = 1'd0;
reg           main_basesoc_sdram_command_issue_w = 1'd0;
reg           main_basesoc_sdram_command_issue_we = 1'd0;
reg           main_basesoc_sdram_command_re = 1'd0;
reg     [7:0] main_basesoc_sdram_command_storage = 8'd0;
reg           main_basesoc_sdram_csr_dfi_p0_act_n = 1'd1;
wire   [12:0] main_basesoc_sdram_csr_dfi_p0_address;
wire    [1:0] main_basesoc_sdram_csr_dfi_p0_bank;
reg           main_basesoc_sdram_csr_dfi_p0_cas_n = 1'd1;
wire          main_basesoc_sdram_csr_dfi_p0_cke;
reg           main_basesoc_sdram_csr_dfi_p0_cs_n = 1'd1;
wire          main_basesoc_sdram_csr_dfi_p0_odt;
reg           main_basesoc_sdram_csr_dfi_p0_ras_n = 1'd1;
reg    [15:0] main_basesoc_sdram_csr_dfi_p0_rddata = 16'd0;
wire          main_basesoc_sdram_csr_dfi_p0_rddata_en;
reg           main_basesoc_sdram_csr_dfi_p0_rddata_valid = 1'd0;
wire          main_basesoc_sdram_csr_dfi_p0_reset_n;
reg           main_basesoc_sdram_csr_dfi_p0_we_n = 1'd1;
wire   [15:0] main_basesoc_sdram_csr_dfi_p0_wrdata;
wire          main_basesoc_sdram_csr_dfi_p0_wrdata_en;
wire    [1:0] main_basesoc_sdram_csr_dfi_p0_wrdata_mask;
wire          main_basesoc_sdram_csrfield_cas;
wire          main_basesoc_sdram_csrfield_cs;
wire          main_basesoc_sdram_csrfield_cs_bottom;
wire          main_basesoc_sdram_csrfield_cs_top;
wire          main_basesoc_sdram_csrfield_ras;
wire          main_basesoc_sdram_csrfield_rden;
wire          main_basesoc_sdram_csrfield_we;
wire          main_basesoc_sdram_csrfield_wren;
reg           main_basesoc_sdram_dfi_p0_act_n = 1'd1;
reg    [12:0] main_basesoc_sdram_dfi_p0_address = 13'd0;
reg     [1:0] main_basesoc_sdram_dfi_p0_bank = 2'd0;
reg           main_basesoc_sdram_dfi_p0_cas_n = 1'd1;
wire          main_basesoc_sdram_dfi_p0_cke;
reg           main_basesoc_sdram_dfi_p0_cs_n = 1'd1;
wire          main_basesoc_sdram_dfi_p0_odt;
reg           main_basesoc_sdram_dfi_p0_ras_n = 1'd1;
wire   [15:0] main_basesoc_sdram_dfi_p0_rddata;
reg           main_basesoc_sdram_dfi_p0_rddata_en = 1'd0;
wire          main_basesoc_sdram_dfi_p0_rddata_valid;
wire          main_basesoc_sdram_dfi_p0_reset_n;
reg           main_basesoc_sdram_dfi_p0_we_n = 1'd1;
wire   [15:0] main_basesoc_sdram_dfi_p0_wrdata;
reg           main_basesoc_sdram_dfi_p0_wrdata_en = 1'd0;
wire    [1:0] main_basesoc_sdram_dfi_p0_wrdata_mask;
reg           main_basesoc_sdram_en0 = 1'd0;
reg           main_basesoc_sdram_en1 = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_act_n = 1'd1;
reg    [12:0] main_basesoc_sdram_ext_dfi_p0_address = 13'd0;
reg     [1:0] main_basesoc_sdram_ext_dfi_p0_bank = 2'd0;
reg           main_basesoc_sdram_ext_dfi_p0_cas_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p0_cke = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_cs_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p0_odt = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_ras_n = 1'd1;
reg    [15:0] main_basesoc_sdram_ext_dfi_p0_rddata = 16'd0;
reg           main_basesoc_sdram_ext_dfi_p0_rddata_en = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_rddata_valid = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_reset_n = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_we_n = 1'd1;
reg    [15:0] main_basesoc_sdram_ext_dfi_p0_wrdata = 16'd0;
reg           main_basesoc_sdram_ext_dfi_p0_wrdata_en = 1'd0;
reg     [1:0] main_basesoc_sdram_ext_dfi_p0_wrdata_mask = 2'd0;
reg           main_basesoc_sdram_ext_dfi_sel = 1'd0;
wire          main_basesoc_sdram_go_to_refresh;
wire   [21:0] main_basesoc_sdram_interface_bank0_addr;
wire          main_basesoc_sdram_interface_bank0_lock;
wire          main_basesoc_sdram_interface_bank0_rdata_valid;
wire          main_basesoc_sdram_interface_bank0_ready;
wire          main_basesoc_sdram_interface_bank0_valid;
wire          main_basesoc_sdram_interface_bank0_wdata_ready;
wire          main_basesoc_sdram_interface_bank0_we;
wire   [21:0] main_basesoc_sdram_interface_bank1_addr;
wire          main_basesoc_sdram_interface_bank1_lock;
wire          main_basesoc_sdram_interface_bank1_rdata_valid;
wire          main_basesoc_sdram_interface_bank1_ready;
wire          main_basesoc_sdram_interface_bank1_valid;
wire          main_basesoc_sdram_interface_bank1_wdata_ready;
wire          main_basesoc_sdram_interface_bank1_we;
wire   [21:0] main_basesoc_sdram_interface_bank2_addr;
wire          main_basesoc_sdram_interface_bank2_lock;
wire          main_basesoc_sdram_interface_bank2_rdata_valid;
wire          main_basesoc_sdram_interface_bank2_ready;
wire          main_basesoc_sdram_interface_bank2_valid;
wire          main_basesoc_sdram_interface_bank2_wdata_ready;
wire          main_basesoc_sdram_interface_bank2_we;
wire   [21:0] main_basesoc_sdram_interface_bank3_addr;
wire          main_basesoc_sdram_interface_bank3_lock;
wire          main_basesoc_sdram_interface_bank3_rdata_valid;
wire          main_basesoc_sdram_interface_bank3_ready;
wire          main_basesoc_sdram_interface_bank3_valid;
wire          main_basesoc_sdram_interface_bank3_wdata_ready;
wire          main_basesoc_sdram_interface_bank3_we;
wire   [15:0] main_basesoc_sdram_interface_rdata;
reg    [15:0] main_basesoc_sdram_interface_wdata = 16'd0;
reg     [1:0] main_basesoc_sdram_interface_wdata_we = 2'd0;
reg           main_basesoc_sdram_master_p0_act_n = 1'd1;
reg    [12:0] main_basesoc_sdram_master_p0_address = 13'd0;
reg     [1:0] main_basesoc_sdram_master_p0_bank = 2'd0;
reg           main_basesoc_sdram_master_p0_cas_n = 1'd1;
reg           main_basesoc_sdram_master_p0_cke = 1'd0;
reg           main_basesoc_sdram_master_p0_cs_n = 1'd1;
reg           main_basesoc_sdram_master_p0_odt = 1'd0;
reg           main_basesoc_sdram_master_p0_ras_n = 1'd1;
wire   [15:0] main_basesoc_sdram_master_p0_rddata;
reg           main_basesoc_sdram_master_p0_rddata_en = 1'd0;
wire          main_basesoc_sdram_master_p0_rddata_valid;
reg           main_basesoc_sdram_master_p0_reset_n = 1'd0;
reg           main_basesoc_sdram_master_p0_we_n = 1'd1;
reg    [15:0] main_basesoc_sdram_master_p0_wrdata = 16'd0;
reg           main_basesoc_sdram_master_p0_wrdata_en = 1'd0;
reg     [1:0] main_basesoc_sdram_master_p0_wrdata_mask = 2'd0;
wire          main_basesoc_sdram_max_time0;
wire          main_basesoc_sdram_max_time1;
reg    [12:0] main_basesoc_sdram_nop_a = 13'd0;
reg     [1:0] main_basesoc_sdram_nop_ba = 2'd0;
wire          main_basesoc_sdram_odt;
reg           main_basesoc_sdram_postponer_count = 1'd0;
wire          main_basesoc_sdram_postponer_req_i;
reg           main_basesoc_sdram_postponer_req_o = 1'd0;
wire          main_basesoc_sdram_ras_allowed;
reg           main_basesoc_sdram_rddata_re = 1'd0;
reg    [15:0] main_basesoc_sdram_rddata_status = 16'd0;
wire          main_basesoc_sdram_rddata_we;
reg           main_basesoc_sdram_re = 1'd0;
wire          main_basesoc_sdram_read_available;
wire          main_basesoc_sdram_reset_n;
wire          main_basesoc_sdram_sel;
reg           main_basesoc_sdram_sequencer_count = 1'd0;
wire          main_basesoc_sdram_sequencer_done0;
reg           main_basesoc_sdram_sequencer_done1 = 1'd0;
reg           main_basesoc_sdram_sequencer_start0 = 1'd0;
wire          main_basesoc_sdram_sequencer_start1;
reg     [2:0] main_basesoc_sdram_sequencer_trigger = 3'd0;
wire          main_basesoc_sdram_slave_p0_act_n;
wire   [12:0] main_basesoc_sdram_slave_p0_address;
wire    [1:0] main_basesoc_sdram_slave_p0_bank;
wire          main_basesoc_sdram_slave_p0_cas_n;
wire          main_basesoc_sdram_slave_p0_cke;
wire          main_basesoc_sdram_slave_p0_cs_n;
wire          main_basesoc_sdram_slave_p0_odt;
wire          main_basesoc_sdram_slave_p0_ras_n;
reg    [15:0] main_basesoc_sdram_slave_p0_rddata = 16'd0;
wire          main_basesoc_sdram_slave_p0_rddata_en;
reg           main_basesoc_sdram_slave_p0_rddata_valid = 1'd0;
wire          main_basesoc_sdram_slave_p0_reset_n;
wire          main_basesoc_sdram_slave_p0_we_n;
wire   [15:0] main_basesoc_sdram_slave_p0_wrdata;
wire          main_basesoc_sdram_slave_p0_wrdata_en;
wire    [1:0] main_basesoc_sdram_slave_p0_wrdata_mask;
reg           main_basesoc_sdram_steerer0 = 1'd1;
reg           main_basesoc_sdram_steerer1 = 1'd1;
reg     [1:0] main_basesoc_sdram_steerer_sel = 2'd0;
reg     [3:0] main_basesoc_sdram_storage = 4'd1;
reg           main_basesoc_sdram_tccdcon_count = 1'd0;
reg           main_basesoc_sdram_tccdcon_ready = 1'd0;
wire          main_basesoc_sdram_tccdcon_valid;
reg           main_basesoc_sdram_tfawcon_ready = 1'd1;
wire          main_basesoc_sdram_tfawcon_valid;
reg     [4:0] main_basesoc_sdram_time0 = 5'd0;
reg     [3:0] main_basesoc_sdram_time1 = 4'd0;
wire    [8:0] main_basesoc_sdram_timer_count0;
reg     [8:0] main_basesoc_sdram_timer_count1 = 9'd390;
wire          main_basesoc_sdram_timer_done0;
wire          main_basesoc_sdram_timer_done1;
wire          main_basesoc_sdram_timer_wait;
reg           main_basesoc_sdram_trrdcon_ready = 1'd1;
wire          main_basesoc_sdram_trrdcon_valid;
reg     [2:0] main_basesoc_sdram_twtrcon_count = 3'd0;
reg           main_basesoc_sdram_twtrcon_ready = 1'd0;
wire          main_basesoc_sdram_twtrcon_valid;
wire          main_basesoc_sdram_wants_refresh;
reg           main_basesoc_sdram_wrdata_re = 1'd0;
reg    [15:0] main_basesoc_sdram_wrdata_storage = 16'd0;
wire          main_basesoc_sdram_write_available;
reg           main_basesoc_serial_tx_rs232phytx_next_value1 = 1'd0;
reg           main_basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg           main_basesoc_soc_rst = 1'd0;
wire          main_basesoc_software_irq;
reg           main_basesoc_spimaster_re = 1'd0;
reg    [15:0] main_basesoc_spimaster_storage = 16'd125;
wire   [15:0] main_basesoc_spisdcard_clk_divider0;
reg    [15:0] main_basesoc_spisdcard_clk_divider1 = 16'd0;
reg           main_basesoc_spisdcard_clk_enable = 1'd0;
wire          main_basesoc_spisdcard_clk_fall;
wire          main_basesoc_spisdcard_clk_rise;
reg           main_basesoc_spisdcard_control_re = 1'd0;
reg    [15:0] main_basesoc_spisdcard_control_storage = 16'd0;
reg     [2:0] main_basesoc_spisdcard_count = 3'd0;
reg     [2:0] main_basesoc_spisdcard_count_spimaster_next_value = 3'd0;
reg           main_basesoc_spisdcard_count_spimaster_next_value_ce = 1'd0;
wire          main_basesoc_spisdcard_cs;
wire          main_basesoc_spisdcard_cs_mode;
reg           main_basesoc_spisdcard_cs_re = 1'd0;
reg    [16:0] main_basesoc_spisdcard_cs_storage = 17'd1;
reg           main_basesoc_spisdcard_done0 = 1'd0;
wire          main_basesoc_spisdcard_done1;
reg           main_basesoc_spisdcard_irq = 1'd0;
wire    [7:0] main_basesoc_spisdcard_length0;
wire    [7:0] main_basesoc_spisdcard_length1;
wire          main_basesoc_spisdcard_loopback;
reg           main_basesoc_spisdcard_loopback_re = 1'd0;
reg           main_basesoc_spisdcard_loopback_storage = 1'd0;
reg     [7:0] main_basesoc_spisdcard_miso1 = 8'd0;
reg     [7:0] main_basesoc_spisdcard_miso_data = 8'd0;
reg           main_basesoc_spisdcard_miso_latch = 1'd0;
reg           main_basesoc_spisdcard_miso_re = 1'd0;
wire    [7:0] main_basesoc_spisdcard_miso_status;
wire          main_basesoc_spisdcard_miso_we;
wire          main_basesoc_spisdcard_mode0;
wire          main_basesoc_spisdcard_mode1;
wire          main_basesoc_spisdcard_mode2;
wire    [7:0] main_basesoc_spisdcard_mosi1;
reg           main_basesoc_spisdcard_mosi_latch = 1'd0;
reg           main_basesoc_spisdcard_mosi_re = 1'd0;
reg     [2:0] main_basesoc_spisdcard_mosi_sel = 3'd0;
reg     [7:0] main_basesoc_spisdcard_mosi_storage = 8'd0;
wire          main_basesoc_spisdcard_sel;
reg     [7:0] main_basesoc_spisdcard_self = 8'd0;
wire          main_basesoc_spisdcard_start0;
reg           main_basesoc_spisdcard_start1 = 1'd0;
reg           main_basesoc_spisdcard_status_re = 1'd0;
reg     [1:0] main_basesoc_spisdcard_status_status = 2'd0;
wire          main_basesoc_spisdcard_status_we;
reg           main_basesoc_spisdcard_xfer_enable = 1'd0;
reg           main_basesoc_tag_di_dirty = 1'd0;
wire   [20:0] main_basesoc_tag_di_tag;
wire          main_basesoc_tag_do_dirty;
wire   [20:0] main_basesoc_tag_do_tag;
wire    [8:0] main_basesoc_tag_port_adr;
wire   [21:0] main_basesoc_tag_port_dat_r;
wire   [21:0] main_basesoc_tag_port_dat_w;
reg           main_basesoc_tag_port_we = 1'd0;
reg           main_basesoc_timer_en_re = 1'd0;
reg           main_basesoc_timer_en_storage = 1'd0;
reg           main_basesoc_timer_enable_re = 1'd0;
reg           main_basesoc_timer_enable_storage = 1'd0;
wire          main_basesoc_timer_irq0;
wire          main_basesoc_timer_irq1;
reg           main_basesoc_timer_load_re = 1'd0;
reg    [31:0] main_basesoc_timer_load_storage = 32'd0;
reg           main_basesoc_timer_pending_r = 1'd0;
reg           main_basesoc_timer_pending_re = 1'd0;
wire          main_basesoc_timer_pending_status;
wire          main_basesoc_timer_pending_we;
reg           main_basesoc_timer_reload_re = 1'd0;
reg    [31:0] main_basesoc_timer_reload_storage = 32'd0;
reg           main_basesoc_timer_status_re = 1'd0;
wire          main_basesoc_timer_status_status;
wire          main_basesoc_timer_status_we;
reg           main_basesoc_timer_update_value_re = 1'd0;
reg           main_basesoc_timer_update_value_storage = 1'd0;
reg    [31:0] main_basesoc_timer_value = 32'd0;
reg           main_basesoc_timer_value_re = 1'd0;
reg    [31:0] main_basesoc_timer_value_status = 32'd0;
wire          main_basesoc_timer_value_we;
wire          main_basesoc_timer_zero0;
wire          main_basesoc_timer_zero1;
wire          main_basesoc_timer_zero2;
reg           main_basesoc_timer_zero_clear = 1'd0;
reg           main_basesoc_timer_zero_pending = 1'd0;
wire          main_basesoc_timer_zero_status;
wire          main_basesoc_timer_zero_trigger;
reg           main_basesoc_timer_zero_trigger_d = 1'd0;
reg     [3:0] main_basesoc_tx_count = 4'd0;
reg     [3:0] main_basesoc_tx_count_rs232phytx_next_value0 = 4'd0;
reg           main_basesoc_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg     [7:0] main_basesoc_tx_data = 8'd0;
reg     [7:0] main_basesoc_tx_data_rs232phytx_next_value2 = 8'd0;
reg           main_basesoc_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg           main_basesoc_tx_enable = 1'd0;
reg    [31:0] main_basesoc_tx_phase = 32'd0;
wire          main_basesoc_tx_sink_first;
wire          main_basesoc_tx_sink_last;
wire    [7:0] main_basesoc_tx_sink_payload_data;
reg           main_basesoc_tx_sink_ready = 1'd0;
wire          main_basesoc_tx_sink_valid;
reg           main_basesoc_tx_tick = 1'd0;
reg           main_basesoc_uart_enable_re = 1'd0;
reg     [1:0] main_basesoc_uart_enable_storage = 2'd0;
wire          main_basesoc_uart_irq;
reg     [1:0] main_basesoc_uart_pending_r = 2'd0;
reg           main_basesoc_uart_pending_re = 1'd0;
reg     [1:0] main_basesoc_uart_pending_status = 2'd0;
wire          main_basesoc_uart_pending_we;
wire          main_basesoc_uart_rx0;
wire          main_basesoc_uart_rx1;
wire          main_basesoc_uart_rx2;
reg           main_basesoc_uart_rx_clear = 1'd0;
reg     [3:0] main_basesoc_uart_rx_fifo_consume = 4'd0;
wire          main_basesoc_uart_rx_fifo_do_read;
wire          main_basesoc_uart_rx_fifo_fifo_in_first;
wire          main_basesoc_uart_rx_fifo_fifo_in_last;
wire    [7:0] main_basesoc_uart_rx_fifo_fifo_in_payload_data;
wire          main_basesoc_uart_rx_fifo_fifo_out_first;
wire          main_basesoc_uart_rx_fifo_fifo_out_last;
wire    [7:0] main_basesoc_uart_rx_fifo_fifo_out_payload_data;
reg     [4:0] main_basesoc_uart_rx_fifo_level0 = 5'd0;
wire    [4:0] main_basesoc_uart_rx_fifo_level1;
reg     [3:0] main_basesoc_uart_rx_fifo_produce = 4'd0;
wire    [3:0] main_basesoc_uart_rx_fifo_rdport_adr;
wire    [9:0] main_basesoc_uart_rx_fifo_rdport_dat_r;
wire          main_basesoc_uart_rx_fifo_rdport_re;
wire          main_basesoc_uart_rx_fifo_re;
reg           main_basesoc_uart_rx_fifo_readable = 1'd0;
reg           main_basesoc_uart_rx_fifo_replace = 1'd0;
wire          main_basesoc_uart_rx_fifo_sink_first;
wire          main_basesoc_uart_rx_fifo_sink_last;
wire    [7:0] main_basesoc_uart_rx_fifo_sink_payload_data;
wire          main_basesoc_uart_rx_fifo_sink_ready;
wire          main_basesoc_uart_rx_fifo_sink_valid;
wire          main_basesoc_uart_rx_fifo_source_first;
wire          main_basesoc_uart_rx_fifo_source_last;
wire    [7:0] main_basesoc_uart_rx_fifo_source_payload_data;
wire          main_basesoc_uart_rx_fifo_source_ready;
wire          main_basesoc_uart_rx_fifo_source_valid;
wire    [9:0] main_basesoc_uart_rx_fifo_syncfifo_din;
wire    [9:0] main_basesoc_uart_rx_fifo_syncfifo_dout;
wire          main_basesoc_uart_rx_fifo_syncfifo_re;
wire          main_basesoc_uart_rx_fifo_syncfifo_readable;
wire          main_basesoc_uart_rx_fifo_syncfifo_we;
wire          main_basesoc_uart_rx_fifo_syncfifo_writable;
reg     [3:0] main_basesoc_uart_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_basesoc_uart_rx_fifo_wrport_dat_r;
wire    [9:0] main_basesoc_uart_rx_fifo_wrport_dat_w;
wire          main_basesoc_uart_rx_fifo_wrport_we;
wire          main_basesoc_uart_rx_pending;
wire          main_basesoc_uart_rx_status;
wire          main_basesoc_uart_rx_trigger;
reg           main_basesoc_uart_rxempty_re = 1'd0;
wire          main_basesoc_uart_rxempty_status;
wire          main_basesoc_uart_rxempty_we;
reg           main_basesoc_uart_rxfull_re = 1'd0;
wire          main_basesoc_uart_rxfull_status;
wire          main_basesoc_uart_rxfull_we;
wire    [7:0] main_basesoc_uart_rxtx_r;
reg           main_basesoc_uart_rxtx_re = 1'd0;
wire    [7:0] main_basesoc_uart_rxtx_w;
reg           main_basesoc_uart_rxtx_we = 1'd0;
reg           main_basesoc_uart_status_re = 1'd0;
reg     [1:0] main_basesoc_uart_status_status = 2'd0;
wire          main_basesoc_uart_status_we;
wire          main_basesoc_uart_tx0;
wire          main_basesoc_uart_tx1;
wire          main_basesoc_uart_tx2;
reg           main_basesoc_uart_tx_clear = 1'd0;
reg     [3:0] main_basesoc_uart_tx_fifo_consume = 4'd0;
wire          main_basesoc_uart_tx_fifo_do_read;
wire          main_basesoc_uart_tx_fifo_fifo_in_first;
wire          main_basesoc_uart_tx_fifo_fifo_in_last;
wire    [7:0] main_basesoc_uart_tx_fifo_fifo_in_payload_data;
wire          main_basesoc_uart_tx_fifo_fifo_out_first;
wire          main_basesoc_uart_tx_fifo_fifo_out_last;
wire    [7:0] main_basesoc_uart_tx_fifo_fifo_out_payload_data;
reg     [4:0] main_basesoc_uart_tx_fifo_level0 = 5'd0;
wire    [4:0] main_basesoc_uart_tx_fifo_level1;
reg     [3:0] main_basesoc_uart_tx_fifo_produce = 4'd0;
wire    [3:0] main_basesoc_uart_tx_fifo_rdport_adr;
wire    [9:0] main_basesoc_uart_tx_fifo_rdport_dat_r;
wire          main_basesoc_uart_tx_fifo_rdport_re;
wire          main_basesoc_uart_tx_fifo_re;
reg           main_basesoc_uart_tx_fifo_readable = 1'd0;
reg           main_basesoc_uart_tx_fifo_replace = 1'd0;
reg           main_basesoc_uart_tx_fifo_sink_first = 1'd0;
reg           main_basesoc_uart_tx_fifo_sink_last = 1'd0;
wire    [7:0] main_basesoc_uart_tx_fifo_sink_payload_data;
wire          main_basesoc_uart_tx_fifo_sink_ready;
wire          main_basesoc_uart_tx_fifo_sink_valid;
wire          main_basesoc_uart_tx_fifo_source_first;
wire          main_basesoc_uart_tx_fifo_source_last;
wire    [7:0] main_basesoc_uart_tx_fifo_source_payload_data;
wire          main_basesoc_uart_tx_fifo_source_ready;
wire          main_basesoc_uart_tx_fifo_source_valid;
wire    [9:0] main_basesoc_uart_tx_fifo_syncfifo_din;
wire    [9:0] main_basesoc_uart_tx_fifo_syncfifo_dout;
wire          main_basesoc_uart_tx_fifo_syncfifo_re;
wire          main_basesoc_uart_tx_fifo_syncfifo_readable;
wire          main_basesoc_uart_tx_fifo_syncfifo_we;
wire          main_basesoc_uart_tx_fifo_syncfifo_writable;
reg     [3:0] main_basesoc_uart_tx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_basesoc_uart_tx_fifo_wrport_dat_r;
wire    [9:0] main_basesoc_uart_tx_fifo_wrport_dat_w;
wire          main_basesoc_uart_tx_fifo_wrport_we;
wire          main_basesoc_uart_tx_pending;
wire          main_basesoc_uart_tx_status;
wire          main_basesoc_uart_tx_trigger;
reg           main_basesoc_uart_txempty_re = 1'd0;
wire          main_basesoc_uart_txempty_status;
wire          main_basesoc_uart_txempty_we;
reg           main_basesoc_uart_txfull_re = 1'd0;
wire          main_basesoc_uart_txfull_status;
wire          main_basesoc_uart_txfull_we;
wire          main_basesoc_uart_uart_sink_first;
wire          main_basesoc_uart_uart_sink_last;
wire    [7:0] main_basesoc_uart_uart_sink_payload_data;
wire          main_basesoc_uart_uart_sink_ready;
wire          main_basesoc_uart_uart_sink_valid;
wire          main_basesoc_uart_uart_source_first;
wire          main_basesoc_uart_uart_source_last;
wire    [7:0] main_basesoc_uart_uart_source_payload_data;
wire          main_basesoc_uart_uart_source_ready;
wire          main_basesoc_uart_uart_source_valid;
reg    [31:0] main_basesoc_vexriscv = 32'd0;
reg           main_basesoc_wb_sdram_ack = 1'd0;
wire   [29:0] main_basesoc_wb_sdram_adr;
wire    [1:0] main_basesoc_wb_sdram_bte;
wire    [2:0] main_basesoc_wb_sdram_cti;
wire          main_basesoc_wb_sdram_cyc;
reg    [31:0] main_basesoc_wb_sdram_dat_r = 32'd0;
wire   [31:0] main_basesoc_wb_sdram_dat_w;
reg           main_basesoc_wb_sdram_err = 1'd0;
wire    [3:0] main_basesoc_wb_sdram_sel;
wire          main_basesoc_wb_sdram_stb;
wire          main_basesoc_wb_sdram_we;
reg           main_basesoc_wishbone_bridge_aborted = 1'd0;
reg           main_basesoc_wishbone_bridge_aborted_fsm_next_value = 1'd0;
reg           main_basesoc_wishbone_bridge_aborted_fsm_next_value_ce = 1'd0;
reg    [20:0] main_basesoc_wishbone_bridge_cmd_addr = 21'd0;
reg    [20:0] main_basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 = 21'd0;
reg           main_basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 = 1'd0;
reg     [2:0] main_basesoc_wishbone_bridge_cmd_count = 3'd0;
reg     [2:0] main_basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 = 3'd0;
reg           main_basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 = 1'd0;
wire          main_basesoc_wishbone_bridge_cmd_last;
wire   [20:0] main_basesoc_wishbone_bridge_cmd_payload_addr;
wire          main_basesoc_wishbone_bridge_cmd_payload_we;
reg           main_basesoc_wishbone_bridge_cmd_ready = 1'd0;
reg           main_basesoc_wishbone_bridge_cmd_valid = 1'd0;
reg           main_basesoc_wishbone_bridge_cmd_we = 1'd0;
reg           main_basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 = 1'd0;
reg           main_basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 = 1'd0;
wire          main_basesoc_wishbone_bridge_flush;
reg           main_basesoc_wishbone_bridge_is_ongoing = 1'd0;
reg     [2:0] main_basesoc_wishbone_bridge_rdata_converter_converter_demux = 3'd0;
wire          main_basesoc_wishbone_bridge_rdata_converter_converter_load_part;
wire          main_basesoc_wishbone_bridge_rdata_converter_converter_sink_first;
wire          main_basesoc_wishbone_bridge_rdata_converter_converter_sink_last;
wire   [15:0] main_basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
wire          main_basesoc_wishbone_bridge_rdata_converter_converter_sink_ready;
wire          main_basesoc_wishbone_bridge_rdata_converter_converter_sink_valid;
reg           main_basesoc_wishbone_bridge_rdata_converter_converter_source_first = 1'd0;
reg           main_basesoc_wishbone_bridge_rdata_converter_converter_source_last = 1'd0;
reg   [127:0] main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'd0;
reg     [3:0] main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 4'd0;
wire          main_basesoc_wishbone_bridge_rdata_converter_converter_source_ready;
wire          main_basesoc_wishbone_bridge_rdata_converter_converter_source_valid;
reg           main_basesoc_wishbone_bridge_rdata_converter_converter_strobe_all = 1'd0;
wire          main_basesoc_wishbone_bridge_rdata_converter_sink_first;
wire          main_basesoc_wishbone_bridge_rdata_converter_sink_last;
wire   [15:0] main_basesoc_wishbone_bridge_rdata_converter_sink_payload_data;
wire          main_basesoc_wishbone_bridge_rdata_converter_sink_ready;
wire          main_basesoc_wishbone_bridge_rdata_converter_sink_valid;
wire          main_basesoc_wishbone_bridge_rdata_converter_source_first;
wire          main_basesoc_wishbone_bridge_rdata_converter_source_last;
reg   [127:0] main_basesoc_wishbone_bridge_rdata_converter_source_payload_data = 128'd0;
wire          main_basesoc_wishbone_bridge_rdata_converter_source_ready;
wire          main_basesoc_wishbone_bridge_rdata_converter_source_source_first;
wire          main_basesoc_wishbone_bridge_rdata_converter_source_source_last;
wire  [127:0] main_basesoc_wishbone_bridge_rdata_converter_source_source_payload_data;
wire          main_basesoc_wishbone_bridge_rdata_converter_source_source_ready;
wire          main_basesoc_wishbone_bridge_rdata_converter_source_source_valid;
wire          main_basesoc_wishbone_bridge_rdata_converter_source_valid;
wire          main_basesoc_wishbone_bridge_rdata_first;
wire          main_basesoc_wishbone_bridge_rdata_last;
wire  [127:0] main_basesoc_wishbone_bridge_rdata_payload_data;
wire          main_basesoc_wishbone_bridge_rdata_ready;
wire          main_basesoc_wishbone_bridge_rdata_valid;
wire          main_basesoc_wishbone_bridge_wdata_converter_converter_first;
wire          main_basesoc_wishbone_bridge_wdata_converter_converter_last;
reg     [2:0] main_basesoc_wishbone_bridge_wdata_converter_converter_mux = 3'd0;
wire          main_basesoc_wishbone_bridge_wdata_converter_converter_sink_first;
wire          main_basesoc_wishbone_bridge_wdata_converter_converter_sink_last;
reg   [143:0] main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'd0;
wire          main_basesoc_wishbone_bridge_wdata_converter_converter_sink_ready;
wire          main_basesoc_wishbone_bridge_wdata_converter_converter_sink_valid;
wire          main_basesoc_wishbone_bridge_wdata_converter_converter_source_first;
wire          main_basesoc_wishbone_bridge_wdata_converter_converter_source_last;
reg    [17:0] main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data = 18'd0;
wire          main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count;
wire          main_basesoc_wishbone_bridge_wdata_converter_converter_source_ready;
wire          main_basesoc_wishbone_bridge_wdata_converter_converter_source_valid;
wire          main_basesoc_wishbone_bridge_wdata_converter_sink_first;
wire          main_basesoc_wishbone_bridge_wdata_converter_sink_last;
wire  [127:0] main_basesoc_wishbone_bridge_wdata_converter_sink_payload_data;
wire   [15:0] main_basesoc_wishbone_bridge_wdata_converter_sink_payload_we;
wire          main_basesoc_wishbone_bridge_wdata_converter_sink_ready;
wire          main_basesoc_wishbone_bridge_wdata_converter_sink_valid;
wire          main_basesoc_wishbone_bridge_wdata_converter_source_first;
wire          main_basesoc_wishbone_bridge_wdata_converter_source_last;
wire   [15:0] main_basesoc_wishbone_bridge_wdata_converter_source_payload_data;
wire    [1:0] main_basesoc_wishbone_bridge_wdata_converter_source_payload_we;
wire          main_basesoc_wishbone_bridge_wdata_converter_source_ready;
wire          main_basesoc_wishbone_bridge_wdata_converter_source_source_first;
wire          main_basesoc_wishbone_bridge_wdata_converter_source_source_last;
wire   [17:0] main_basesoc_wishbone_bridge_wdata_converter_source_source_payload_data;
wire          main_basesoc_wishbone_bridge_wdata_converter_source_source_ready;
wire          main_basesoc_wishbone_bridge_wdata_converter_source_source_valid;
wire          main_basesoc_wishbone_bridge_wdata_converter_source_valid;
reg           main_basesoc_wishbone_bridge_wdata_first = 1'd0;
reg           main_basesoc_wishbone_bridge_wdata_last = 1'd0;
wire  [127:0] main_basesoc_wishbone_bridge_wdata_payload_data;
wire   [15:0] main_basesoc_wishbone_bridge_wdata_payload_we;
wire          main_basesoc_wishbone_bridge_wdata_ready;
reg           main_basesoc_wishbone_bridge_wdata_valid = 1'd0;
reg           main_basesoc_word_clr = 1'd0;
reg           main_basesoc_word_inc = 1'd0;
reg           main_basesoc_write_from_slave = 1'd0;
reg     [7:0] main_chaser = 8'd0;
reg    [21:0] main_count = 22'd3125000;
wire          main_crg_clkin;
wire          main_crg_clkout0;
wire          main_crg_clkout1;
wire          main_crg_locked;
wire          main_crg_reset;
reg           main_crg_rst = 1'd0;
wire          main_dfi_p0_act_n;
wire   [12:0] main_dfi_p0_address;
wire    [1:0] main_dfi_p0_bank;
wire          main_dfi_p0_cas_n;
wire          main_dfi_p0_cke;
wire          main_dfi_p0_cs_n;
wire          main_dfi_p0_odt;
wire          main_dfi_p0_ras_n;
wire   [15:0] main_dfi_p0_rddata;
wire          main_dfi_p0_rddata_en;
reg           main_dfi_p0_rddata_valid = 1'd0;
wire          main_dfi_p0_reset_n;
wire          main_dfi_p0_we_n;
wire   [15:0] main_dfi_p0_wrdata;
wire          main_dfi_p0_wrdata_en;
wire    [1:0] main_dfi_p0_wrdata_mask;
wire          main_done;
reg     [7:0] main_leds = 8'd0;
reg           main_mode = 1'd0;
reg     [2:0] main_rddata_en = 3'd0;
reg           main_re = 1'd0;
reg     [7:0] main_storage = 8'd0;
wire          main_wait;
wire          sdrio_clk;
wire          sdrio_clk_1;
wire          sdrio_clk_10;
wire          sdrio_clk_11;
wire          sdrio_clk_12;
wire          sdrio_clk_13;
wire          sdrio_clk_14;
wire          sdrio_clk_15;
wire          sdrio_clk_2;
wire          sdrio_clk_3;
wire          sdrio_clk_4;
wire          sdrio_clk_5;
wire          sdrio_clk_6;
wire          sdrio_clk_7;
wire          sdrio_clk_8;
wire          sdrio_clk_9;
wire          sys_clk;
wire          sys_ps_clk;
wire          sys_ps_rst;
wire          sys_rst;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign main_basesoc_reset = (main_basesoc_soc_rst | main_basesoc_cpu_rst);
assign main_basesoc_software_irq = main_basesoc_clint_irq_msip;
assign main_basesoc_timer_irq0 = main_basesoc_clint_irq_mtip;
always @(*) begin
    main_crg_rst <= 1'd0;
    if (main_basesoc_soc_rst) begin
        main_crg_rst <= 1'd1;
    end
end
assign main_basesoc_bus_error = builder_error;
always @(*) begin
    main_basesoc_interrupt <= 32'd0;
    main_basesoc_interrupt[31] <= main_basesoc_plic_irq_out;
    main_basesoc_interrupt[1] <= main_basesoc_timer_irq1;
    main_basesoc_interrupt[0] <= main_basesoc_uart_irq;
end
assign main_crg_reset = main_crg_rst;
assign main_crg_clkin = clk50;
assign sys_clk = main_crg_clkout0;
assign sys_ps_clk = main_crg_clkout1;
assign main_crg_clkout0 = builder_clks[0];
assign main_crg_clkout1 = builder_clks[1];
assign builder_shared_adr = builder_comb_rhs_self0;
assign builder_shared_dat_w = builder_comb_rhs_self1;
assign builder_shared_sel = builder_comb_rhs_self2;
assign builder_shared_cyc = builder_comb_rhs_self3;
assign builder_shared_stb = builder_comb_rhs_self4;
assign builder_shared_we = builder_comb_rhs_self5;
assign builder_shared_cti = builder_comb_rhs_self6;
assign builder_shared_bte = builder_comb_rhs_self7;
assign main_basesoc_ibus_dat_r = builder_shared_dat_r;
assign main_basesoc_dbus_dat_r = builder_shared_dat_r;
assign main_basesoc_ibus_ack = (builder_shared_ack & (builder_grant == 1'd0));
assign main_basesoc_dbus_ack = (builder_shared_ack & (builder_grant == 1'd1));
assign main_basesoc_ibus_err = (builder_shared_err & (builder_grant == 1'd0));
assign main_basesoc_dbus_err = (builder_shared_err & (builder_grant == 1'd1));
assign builder_request = {main_basesoc_dbus_cyc, main_basesoc_ibus_cyc};
always @(*) begin
    builder_master <= 6'd0;
    builder_master[0] <= (builder_shared_adr[29:8] == 1'd0);
    builder_master[1] <= (builder_shared_adr[29:11] == 16'd32768);
    builder_master[2] <= (builder_shared_adr[29:23] == 6'd32);
    builder_master[3] <= (builder_shared_adr[29:14] == 10'd512);
    builder_master[4] <= (builder_shared_adr[29:14] == 11'd1024);
    builder_master[5] <= (builder_shared_adr[29:14] == 16'd61440);
end
assign main_basesoc_basesoc_ram_bus_adr = builder_shared_adr;
assign main_basesoc_basesoc_ram_bus_dat_w = builder_shared_dat_w;
assign main_basesoc_basesoc_ram_bus_sel = builder_shared_sel;
assign main_basesoc_basesoc_ram_bus_stb = builder_shared_stb;
assign main_basesoc_basesoc_ram_bus_we = builder_shared_we;
assign main_basesoc_basesoc_ram_bus_cti = builder_shared_cti;
assign main_basesoc_basesoc_ram_bus_bte = builder_shared_bte;
assign main_basesoc_ram_bus_ram_bus_adr = builder_shared_adr;
assign main_basesoc_ram_bus_ram_bus_dat_w = builder_shared_dat_w;
assign main_basesoc_ram_bus_ram_bus_sel = builder_shared_sel;
assign main_basesoc_ram_bus_ram_bus_stb = builder_shared_stb;
assign main_basesoc_ram_bus_ram_bus_we = builder_shared_we;
assign main_basesoc_ram_bus_ram_bus_cti = builder_shared_cti;
assign main_basesoc_ram_bus_ram_bus_bte = builder_shared_bte;
assign main_basesoc_wb_sdram_adr = builder_shared_adr;
assign main_basesoc_wb_sdram_dat_w = builder_shared_dat_w;
assign main_basesoc_wb_sdram_sel = builder_shared_sel;
assign main_basesoc_wb_sdram_stb = builder_shared_stb;
assign main_basesoc_wb_sdram_we = builder_shared_we;
assign main_basesoc_wb_sdram_cti = builder_shared_cti;
assign main_basesoc_wb_sdram_bte = builder_shared_bte;
assign main_basesoc_clint_bus_adr = builder_shared_adr;
assign main_basesoc_clint_bus_dat_w = builder_shared_dat_w;
assign main_basesoc_clint_bus_sel = builder_shared_sel;
assign main_basesoc_clint_bus_stb = builder_shared_stb;
assign main_basesoc_clint_bus_we = builder_shared_we;
assign main_basesoc_clint_bus_cti = builder_shared_cti;
assign main_basesoc_clint_bus_bte = builder_shared_bte;
assign main_basesoc_plic_bus_adr = builder_shared_adr;
assign main_basesoc_plic_bus_dat_w = builder_shared_dat_w;
assign main_basesoc_plic_bus_sel = builder_shared_sel;
assign main_basesoc_plic_bus_stb = builder_shared_stb;
assign main_basesoc_plic_bus_we = builder_shared_we;
assign main_basesoc_plic_bus_cti = builder_shared_cti;
assign main_basesoc_plic_bus_bte = builder_shared_bte;
assign builder_interface0_adr = builder_shared_adr;
assign builder_interface0_dat_w = builder_shared_dat_w;
assign builder_interface0_sel = builder_shared_sel;
assign builder_interface0_stb = builder_shared_stb;
assign builder_interface0_we = builder_shared_we;
assign builder_interface0_cti = builder_shared_cti;
assign builder_interface0_bte = builder_shared_bte;
assign main_basesoc_basesoc_ram_bus_cyc = (builder_shared_cyc & builder_master[0]);
assign main_basesoc_ram_bus_ram_bus_cyc = (builder_shared_cyc & builder_master[1]);
assign main_basesoc_wb_sdram_cyc = (builder_shared_cyc & builder_master[2]);
assign main_basesoc_clint_bus_cyc = (builder_shared_cyc & builder_master[3]);
assign main_basesoc_plic_bus_cyc = (builder_shared_cyc & builder_master[4]);
assign builder_interface0_cyc = (builder_shared_cyc & builder_master[5]);
assign builder_shared_err = (((((main_basesoc_basesoc_ram_bus_err | main_basesoc_ram_bus_ram_bus_err) | main_basesoc_wb_sdram_err) | main_basesoc_clint_bus_err) | main_basesoc_plic_bus_err) | builder_interface0_err);
assign builder_wait = ((builder_shared_stb & builder_shared_cyc) & (~builder_shared_ack));
always @(*) begin
    builder_error <= 1'd0;
    builder_shared_ack <= 1'd0;
    builder_shared_dat_r <= 32'd0;
    builder_shared_ack <= (((((main_basesoc_basesoc_ram_bus_ack | main_basesoc_ram_bus_ram_bus_ack) | main_basesoc_wb_sdram_ack) | main_basesoc_clint_bus_ack) | main_basesoc_plic_bus_ack) | builder_interface0_ack);
    builder_shared_dat_r <= (((((({32{builder_slaves[0]}} & main_basesoc_basesoc_ram_bus_dat_r) | ({32{builder_slaves[1]}} & main_basesoc_ram_bus_ram_bus_dat_r)) | ({32{builder_slaves[2]}} & main_basesoc_wb_sdram_dat_r)) | ({32{builder_slaves[3]}} & main_basesoc_clint_bus_dat_r)) | ({32{builder_slaves[4]}} & main_basesoc_plic_bus_dat_r)) | ({32{builder_slaves[5]}} & builder_interface0_dat_r));
    if (builder_done) begin
        builder_shared_dat_r <= 32'd4294967295;
        builder_shared_ack <= 1'd1;
        builder_error <= 1'd1;
    end
end
assign builder_done = (builder_count == 1'd0);
assign main_basesoc_bus_errors_status = main_basesoc_bus_errors;
assign main_basesoc_basesoc_adr = main_basesoc_basesoc_ram_bus_adr[7:0];
assign main_basesoc_basesoc_ram_bus_dat_r = main_basesoc_basesoc_dat_r;
always @(*) begin
    main_basesoc_ram_we <= 4'd0;
    main_basesoc_ram_we[0] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[0]);
    main_basesoc_ram_we[1] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[1]);
    main_basesoc_ram_we[2] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[2]);
    main_basesoc_ram_we[3] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[3]);
end
assign main_basesoc_ram_adr = main_basesoc_ram_bus_ram_bus_adr[10:0];
assign main_basesoc_ram_bus_ram_bus_dat_r = main_basesoc_ram_dat_r;
assign main_basesoc_ram_dat_w = main_basesoc_ram_bus_ram_bus_dat_w;
always @(*) begin
    builder_rs232phytx_next_state <= 1'd0;
    main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
    main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
    main_basesoc_tx_count_rs232phytx_next_value0 <= 4'd0;
    main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
    main_basesoc_tx_data_rs232phytx_next_value2 <= 8'd0;
    main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
    main_basesoc_tx_enable <= 1'd0;
    main_basesoc_tx_sink_ready <= 1'd0;
    builder_rs232phytx_next_state <= builder_rs232phytx_state;
    case (builder_rs232phytx_state)
        1'd1: begin
            main_basesoc_tx_enable <= 1'd1;
            if (main_basesoc_tx_tick) begin
                main_basesoc_serial_tx_rs232phytx_next_value1 <= main_basesoc_tx_data[0];
                main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_basesoc_tx_count_rs232phytx_next_value0 <= (main_basesoc_tx_count + 1'd1);
                main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
                main_basesoc_tx_data_rs232phytx_next_value2 <= {1'd1, main_basesoc_tx_data[7:1]};
                main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                if ((main_basesoc_tx_count == 4'd9)) begin
                    main_basesoc_tx_sink_ready <= 1'd1;
                    builder_rs232phytx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_basesoc_tx_count_rs232phytx_next_value0 <= 1'd0;
            main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
            main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd1;
            main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
            if (main_basesoc_tx_sink_valid) begin
                main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
                main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_basesoc_tx_data_rs232phytx_next_value2 <= main_basesoc_tx_sink_payload_data;
                main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                builder_rs232phytx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_rs232phyrx_next_state <= 1'd0;
    main_basesoc_rx_count_rs232phyrx_next_value0 <= 4'd0;
    main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
    main_basesoc_rx_data_rs232phyrx_next_value1 <= 8'd0;
    main_basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
    main_basesoc_rx_enable <= 1'd0;
    main_basesoc_rx_source_payload_data <= 8'd0;
    main_basesoc_rx_source_valid <= 1'd0;
    builder_rs232phyrx_next_state <= builder_rs232phyrx_state;
    case (builder_rs232phyrx_state)
        1'd1: begin
            main_basesoc_rx_enable <= 1'd1;
            if (main_basesoc_rx_tick) begin
                main_basesoc_rx_count_rs232phyrx_next_value0 <= (main_basesoc_rx_count + 1'd1);
                main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
                main_basesoc_rx_data_rs232phyrx_next_value1 <= {main_basesoc_rx_rx, main_basesoc_rx_data[7:1]};
                main_basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
                if ((main_basesoc_rx_count == 4'd9)) begin
                    main_basesoc_rx_source_valid <= (main_basesoc_rx_rx == 1'd1);
                    main_basesoc_rx_source_payload_data <= main_basesoc_rx_data;
                    builder_rs232phyrx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_basesoc_rx_count_rs232phyrx_next_value0 <= 1'd0;
            main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
            if (((main_basesoc_rx_rx == 1'd0) & (main_basesoc_rx_rx_d == 1'd1))) begin
                builder_rs232phyrx_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_basesoc_uart_uart_sink_valid = main_basesoc_rx_source_valid;
assign main_basesoc_rx_source_ready = main_basesoc_uart_uart_sink_ready;
assign main_basesoc_uart_uart_sink_first = main_basesoc_rx_source_first;
assign main_basesoc_uart_uart_sink_last = main_basesoc_rx_source_last;
assign main_basesoc_uart_uart_sink_payload_data = main_basesoc_rx_source_payload_data;
assign main_basesoc_tx_sink_valid = main_basesoc_uart_uart_source_valid;
assign main_basesoc_uart_uart_source_ready = main_basesoc_tx_sink_ready;
assign main_basesoc_tx_sink_first = main_basesoc_uart_uart_source_first;
assign main_basesoc_tx_sink_last = main_basesoc_uart_uart_source_last;
assign main_basesoc_tx_sink_payload_data = main_basesoc_uart_uart_source_payload_data;
assign main_basesoc_uart_tx_fifo_sink_valid = main_basesoc_uart_rxtx_re;
assign main_basesoc_uart_tx_fifo_sink_payload_data = main_basesoc_uart_rxtx_r;
assign main_basesoc_uart_uart_source_valid = main_basesoc_uart_tx_fifo_source_valid;
assign main_basesoc_uart_tx_fifo_source_ready = main_basesoc_uart_uart_source_ready;
assign main_basesoc_uart_uart_source_first = main_basesoc_uart_tx_fifo_source_first;
assign main_basesoc_uart_uart_source_last = main_basesoc_uart_tx_fifo_source_last;
assign main_basesoc_uart_uart_source_payload_data = main_basesoc_uart_tx_fifo_source_payload_data;
assign main_basesoc_uart_txfull_status = (~main_basesoc_uart_tx_fifo_sink_ready);
assign main_basesoc_uart_txempty_status = (~main_basesoc_uart_tx_fifo_source_valid);
assign main_basesoc_uart_tx_trigger = main_basesoc_uart_tx_fifo_sink_ready;
assign main_basesoc_uart_rx_fifo_sink_valid = main_basesoc_uart_uart_sink_valid;
assign main_basesoc_uart_uart_sink_ready = main_basesoc_uart_rx_fifo_sink_ready;
assign main_basesoc_uart_rx_fifo_sink_first = main_basesoc_uart_uart_sink_first;
assign main_basesoc_uart_rx_fifo_sink_last = main_basesoc_uart_uart_sink_last;
assign main_basesoc_uart_rx_fifo_sink_payload_data = main_basesoc_uart_uart_sink_payload_data;
assign main_basesoc_uart_rxtx_w = main_basesoc_uart_rx_fifo_source_payload_data;
assign main_basesoc_uart_rx_fifo_source_ready = main_basesoc_uart_rx_clear;
assign main_basesoc_uart_rxempty_status = (~main_basesoc_uart_rx_fifo_source_valid);
assign main_basesoc_uart_rxfull_status = (~main_basesoc_uart_rx_fifo_sink_ready);
assign main_basesoc_uart_rx_trigger = main_basesoc_uart_rx_fifo_source_valid;
assign main_basesoc_uart_tx0 = main_basesoc_uart_tx_status;
assign main_basesoc_uart_tx1 = main_basesoc_uart_tx_pending;
always @(*) begin
    main_basesoc_uart_tx_clear <= 1'd0;
    if ((main_basesoc_uart_pending_re & main_basesoc_uart_pending_r[0])) begin
        main_basesoc_uart_tx_clear <= 1'd1;
    end
end
assign main_basesoc_uart_rx0 = main_basesoc_uart_rx_status;
assign main_basesoc_uart_rx1 = main_basesoc_uart_rx_pending;
always @(*) begin
    main_basesoc_uart_rx_clear <= 1'd0;
    if ((main_basesoc_uart_pending_re & main_basesoc_uart_pending_r[1])) begin
        main_basesoc_uart_rx_clear <= 1'd1;
    end
end
assign main_basesoc_uart_irq = ((main_basesoc_uart_pending_status[0] & main_basesoc_uart_enable_storage[0]) | (main_basesoc_uart_pending_status[1] & main_basesoc_uart_enable_storage[1]));
assign main_basesoc_uart_tx_status = main_basesoc_uart_tx_trigger;
assign main_basesoc_uart_tx_pending = main_basesoc_uart_tx_trigger;
assign main_basesoc_uart_rx_status = main_basesoc_uart_rx_trigger;
assign main_basesoc_uart_rx_pending = main_basesoc_uart_rx_trigger;
assign main_basesoc_uart_tx_fifo_syncfifo_din = {main_basesoc_uart_tx_fifo_fifo_in_last, main_basesoc_uart_tx_fifo_fifo_in_first, main_basesoc_uart_tx_fifo_fifo_in_payload_data};
assign {main_basesoc_uart_tx_fifo_fifo_out_last, main_basesoc_uart_tx_fifo_fifo_out_first, main_basesoc_uart_tx_fifo_fifo_out_payload_data} = main_basesoc_uart_tx_fifo_syncfifo_dout;
assign main_basesoc_uart_tx_fifo_sink_ready = main_basesoc_uart_tx_fifo_syncfifo_writable;
assign main_basesoc_uart_tx_fifo_syncfifo_we = main_basesoc_uart_tx_fifo_sink_valid;
assign main_basesoc_uart_tx_fifo_fifo_in_first = main_basesoc_uart_tx_fifo_sink_first;
assign main_basesoc_uart_tx_fifo_fifo_in_last = main_basesoc_uart_tx_fifo_sink_last;
assign main_basesoc_uart_tx_fifo_fifo_in_payload_data = main_basesoc_uart_tx_fifo_sink_payload_data;
assign main_basesoc_uart_tx_fifo_source_valid = main_basesoc_uart_tx_fifo_readable;
assign main_basesoc_uart_tx_fifo_source_first = main_basesoc_uart_tx_fifo_fifo_out_first;
assign main_basesoc_uart_tx_fifo_source_last = main_basesoc_uart_tx_fifo_fifo_out_last;
assign main_basesoc_uart_tx_fifo_source_payload_data = main_basesoc_uart_tx_fifo_fifo_out_payload_data;
assign main_basesoc_uart_tx_fifo_re = main_basesoc_uart_tx_fifo_source_ready;
assign main_basesoc_uart_tx_fifo_syncfifo_re = (main_basesoc_uart_tx_fifo_syncfifo_readable & ((~main_basesoc_uart_tx_fifo_readable) | main_basesoc_uart_tx_fifo_re));
assign main_basesoc_uart_tx_fifo_level1 = (main_basesoc_uart_tx_fifo_level0 + main_basesoc_uart_tx_fifo_readable);
always @(*) begin
    main_basesoc_uart_tx_fifo_wrport_adr <= 4'd0;
    if (main_basesoc_uart_tx_fifo_replace) begin
        main_basesoc_uart_tx_fifo_wrport_adr <= (main_basesoc_uart_tx_fifo_produce - 1'd1);
    end else begin
        main_basesoc_uart_tx_fifo_wrport_adr <= main_basesoc_uart_tx_fifo_produce;
    end
end
assign main_basesoc_uart_tx_fifo_wrport_dat_w = main_basesoc_uart_tx_fifo_syncfifo_din;
assign main_basesoc_uart_tx_fifo_wrport_we = (main_basesoc_uart_tx_fifo_syncfifo_we & (main_basesoc_uart_tx_fifo_syncfifo_writable | main_basesoc_uart_tx_fifo_replace));
assign main_basesoc_uart_tx_fifo_do_read = (main_basesoc_uart_tx_fifo_syncfifo_readable & main_basesoc_uart_tx_fifo_syncfifo_re);
assign main_basesoc_uart_tx_fifo_rdport_adr = main_basesoc_uart_tx_fifo_consume;
assign main_basesoc_uart_tx_fifo_syncfifo_dout = main_basesoc_uart_tx_fifo_rdport_dat_r;
assign main_basesoc_uart_tx_fifo_rdport_re = main_basesoc_uart_tx_fifo_do_read;
assign main_basesoc_uart_tx_fifo_syncfifo_writable = (main_basesoc_uart_tx_fifo_level0 != 5'd16);
assign main_basesoc_uart_tx_fifo_syncfifo_readable = (main_basesoc_uart_tx_fifo_level0 != 1'd0);
assign main_basesoc_uart_rx_fifo_syncfifo_din = {main_basesoc_uart_rx_fifo_fifo_in_last, main_basesoc_uart_rx_fifo_fifo_in_first, main_basesoc_uart_rx_fifo_fifo_in_payload_data};
assign {main_basesoc_uart_rx_fifo_fifo_out_last, main_basesoc_uart_rx_fifo_fifo_out_first, main_basesoc_uart_rx_fifo_fifo_out_payload_data} = main_basesoc_uart_rx_fifo_syncfifo_dout;
assign main_basesoc_uart_rx_fifo_sink_ready = main_basesoc_uart_rx_fifo_syncfifo_writable;
assign main_basesoc_uart_rx_fifo_syncfifo_we = main_basesoc_uart_rx_fifo_sink_valid;
assign main_basesoc_uart_rx_fifo_fifo_in_first = main_basesoc_uart_rx_fifo_sink_first;
assign main_basesoc_uart_rx_fifo_fifo_in_last = main_basesoc_uart_rx_fifo_sink_last;
assign main_basesoc_uart_rx_fifo_fifo_in_payload_data = main_basesoc_uart_rx_fifo_sink_payload_data;
assign main_basesoc_uart_rx_fifo_source_valid = main_basesoc_uart_rx_fifo_readable;
assign main_basesoc_uart_rx_fifo_source_first = main_basesoc_uart_rx_fifo_fifo_out_first;
assign main_basesoc_uart_rx_fifo_source_last = main_basesoc_uart_rx_fifo_fifo_out_last;
assign main_basesoc_uart_rx_fifo_source_payload_data = main_basesoc_uart_rx_fifo_fifo_out_payload_data;
assign main_basesoc_uart_rx_fifo_re = main_basesoc_uart_rx_fifo_source_ready;
assign main_basesoc_uart_rx_fifo_syncfifo_re = (main_basesoc_uart_rx_fifo_syncfifo_readable & ((~main_basesoc_uart_rx_fifo_readable) | main_basesoc_uart_rx_fifo_re));
assign main_basesoc_uart_rx_fifo_level1 = (main_basesoc_uart_rx_fifo_level0 + main_basesoc_uart_rx_fifo_readable);
always @(*) begin
    main_basesoc_uart_rx_fifo_wrport_adr <= 4'd0;
    if (main_basesoc_uart_rx_fifo_replace) begin
        main_basesoc_uart_rx_fifo_wrport_adr <= (main_basesoc_uart_rx_fifo_produce - 1'd1);
    end else begin
        main_basesoc_uart_rx_fifo_wrport_adr <= main_basesoc_uart_rx_fifo_produce;
    end
end
assign main_basesoc_uart_rx_fifo_wrport_dat_w = main_basesoc_uart_rx_fifo_syncfifo_din;
assign main_basesoc_uart_rx_fifo_wrport_we = (main_basesoc_uart_rx_fifo_syncfifo_we & (main_basesoc_uart_rx_fifo_syncfifo_writable | main_basesoc_uart_rx_fifo_replace));
assign main_basesoc_uart_rx_fifo_do_read = (main_basesoc_uart_rx_fifo_syncfifo_readable & main_basesoc_uart_rx_fifo_syncfifo_re);
assign main_basesoc_uart_rx_fifo_rdport_adr = main_basesoc_uart_rx_fifo_consume;
assign main_basesoc_uart_rx_fifo_syncfifo_dout = main_basesoc_uart_rx_fifo_rdport_dat_r;
assign main_basesoc_uart_rx_fifo_rdport_re = main_basesoc_uart_rx_fifo_do_read;
assign main_basesoc_uart_rx_fifo_syncfifo_writable = (main_basesoc_uart_rx_fifo_level0 != 5'd16);
assign main_basesoc_uart_rx_fifo_syncfifo_readable = (main_basesoc_uart_rx_fifo_level0 != 1'd0);
assign main_basesoc_timer_zero_trigger = (main_basesoc_timer_value == 1'd0);
assign main_basesoc_timer_zero0 = main_basesoc_timer_zero_status;
assign main_basesoc_timer_zero1 = main_basesoc_timer_zero_pending;
always @(*) begin
    main_basesoc_timer_zero_clear <= 1'd0;
    if ((main_basesoc_timer_pending_re & main_basesoc_timer_pending_r)) begin
        main_basesoc_timer_zero_clear <= 1'd1;
    end
end
assign main_basesoc_timer_irq1 = (main_basesoc_timer_pending_status & main_basesoc_timer_enable_storage);
assign main_basesoc_timer_zero_status = main_basesoc_timer_zero_trigger;
assign main_dfi_p0_address = main_basesoc_sdram_master_p0_address;
assign main_dfi_p0_bank = main_basesoc_sdram_master_p0_bank;
assign main_dfi_p0_cas_n = main_basesoc_sdram_master_p0_cas_n;
assign main_dfi_p0_cs_n = main_basesoc_sdram_master_p0_cs_n;
assign main_dfi_p0_ras_n = main_basesoc_sdram_master_p0_ras_n;
assign main_dfi_p0_we_n = main_basesoc_sdram_master_p0_we_n;
assign main_dfi_p0_cke = main_basesoc_sdram_master_p0_cke;
assign main_dfi_p0_odt = main_basesoc_sdram_master_p0_odt;
assign main_dfi_p0_reset_n = main_basesoc_sdram_master_p0_reset_n;
assign main_dfi_p0_act_n = main_basesoc_sdram_master_p0_act_n;
assign main_dfi_p0_wrdata = main_basesoc_sdram_master_p0_wrdata;
assign main_dfi_p0_wrdata_en = main_basesoc_sdram_master_p0_wrdata_en;
assign main_dfi_p0_wrdata_mask = main_basesoc_sdram_master_p0_wrdata_mask;
assign main_dfi_p0_rddata_en = main_basesoc_sdram_master_p0_rddata_en;
assign main_basesoc_sdram_master_p0_rddata = main_dfi_p0_rddata;
assign main_basesoc_sdram_master_p0_rddata_valid = main_dfi_p0_rddata_valid;
assign main_basesoc_sdram_slave_p0_address = main_basesoc_sdram_dfi_p0_address;
assign main_basesoc_sdram_slave_p0_bank = main_basesoc_sdram_dfi_p0_bank;
assign main_basesoc_sdram_slave_p0_cas_n = main_basesoc_sdram_dfi_p0_cas_n;
assign main_basesoc_sdram_slave_p0_cs_n = main_basesoc_sdram_dfi_p0_cs_n;
assign main_basesoc_sdram_slave_p0_ras_n = main_basesoc_sdram_dfi_p0_ras_n;
assign main_basesoc_sdram_slave_p0_we_n = main_basesoc_sdram_dfi_p0_we_n;
assign main_basesoc_sdram_slave_p0_cke = main_basesoc_sdram_dfi_p0_cke;
assign main_basesoc_sdram_slave_p0_odt = main_basesoc_sdram_dfi_p0_odt;
assign main_basesoc_sdram_slave_p0_reset_n = main_basesoc_sdram_dfi_p0_reset_n;
assign main_basesoc_sdram_slave_p0_act_n = main_basesoc_sdram_dfi_p0_act_n;
assign main_basesoc_sdram_slave_p0_wrdata = main_basesoc_sdram_dfi_p0_wrdata;
assign main_basesoc_sdram_slave_p0_wrdata_en = main_basesoc_sdram_dfi_p0_wrdata_en;
assign main_basesoc_sdram_slave_p0_wrdata_mask = main_basesoc_sdram_dfi_p0_wrdata_mask;
assign main_basesoc_sdram_slave_p0_rddata_en = main_basesoc_sdram_dfi_p0_rddata_en;
assign main_basesoc_sdram_dfi_p0_rddata = main_basesoc_sdram_slave_p0_rddata;
assign main_basesoc_sdram_dfi_p0_rddata_valid = main_basesoc_sdram_slave_p0_rddata_valid;
always @(*) begin
    main_basesoc_sdram_csr_dfi_p0_rddata <= 16'd0;
    main_basesoc_sdram_csr_dfi_p0_rddata_valid <= 1'd0;
    main_basesoc_sdram_ext_dfi_p0_rddata <= 16'd0;
    main_basesoc_sdram_ext_dfi_p0_rddata_valid <= 1'd0;
    main_basesoc_sdram_master_p0_act_n <= 1'd1;
    main_basesoc_sdram_master_p0_address <= 13'd0;
    main_basesoc_sdram_master_p0_bank <= 2'd0;
    main_basesoc_sdram_master_p0_cas_n <= 1'd1;
    main_basesoc_sdram_master_p0_cke <= 1'd0;
    main_basesoc_sdram_master_p0_cs_n <= 1'd1;
    main_basesoc_sdram_master_p0_odt <= 1'd0;
    main_basesoc_sdram_master_p0_ras_n <= 1'd1;
    main_basesoc_sdram_master_p0_rddata_en <= 1'd0;
    main_basesoc_sdram_master_p0_reset_n <= 1'd0;
    main_basesoc_sdram_master_p0_we_n <= 1'd1;
    main_basesoc_sdram_master_p0_wrdata <= 16'd0;
    main_basesoc_sdram_master_p0_wrdata_en <= 1'd0;
    main_basesoc_sdram_master_p0_wrdata_mask <= 2'd0;
    main_basesoc_sdram_slave_p0_rddata <= 16'd0;
    main_basesoc_sdram_slave_p0_rddata_valid <= 1'd0;
    if (main_basesoc_sdram_sel) begin
        if (main_basesoc_sdram_ext_dfi_sel) begin
            main_basesoc_sdram_master_p0_address <= main_basesoc_sdram_ext_dfi_p0_address;
            main_basesoc_sdram_master_p0_bank <= main_basesoc_sdram_ext_dfi_p0_bank;
            main_basesoc_sdram_master_p0_cas_n <= main_basesoc_sdram_ext_dfi_p0_cas_n;
            main_basesoc_sdram_master_p0_cs_n <= main_basesoc_sdram_ext_dfi_p0_cs_n;
            main_basesoc_sdram_master_p0_ras_n <= main_basesoc_sdram_ext_dfi_p0_ras_n;
            main_basesoc_sdram_master_p0_we_n <= main_basesoc_sdram_ext_dfi_p0_we_n;
            main_basesoc_sdram_master_p0_cke <= main_basesoc_sdram_ext_dfi_p0_cke;
            main_basesoc_sdram_master_p0_odt <= main_basesoc_sdram_ext_dfi_p0_odt;
            main_basesoc_sdram_master_p0_reset_n <= main_basesoc_sdram_ext_dfi_p0_reset_n;
            main_basesoc_sdram_master_p0_act_n <= main_basesoc_sdram_ext_dfi_p0_act_n;
            main_basesoc_sdram_master_p0_wrdata <= main_basesoc_sdram_ext_dfi_p0_wrdata;
            main_basesoc_sdram_master_p0_wrdata_en <= main_basesoc_sdram_ext_dfi_p0_wrdata_en;
            main_basesoc_sdram_master_p0_wrdata_mask <= main_basesoc_sdram_ext_dfi_p0_wrdata_mask;
            main_basesoc_sdram_master_p0_rddata_en <= main_basesoc_sdram_ext_dfi_p0_rddata_en;
            main_basesoc_sdram_ext_dfi_p0_rddata <= main_basesoc_sdram_master_p0_rddata;
            main_basesoc_sdram_ext_dfi_p0_rddata_valid <= main_basesoc_sdram_master_p0_rddata_valid;
        end else begin
            main_basesoc_sdram_master_p0_address <= main_basesoc_sdram_slave_p0_address;
            main_basesoc_sdram_master_p0_bank <= main_basesoc_sdram_slave_p0_bank;
            main_basesoc_sdram_master_p0_cas_n <= main_basesoc_sdram_slave_p0_cas_n;
            main_basesoc_sdram_master_p0_cs_n <= main_basesoc_sdram_slave_p0_cs_n;
            main_basesoc_sdram_master_p0_ras_n <= main_basesoc_sdram_slave_p0_ras_n;
            main_basesoc_sdram_master_p0_we_n <= main_basesoc_sdram_slave_p0_we_n;
            main_basesoc_sdram_master_p0_cke <= main_basesoc_sdram_slave_p0_cke;
            main_basesoc_sdram_master_p0_odt <= main_basesoc_sdram_slave_p0_odt;
            main_basesoc_sdram_master_p0_reset_n <= main_basesoc_sdram_slave_p0_reset_n;
            main_basesoc_sdram_master_p0_act_n <= main_basesoc_sdram_slave_p0_act_n;
            main_basesoc_sdram_master_p0_wrdata <= main_basesoc_sdram_slave_p0_wrdata;
            main_basesoc_sdram_master_p0_wrdata_en <= main_basesoc_sdram_slave_p0_wrdata_en;
            main_basesoc_sdram_master_p0_wrdata_mask <= main_basesoc_sdram_slave_p0_wrdata_mask;
            main_basesoc_sdram_master_p0_rddata_en <= main_basesoc_sdram_slave_p0_rddata_en;
            main_basesoc_sdram_slave_p0_rddata <= main_basesoc_sdram_master_p0_rddata;
            main_basesoc_sdram_slave_p0_rddata_valid <= main_basesoc_sdram_master_p0_rddata_valid;
            if (1'd0) begin
                main_basesoc_sdram_master_p0_cs_n <= {2{main_basesoc_sdram_slave_p0_cs_n}};
            end
        end
    end else begin
        main_basesoc_sdram_master_p0_address <= main_basesoc_sdram_csr_dfi_p0_address;
        main_basesoc_sdram_master_p0_bank <= main_basesoc_sdram_csr_dfi_p0_bank;
        main_basesoc_sdram_master_p0_cas_n <= main_basesoc_sdram_csr_dfi_p0_cas_n;
        main_basesoc_sdram_master_p0_cs_n <= main_basesoc_sdram_csr_dfi_p0_cs_n;
        main_basesoc_sdram_master_p0_ras_n <= main_basesoc_sdram_csr_dfi_p0_ras_n;
        main_basesoc_sdram_master_p0_we_n <= main_basesoc_sdram_csr_dfi_p0_we_n;
        main_basesoc_sdram_master_p0_cke <= main_basesoc_sdram_csr_dfi_p0_cke;
        main_basesoc_sdram_master_p0_odt <= main_basesoc_sdram_csr_dfi_p0_odt;
        main_basesoc_sdram_master_p0_reset_n <= main_basesoc_sdram_csr_dfi_p0_reset_n;
        main_basesoc_sdram_master_p0_act_n <= main_basesoc_sdram_csr_dfi_p0_act_n;
        main_basesoc_sdram_master_p0_wrdata <= main_basesoc_sdram_csr_dfi_p0_wrdata;
        main_basesoc_sdram_master_p0_wrdata_en <= main_basesoc_sdram_csr_dfi_p0_wrdata_en;
        main_basesoc_sdram_master_p0_wrdata_mask <= main_basesoc_sdram_csr_dfi_p0_wrdata_mask;
        main_basesoc_sdram_master_p0_rddata_en <= main_basesoc_sdram_csr_dfi_p0_rddata_en;
        main_basesoc_sdram_csr_dfi_p0_rddata <= main_basesoc_sdram_master_p0_rddata;
        main_basesoc_sdram_csr_dfi_p0_rddata_valid <= main_basesoc_sdram_master_p0_rddata_valid;
    end
end
assign main_basesoc_sdram_csr_dfi_p0_cke = main_basesoc_sdram_cke;
assign main_basesoc_sdram_csr_dfi_p0_odt = main_basesoc_sdram_odt;
assign main_basesoc_sdram_csr_dfi_p0_reset_n = main_basesoc_sdram_reset_n;
always @(*) begin
    main_basesoc_sdram_csr_dfi_p0_cas_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p0_cs_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p0_ras_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p0_we_n <= 1'd1;
    if (main_basesoc_sdram_command_issue_re) begin
        if (main_basesoc_sdram_csrfield_cs_top) begin
            main_basesoc_sdram_csr_dfi_p0_cs_n <= 2'd2;
        end else begin
            if (main_basesoc_sdram_csrfield_cs_bottom) begin
                main_basesoc_sdram_csr_dfi_p0_cs_n <= 1'd1;
            end else begin
                main_basesoc_sdram_csr_dfi_p0_cs_n <= {1{(~main_basesoc_sdram_csrfield_cs)}};
            end
        end
        main_basesoc_sdram_csr_dfi_p0_we_n <= (~main_basesoc_sdram_csrfield_we);
        main_basesoc_sdram_csr_dfi_p0_cas_n <= (~main_basesoc_sdram_csrfield_cas);
        main_basesoc_sdram_csr_dfi_p0_ras_n <= (~main_basesoc_sdram_csrfield_ras);
    end else begin
        main_basesoc_sdram_csr_dfi_p0_cs_n <= {1{1'd1}};
        main_basesoc_sdram_csr_dfi_p0_we_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p0_cas_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p0_ras_n <= 1'd1;
    end
end
assign main_basesoc_sdram_csr_dfi_p0_address = main_basesoc_sdram_address_storage;
assign main_basesoc_sdram_csr_dfi_p0_bank = main_basesoc_sdram_baddress_storage;
assign main_basesoc_sdram_csr_dfi_p0_wrdata_en = (main_basesoc_sdram_command_issue_re & main_basesoc_sdram_csrfield_wren);
assign main_basesoc_sdram_csr_dfi_p0_rddata_en = (main_basesoc_sdram_command_issue_re & main_basesoc_sdram_csrfield_rden);
assign main_basesoc_sdram_csr_dfi_p0_wrdata = main_basesoc_sdram_wrdata_storage;
assign main_basesoc_sdram_csr_dfi_p0_wrdata_mask = 1'd0;
assign main_basesoc_sdram_bankmachine0_req_valid = main_basesoc_sdram_interface_bank0_valid;
assign main_basesoc_sdram_interface_bank0_ready = main_basesoc_sdram_bankmachine0_req_ready;
assign main_basesoc_sdram_bankmachine0_req_we = main_basesoc_sdram_interface_bank0_we;
assign main_basesoc_sdram_bankmachine0_req_addr = main_basesoc_sdram_interface_bank0_addr;
assign main_basesoc_sdram_interface_bank0_lock = main_basesoc_sdram_bankmachine0_req_lock;
assign main_basesoc_sdram_interface_bank0_wdata_ready = main_basesoc_sdram_bankmachine0_req_wdata_ready;
assign main_basesoc_sdram_interface_bank0_rdata_valid = main_basesoc_sdram_bankmachine0_req_rdata_valid;
assign main_basesoc_sdram_bankmachine1_req_valid = main_basesoc_sdram_interface_bank1_valid;
assign main_basesoc_sdram_interface_bank1_ready = main_basesoc_sdram_bankmachine1_req_ready;
assign main_basesoc_sdram_bankmachine1_req_we = main_basesoc_sdram_interface_bank1_we;
assign main_basesoc_sdram_bankmachine1_req_addr = main_basesoc_sdram_interface_bank1_addr;
assign main_basesoc_sdram_interface_bank1_lock = main_basesoc_sdram_bankmachine1_req_lock;
assign main_basesoc_sdram_interface_bank1_wdata_ready = main_basesoc_sdram_bankmachine1_req_wdata_ready;
assign main_basesoc_sdram_interface_bank1_rdata_valid = main_basesoc_sdram_bankmachine1_req_rdata_valid;
assign main_basesoc_sdram_bankmachine2_req_valid = main_basesoc_sdram_interface_bank2_valid;
assign main_basesoc_sdram_interface_bank2_ready = main_basesoc_sdram_bankmachine2_req_ready;
assign main_basesoc_sdram_bankmachine2_req_we = main_basesoc_sdram_interface_bank2_we;
assign main_basesoc_sdram_bankmachine2_req_addr = main_basesoc_sdram_interface_bank2_addr;
assign main_basesoc_sdram_interface_bank2_lock = main_basesoc_sdram_bankmachine2_req_lock;
assign main_basesoc_sdram_interface_bank2_wdata_ready = main_basesoc_sdram_bankmachine2_req_wdata_ready;
assign main_basesoc_sdram_interface_bank2_rdata_valid = main_basesoc_sdram_bankmachine2_req_rdata_valid;
assign main_basesoc_sdram_bankmachine3_req_valid = main_basesoc_sdram_interface_bank3_valid;
assign main_basesoc_sdram_interface_bank3_ready = main_basesoc_sdram_bankmachine3_req_ready;
assign main_basesoc_sdram_bankmachine3_req_we = main_basesoc_sdram_interface_bank3_we;
assign main_basesoc_sdram_bankmachine3_req_addr = main_basesoc_sdram_interface_bank3_addr;
assign main_basesoc_sdram_interface_bank3_lock = main_basesoc_sdram_bankmachine3_req_lock;
assign main_basesoc_sdram_interface_bank3_wdata_ready = main_basesoc_sdram_bankmachine3_req_wdata_ready;
assign main_basesoc_sdram_interface_bank3_rdata_valid = main_basesoc_sdram_bankmachine3_req_rdata_valid;
assign main_basesoc_sdram_timer_wait = (~main_basesoc_sdram_timer_done0);
assign main_basesoc_sdram_postponer_req_i = main_basesoc_sdram_timer_done0;
assign main_basesoc_sdram_wants_refresh = main_basesoc_sdram_postponer_req_o;
assign main_basesoc_sdram_timer_done1 = (main_basesoc_sdram_timer_count1 == 1'd0);
assign main_basesoc_sdram_timer_done0 = main_basesoc_sdram_timer_done1;
assign main_basesoc_sdram_timer_count0 = main_basesoc_sdram_timer_count1;
assign main_basesoc_sdram_sequencer_start1 = (main_basesoc_sdram_sequencer_start0 | (main_basesoc_sdram_sequencer_count != 1'd0));
assign main_basesoc_sdram_sequencer_done0 = (main_basesoc_sdram_sequencer_done1 & (main_basesoc_sdram_sequencer_count == 1'd0));
always @(*) begin
    builder_refresher_next_state <= 2'd0;
    main_basesoc_sdram_cmd_last <= 1'd0;
    main_basesoc_sdram_cmd_valid <= 1'd0;
    main_basesoc_sdram_sequencer_start0 <= 1'd0;
    builder_refresher_next_state <= builder_refresher_state;
    case (builder_refresher_state)
        1'd1: begin
            main_basesoc_sdram_cmd_valid <= 1'd1;
            if (main_basesoc_sdram_cmd_ready) begin
                main_basesoc_sdram_sequencer_start0 <= 1'd1;
                builder_refresher_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_basesoc_sdram_cmd_valid <= 1'd1;
            if (main_basesoc_sdram_sequencer_done0) begin
                main_basesoc_sdram_cmd_valid <= 1'd0;
                main_basesoc_sdram_cmd_last <= 1'd1;
                builder_refresher_next_state <= 1'd0;
            end
        end
        default: begin
            if (1'd1) begin
                if (main_basesoc_sdram_wants_refresh) begin
                    builder_refresher_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine0_sink_valid = main_basesoc_sdram_bankmachine0_req_valid;
assign main_basesoc_sdram_bankmachine0_req_ready = main_basesoc_sdram_bankmachine0_sink_ready;
assign main_basesoc_sdram_bankmachine0_sink_payload_we = main_basesoc_sdram_bankmachine0_req_we;
assign main_basesoc_sdram_bankmachine0_sink_payload_addr = main_basesoc_sdram_bankmachine0_req_addr;
assign main_basesoc_sdram_bankmachine0_sink_sink_valid = main_basesoc_sdram_bankmachine0_source_valid;
assign main_basesoc_sdram_bankmachine0_source_ready = main_basesoc_sdram_bankmachine0_sink_sink_ready;
assign main_basesoc_sdram_bankmachine0_sink_sink_first = main_basesoc_sdram_bankmachine0_source_first;
assign main_basesoc_sdram_bankmachine0_sink_sink_last = main_basesoc_sdram_bankmachine0_source_last;
assign main_basesoc_sdram_bankmachine0_sink_sink_payload_we = main_basesoc_sdram_bankmachine0_source_payload_we;
assign main_basesoc_sdram_bankmachine0_sink_sink_payload_addr = main_basesoc_sdram_bankmachine0_source_payload_addr;
assign main_basesoc_sdram_bankmachine0_source_source_ready = (main_basesoc_sdram_bankmachine0_req_wdata_ready | main_basesoc_sdram_bankmachine0_req_rdata_valid);
assign main_basesoc_sdram_bankmachine0_req_lock = (main_basesoc_sdram_bankmachine0_source_valid | main_basesoc_sdram_bankmachine0_source_source_valid);
assign main_basesoc_sdram_bankmachine0_row_hit = (main_basesoc_sdram_bankmachine0_row == main_basesoc_sdram_bankmachine0_source_source_payload_addr[21:9]);
assign main_basesoc_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
    main_basesoc_sdram_bankmachine0_cmd_payload_a <= 13'd0;
    if (main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine0_cmd_payload_a <= main_basesoc_sdram_bankmachine0_source_source_payload_addr[21:9];
    end else begin
        main_basesoc_sdram_bankmachine0_cmd_payload_a <= ((main_basesoc_sdram_bankmachine0_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine0_source_source_payload_addr[8:0], {0{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine0_twtpcon_valid = ((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_ready) & main_basesoc_sdram_bankmachine0_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine0_trccon_valid = ((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_ready) & main_basesoc_sdram_bankmachine0_row_open);
assign main_basesoc_sdram_bankmachine0_trascon_valid = ((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_ready) & main_basesoc_sdram_bankmachine0_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine0_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine0_source_valid & main_basesoc_sdram_bankmachine0_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine0_source_payload_addr[21:9] != main_basesoc_sdram_bankmachine0_source_source_payload_addr[21:9])) begin
            main_basesoc_sdram_bankmachine0_auto_precharge <= (main_basesoc_sdram_bankmachine0_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine0_syncfifo0_din = {main_basesoc_sdram_bankmachine0_fifo_in_last, main_basesoc_sdram_bankmachine0_fifo_in_first, main_basesoc_sdram_bankmachine0_fifo_in_payload_addr, main_basesoc_sdram_bankmachine0_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine0_fifo_out_last, main_basesoc_sdram_bankmachine0_fifo_out_first, main_basesoc_sdram_bankmachine0_fifo_out_payload_addr, main_basesoc_sdram_bankmachine0_fifo_out_payload_we} = main_basesoc_sdram_bankmachine0_syncfifo0_dout;
assign main_basesoc_sdram_bankmachine0_sink_ready = main_basesoc_sdram_bankmachine0_syncfifo0_writable;
assign main_basesoc_sdram_bankmachine0_syncfifo0_we = main_basesoc_sdram_bankmachine0_sink_valid;
assign main_basesoc_sdram_bankmachine0_fifo_in_first = main_basesoc_sdram_bankmachine0_sink_first;
assign main_basesoc_sdram_bankmachine0_fifo_in_last = main_basesoc_sdram_bankmachine0_sink_last;
assign main_basesoc_sdram_bankmachine0_fifo_in_payload_we = main_basesoc_sdram_bankmachine0_sink_payload_we;
assign main_basesoc_sdram_bankmachine0_fifo_in_payload_addr = main_basesoc_sdram_bankmachine0_sink_payload_addr;
assign main_basesoc_sdram_bankmachine0_source_valid = main_basesoc_sdram_bankmachine0_syncfifo0_readable;
assign main_basesoc_sdram_bankmachine0_source_first = main_basesoc_sdram_bankmachine0_fifo_out_first;
assign main_basesoc_sdram_bankmachine0_source_last = main_basesoc_sdram_bankmachine0_fifo_out_last;
assign main_basesoc_sdram_bankmachine0_source_payload_we = main_basesoc_sdram_bankmachine0_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine0_source_payload_addr = main_basesoc_sdram_bankmachine0_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine0_syncfifo0_re = main_basesoc_sdram_bankmachine0_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine0_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine0_replace) begin
        main_basesoc_sdram_bankmachine0_wrport_adr <= (main_basesoc_sdram_bankmachine0_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine0_wrport_adr <= main_basesoc_sdram_bankmachine0_produce;
    end
end
assign main_basesoc_sdram_bankmachine0_wrport_dat_w = main_basesoc_sdram_bankmachine0_syncfifo0_din;
assign main_basesoc_sdram_bankmachine0_wrport_we = (main_basesoc_sdram_bankmachine0_syncfifo0_we & (main_basesoc_sdram_bankmachine0_syncfifo0_writable | main_basesoc_sdram_bankmachine0_replace));
assign main_basesoc_sdram_bankmachine0_do_read = (main_basesoc_sdram_bankmachine0_syncfifo0_readable & main_basesoc_sdram_bankmachine0_syncfifo0_re);
assign main_basesoc_sdram_bankmachine0_rdport_adr = main_basesoc_sdram_bankmachine0_consume;
assign main_basesoc_sdram_bankmachine0_syncfifo0_dout = main_basesoc_sdram_bankmachine0_rdport_dat_r;
assign main_basesoc_sdram_bankmachine0_syncfifo0_writable = (main_basesoc_sdram_bankmachine0_level != 4'd8);
assign main_basesoc_sdram_bankmachine0_syncfifo0_readable = (main_basesoc_sdram_bankmachine0_level != 1'd0);
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine0_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine0_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine0_sink_sink_valid;
assign main_basesoc_sdram_bankmachine0_sink_sink_ready = main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_first = main_basesoc_sdram_bankmachine0_sink_sink_first;
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_last = main_basesoc_sdram_bankmachine0_sink_sink_last;
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine0_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine0_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine0_source_source_valid = main_basesoc_sdram_bankmachine0_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine0_pipe_valid_source_ready = main_basesoc_sdram_bankmachine0_source_source_ready;
assign main_basesoc_sdram_bankmachine0_source_source_first = main_basesoc_sdram_bankmachine0_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine0_source_source_last = main_basesoc_sdram_bankmachine0_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine0_source_source_payload_we = main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine0_source_source_payload_addr = main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine0_next_state <= 3'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine0_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine0_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine0_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine0_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine0_row_open <= 1'd0;
    builder_bankmachine0_next_state <= builder_bankmachine0_state;
    case (builder_bankmachine0_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine0_twtpcon_ready & main_basesoc_sdram_bankmachine0_trascon_ready)) begin
                main_basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine0_cmd_ready) begin
                    builder_bankmachine0_next_state <= 2'd3;
                end
                main_basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine0_twtpcon_ready & main_basesoc_sdram_bankmachine0_trascon_ready)) begin
                builder_bankmachine0_next_state <= 2'd3;
            end
            main_basesoc_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine0_trccon_ready) begin
                main_basesoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine0_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine0_cmd_ready) begin
                    builder_bankmachine0_next_state <= 1'd0;
                end
                main_basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine0_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine0_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine0_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine0_refresh_req)) begin
                builder_bankmachine0_next_state <= 1'd0;
            end
        end
        default: begin
            if (main_basesoc_sdram_bankmachine0_refresh_req) begin
                builder_bankmachine0_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine0_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine0_row_opened) begin
                        if (main_basesoc_sdram_bankmachine0_row_hit) begin
                            main_basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine0_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine0_req_wdata_ready <= main_basesoc_sdram_bankmachine0_cmd_ready;
                                main_basesoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine0_req_rdata_valid <= main_basesoc_sdram_bankmachine0_cmd_ready;
                                main_basesoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine0_cmd_ready & main_basesoc_sdram_bankmachine0_auto_precharge)) begin
                                builder_bankmachine0_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine0_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine0_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine1_sink_valid = main_basesoc_sdram_bankmachine1_req_valid;
assign main_basesoc_sdram_bankmachine1_req_ready = main_basesoc_sdram_bankmachine1_sink_ready;
assign main_basesoc_sdram_bankmachine1_sink_payload_we = main_basesoc_sdram_bankmachine1_req_we;
assign main_basesoc_sdram_bankmachine1_sink_payload_addr = main_basesoc_sdram_bankmachine1_req_addr;
assign main_basesoc_sdram_bankmachine1_sink_sink_valid = main_basesoc_sdram_bankmachine1_source_valid;
assign main_basesoc_sdram_bankmachine1_source_ready = main_basesoc_sdram_bankmachine1_sink_sink_ready;
assign main_basesoc_sdram_bankmachine1_sink_sink_first = main_basesoc_sdram_bankmachine1_source_first;
assign main_basesoc_sdram_bankmachine1_sink_sink_last = main_basesoc_sdram_bankmachine1_source_last;
assign main_basesoc_sdram_bankmachine1_sink_sink_payload_we = main_basesoc_sdram_bankmachine1_source_payload_we;
assign main_basesoc_sdram_bankmachine1_sink_sink_payload_addr = main_basesoc_sdram_bankmachine1_source_payload_addr;
assign main_basesoc_sdram_bankmachine1_source_source_ready = (main_basesoc_sdram_bankmachine1_req_wdata_ready | main_basesoc_sdram_bankmachine1_req_rdata_valid);
assign main_basesoc_sdram_bankmachine1_req_lock = (main_basesoc_sdram_bankmachine1_source_valid | main_basesoc_sdram_bankmachine1_source_source_valid);
assign main_basesoc_sdram_bankmachine1_row_hit = (main_basesoc_sdram_bankmachine1_row == main_basesoc_sdram_bankmachine1_source_source_payload_addr[21:9]);
assign main_basesoc_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
    main_basesoc_sdram_bankmachine1_cmd_payload_a <= 13'd0;
    if (main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine1_cmd_payload_a <= main_basesoc_sdram_bankmachine1_source_source_payload_addr[21:9];
    end else begin
        main_basesoc_sdram_bankmachine1_cmd_payload_a <= ((main_basesoc_sdram_bankmachine1_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine1_source_source_payload_addr[8:0], {0{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine1_twtpcon_valid = ((main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_ready) & main_basesoc_sdram_bankmachine1_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine1_trccon_valid = ((main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_ready) & main_basesoc_sdram_bankmachine1_row_open);
assign main_basesoc_sdram_bankmachine1_trascon_valid = ((main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_ready) & main_basesoc_sdram_bankmachine1_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine1_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine1_source_valid & main_basesoc_sdram_bankmachine1_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine1_source_payload_addr[21:9] != main_basesoc_sdram_bankmachine1_source_source_payload_addr[21:9])) begin
            main_basesoc_sdram_bankmachine1_auto_precharge <= (main_basesoc_sdram_bankmachine1_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine1_syncfifo1_din = {main_basesoc_sdram_bankmachine1_fifo_in_last, main_basesoc_sdram_bankmachine1_fifo_in_first, main_basesoc_sdram_bankmachine1_fifo_in_payload_addr, main_basesoc_sdram_bankmachine1_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine1_fifo_out_last, main_basesoc_sdram_bankmachine1_fifo_out_first, main_basesoc_sdram_bankmachine1_fifo_out_payload_addr, main_basesoc_sdram_bankmachine1_fifo_out_payload_we} = main_basesoc_sdram_bankmachine1_syncfifo1_dout;
assign main_basesoc_sdram_bankmachine1_sink_ready = main_basesoc_sdram_bankmachine1_syncfifo1_writable;
assign main_basesoc_sdram_bankmachine1_syncfifo1_we = main_basesoc_sdram_bankmachine1_sink_valid;
assign main_basesoc_sdram_bankmachine1_fifo_in_first = main_basesoc_sdram_bankmachine1_sink_first;
assign main_basesoc_sdram_bankmachine1_fifo_in_last = main_basesoc_sdram_bankmachine1_sink_last;
assign main_basesoc_sdram_bankmachine1_fifo_in_payload_we = main_basesoc_sdram_bankmachine1_sink_payload_we;
assign main_basesoc_sdram_bankmachine1_fifo_in_payload_addr = main_basesoc_sdram_bankmachine1_sink_payload_addr;
assign main_basesoc_sdram_bankmachine1_source_valid = main_basesoc_sdram_bankmachine1_syncfifo1_readable;
assign main_basesoc_sdram_bankmachine1_source_first = main_basesoc_sdram_bankmachine1_fifo_out_first;
assign main_basesoc_sdram_bankmachine1_source_last = main_basesoc_sdram_bankmachine1_fifo_out_last;
assign main_basesoc_sdram_bankmachine1_source_payload_we = main_basesoc_sdram_bankmachine1_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine1_source_payload_addr = main_basesoc_sdram_bankmachine1_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine1_syncfifo1_re = main_basesoc_sdram_bankmachine1_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine1_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine1_replace) begin
        main_basesoc_sdram_bankmachine1_wrport_adr <= (main_basesoc_sdram_bankmachine1_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine1_wrport_adr <= main_basesoc_sdram_bankmachine1_produce;
    end
end
assign main_basesoc_sdram_bankmachine1_wrport_dat_w = main_basesoc_sdram_bankmachine1_syncfifo1_din;
assign main_basesoc_sdram_bankmachine1_wrport_we = (main_basesoc_sdram_bankmachine1_syncfifo1_we & (main_basesoc_sdram_bankmachine1_syncfifo1_writable | main_basesoc_sdram_bankmachine1_replace));
assign main_basesoc_sdram_bankmachine1_do_read = (main_basesoc_sdram_bankmachine1_syncfifo1_readable & main_basesoc_sdram_bankmachine1_syncfifo1_re);
assign main_basesoc_sdram_bankmachine1_rdport_adr = main_basesoc_sdram_bankmachine1_consume;
assign main_basesoc_sdram_bankmachine1_syncfifo1_dout = main_basesoc_sdram_bankmachine1_rdport_dat_r;
assign main_basesoc_sdram_bankmachine1_syncfifo1_writable = (main_basesoc_sdram_bankmachine1_level != 4'd8);
assign main_basesoc_sdram_bankmachine1_syncfifo1_readable = (main_basesoc_sdram_bankmachine1_level != 1'd0);
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine1_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine1_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine1_sink_sink_valid;
assign main_basesoc_sdram_bankmachine1_sink_sink_ready = main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_first = main_basesoc_sdram_bankmachine1_sink_sink_first;
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_last = main_basesoc_sdram_bankmachine1_sink_sink_last;
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine1_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine1_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine1_source_source_valid = main_basesoc_sdram_bankmachine1_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine1_pipe_valid_source_ready = main_basesoc_sdram_bankmachine1_source_source_ready;
assign main_basesoc_sdram_bankmachine1_source_source_first = main_basesoc_sdram_bankmachine1_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine1_source_source_last = main_basesoc_sdram_bankmachine1_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine1_source_source_payload_we = main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine1_source_source_payload_addr = main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine1_next_state <= 3'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine1_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine1_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine1_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine1_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine1_row_open <= 1'd0;
    builder_bankmachine1_next_state <= builder_bankmachine1_state;
    case (builder_bankmachine1_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine1_twtpcon_ready & main_basesoc_sdram_bankmachine1_trascon_ready)) begin
                main_basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine1_cmd_ready) begin
                    builder_bankmachine1_next_state <= 2'd3;
                end
                main_basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine1_twtpcon_ready & main_basesoc_sdram_bankmachine1_trascon_ready)) begin
                builder_bankmachine1_next_state <= 2'd3;
            end
            main_basesoc_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine1_trccon_ready) begin
                main_basesoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine1_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine1_cmd_ready) begin
                    builder_bankmachine1_next_state <= 1'd0;
                end
                main_basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine1_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine1_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine1_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine1_refresh_req)) begin
                builder_bankmachine1_next_state <= 1'd0;
            end
        end
        default: begin
            if (main_basesoc_sdram_bankmachine1_refresh_req) begin
                builder_bankmachine1_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine1_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine1_row_opened) begin
                        if (main_basesoc_sdram_bankmachine1_row_hit) begin
                            main_basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine1_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine1_req_wdata_ready <= main_basesoc_sdram_bankmachine1_cmd_ready;
                                main_basesoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine1_req_rdata_valid <= main_basesoc_sdram_bankmachine1_cmd_ready;
                                main_basesoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine1_cmd_ready & main_basesoc_sdram_bankmachine1_auto_precharge)) begin
                                builder_bankmachine1_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine1_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine1_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine2_sink_valid = main_basesoc_sdram_bankmachine2_req_valid;
assign main_basesoc_sdram_bankmachine2_req_ready = main_basesoc_sdram_bankmachine2_sink_ready;
assign main_basesoc_sdram_bankmachine2_sink_payload_we = main_basesoc_sdram_bankmachine2_req_we;
assign main_basesoc_sdram_bankmachine2_sink_payload_addr = main_basesoc_sdram_bankmachine2_req_addr;
assign main_basesoc_sdram_bankmachine2_sink_sink_valid = main_basesoc_sdram_bankmachine2_source_valid;
assign main_basesoc_sdram_bankmachine2_source_ready = main_basesoc_sdram_bankmachine2_sink_sink_ready;
assign main_basesoc_sdram_bankmachine2_sink_sink_first = main_basesoc_sdram_bankmachine2_source_first;
assign main_basesoc_sdram_bankmachine2_sink_sink_last = main_basesoc_sdram_bankmachine2_source_last;
assign main_basesoc_sdram_bankmachine2_sink_sink_payload_we = main_basesoc_sdram_bankmachine2_source_payload_we;
assign main_basesoc_sdram_bankmachine2_sink_sink_payload_addr = main_basesoc_sdram_bankmachine2_source_payload_addr;
assign main_basesoc_sdram_bankmachine2_source_source_ready = (main_basesoc_sdram_bankmachine2_req_wdata_ready | main_basesoc_sdram_bankmachine2_req_rdata_valid);
assign main_basesoc_sdram_bankmachine2_req_lock = (main_basesoc_sdram_bankmachine2_source_valid | main_basesoc_sdram_bankmachine2_source_source_valid);
assign main_basesoc_sdram_bankmachine2_row_hit = (main_basesoc_sdram_bankmachine2_row == main_basesoc_sdram_bankmachine2_source_source_payload_addr[21:9]);
assign main_basesoc_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
    main_basesoc_sdram_bankmachine2_cmd_payload_a <= 13'd0;
    if (main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine2_cmd_payload_a <= main_basesoc_sdram_bankmachine2_source_source_payload_addr[21:9];
    end else begin
        main_basesoc_sdram_bankmachine2_cmd_payload_a <= ((main_basesoc_sdram_bankmachine2_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine2_source_source_payload_addr[8:0], {0{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine2_twtpcon_valid = ((main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_ready) & main_basesoc_sdram_bankmachine2_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine2_trccon_valid = ((main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_ready) & main_basesoc_sdram_bankmachine2_row_open);
assign main_basesoc_sdram_bankmachine2_trascon_valid = ((main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_ready) & main_basesoc_sdram_bankmachine2_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine2_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine2_source_valid & main_basesoc_sdram_bankmachine2_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine2_source_payload_addr[21:9] != main_basesoc_sdram_bankmachine2_source_source_payload_addr[21:9])) begin
            main_basesoc_sdram_bankmachine2_auto_precharge <= (main_basesoc_sdram_bankmachine2_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine2_syncfifo2_din = {main_basesoc_sdram_bankmachine2_fifo_in_last, main_basesoc_sdram_bankmachine2_fifo_in_first, main_basesoc_sdram_bankmachine2_fifo_in_payload_addr, main_basesoc_sdram_bankmachine2_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine2_fifo_out_last, main_basesoc_sdram_bankmachine2_fifo_out_first, main_basesoc_sdram_bankmachine2_fifo_out_payload_addr, main_basesoc_sdram_bankmachine2_fifo_out_payload_we} = main_basesoc_sdram_bankmachine2_syncfifo2_dout;
assign main_basesoc_sdram_bankmachine2_sink_ready = main_basesoc_sdram_bankmachine2_syncfifo2_writable;
assign main_basesoc_sdram_bankmachine2_syncfifo2_we = main_basesoc_sdram_bankmachine2_sink_valid;
assign main_basesoc_sdram_bankmachine2_fifo_in_first = main_basesoc_sdram_bankmachine2_sink_first;
assign main_basesoc_sdram_bankmachine2_fifo_in_last = main_basesoc_sdram_bankmachine2_sink_last;
assign main_basesoc_sdram_bankmachine2_fifo_in_payload_we = main_basesoc_sdram_bankmachine2_sink_payload_we;
assign main_basesoc_sdram_bankmachine2_fifo_in_payload_addr = main_basesoc_sdram_bankmachine2_sink_payload_addr;
assign main_basesoc_sdram_bankmachine2_source_valid = main_basesoc_sdram_bankmachine2_syncfifo2_readable;
assign main_basesoc_sdram_bankmachine2_source_first = main_basesoc_sdram_bankmachine2_fifo_out_first;
assign main_basesoc_sdram_bankmachine2_source_last = main_basesoc_sdram_bankmachine2_fifo_out_last;
assign main_basesoc_sdram_bankmachine2_source_payload_we = main_basesoc_sdram_bankmachine2_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine2_source_payload_addr = main_basesoc_sdram_bankmachine2_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine2_syncfifo2_re = main_basesoc_sdram_bankmachine2_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine2_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine2_replace) begin
        main_basesoc_sdram_bankmachine2_wrport_adr <= (main_basesoc_sdram_bankmachine2_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine2_wrport_adr <= main_basesoc_sdram_bankmachine2_produce;
    end
end
assign main_basesoc_sdram_bankmachine2_wrport_dat_w = main_basesoc_sdram_bankmachine2_syncfifo2_din;
assign main_basesoc_sdram_bankmachine2_wrport_we = (main_basesoc_sdram_bankmachine2_syncfifo2_we & (main_basesoc_sdram_bankmachine2_syncfifo2_writable | main_basesoc_sdram_bankmachine2_replace));
assign main_basesoc_sdram_bankmachine2_do_read = (main_basesoc_sdram_bankmachine2_syncfifo2_readable & main_basesoc_sdram_bankmachine2_syncfifo2_re);
assign main_basesoc_sdram_bankmachine2_rdport_adr = main_basesoc_sdram_bankmachine2_consume;
assign main_basesoc_sdram_bankmachine2_syncfifo2_dout = main_basesoc_sdram_bankmachine2_rdport_dat_r;
assign main_basesoc_sdram_bankmachine2_syncfifo2_writable = (main_basesoc_sdram_bankmachine2_level != 4'd8);
assign main_basesoc_sdram_bankmachine2_syncfifo2_readable = (main_basesoc_sdram_bankmachine2_level != 1'd0);
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine2_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine2_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine2_sink_sink_valid;
assign main_basesoc_sdram_bankmachine2_sink_sink_ready = main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_first = main_basesoc_sdram_bankmachine2_sink_sink_first;
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_last = main_basesoc_sdram_bankmachine2_sink_sink_last;
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine2_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine2_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine2_source_source_valid = main_basesoc_sdram_bankmachine2_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine2_pipe_valid_source_ready = main_basesoc_sdram_bankmachine2_source_source_ready;
assign main_basesoc_sdram_bankmachine2_source_source_first = main_basesoc_sdram_bankmachine2_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine2_source_source_last = main_basesoc_sdram_bankmachine2_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine2_source_source_payload_we = main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine2_source_source_payload_addr = main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine2_next_state <= 3'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine2_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine2_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine2_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine2_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine2_row_open <= 1'd0;
    builder_bankmachine2_next_state <= builder_bankmachine2_state;
    case (builder_bankmachine2_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine2_twtpcon_ready & main_basesoc_sdram_bankmachine2_trascon_ready)) begin
                main_basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine2_cmd_ready) begin
                    builder_bankmachine2_next_state <= 2'd3;
                end
                main_basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine2_twtpcon_ready & main_basesoc_sdram_bankmachine2_trascon_ready)) begin
                builder_bankmachine2_next_state <= 2'd3;
            end
            main_basesoc_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine2_trccon_ready) begin
                main_basesoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine2_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine2_cmd_ready) begin
                    builder_bankmachine2_next_state <= 1'd0;
                end
                main_basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine2_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine2_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine2_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine2_refresh_req)) begin
                builder_bankmachine2_next_state <= 1'd0;
            end
        end
        default: begin
            if (main_basesoc_sdram_bankmachine2_refresh_req) begin
                builder_bankmachine2_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine2_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine2_row_opened) begin
                        if (main_basesoc_sdram_bankmachine2_row_hit) begin
                            main_basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine2_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine2_req_wdata_ready <= main_basesoc_sdram_bankmachine2_cmd_ready;
                                main_basesoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine2_req_rdata_valid <= main_basesoc_sdram_bankmachine2_cmd_ready;
                                main_basesoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine2_cmd_ready & main_basesoc_sdram_bankmachine2_auto_precharge)) begin
                                builder_bankmachine2_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine2_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine2_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine3_sink_valid = main_basesoc_sdram_bankmachine3_req_valid;
assign main_basesoc_sdram_bankmachine3_req_ready = main_basesoc_sdram_bankmachine3_sink_ready;
assign main_basesoc_sdram_bankmachine3_sink_payload_we = main_basesoc_sdram_bankmachine3_req_we;
assign main_basesoc_sdram_bankmachine3_sink_payload_addr = main_basesoc_sdram_bankmachine3_req_addr;
assign main_basesoc_sdram_bankmachine3_sink_sink_valid = main_basesoc_sdram_bankmachine3_source_valid;
assign main_basesoc_sdram_bankmachine3_source_ready = main_basesoc_sdram_bankmachine3_sink_sink_ready;
assign main_basesoc_sdram_bankmachine3_sink_sink_first = main_basesoc_sdram_bankmachine3_source_first;
assign main_basesoc_sdram_bankmachine3_sink_sink_last = main_basesoc_sdram_bankmachine3_source_last;
assign main_basesoc_sdram_bankmachine3_sink_sink_payload_we = main_basesoc_sdram_bankmachine3_source_payload_we;
assign main_basesoc_sdram_bankmachine3_sink_sink_payload_addr = main_basesoc_sdram_bankmachine3_source_payload_addr;
assign main_basesoc_sdram_bankmachine3_source_source_ready = (main_basesoc_sdram_bankmachine3_req_wdata_ready | main_basesoc_sdram_bankmachine3_req_rdata_valid);
assign main_basesoc_sdram_bankmachine3_req_lock = (main_basesoc_sdram_bankmachine3_source_valid | main_basesoc_sdram_bankmachine3_source_source_valid);
assign main_basesoc_sdram_bankmachine3_row_hit = (main_basesoc_sdram_bankmachine3_row == main_basesoc_sdram_bankmachine3_source_source_payload_addr[21:9]);
assign main_basesoc_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
    main_basesoc_sdram_bankmachine3_cmd_payload_a <= 13'd0;
    if (main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine3_cmd_payload_a <= main_basesoc_sdram_bankmachine3_source_source_payload_addr[21:9];
    end else begin
        main_basesoc_sdram_bankmachine3_cmd_payload_a <= ((main_basesoc_sdram_bankmachine3_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine3_source_source_payload_addr[8:0], {0{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine3_twtpcon_valid = ((main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_ready) & main_basesoc_sdram_bankmachine3_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine3_trccon_valid = ((main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_ready) & main_basesoc_sdram_bankmachine3_row_open);
assign main_basesoc_sdram_bankmachine3_trascon_valid = ((main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_ready) & main_basesoc_sdram_bankmachine3_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine3_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine3_source_valid & main_basesoc_sdram_bankmachine3_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine3_source_payload_addr[21:9] != main_basesoc_sdram_bankmachine3_source_source_payload_addr[21:9])) begin
            main_basesoc_sdram_bankmachine3_auto_precharge <= (main_basesoc_sdram_bankmachine3_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine3_syncfifo3_din = {main_basesoc_sdram_bankmachine3_fifo_in_last, main_basesoc_sdram_bankmachine3_fifo_in_first, main_basesoc_sdram_bankmachine3_fifo_in_payload_addr, main_basesoc_sdram_bankmachine3_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine3_fifo_out_last, main_basesoc_sdram_bankmachine3_fifo_out_first, main_basesoc_sdram_bankmachine3_fifo_out_payload_addr, main_basesoc_sdram_bankmachine3_fifo_out_payload_we} = main_basesoc_sdram_bankmachine3_syncfifo3_dout;
assign main_basesoc_sdram_bankmachine3_sink_ready = main_basesoc_sdram_bankmachine3_syncfifo3_writable;
assign main_basesoc_sdram_bankmachine3_syncfifo3_we = main_basesoc_sdram_bankmachine3_sink_valid;
assign main_basesoc_sdram_bankmachine3_fifo_in_first = main_basesoc_sdram_bankmachine3_sink_first;
assign main_basesoc_sdram_bankmachine3_fifo_in_last = main_basesoc_sdram_bankmachine3_sink_last;
assign main_basesoc_sdram_bankmachine3_fifo_in_payload_we = main_basesoc_sdram_bankmachine3_sink_payload_we;
assign main_basesoc_sdram_bankmachine3_fifo_in_payload_addr = main_basesoc_sdram_bankmachine3_sink_payload_addr;
assign main_basesoc_sdram_bankmachine3_source_valid = main_basesoc_sdram_bankmachine3_syncfifo3_readable;
assign main_basesoc_sdram_bankmachine3_source_first = main_basesoc_sdram_bankmachine3_fifo_out_first;
assign main_basesoc_sdram_bankmachine3_source_last = main_basesoc_sdram_bankmachine3_fifo_out_last;
assign main_basesoc_sdram_bankmachine3_source_payload_we = main_basesoc_sdram_bankmachine3_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine3_source_payload_addr = main_basesoc_sdram_bankmachine3_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine3_syncfifo3_re = main_basesoc_sdram_bankmachine3_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine3_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine3_replace) begin
        main_basesoc_sdram_bankmachine3_wrport_adr <= (main_basesoc_sdram_bankmachine3_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine3_wrport_adr <= main_basesoc_sdram_bankmachine3_produce;
    end
end
assign main_basesoc_sdram_bankmachine3_wrport_dat_w = main_basesoc_sdram_bankmachine3_syncfifo3_din;
assign main_basesoc_sdram_bankmachine3_wrport_we = (main_basesoc_sdram_bankmachine3_syncfifo3_we & (main_basesoc_sdram_bankmachine3_syncfifo3_writable | main_basesoc_sdram_bankmachine3_replace));
assign main_basesoc_sdram_bankmachine3_do_read = (main_basesoc_sdram_bankmachine3_syncfifo3_readable & main_basesoc_sdram_bankmachine3_syncfifo3_re);
assign main_basesoc_sdram_bankmachine3_rdport_adr = main_basesoc_sdram_bankmachine3_consume;
assign main_basesoc_sdram_bankmachine3_syncfifo3_dout = main_basesoc_sdram_bankmachine3_rdport_dat_r;
assign main_basesoc_sdram_bankmachine3_syncfifo3_writable = (main_basesoc_sdram_bankmachine3_level != 4'd8);
assign main_basesoc_sdram_bankmachine3_syncfifo3_readable = (main_basesoc_sdram_bankmachine3_level != 1'd0);
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine3_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine3_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine3_sink_sink_valid;
assign main_basesoc_sdram_bankmachine3_sink_sink_ready = main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_first = main_basesoc_sdram_bankmachine3_sink_sink_first;
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_last = main_basesoc_sdram_bankmachine3_sink_sink_last;
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine3_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine3_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine3_source_source_valid = main_basesoc_sdram_bankmachine3_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine3_pipe_valid_source_ready = main_basesoc_sdram_bankmachine3_source_source_ready;
assign main_basesoc_sdram_bankmachine3_source_source_first = main_basesoc_sdram_bankmachine3_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine3_source_source_last = main_basesoc_sdram_bankmachine3_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine3_source_source_payload_we = main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine3_source_source_payload_addr = main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine3_next_state <= 3'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine3_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine3_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine3_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine3_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine3_row_open <= 1'd0;
    builder_bankmachine3_next_state <= builder_bankmachine3_state;
    case (builder_bankmachine3_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine3_twtpcon_ready & main_basesoc_sdram_bankmachine3_trascon_ready)) begin
                main_basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine3_cmd_ready) begin
                    builder_bankmachine3_next_state <= 2'd3;
                end
                main_basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine3_twtpcon_ready & main_basesoc_sdram_bankmachine3_trascon_ready)) begin
                builder_bankmachine3_next_state <= 2'd3;
            end
            main_basesoc_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine3_trccon_ready) begin
                main_basesoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine3_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine3_cmd_ready) begin
                    builder_bankmachine3_next_state <= 1'd0;
                end
                main_basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine3_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine3_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine3_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine3_refresh_req)) begin
                builder_bankmachine3_next_state <= 1'd0;
            end
        end
        default: begin
            if (main_basesoc_sdram_bankmachine3_refresh_req) begin
                builder_bankmachine3_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine3_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine3_row_opened) begin
                        if (main_basesoc_sdram_bankmachine3_row_hit) begin
                            main_basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine3_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine3_req_wdata_ready <= main_basesoc_sdram_bankmachine3_cmd_ready;
                                main_basesoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine3_req_rdata_valid <= main_basesoc_sdram_bankmachine3_cmd_ready;
                                main_basesoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine3_cmd_ready & main_basesoc_sdram_bankmachine3_auto_precharge)) begin
                                builder_bankmachine3_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine3_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine3_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_choose_req_want_cmds = 1'd1;
assign main_basesoc_sdram_trrdcon_valid = ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & ((main_basesoc_sdram_choose_req_cmd_payload_ras & (~main_basesoc_sdram_choose_req_cmd_payload_cas)) & (~main_basesoc_sdram_choose_req_cmd_payload_we)));
assign main_basesoc_sdram_tfawcon_valid = ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & ((main_basesoc_sdram_choose_req_cmd_payload_ras & (~main_basesoc_sdram_choose_req_cmd_payload_cas)) & (~main_basesoc_sdram_choose_req_cmd_payload_we)));
assign main_basesoc_sdram_ras_allowed = (main_basesoc_sdram_trrdcon_ready & main_basesoc_sdram_tfawcon_ready);
assign main_basesoc_sdram_tccdcon_valid = ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_cmd_payload_is_write | main_basesoc_sdram_choose_req_cmd_payload_is_read));
assign main_basesoc_sdram_cas_allowed = main_basesoc_sdram_tccdcon_ready;
assign main_basesoc_sdram_twtrcon_valid = ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_write);
assign main_basesoc_sdram_read_available = ((((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_payload_is_read) | (main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_payload_is_read));
assign main_basesoc_sdram_write_available = ((((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_payload_is_write) | (main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_payload_is_write));
assign main_basesoc_sdram_max_time0 = (main_basesoc_sdram_time0 == 1'd0);
assign main_basesoc_sdram_max_time1 = (main_basesoc_sdram_time1 == 1'd0);
assign main_basesoc_sdram_bankmachine0_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine1_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine2_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine3_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_go_to_refresh = (((main_basesoc_sdram_bankmachine0_refresh_gnt & main_basesoc_sdram_bankmachine1_refresh_gnt) & main_basesoc_sdram_bankmachine2_refresh_gnt) & main_basesoc_sdram_bankmachine3_refresh_gnt);
assign main_basesoc_sdram_interface_rdata = {main_basesoc_sdram_dfi_p0_rddata};
assign {main_basesoc_sdram_dfi_p0_wrdata} = main_basesoc_sdram_interface_wdata;
assign {main_basesoc_sdram_dfi_p0_wrdata_mask} = (~main_basesoc_sdram_interface_wdata_we);
always @(*) begin
    main_basesoc_sdram_choose_cmd_requests <= 4'd0;
    main_basesoc_sdram_choose_cmd_requests[0] <= (main_basesoc_sdram_bankmachine0_cmd_valid & (((main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine0_cmd_payload_ras & (~main_basesoc_sdram_bankmachine0_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine0_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine0_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine0_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_requests[1] <= (main_basesoc_sdram_bankmachine1_cmd_valid & (((main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine1_cmd_payload_ras & (~main_basesoc_sdram_bankmachine1_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine1_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine1_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine1_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_requests[2] <= (main_basesoc_sdram_bankmachine2_cmd_valid & (((main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine2_cmd_payload_ras & (~main_basesoc_sdram_bankmachine2_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine2_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine2_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine2_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_requests[3] <= (main_basesoc_sdram_bankmachine3_cmd_valid & (((main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine3_cmd_payload_ras & (~main_basesoc_sdram_bankmachine3_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine3_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine3_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine3_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
end
assign main_basesoc_sdram_choose_cmd_request = main_basesoc_sdram_choose_cmd_requests;
assign main_basesoc_sdram_choose_cmd_cmd_valid = builder_comb_rhs_self8;
assign main_basesoc_sdram_choose_cmd_cmd_payload_a = builder_comb_rhs_self9;
assign main_basesoc_sdram_choose_cmd_cmd_payload_ba = builder_comb_rhs_self10;
assign main_basesoc_sdram_choose_cmd_cmd_payload_is_read = builder_comb_rhs_self11;
assign main_basesoc_sdram_choose_cmd_cmd_payload_is_write = builder_comb_rhs_self12;
assign main_basesoc_sdram_choose_cmd_cmd_payload_is_cmd = builder_comb_rhs_self13;
always @(*) begin
    main_basesoc_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
    if (main_basesoc_sdram_choose_cmd_cmd_valid) begin
        main_basesoc_sdram_choose_cmd_cmd_payload_cas <= builder_comb_t_self0;
    end
end
always @(*) begin
    main_basesoc_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
    if (main_basesoc_sdram_choose_cmd_cmd_valid) begin
        main_basesoc_sdram_choose_cmd_cmd_payload_ras <= builder_comb_t_self1;
    end
end
always @(*) begin
    main_basesoc_sdram_choose_cmd_cmd_payload_we <= 1'd0;
    if (main_basesoc_sdram_choose_cmd_cmd_valid) begin
        main_basesoc_sdram_choose_cmd_cmd_payload_we <= builder_comb_t_self2;
    end
end
assign main_basesoc_sdram_choose_cmd_ce = (main_basesoc_sdram_choose_cmd_cmd_ready | (~main_basesoc_sdram_choose_cmd_cmd_valid));
always @(*) begin
    main_basesoc_sdram_choose_req_requests <= 4'd0;
    main_basesoc_sdram_choose_req_requests[0] <= (main_basesoc_sdram_bankmachine0_cmd_valid & (((main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine0_cmd_payload_ras & (~main_basesoc_sdram_bankmachine0_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine0_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine0_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine0_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_requests[1] <= (main_basesoc_sdram_bankmachine1_cmd_valid & (((main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine1_cmd_payload_ras & (~main_basesoc_sdram_bankmachine1_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine1_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine1_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine1_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_requests[2] <= (main_basesoc_sdram_bankmachine2_cmd_valid & (((main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine2_cmd_payload_ras & (~main_basesoc_sdram_bankmachine2_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine2_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine2_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine2_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_requests[3] <= (main_basesoc_sdram_bankmachine3_cmd_valid & (((main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine3_cmd_payload_ras & (~main_basesoc_sdram_bankmachine3_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine3_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine3_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine3_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
end
assign main_basesoc_sdram_choose_req_request = main_basesoc_sdram_choose_req_requests;
assign main_basesoc_sdram_choose_req_cmd_valid = builder_comb_rhs_self14;
assign main_basesoc_sdram_choose_req_cmd_payload_a = builder_comb_rhs_self15;
assign main_basesoc_sdram_choose_req_cmd_payload_ba = builder_comb_rhs_self16;
assign main_basesoc_sdram_choose_req_cmd_payload_is_read = builder_comb_rhs_self17;
assign main_basesoc_sdram_choose_req_cmd_payload_is_write = builder_comb_rhs_self18;
assign main_basesoc_sdram_choose_req_cmd_payload_is_cmd = builder_comb_rhs_self19;
always @(*) begin
    main_basesoc_sdram_choose_req_cmd_payload_cas <= 1'd0;
    if (main_basesoc_sdram_choose_req_cmd_valid) begin
        main_basesoc_sdram_choose_req_cmd_payload_cas <= builder_comb_t_self3;
    end
end
always @(*) begin
    main_basesoc_sdram_choose_req_cmd_payload_ras <= 1'd0;
    if (main_basesoc_sdram_choose_req_cmd_valid) begin
        main_basesoc_sdram_choose_req_cmd_payload_ras <= builder_comb_t_self4;
    end
end
always @(*) begin
    main_basesoc_sdram_choose_req_cmd_payload_we <= 1'd0;
    if (main_basesoc_sdram_choose_req_cmd_valid) begin
        main_basesoc_sdram_choose_req_cmd_payload_we <= builder_comb_t_self5;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine0_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 1'd0))) begin
        main_basesoc_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 1'd0))) begin
        main_basesoc_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine1_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 1'd1))) begin
        main_basesoc_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 1'd1))) begin
        main_basesoc_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine2_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 2'd2))) begin
        main_basesoc_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 2'd2))) begin
        main_basesoc_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine3_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 2'd3))) begin
        main_basesoc_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 2'd3))) begin
        main_basesoc_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
end
assign main_basesoc_sdram_choose_req_ce = (main_basesoc_sdram_choose_req_cmd_ready | (~main_basesoc_sdram_choose_req_cmd_valid));
assign main_basesoc_sdram_dfi_p0_reset_n = 1'd1;
assign main_basesoc_sdram_dfi_p0_cke = {1{main_basesoc_sdram_steerer0}};
assign main_basesoc_sdram_dfi_p0_odt = {1{main_basesoc_sdram_steerer1}};
always @(*) begin
    builder_multiplexer_next_state <= 3'd0;
    main_basesoc_sdram_choose_req_cmd_ready <= 1'd0;
    main_basesoc_sdram_choose_req_want_activates <= 1'd0;
    main_basesoc_sdram_choose_req_want_reads <= 1'd0;
    main_basesoc_sdram_choose_req_want_writes <= 1'd0;
    main_basesoc_sdram_cmd_ready <= 1'd0;
    main_basesoc_sdram_en0 <= 1'd0;
    main_basesoc_sdram_en1 <= 1'd0;
    main_basesoc_sdram_steerer_sel <= 2'd0;
    main_basesoc_sdram_choose_req_want_activates <= main_basesoc_sdram_ras_allowed;
    builder_multiplexer_next_state <= builder_multiplexer_state;
    case (builder_multiplexer_state)
        1'd1: begin
            main_basesoc_sdram_en1 <= 1'd1;
            main_basesoc_sdram_choose_req_want_writes <= 1'd1;
            if (1'd1) begin
                main_basesoc_sdram_choose_req_cmd_ready <= (main_basesoc_sdram_cas_allowed & ((~((main_basesoc_sdram_choose_req_cmd_payload_ras & (~main_basesoc_sdram_choose_req_cmd_payload_cas)) & (~main_basesoc_sdram_choose_req_cmd_payload_we))) | main_basesoc_sdram_ras_allowed));
            end else begin
                main_basesoc_sdram_choose_req_want_activates <= main_basesoc_sdram_ras_allowed;
                main_basesoc_sdram_choose_req_cmd_ready <= ((~((main_basesoc_sdram_choose_req_cmd_payload_ras & (~main_basesoc_sdram_choose_req_cmd_payload_cas)) & (~main_basesoc_sdram_choose_req_cmd_payload_we))) | main_basesoc_sdram_ras_allowed);
                main_basesoc_sdram_choose_req_cmd_ready <= main_basesoc_sdram_cas_allowed;
            end
            main_basesoc_sdram_steerer_sel <= 1'd0;
            if (1'd1) begin
                main_basesoc_sdram_steerer_sel <= 2'd2;
            end
            if (1'd1) begin
                main_basesoc_sdram_steerer_sel <= 1'd1;
            end
            if (main_basesoc_sdram_read_available) begin
                if (((~main_basesoc_sdram_write_available) | main_basesoc_sdram_max_time1)) begin
                    builder_multiplexer_next_state <= 2'd3;
                end
            end
            if (main_basesoc_sdram_go_to_refresh) begin
                builder_multiplexer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_basesoc_sdram_steerer_sel <= 2'd3;
            main_basesoc_sdram_cmd_ready <= 1'd1;
            if (main_basesoc_sdram_cmd_last) begin
                builder_multiplexer_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if (main_basesoc_sdram_twtrcon_ready) begin
                builder_multiplexer_next_state <= 1'd0;
            end
        end
        3'd4: begin
            builder_multiplexer_next_state <= 3'd5;
        end
        3'd5: begin
            builder_multiplexer_next_state <= 1'd1;
        end
        default: begin
            main_basesoc_sdram_en0 <= 1'd1;
            main_basesoc_sdram_choose_req_want_reads <= 1'd1;
            if (1'd1) begin
                main_basesoc_sdram_choose_req_cmd_ready <= (main_basesoc_sdram_cas_allowed & ((~((main_basesoc_sdram_choose_req_cmd_payload_ras & (~main_basesoc_sdram_choose_req_cmd_payload_cas)) & (~main_basesoc_sdram_choose_req_cmd_payload_we))) | main_basesoc_sdram_ras_allowed));
            end else begin
                main_basesoc_sdram_choose_req_want_activates <= main_basesoc_sdram_ras_allowed;
                main_basesoc_sdram_choose_req_cmd_ready <= ((~((main_basesoc_sdram_choose_req_cmd_payload_ras & (~main_basesoc_sdram_choose_req_cmd_payload_cas)) & (~main_basesoc_sdram_choose_req_cmd_payload_we))) | main_basesoc_sdram_ras_allowed);
                main_basesoc_sdram_choose_req_cmd_ready <= main_basesoc_sdram_cas_allowed;
            end
            main_basesoc_sdram_steerer_sel <= 1'd0;
            if (1'd1) begin
                main_basesoc_sdram_steerer_sel <= 2'd2;
            end
            if (1'd1) begin
                main_basesoc_sdram_steerer_sel <= 1'd1;
            end
            if (main_basesoc_sdram_write_available) begin
                if (((~main_basesoc_sdram_read_available) | main_basesoc_sdram_max_time0)) begin
                    builder_multiplexer_next_state <= 3'd4;
                end
            end
            if (main_basesoc_sdram_go_to_refresh) begin
                builder_multiplexer_next_state <= 2'd2;
            end
        end
    endcase
end
assign builder_roundrobin0_request = {(((main_basesoc_port_cmd_payload_addr[10:9] == 1'd0) & (~(((builder_locked0 | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_roundrobin0_ce = ((~main_basesoc_sdram_interface_bank0_valid) & (~main_basesoc_sdram_interface_bank0_lock));
assign main_basesoc_sdram_interface_bank0_addr = builder_comb_rhs_self20;
assign main_basesoc_sdram_interface_bank0_we = builder_comb_rhs_self21;
assign main_basesoc_sdram_interface_bank0_valid = builder_comb_rhs_self22;
assign builder_roundrobin1_request = {(((main_basesoc_port_cmd_payload_addr[10:9] == 1'd1) & (~(((builder_locked1 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_roundrobin1_ce = ((~main_basesoc_sdram_interface_bank1_valid) & (~main_basesoc_sdram_interface_bank1_lock));
assign main_basesoc_sdram_interface_bank1_addr = builder_comb_rhs_self23;
assign main_basesoc_sdram_interface_bank1_we = builder_comb_rhs_self24;
assign main_basesoc_sdram_interface_bank1_valid = builder_comb_rhs_self25;
assign builder_roundrobin2_request = {(((main_basesoc_port_cmd_payload_addr[10:9] == 2'd2) & (~(((builder_locked2 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_roundrobin2_ce = ((~main_basesoc_sdram_interface_bank2_valid) & (~main_basesoc_sdram_interface_bank2_lock));
assign main_basesoc_sdram_interface_bank2_addr = builder_comb_rhs_self26;
assign main_basesoc_sdram_interface_bank2_we = builder_comb_rhs_self27;
assign main_basesoc_sdram_interface_bank2_valid = builder_comb_rhs_self28;
assign builder_roundrobin3_request = {(((main_basesoc_port_cmd_payload_addr[10:9] == 2'd3) & (~(((builder_locked3 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_roundrobin3_ce = ((~main_basesoc_sdram_interface_bank3_valid) & (~main_basesoc_sdram_interface_bank3_lock));
assign main_basesoc_sdram_interface_bank3_addr = builder_comb_rhs_self29;
assign main_basesoc_sdram_interface_bank3_we = builder_comb_rhs_self30;
assign main_basesoc_sdram_interface_bank3_valid = builder_comb_rhs_self31;
assign main_basesoc_port_cmd_ready = ((((1'd0 | (((builder_roundrobin0_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[10:9] == 1'd0) & (~(((builder_locked0 | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank0_ready)) | (((builder_roundrobin1_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[10:9] == 1'd1) & (~(((builder_locked1 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank1_ready)) | (((builder_roundrobin2_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[10:9] == 2'd2) & (~(((builder_locked2 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank2_ready)) | (((builder_roundrobin3_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[10:9] == 2'd3) & (~(((builder_locked3 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank3_ready));
assign main_basesoc_port_wdata_ready = builder_new_master_wdata_ready;
assign main_basesoc_port_rdata_valid = builder_new_master_rdata_valid3;
always @(*) begin
    main_basesoc_sdram_interface_wdata <= 16'd0;
    main_basesoc_sdram_interface_wdata_we <= 2'd0;
    case ({builder_new_master_wdata_ready})
        1'd1: begin
            main_basesoc_sdram_interface_wdata <= main_basesoc_port_wdata_payload_data;
            main_basesoc_sdram_interface_wdata_we <= main_basesoc_port_wdata_payload_we;
        end
        default: begin
            main_basesoc_sdram_interface_wdata <= 1'd0;
            main_basesoc_sdram_interface_wdata_we <= 1'd0;
        end
    endcase
end
assign main_basesoc_port_rdata_payload_data = main_basesoc_sdram_interface_rdata;
assign builder_roundrobin0_grant = 1'd0;
assign builder_roundrobin1_grant = 1'd0;
assign builder_roundrobin2_grant = 1'd0;
assign builder_roundrobin3_grant = 1'd0;
assign main_basesoc_data_port_adr = main_basesoc_wb_sdram_adr[10:2];
always @(*) begin
    main_basesoc_data_port_dat_w <= 128'd0;
    main_basesoc_data_port_we <= 16'd0;
    if (main_basesoc_write_from_slave) begin
        main_basesoc_data_port_dat_w <= main_basesoc_interface_dat_r;
        main_basesoc_data_port_we <= {16{1'd1}};
    end else begin
        main_basesoc_data_port_dat_w <= {4{main_basesoc_wb_sdram_dat_w}};
        if ((((main_basesoc_wb_sdram_cyc & main_basesoc_wb_sdram_stb) & main_basesoc_wb_sdram_we) & main_basesoc_wb_sdram_ack)) begin
            main_basesoc_data_port_we <= {({4{(main_basesoc_wb_sdram_adr[1:0] == 2'd3)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[1:0] == 2'd2)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[1:0] == 1'd1)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[1:0] == 1'd0)}} & main_basesoc_wb_sdram_sel)};
        end
    end
end
assign main_basesoc_interface_dat_w = main_basesoc_data_port_dat_r;
assign main_basesoc_interface_sel = 16'd65535;
always @(*) begin
    main_basesoc_wb_sdram_dat_r <= 32'd0;
    case (main_basesoc_adr_offset_r)
        1'd0: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[31:0];
        end
        1'd1: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[63:32];
        end
        2'd2: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[95:64];
        end
        default: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[127:96];
        end
    endcase
end
assign {main_basesoc_tag_do_dirty, main_basesoc_tag_do_tag} = main_basesoc_tag_port_dat_r;
assign main_basesoc_tag_port_dat_w = {main_basesoc_tag_di_dirty, main_basesoc_tag_di_tag};
assign main_basesoc_tag_port_adr = main_basesoc_wb_sdram_adr[10:2];
assign main_basesoc_tag_di_tag = main_basesoc_wb_sdram_adr[29:11];
assign main_basesoc_interface_adr = {main_basesoc_tag_do_tag, main_basesoc_wb_sdram_adr[10:2]};
always @(*) begin
    builder_fullmemorywe_next_state <= 2'd0;
    main_basesoc_interface_cyc <= 1'd0;
    main_basesoc_interface_stb <= 1'd0;
    main_basesoc_interface_we <= 1'd0;
    main_basesoc_tag_di_dirty <= 1'd0;
    main_basesoc_tag_port_we <= 1'd0;
    main_basesoc_wb_sdram_ack <= 1'd0;
    main_basesoc_word_clr <= 1'd0;
    main_basesoc_word_inc <= 1'd0;
    main_basesoc_write_from_slave <= 1'd0;
    builder_fullmemorywe_next_state <= builder_fullmemorywe_state;
    case (builder_fullmemorywe_state)
        1'd1: begin
            main_basesoc_word_clr <= 1'd1;
            if ((main_basesoc_tag_do_tag == main_basesoc_wb_sdram_adr[29:11])) begin
                main_basesoc_wb_sdram_ack <= 1'd1;
                if (main_basesoc_wb_sdram_we) begin
                    main_basesoc_tag_di_dirty <= 1'd1;
                    main_basesoc_tag_port_we <= 1'd1;
                end
                builder_fullmemorywe_next_state <= 1'd0;
            end else begin
                if (main_basesoc_tag_do_dirty) begin
                    builder_fullmemorywe_next_state <= 2'd2;
                end else begin
                    main_basesoc_tag_port_we <= 1'd1;
                    main_basesoc_word_clr <= 1'd1;
                    builder_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd2: begin
            main_basesoc_interface_stb <= 1'd1;
            main_basesoc_interface_cyc <= 1'd1;
            main_basesoc_interface_we <= 1'd1;
            if (main_basesoc_interface_ack) begin
                main_basesoc_word_inc <= 1'd1;
                if (1'd1) begin
                    main_basesoc_tag_port_we <= 1'd1;
                    main_basesoc_word_clr <= 1'd1;
                    builder_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            main_basesoc_interface_stb <= 1'd1;
            main_basesoc_interface_cyc <= 1'd1;
            main_basesoc_interface_we <= 1'd0;
            if (main_basesoc_interface_ack) begin
                main_basesoc_write_from_slave <= 1'd1;
                main_basesoc_word_inc <= 1'd1;
                if (1'd1) begin
                    builder_fullmemorywe_next_state <= 1'd1;
                end else begin
                    builder_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        default: begin
            if ((main_basesoc_wb_sdram_cyc & main_basesoc_wb_sdram_stb)) begin
                builder_fullmemorywe_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_basesoc_wishbone_bridge_cmd_payload_addr = (main_basesoc_interface_adr - 27'd67108864);
assign main_basesoc_wishbone_bridge_cmd_payload_we = main_basesoc_interface_we;
assign main_basesoc_wishbone_bridge_cmd_last = (~main_basesoc_interface_we);
assign main_basesoc_wishbone_bridge_flush = (~main_basesoc_interface_cyc);
always @(*) begin
    main_basesoc_wishbone_bridge_wdata_valid <= 1'd0;
    main_basesoc_wishbone_bridge_wdata_valid <= (main_basesoc_interface_stb & main_basesoc_interface_we);
    if (1'd0) begin
        if ((~main_basesoc_wishbone_bridge_is_ongoing)) begin
            main_basesoc_wishbone_bridge_wdata_valid <= 1'd0;
        end
    end
end
assign main_basesoc_wishbone_bridge_wdata_payload_data = main_basesoc_interface_dat_w;
assign main_basesoc_wishbone_bridge_wdata_payload_we = main_basesoc_interface_sel;
assign main_basesoc_wishbone_bridge_rdata_ready = 1'd1;
always @(*) begin
    builder_litedramnativeportconverter_next_state <= 1'd0;
    main_basesoc_port_cmd_payload_addr <= 24'd0;
    main_basesoc_port_cmd_payload_we <= 1'd0;
    main_basesoc_port_cmd_valid <= 1'd0;
    main_basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 <= 21'd0;
    main_basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 <= 1'd0;
    main_basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 <= 3'd0;
    main_basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 <= 1'd0;
    main_basesoc_wishbone_bridge_cmd_ready <= 1'd0;
    main_basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 <= 1'd0;
    main_basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 <= 1'd0;
    builder_litedramnativeportconverter_next_state <= builder_litedramnativeportconverter_state;
    case (builder_litedramnativeportconverter_state)
        1'd1: begin
            main_basesoc_port_cmd_valid <= 1'd1;
            main_basesoc_port_cmd_payload_we <= main_basesoc_wishbone_bridge_cmd_we;
            main_basesoc_port_cmd_payload_addr <= ((main_basesoc_wishbone_bridge_cmd_addr * 4'd8) + main_basesoc_wishbone_bridge_cmd_count);
            if (main_basesoc_port_cmd_ready) begin
                main_basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 <= (main_basesoc_wishbone_bridge_cmd_count + 1'd1);
                main_basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 <= 1'd1;
                if ((main_basesoc_wishbone_bridge_cmd_count == 3'd7)) begin
                    builder_litedramnativeportconverter_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_basesoc_wishbone_bridge_cmd_ready <= 1'd1;
            if (main_basesoc_wishbone_bridge_cmd_valid) begin
                main_basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 <= 1'd0;
                main_basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 <= 1'd1;
                main_basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 <= main_basesoc_wishbone_bridge_cmd_payload_addr;
                main_basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 <= 1'd1;
                main_basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 <= main_basesoc_wishbone_bridge_cmd_payload_we;
                main_basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 <= 1'd1;
                builder_litedramnativeportconverter_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_basesoc_wishbone_bridge_wdata_converter_converter_sink_valid = main_basesoc_wishbone_bridge_wdata_converter_sink_valid;
assign main_basesoc_wishbone_bridge_wdata_converter_converter_sink_first = main_basesoc_wishbone_bridge_wdata_converter_sink_first;
assign main_basesoc_wishbone_bridge_wdata_converter_converter_sink_last = main_basesoc_wishbone_bridge_wdata_converter_sink_last;
assign main_basesoc_wishbone_bridge_wdata_converter_sink_ready = main_basesoc_wishbone_bridge_wdata_converter_converter_sink_ready;
always @(*) begin
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data <= 144'd0;
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[15:0] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_data[15:0];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[17:16] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_we[1:0];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[33:18] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_data[31:16];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[35:34] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_we[3:2];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[51:36] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_data[47:32];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[53:52] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_we[5:4];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[69:54] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_data[63:48];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[71:70] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_we[7:6];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[87:72] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_data[79:64];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[89:88] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_we[9:8];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[105:90] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_data[95:80];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[107:106] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_we[11:10];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[123:108] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_data[111:96];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[125:124] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_we[13:12];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[141:126] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_data[127:112];
    main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[143:142] <= main_basesoc_wishbone_bridge_wdata_converter_sink_payload_we[15:14];
end
assign main_basesoc_wishbone_bridge_wdata_converter_source_valid = main_basesoc_wishbone_bridge_wdata_converter_source_source_valid;
assign main_basesoc_wishbone_bridge_wdata_converter_source_first = main_basesoc_wishbone_bridge_wdata_converter_source_source_first;
assign main_basesoc_wishbone_bridge_wdata_converter_source_last = main_basesoc_wishbone_bridge_wdata_converter_source_source_last;
assign main_basesoc_wishbone_bridge_wdata_converter_source_source_ready = main_basesoc_wishbone_bridge_wdata_converter_source_ready;
assign {main_basesoc_wishbone_bridge_wdata_converter_source_payload_we, main_basesoc_wishbone_bridge_wdata_converter_source_payload_data} = main_basesoc_wishbone_bridge_wdata_converter_source_source_payload_data;
assign main_basesoc_wishbone_bridge_wdata_converter_source_source_valid = main_basesoc_wishbone_bridge_wdata_converter_converter_source_valid;
assign main_basesoc_wishbone_bridge_wdata_converter_converter_source_ready = main_basesoc_wishbone_bridge_wdata_converter_source_source_ready;
assign main_basesoc_wishbone_bridge_wdata_converter_source_source_first = main_basesoc_wishbone_bridge_wdata_converter_converter_source_first;
assign main_basesoc_wishbone_bridge_wdata_converter_source_source_last = main_basesoc_wishbone_bridge_wdata_converter_converter_source_last;
assign main_basesoc_wishbone_bridge_wdata_converter_source_source_payload_data = main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data;
assign main_basesoc_wishbone_bridge_wdata_converter_converter_first = (main_basesoc_wishbone_bridge_wdata_converter_converter_mux == 1'd0);
assign main_basesoc_wishbone_bridge_wdata_converter_converter_last = (main_basesoc_wishbone_bridge_wdata_converter_converter_mux == 3'd7);
assign main_basesoc_wishbone_bridge_wdata_converter_converter_source_valid = main_basesoc_wishbone_bridge_wdata_converter_converter_sink_valid;
assign main_basesoc_wishbone_bridge_wdata_converter_converter_source_first = (main_basesoc_wishbone_bridge_wdata_converter_converter_sink_first & main_basesoc_wishbone_bridge_wdata_converter_converter_first);
assign main_basesoc_wishbone_bridge_wdata_converter_converter_source_last = (main_basesoc_wishbone_bridge_wdata_converter_converter_sink_last & main_basesoc_wishbone_bridge_wdata_converter_converter_last);
assign main_basesoc_wishbone_bridge_wdata_converter_converter_sink_ready = (main_basesoc_wishbone_bridge_wdata_converter_converter_last & main_basesoc_wishbone_bridge_wdata_converter_converter_source_ready);
always @(*) begin
    main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= 18'd0;
    case (main_basesoc_wishbone_bridge_wdata_converter_converter_mux)
        1'd0: begin
            main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[17:0];
        end
        1'd1: begin
            main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[35:18];
        end
        2'd2: begin
            main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[53:36];
        end
        2'd3: begin
            main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[71:54];
        end
        3'd4: begin
            main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[89:72];
        end
        3'd5: begin
            main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[107:90];
        end
        3'd6: begin
            main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[125:108];
        end
        default: begin
            main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data <= main_basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data[143:126];
        end
    endcase
end
assign main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count = main_basesoc_wishbone_bridge_wdata_converter_converter_last;
assign main_basesoc_wishbone_bridge_wdata_converter_sink_valid = main_basesoc_wishbone_bridge_wdata_valid;
assign main_basesoc_wishbone_bridge_wdata_ready = main_basesoc_wishbone_bridge_wdata_converter_sink_ready;
assign main_basesoc_wishbone_bridge_wdata_converter_sink_first = main_basesoc_wishbone_bridge_wdata_first;
assign main_basesoc_wishbone_bridge_wdata_converter_sink_last = main_basesoc_wishbone_bridge_wdata_last;
assign main_basesoc_wishbone_bridge_wdata_converter_sink_payload_data = main_basesoc_wishbone_bridge_wdata_payload_data;
assign main_basesoc_wishbone_bridge_wdata_converter_sink_payload_we = main_basesoc_wishbone_bridge_wdata_payload_we;
assign main_basesoc_port_wdata_valid = main_basesoc_wishbone_bridge_wdata_converter_source_valid;
assign main_basesoc_wishbone_bridge_wdata_converter_source_ready = main_basesoc_port_wdata_ready;
assign main_basesoc_port_wdata_first = main_basesoc_wishbone_bridge_wdata_converter_source_first;
assign main_basesoc_port_wdata_last = main_basesoc_wishbone_bridge_wdata_converter_source_last;
assign main_basesoc_port_wdata_payload_data = main_basesoc_wishbone_bridge_wdata_converter_source_payload_data;
assign main_basesoc_port_wdata_payload_we = main_basesoc_wishbone_bridge_wdata_converter_source_payload_we;
assign main_basesoc_wishbone_bridge_rdata_converter_converter_sink_valid = main_basesoc_wishbone_bridge_rdata_converter_sink_valid;
assign main_basesoc_wishbone_bridge_rdata_converter_converter_sink_first = main_basesoc_wishbone_bridge_rdata_converter_sink_first;
assign main_basesoc_wishbone_bridge_rdata_converter_converter_sink_last = main_basesoc_wishbone_bridge_rdata_converter_sink_last;
assign main_basesoc_wishbone_bridge_rdata_converter_sink_ready = main_basesoc_wishbone_bridge_rdata_converter_converter_sink_ready;
assign main_basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data = {main_basesoc_wishbone_bridge_rdata_converter_sink_payload_data};
assign main_basesoc_wishbone_bridge_rdata_converter_source_valid = main_basesoc_wishbone_bridge_rdata_converter_source_source_valid;
assign main_basesoc_wishbone_bridge_rdata_converter_source_first = main_basesoc_wishbone_bridge_rdata_converter_source_source_first;
assign main_basesoc_wishbone_bridge_rdata_converter_source_last = main_basesoc_wishbone_bridge_rdata_converter_source_source_last;
assign main_basesoc_wishbone_bridge_rdata_converter_source_source_ready = main_basesoc_wishbone_bridge_rdata_converter_source_ready;
always @(*) begin
    main_basesoc_wishbone_bridge_rdata_converter_source_payload_data <= 128'd0;
    main_basesoc_wishbone_bridge_rdata_converter_source_payload_data[15:0] <= main_basesoc_wishbone_bridge_rdata_converter_source_source_payload_data[15:0];
    main_basesoc_wishbone_bridge_rdata_converter_source_payload_data[31:16] <= main_basesoc_wishbone_bridge_rdata_converter_source_source_payload_data[31:16];
    main_basesoc_wishbone_bridge_rdata_converter_source_payload_data[47:32] <= main_basesoc_wishbone_bridge_rdata_converter_source_source_payload_data[47:32];
    main_basesoc_wishbone_bridge_rdata_converter_source_payload_data[63:48] <= main_basesoc_wishbone_bridge_rdata_converter_source_source_payload_data[63:48];
    main_basesoc_wishbone_bridge_rdata_converter_source_payload_data[79:64] <= main_basesoc_wishbone_bridge_rdata_converter_source_source_payload_data[79:64];
    main_basesoc_wishbone_bridge_rdata_converter_source_payload_data[95:80] <= main_basesoc_wishbone_bridge_rdata_converter_source_source_payload_data[95:80];
    main_basesoc_wishbone_bridge_rdata_converter_source_payload_data[111:96] <= main_basesoc_wishbone_bridge_rdata_converter_source_source_payload_data[111:96];
    main_basesoc_wishbone_bridge_rdata_converter_source_payload_data[127:112] <= main_basesoc_wishbone_bridge_rdata_converter_source_source_payload_data[127:112];
end
assign main_basesoc_wishbone_bridge_rdata_converter_source_source_valid = main_basesoc_wishbone_bridge_rdata_converter_converter_source_valid;
assign main_basesoc_wishbone_bridge_rdata_converter_converter_source_ready = main_basesoc_wishbone_bridge_rdata_converter_source_source_ready;
assign main_basesoc_wishbone_bridge_rdata_converter_source_source_first = main_basesoc_wishbone_bridge_rdata_converter_converter_source_first;
assign main_basesoc_wishbone_bridge_rdata_converter_source_source_last = main_basesoc_wishbone_bridge_rdata_converter_converter_source_last;
assign main_basesoc_wishbone_bridge_rdata_converter_source_source_payload_data = main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data;
assign main_basesoc_wishbone_bridge_rdata_converter_converter_sink_ready = ((~main_basesoc_wishbone_bridge_rdata_converter_converter_strobe_all) | main_basesoc_wishbone_bridge_rdata_converter_converter_source_ready);
assign main_basesoc_wishbone_bridge_rdata_converter_converter_source_valid = main_basesoc_wishbone_bridge_rdata_converter_converter_strobe_all;
assign main_basesoc_wishbone_bridge_rdata_converter_converter_load_part = (main_basesoc_wishbone_bridge_rdata_converter_converter_sink_valid & main_basesoc_wishbone_bridge_rdata_converter_converter_sink_ready);
assign main_basesoc_wishbone_bridge_rdata_converter_sink_valid = main_basesoc_port_rdata_valid;
assign main_basesoc_port_rdata_ready = main_basesoc_wishbone_bridge_rdata_converter_sink_ready;
assign main_basesoc_wishbone_bridge_rdata_converter_sink_first = main_basesoc_port_rdata_first;
assign main_basesoc_wishbone_bridge_rdata_converter_sink_last = main_basesoc_port_rdata_last;
assign main_basesoc_wishbone_bridge_rdata_converter_sink_payload_data = main_basesoc_port_rdata_payload_data;
assign main_basesoc_wishbone_bridge_rdata_valid = main_basesoc_wishbone_bridge_rdata_converter_source_valid;
assign main_basesoc_wishbone_bridge_rdata_converter_source_ready = main_basesoc_wishbone_bridge_rdata_ready;
assign main_basesoc_wishbone_bridge_rdata_first = main_basesoc_wishbone_bridge_rdata_converter_source_first;
assign main_basesoc_wishbone_bridge_rdata_last = main_basesoc_wishbone_bridge_rdata_converter_source_last;
assign main_basesoc_wishbone_bridge_rdata_payload_data = main_basesoc_wishbone_bridge_rdata_converter_source_payload_data;
always @(*) begin
    builder_fsm_next_state <= 2'd0;
    main_basesoc_interface_ack <= 1'd0;
    main_basesoc_interface_dat_r <= 128'd0;
    main_basesoc_wishbone_bridge_aborted_fsm_next_value <= 1'd0;
    main_basesoc_wishbone_bridge_aborted_fsm_next_value_ce <= 1'd0;
    main_basesoc_wishbone_bridge_cmd_valid <= 1'd0;
    main_basesoc_wishbone_bridge_is_ongoing <= 1'd0;
    builder_fsm_next_state <= builder_fsm_state;
    case (builder_fsm_state)
        1'd1: begin
            main_basesoc_wishbone_bridge_is_ongoing <= 1'd1;
            main_basesoc_wishbone_bridge_aborted_fsm_next_value <= ((~main_basesoc_interface_cyc) | main_basesoc_wishbone_bridge_aborted);
            main_basesoc_wishbone_bridge_aborted_fsm_next_value_ce <= 1'd1;
            if ((main_basesoc_wishbone_bridge_wdata_valid & main_basesoc_wishbone_bridge_wdata_ready)) begin
                main_basesoc_interface_ack <= (main_basesoc_interface_cyc & (~main_basesoc_wishbone_bridge_aborted));
                builder_fsm_next_state <= 1'd0;
            end
        end
        2'd2: begin
            main_basesoc_wishbone_bridge_aborted_fsm_next_value <= ((~main_basesoc_interface_cyc) | main_basesoc_wishbone_bridge_aborted);
            main_basesoc_wishbone_bridge_aborted_fsm_next_value_ce <= 1'd1;
            if (main_basesoc_wishbone_bridge_rdata_valid) begin
                main_basesoc_interface_ack <= (main_basesoc_interface_cyc & (~main_basesoc_wishbone_bridge_aborted));
                main_basesoc_interface_dat_r <= main_basesoc_wishbone_bridge_rdata_payload_data;
                builder_fsm_next_state <= 1'd0;
            end
        end
        default: begin
            main_basesoc_wishbone_bridge_cmd_valid <= (main_basesoc_interface_cyc & main_basesoc_interface_stb);
            if (((main_basesoc_wishbone_bridge_cmd_valid & main_basesoc_wishbone_bridge_cmd_ready) & main_basesoc_interface_we)) begin
                builder_fsm_next_state <= 1'd1;
            end
            if (((main_basesoc_wishbone_bridge_cmd_valid & main_basesoc_wishbone_bridge_cmd_ready) & (~main_basesoc_interface_we))) begin
                builder_fsm_next_state <= 2'd2;
            end
            main_basesoc_wishbone_bridge_aborted_fsm_next_value <= 1'd0;
            main_basesoc_wishbone_bridge_aborted_fsm_next_value_ce <= 1'd1;
        end
    endcase
end
assign main_wait = (~main_done);
always @(*) begin
    main_leds <= 8'd0;
    if ((main_mode == 1'd1)) begin
        main_leds <= main_storage;
    end else begin
        main_leds <= main_chaser;
    end
end
assign {user_led7, user_led6, user_led5, user_led4, user_led3, user_led2, user_led1, user_led0} = (main_leds ^ 1'd0);
assign main_done = (main_count == 1'd0);
assign main_basesoc_spisdcard_start0 = main_basesoc_spisdcard_start1;
assign main_basesoc_spisdcard_length0 = main_basesoc_spisdcard_length1;
assign main_basesoc_spisdcard_done1 = main_basesoc_spisdcard_done0;
assign main_basesoc_spisdcard_mode0 = 1'd0;
assign main_basesoc_spisdcard_mosi1 = main_basesoc_spisdcard_mosi_storage;
assign main_basesoc_spisdcard_miso_status = main_basesoc_spisdcard_miso1;
assign main_basesoc_spisdcard_cs = main_basesoc_spisdcard_sel;
assign main_basesoc_spisdcard_cs_mode = main_basesoc_spisdcard_mode1;
assign main_basesoc_spisdcard_loopback = main_basesoc_spisdcard_mode2;
assign main_basesoc_spisdcard_clk_rise = (main_basesoc_spisdcard_clk_divider1 == (main_basesoc_spisdcard_clk_divider0[15:1] - 1'd1));
assign main_basesoc_spisdcard_clk_fall = (main_basesoc_spisdcard_clk_divider1 == (main_basesoc_spisdcard_clk_divider0 - 1'd1));
assign main_basesoc_spisdcard_clk_divider0 = main_basesoc_spimaster_storage;
always @(*) begin
    builder_spimaster_next_state <= 2'd0;
    main_basesoc_spisdcard_clk_enable <= 1'd0;
    main_basesoc_spisdcard_count_spimaster_next_value <= 3'd0;
    main_basesoc_spisdcard_count_spimaster_next_value_ce <= 1'd0;
    main_basesoc_spisdcard_done0 <= 1'd0;
    main_basesoc_spisdcard_irq <= 1'd0;
    main_basesoc_spisdcard_miso_latch <= 1'd0;
    main_basesoc_spisdcard_mosi_latch <= 1'd0;
    main_basesoc_spisdcard_xfer_enable <= 1'd0;
    builder_spimaster_next_state <= builder_spimaster_state;
    case (builder_spimaster_state)
        1'd1: begin
            main_basesoc_spisdcard_count_spimaster_next_value <= 1'd0;
            main_basesoc_spisdcard_count_spimaster_next_value_ce <= 1'd1;
            if (main_basesoc_spisdcard_clk_fall) begin
                main_basesoc_spisdcard_xfer_enable <= 1'd1;
                builder_spimaster_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_basesoc_spisdcard_clk_enable <= 1'd1;
            main_basesoc_spisdcard_xfer_enable <= 1'd1;
            if (main_basesoc_spisdcard_clk_fall) begin
                main_basesoc_spisdcard_count_spimaster_next_value <= (main_basesoc_spisdcard_count + 1'd1);
                main_basesoc_spisdcard_count_spimaster_next_value_ce <= 1'd1;
                if ((main_basesoc_spisdcard_count == (main_basesoc_spisdcard_length0 - 1'd1))) begin
                    builder_spimaster_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            main_basesoc_spisdcard_xfer_enable <= 1'd1;
            if (main_basesoc_spisdcard_clk_rise) begin
                main_basesoc_spisdcard_miso_latch <= 1'd1;
                main_basesoc_spisdcard_irq <= 1'd1;
                builder_spimaster_next_state <= 1'd0;
            end
        end
        default: begin
            main_basesoc_spisdcard_done0 <= 1'd1;
            if (main_basesoc_spisdcard_start0) begin
                main_basesoc_spisdcard_done0 <= 1'd0;
                main_basesoc_spisdcard_mosi_latch <= 1'd1;
                builder_spimaster_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_basesoc_clint_mtime = main_basesoc_clint_counter;
assign main_basesoc_clint_msip_trigger = main_basesoc_clint_msip0;
assign main_basesoc_clint_irq_msip = main_basesoc_clint_msip_trigger;
assign main_basesoc_clint_mtip_trigger = (main_basesoc_clint_mtime >= main_basesoc_clint_mtimecmp);
assign main_basesoc_clint_irq_mtip = main_basesoc_clint_mtip_trigger;
assign main_basesoc_clint_msip1 = main_basesoc_clint_msip_status;
assign main_basesoc_clint_msip2 = main_basesoc_clint_msip_pending;
always @(*) begin
    main_basesoc_clint_msip_clear <= 1'd0;
    if ((main_basesoc_clint_pending_re & main_basesoc_clint_pending_r[0])) begin
        main_basesoc_clint_msip_clear <= 1'd1;
    end
end
assign main_basesoc_clint_mtip0 = main_basesoc_clint_mtip_status;
assign main_basesoc_clint_mtip1 = main_basesoc_clint_mtip_pending;
always @(*) begin
    main_basesoc_clint_mtip_clear <= 1'd0;
    if ((main_basesoc_clint_pending_re & main_basesoc_clint_pending_r[1])) begin
        main_basesoc_clint_mtip_clear <= 1'd1;
    end
end
assign main_basesoc_clint_irq = ((main_basesoc_clint_pending_status[0] & main_basesoc_clint_enable_storage[0]) | (main_basesoc_clint_pending_status[1] & main_basesoc_clint_enable_storage[1]));
assign main_basesoc_clint_msip_status = main_basesoc_clint_msip_trigger;
assign main_basesoc_clint_msip_pending = main_basesoc_clint_msip_trigger;
assign main_basesoc_clint_mtip_status = main_basesoc_clint_mtip_trigger;
assign main_basesoc_clint_mtip_pending = main_basesoc_clint_mtip_trigger;
always @(*) begin
    main_basesoc_plic_irqs_in <= 2'd0;
    main_basesoc_plic_irqs_in[0] <= main_basesoc_uart_irq;
    main_basesoc_plic_irqs_in[1] <= main_basesoc_spisdcard_irq;
end
always @(*) begin
    main_basesoc_plic_chosen_irq_id <= 2'd0;
    main_basesoc_plic_found <= 1'd0;
    main_basesoc_plic_chosen_irq_id <= 1'd0;
    main_basesoc_plic_found <= 1'd0;
    if ((main_basesoc_plic_pending[0] & (main_basesoc_plic_priority[0] > main_basesoc_plic_threshold))) begin
        main_basesoc_plic_chosen_irq_id <= 1'd0;
        main_basesoc_plic_found <= 1'd1;
    end
    if ((main_basesoc_plic_pending[1] & (main_basesoc_plic_priority[1] > main_basesoc_plic_threshold))) begin
        main_basesoc_plic_chosen_irq_id <= 1'd1;
        main_basesoc_plic_found <= 1'd1;
    end
end
assign main_basesoc_plic_claim = main_basesoc_plic_chosen_irq_id;
always @(*) begin
    builder_interface0_ack <= 1'd0;
    builder_interface0_dat_r <= 32'd0;
    builder_interface1_adr_wishbone2csr_next_value1 <= 14'd0;
    builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd0;
    builder_interface1_dat_w_wishbone2csr_next_value0 <= 32'd0;
    builder_interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd0;
    builder_interface1_re_wishbone2csr_next_value2 <= 1'd0;
    builder_interface1_re_wishbone2csr_next_value_ce2 <= 1'd0;
    builder_interface1_we_wishbone2csr_next_value3 <= 1'd0;
    builder_interface1_we_wishbone2csr_next_value_ce3 <= 1'd0;
    builder_wishbone2csr_next_state <= 2'd0;
    builder_wishbone2csr_next_state <= builder_wishbone2csr_state;
    case (builder_wishbone2csr_state)
        1'd1: begin
            builder_interface1_adr_wishbone2csr_next_value1 <= 1'd0;
            builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
            builder_interface1_re_wishbone2csr_next_value2 <= 1'd0;
            builder_interface1_re_wishbone2csr_next_value_ce2 <= 1'd1;
            builder_interface1_we_wishbone2csr_next_value3 <= 1'd0;
            builder_interface1_we_wishbone2csr_next_value_ce3 <= 1'd1;
            builder_wishbone2csr_next_state <= 2'd2;
        end
        2'd2: begin
            builder_interface0_ack <= 1'd1;
            builder_interface0_dat_r <= builder_interface1_dat_r;
            builder_wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            builder_interface1_dat_w_wishbone2csr_next_value0 <= builder_interface0_dat_w;
            builder_interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd1;
            if ((builder_interface0_cyc & builder_interface0_stb)) begin
                builder_interface1_adr_wishbone2csr_next_value1 <= builder_interface0_adr;
                builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
                builder_interface1_re_wishbone2csr_next_value2 <= ((~builder_interface0_we) & (builder_interface0_sel != 1'd0));
                builder_interface1_re_wishbone2csr_next_value_ce2 <= 1'd1;
                builder_interface1_we_wishbone2csr_next_value3 <= (builder_interface0_we & (builder_interface0_sel != 1'd0));
                builder_interface1_we_wishbone2csr_next_value_ce3 <= 1'd1;
                builder_wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign builder_csr_bankarray_csrbank0_sel = (builder_csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign builder_csr_bankarray_csrbank0_ev_status_r = builder_csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank0_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank0_ev_status_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_ev_status_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_ev_pending_r = builder_csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank0_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank0_ev_pending_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_ev_pending_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_ev_enable0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank0_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank0_ev_enable0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_ev_enable0_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
always @(*) begin
    main_basesoc_clint_status_status <= 2'd0;
    main_basesoc_clint_status_status[0] <= main_basesoc_clint_msip1;
    main_basesoc_clint_status_status[1] <= main_basesoc_clint_mtip0;
end
assign builder_csr_bankarray_csrbank0_ev_status_w = main_basesoc_clint_status_status;
assign main_basesoc_clint_status_we = builder_csr_bankarray_csrbank0_ev_status_we;
always @(*) begin
    main_basesoc_clint_pending_status <= 2'd0;
    main_basesoc_clint_pending_status[0] <= main_basesoc_clint_msip2;
    main_basesoc_clint_pending_status[1] <= main_basesoc_clint_mtip1;
end
assign builder_csr_bankarray_csrbank0_ev_pending_w = main_basesoc_clint_pending_status;
assign main_basesoc_clint_pending_we = builder_csr_bankarray_csrbank0_ev_pending_we;
assign main_basesoc_clint_msip3 = main_basesoc_clint_enable_storage[0];
assign main_basesoc_clint_mtip2 = main_basesoc_clint_enable_storage[1];
assign builder_csr_bankarray_csrbank0_ev_enable0_w = main_basesoc_clint_enable_storage;
assign builder_csr_bankarray_csrbank1_sel = (builder_csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign builder_csr_bankarray_csrbank1_reset0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_reset0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_reset0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank1_reset0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_reset0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_scratch0_r = builder_csr_bankarray_interface1_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank1_scratch0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_scratch0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank1_scratch0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_scratch0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_bus_errors_r = builder_csr_bankarray_interface1_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank1_bus_errors_re <= 1'd0;
    builder_csr_bankarray_csrbank1_bus_errors_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank1_bus_errors_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_bus_errors_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
always @(*) begin
    main_basesoc_soc_rst <= 1'd0;
    if (main_basesoc_reset_re) begin
        main_basesoc_soc_rst <= main_basesoc_reset_storage[0];
    end
end
assign main_basesoc_cpu_rst = main_basesoc_reset_storage[1];
assign builder_csr_bankarray_csrbank1_reset0_w = main_basesoc_reset_storage;
assign builder_csr_bankarray_csrbank1_scratch0_w = main_basesoc_scratch_storage;
assign builder_csr_bankarray_csrbank1_bus_errors_w = main_basesoc_bus_errors_status;
assign main_basesoc_bus_errors_we = builder_csr_bankarray_csrbank1_bus_errors_we;
assign builder_csr_bankarray_sel = (builder_csr_bankarray_sram_bus_adr[13:9] == 2'd2);
always @(*) begin
    builder_csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (builder_csr_bankarray_sel_r) begin
        builder_csr_bankarray_sram_bus_dat_r <= builder_csr_bankarray_dat_r;
    end
end
assign builder_csr_bankarray_adr = builder_csr_bankarray_sram_bus_adr[5:0];
assign builder_csr_bankarray_csrbank2_sel = (builder_csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd3);
assign builder_csr_bankarray_csrbank2_out0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank2_out0_re <= 1'd0;
    builder_csr_bankarray_csrbank2_out0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank2_out0_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_out0_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank2_out0_w = main_storage;
assign builder_csr_bankarray_csrbank3_sel = (builder_csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd4);
assign builder_csr_bankarray_csrbank3_dfii_control0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_control0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_control0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank3_dfii_control0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_control0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_command0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_command0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_command0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign main_basesoc_sdram_command_issue_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    main_basesoc_sdram_command_issue_re <= 1'd0;
    main_basesoc_sdram_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
        main_basesoc_sdram_command_issue_re <= builder_csr_bankarray_interface3_bank_bus_we;
        main_basesoc_sdram_command_issue_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_address0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[12:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_address0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_address0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[15:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata_r = builder_csr_bankarray_interface3_bank_bus_dat_w[15:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign main_basesoc_sdram_sel = main_basesoc_sdram_storage[0];
assign main_basesoc_sdram_cke = main_basesoc_sdram_storage[1];
assign main_basesoc_sdram_odt = main_basesoc_sdram_storage[2];
assign main_basesoc_sdram_reset_n = main_basesoc_sdram_storage[3];
assign builder_csr_bankarray_csrbank3_dfii_control0_w = main_basesoc_sdram_storage;
assign main_basesoc_sdram_csrfield_cs = main_basesoc_sdram_command_storage[0];
assign main_basesoc_sdram_csrfield_we = main_basesoc_sdram_command_storage[1];
assign main_basesoc_sdram_csrfield_cas = main_basesoc_sdram_command_storage[2];
assign main_basesoc_sdram_csrfield_ras = main_basesoc_sdram_command_storage[3];
assign main_basesoc_sdram_csrfield_wren = main_basesoc_sdram_command_storage[4];
assign main_basesoc_sdram_csrfield_rden = main_basesoc_sdram_command_storage[5];
assign main_basesoc_sdram_csrfield_cs_top = main_basesoc_sdram_command_storage[6];
assign main_basesoc_sdram_csrfield_cs_bottom = main_basesoc_sdram_command_storage[7];
assign builder_csr_bankarray_csrbank3_dfii_pi0_command0_w = main_basesoc_sdram_command_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi0_address0_w = main_basesoc_sdram_address_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_w = main_basesoc_sdram_baddress_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_w = main_basesoc_sdram_wrdata_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata_w = main_basesoc_sdram_rddata_status;
assign main_basesoc_sdram_rddata_we = builder_csr_bankarray_csrbank3_dfii_pi0_rddata_we;
assign builder_csr_bankarray_csrbank4_sel = (builder_csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd5);
assign builder_csr_bankarray_csrbank4_control0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[15:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_control0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_control0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank4_control0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_control0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_status_r = builder_csr_bankarray_interface4_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_status_re <= 1'd0;
    builder_csr_bankarray_csrbank4_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank4_status_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_status_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_mosi0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_mosi0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_mosi0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank4_mosi0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_mosi0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_miso_r = builder_csr_bankarray_interface4_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_miso_re <= 1'd0;
    builder_csr_bankarray_csrbank4_miso_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank4_miso_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_miso_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_cs0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[16:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_cs0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cs0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank4_cs0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cs0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_loopback0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_loopback0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_loopback0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank4_loopback0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_loopback0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_clk_divider0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[15:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_clk_divider0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_clk_divider0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank4_clk_divider0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_clk_divider0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
always @(*) begin
    main_basesoc_spisdcard_start1 <= 1'd0;
    if (main_basesoc_spisdcard_control_re) begin
        main_basesoc_spisdcard_start1 <= main_basesoc_spisdcard_control_storage[0];
    end
end
assign main_basesoc_spisdcard_length1 = main_basesoc_spisdcard_control_storage[15:8];
assign builder_csr_bankarray_csrbank4_control0_w = main_basesoc_spisdcard_control_storage;
always @(*) begin
    main_basesoc_spisdcard_status_status <= 2'd0;
    main_basesoc_spisdcard_status_status[0] <= main_basesoc_spisdcard_done1;
    main_basesoc_spisdcard_status_status[1] <= main_basesoc_spisdcard_mode0;
end
assign builder_csr_bankarray_csrbank4_status_w = main_basesoc_spisdcard_status_status;
assign main_basesoc_spisdcard_status_we = builder_csr_bankarray_csrbank4_status_we;
assign builder_csr_bankarray_csrbank4_mosi0_w = main_basesoc_spisdcard_mosi_storage;
assign builder_csr_bankarray_csrbank4_miso_w = main_basesoc_spisdcard_miso_status;
assign main_basesoc_spisdcard_miso_we = builder_csr_bankarray_csrbank4_miso_we;
assign main_basesoc_spisdcard_sel = main_basesoc_spisdcard_cs_storage[0];
assign main_basesoc_spisdcard_mode1 = main_basesoc_spisdcard_cs_storage[16];
assign builder_csr_bankarray_csrbank4_cs0_w = main_basesoc_spisdcard_cs_storage;
assign main_basesoc_spisdcard_mode2 = main_basesoc_spisdcard_loopback_storage;
assign builder_csr_bankarray_csrbank4_loopback0_w = main_basesoc_spisdcard_loopback_storage;
assign builder_csr_bankarray_csrbank4_clk_divider0_w = main_basesoc_spimaster_storage;
assign builder_csr_bankarray_csrbank5_sel = (builder_csr_bankarray_interface5_bank_bus_adr[13:9] == 3'd6);
assign builder_csr_bankarray_csrbank5_load0_r = builder_csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank5_load0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_load0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank5_load0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_load0_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_reload0_r = builder_csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank5_reload0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_reload0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank5_reload0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_reload0_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_en0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_en0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_en0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank5_en0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_en0_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_update_value0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_update_value0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_update_value0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank5_update_value0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_update_value0_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_value_r = builder_csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank5_value_re <= 1'd0;
    builder_csr_bankarray_csrbank5_value_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank5_value_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_value_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_ev_status_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank5_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank5_ev_status_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_ev_status_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_ev_pending_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank5_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank5_ev_pending_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_ev_pending_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_ev_enable0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank5_ev_enable0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_ev_enable0_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_load0_w = main_basesoc_timer_load_storage;
assign builder_csr_bankarray_csrbank5_reload0_w = main_basesoc_timer_reload_storage;
assign builder_csr_bankarray_csrbank5_en0_w = main_basesoc_timer_en_storage;
assign builder_csr_bankarray_csrbank5_update_value0_w = main_basesoc_timer_update_value_storage;
assign builder_csr_bankarray_csrbank5_value_w = main_basesoc_timer_value_status;
assign main_basesoc_timer_value_we = builder_csr_bankarray_csrbank5_value_we;
assign main_basesoc_timer_status_status = main_basesoc_timer_zero0;
assign builder_csr_bankarray_csrbank5_ev_status_w = main_basesoc_timer_status_status;
assign main_basesoc_timer_status_we = builder_csr_bankarray_csrbank5_ev_status_we;
assign main_basesoc_timer_pending_status = main_basesoc_timer_zero1;
assign builder_csr_bankarray_csrbank5_ev_pending_w = main_basesoc_timer_pending_status;
assign main_basesoc_timer_pending_we = builder_csr_bankarray_csrbank5_ev_pending_we;
assign main_basesoc_timer_zero2 = main_basesoc_timer_enable_storage;
assign builder_csr_bankarray_csrbank5_ev_enable0_w = main_basesoc_timer_enable_storage;
assign builder_csr_bankarray_csrbank6_sel = (builder_csr_bankarray_interface6_bank_bus_adr[13:9] == 3'd7);
assign main_basesoc_uart_rxtx_r = builder_csr_bankarray_interface6_bank_bus_dat_w[7:0];
always @(*) begin
    main_basesoc_uart_rxtx_re <= 1'd0;
    main_basesoc_uart_rxtx_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd0))) begin
        main_basesoc_uart_rxtx_re <= builder_csr_bankarray_interface6_bank_bus_we;
        main_basesoc_uart_rxtx_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_txfull_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_txfull_re <= 1'd0;
    builder_csr_bankarray_csrbank6_txfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank6_txfull_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_txfull_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_rxempty_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_rxempty_re <= 1'd0;
    builder_csr_bankarray_csrbank6_rxempty_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank6_rxempty_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_rxempty_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_ev_status_r = builder_csr_bankarray_interface6_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank6_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank6_ev_status_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_ev_status_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_ev_pending_r = builder_csr_bankarray_interface6_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank6_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank6_ev_pending_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_ev_pending_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_ev_enable0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank6_ev_enable0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_ev_enable0_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_txempty_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_txempty_re <= 1'd0;
    builder_csr_bankarray_csrbank6_txempty_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank6_txempty_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_txempty_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_rxfull_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_rxfull_re <= 1'd0;
    builder_csr_bankarray_csrbank6_rxfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank6_rxfull_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_rxfull_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_txfull_w = main_basesoc_uart_txfull_status;
assign main_basesoc_uart_txfull_we = builder_csr_bankarray_csrbank6_txfull_we;
assign builder_csr_bankarray_csrbank6_rxempty_w = main_basesoc_uart_rxempty_status;
assign main_basesoc_uart_rxempty_we = builder_csr_bankarray_csrbank6_rxempty_we;
always @(*) begin
    main_basesoc_uart_status_status <= 2'd0;
    main_basesoc_uart_status_status[0] <= main_basesoc_uart_tx0;
    main_basesoc_uart_status_status[1] <= main_basesoc_uart_rx0;
end
assign builder_csr_bankarray_csrbank6_ev_status_w = main_basesoc_uart_status_status;
assign main_basesoc_uart_status_we = builder_csr_bankarray_csrbank6_ev_status_we;
always @(*) begin
    main_basesoc_uart_pending_status <= 2'd0;
    main_basesoc_uart_pending_status[0] <= main_basesoc_uart_tx1;
    main_basesoc_uart_pending_status[1] <= main_basesoc_uart_rx1;
end
assign builder_csr_bankarray_csrbank6_ev_pending_w = main_basesoc_uart_pending_status;
assign main_basesoc_uart_pending_we = builder_csr_bankarray_csrbank6_ev_pending_we;
assign main_basesoc_uart_tx2 = main_basesoc_uart_enable_storage[0];
assign main_basesoc_uart_rx2 = main_basesoc_uart_enable_storage[1];
assign builder_csr_bankarray_csrbank6_ev_enable0_w = main_basesoc_uart_enable_storage;
assign builder_csr_bankarray_csrbank6_txempty_w = main_basesoc_uart_txempty_status;
assign main_basesoc_uart_txempty_we = builder_csr_bankarray_csrbank6_txempty_we;
assign builder_csr_bankarray_csrbank6_rxfull_w = main_basesoc_uart_rxfull_status;
assign main_basesoc_uart_rxfull_we = builder_csr_bankarray_csrbank6_rxfull_we;
assign builder_csr_interconnect_adr = builder_interface1_adr;
assign builder_csr_interconnect_re = builder_interface1_re;
assign builder_csr_interconnect_we = builder_interface1_we;
assign builder_csr_interconnect_dat_w = builder_interface1_dat_w;
assign builder_interface1_dat_r = builder_csr_interconnect_dat_r;
assign builder_csr_bankarray_interface0_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface1_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface2_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface3_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface4_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface5_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface6_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_sram_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface0_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface1_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface2_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface3_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface4_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface5_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface6_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_sram_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface0_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface1_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface2_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface3_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface4_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface5_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface6_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_sram_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface0_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface1_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface2_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface3_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface4_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface5_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface6_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_sram_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_interconnect_dat_r = (((((((builder_csr_bankarray_interface0_bank_bus_dat_r | builder_csr_bankarray_interface1_bank_bus_dat_r) | builder_csr_bankarray_interface2_bank_bus_dat_r) | builder_csr_bankarray_interface3_bank_bus_dat_r) | builder_csr_bankarray_interface4_bank_bus_dat_r) | builder_csr_bankarray_interface5_bank_bus_dat_r) | builder_csr_bankarray_interface6_bank_bus_dat_r) | builder_csr_bankarray_sram_bus_dat_r);
always @(*) begin
    builder_comb_rhs_self0 <= 30'd0;
    case (builder_grant)
        1'd0: begin
            builder_comb_rhs_self0 <= main_basesoc_ibus_adr;
        end
        default: begin
            builder_comb_rhs_self0 <= main_basesoc_dbus_adr;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self1 <= 32'd0;
    case (builder_grant)
        1'd0: begin
            builder_comb_rhs_self1 <= main_basesoc_ibus_dat_w;
        end
        default: begin
            builder_comb_rhs_self1 <= main_basesoc_dbus_dat_w;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self2 <= 4'd0;
    case (builder_grant)
        1'd0: begin
            builder_comb_rhs_self2 <= main_basesoc_ibus_sel;
        end
        default: begin
            builder_comb_rhs_self2 <= main_basesoc_dbus_sel;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self3 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_comb_rhs_self3 <= main_basesoc_ibus_cyc;
        end
        default: begin
            builder_comb_rhs_self3 <= main_basesoc_dbus_cyc;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self4 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_comb_rhs_self4 <= main_basesoc_ibus_stb;
        end
        default: begin
            builder_comb_rhs_self4 <= main_basesoc_dbus_stb;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self5 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_comb_rhs_self5 <= main_basesoc_ibus_we;
        end
        default: begin
            builder_comb_rhs_self5 <= main_basesoc_dbus_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self6 <= 3'd0;
    case (builder_grant)
        1'd0: begin
            builder_comb_rhs_self6 <= main_basesoc_ibus_cti;
        end
        default: begin
            builder_comb_rhs_self6 <= main_basesoc_dbus_cti;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self7 <= 2'd0;
    case (builder_grant)
        1'd0: begin
            builder_comb_rhs_self7 <= main_basesoc_ibus_bte;
        end
        default: begin
            builder_comb_rhs_self7 <= main_basesoc_dbus_bte;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self8 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_rhs_self8 <= main_basesoc_sdram_choose_cmd_requests[0];
        end
        1'd1: begin
            builder_comb_rhs_self8 <= main_basesoc_sdram_choose_cmd_requests[1];
        end
        2'd2: begin
            builder_comb_rhs_self8 <= main_basesoc_sdram_choose_cmd_requests[2];
        end
        default: begin
            builder_comb_rhs_self8 <= main_basesoc_sdram_choose_cmd_requests[3];
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self9 <= 13'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_rhs_self9 <= main_basesoc_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_comb_rhs_self9 <= main_basesoc_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_comb_rhs_self9 <= main_basesoc_sdram_bankmachine2_cmd_payload_a;
        end
        default: begin
            builder_comb_rhs_self9 <= main_basesoc_sdram_bankmachine3_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self10 <= 2'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_rhs_self10 <= main_basesoc_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_comb_rhs_self10 <= main_basesoc_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_comb_rhs_self10 <= main_basesoc_sdram_bankmachine2_cmd_payload_ba;
        end
        default: begin
            builder_comb_rhs_self10 <= main_basesoc_sdram_bankmachine3_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self11 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_rhs_self11 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_comb_rhs_self11 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_comb_rhs_self11 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_read;
        end
        default: begin
            builder_comb_rhs_self11 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self12 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_rhs_self12 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_comb_rhs_self12 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_comb_rhs_self12 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_write;
        end
        default: begin
            builder_comb_rhs_self12 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self13 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_rhs_self13 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_comb_rhs_self13 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_comb_rhs_self13 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        default: begin
            builder_comb_rhs_self13 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_comb_t_self0 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_t_self0 <= main_basesoc_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_comb_t_self0 <= main_basesoc_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_comb_t_self0 <= main_basesoc_sdram_bankmachine2_cmd_payload_cas;
        end
        default: begin
            builder_comb_t_self0 <= main_basesoc_sdram_bankmachine3_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_comb_t_self1 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_t_self1 <= main_basesoc_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_comb_t_self1 <= main_basesoc_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_comb_t_self1 <= main_basesoc_sdram_bankmachine2_cmd_payload_ras;
        end
        default: begin
            builder_comb_t_self1 <= main_basesoc_sdram_bankmachine3_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_comb_t_self2 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_t_self2 <= main_basesoc_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_comb_t_self2 <= main_basesoc_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_comb_t_self2 <= main_basesoc_sdram_bankmachine2_cmd_payload_we;
        end
        default: begin
            builder_comb_t_self2 <= main_basesoc_sdram_bankmachine3_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self14 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_rhs_self14 <= main_basesoc_sdram_choose_req_requests[0];
        end
        1'd1: begin
            builder_comb_rhs_self14 <= main_basesoc_sdram_choose_req_requests[1];
        end
        2'd2: begin
            builder_comb_rhs_self14 <= main_basesoc_sdram_choose_req_requests[2];
        end
        default: begin
            builder_comb_rhs_self14 <= main_basesoc_sdram_choose_req_requests[3];
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self15 <= 13'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_rhs_self15 <= main_basesoc_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_comb_rhs_self15 <= main_basesoc_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_comb_rhs_self15 <= main_basesoc_sdram_bankmachine2_cmd_payload_a;
        end
        default: begin
            builder_comb_rhs_self15 <= main_basesoc_sdram_bankmachine3_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self16 <= 2'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_rhs_self16 <= main_basesoc_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_comb_rhs_self16 <= main_basesoc_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_comb_rhs_self16 <= main_basesoc_sdram_bankmachine2_cmd_payload_ba;
        end
        default: begin
            builder_comb_rhs_self16 <= main_basesoc_sdram_bankmachine3_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self17 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_rhs_self17 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_comb_rhs_self17 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_comb_rhs_self17 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_read;
        end
        default: begin
            builder_comb_rhs_self17 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self18 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_rhs_self18 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_comb_rhs_self18 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_comb_rhs_self18 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_write;
        end
        default: begin
            builder_comb_rhs_self18 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self19 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_rhs_self19 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_comb_rhs_self19 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_comb_rhs_self19 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        default: begin
            builder_comb_rhs_self19 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_comb_t_self3 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_t_self3 <= main_basesoc_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_comb_t_self3 <= main_basesoc_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_comb_t_self3 <= main_basesoc_sdram_bankmachine2_cmd_payload_cas;
        end
        default: begin
            builder_comb_t_self3 <= main_basesoc_sdram_bankmachine3_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_comb_t_self4 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_t_self4 <= main_basesoc_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_comb_t_self4 <= main_basesoc_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_comb_t_self4 <= main_basesoc_sdram_bankmachine2_cmd_payload_ras;
        end
        default: begin
            builder_comb_t_self4 <= main_basesoc_sdram_bankmachine3_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_comb_t_self5 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_t_self5 <= main_basesoc_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_comb_t_self5 <= main_basesoc_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_comb_t_self5 <= main_basesoc_sdram_bankmachine2_cmd_payload_we;
        end
        default: begin
            builder_comb_t_self5 <= main_basesoc_sdram_bankmachine3_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self20 <= 22'd0;
    case (builder_roundrobin0_grant)
        default: begin
            builder_comb_rhs_self20 <= {main_basesoc_port_cmd_payload_addr[23:11], main_basesoc_port_cmd_payload_addr[8:0]};
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self21 <= 1'd0;
    case (builder_roundrobin0_grant)
        default: begin
            builder_comb_rhs_self21 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self22 <= 1'd0;
    case (builder_roundrobin0_grant)
        default: begin
            builder_comb_rhs_self22 <= (((main_basesoc_port_cmd_payload_addr[10:9] == 1'd0) & (~(((builder_locked0 | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self23 <= 22'd0;
    case (builder_roundrobin1_grant)
        default: begin
            builder_comb_rhs_self23 <= {main_basesoc_port_cmd_payload_addr[23:11], main_basesoc_port_cmd_payload_addr[8:0]};
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self24 <= 1'd0;
    case (builder_roundrobin1_grant)
        default: begin
            builder_comb_rhs_self24 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self25 <= 1'd0;
    case (builder_roundrobin1_grant)
        default: begin
            builder_comb_rhs_self25 <= (((main_basesoc_port_cmd_payload_addr[10:9] == 1'd1) & (~(((builder_locked1 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self26 <= 22'd0;
    case (builder_roundrobin2_grant)
        default: begin
            builder_comb_rhs_self26 <= {main_basesoc_port_cmd_payload_addr[23:11], main_basesoc_port_cmd_payload_addr[8:0]};
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self27 <= 1'd0;
    case (builder_roundrobin2_grant)
        default: begin
            builder_comb_rhs_self27 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self28 <= 1'd0;
    case (builder_roundrobin2_grant)
        default: begin
            builder_comb_rhs_self28 <= (((main_basesoc_port_cmd_payload_addr[10:9] == 2'd2) & (~(((builder_locked2 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self29 <= 22'd0;
    case (builder_roundrobin3_grant)
        default: begin
            builder_comb_rhs_self29 <= {main_basesoc_port_cmd_payload_addr[23:11], main_basesoc_port_cmd_payload_addr[8:0]};
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self30 <= 1'd0;
    case (builder_roundrobin3_grant)
        default: begin
            builder_comb_rhs_self30 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_self31 <= 1'd0;
    case (builder_roundrobin3_grant)
        default: begin
            builder_comb_rhs_self31 <= (((main_basesoc_port_cmd_payload_addr[10:9] == 2'd3) & (~(((builder_locked3 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_self0 <= 2'd0;
    case (main_basesoc_sdram_steerer_sel)
        1'd0: begin
            builder_sync_rhs_self0 <= main_basesoc_sdram_nop_ba;
        end
        1'd1: begin
            builder_sync_rhs_self0 <= main_basesoc_sdram_choose_req_cmd_payload_ba;
        end
        2'd2: begin
            builder_sync_rhs_self0 <= main_basesoc_sdram_choose_req_cmd_payload_ba;
        end
        default: begin
            builder_sync_rhs_self0 <= main_basesoc_sdram_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_self1 <= 13'd0;
    case (main_basesoc_sdram_steerer_sel)
        1'd0: begin
            builder_sync_rhs_self1 <= main_basesoc_sdram_nop_a;
        end
        1'd1: begin
            builder_sync_rhs_self1 <= main_basesoc_sdram_choose_req_cmd_payload_a;
        end
        2'd2: begin
            builder_sync_rhs_self1 <= main_basesoc_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_sync_rhs_self1 <= main_basesoc_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_self2 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel)
        1'd0: begin
            builder_sync_rhs_self2 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_self2 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_cas);
        end
        2'd2: begin
            builder_sync_rhs_self2 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_sync_rhs_self2 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_self3 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel)
        1'd0: begin
            builder_sync_rhs_self3 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_self3 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_ras);
        end
        2'd2: begin
            builder_sync_rhs_self3 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_sync_rhs_self3 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_self4 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel)
        1'd0: begin
            builder_sync_rhs_self4 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_self4 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_we);
        end
        2'd2: begin
            builder_sync_rhs_self4 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_sync_rhs_self4 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_self5 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel)
        1'd0: begin
            builder_sync_rhs_self5 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_self5 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_read);
        end
        2'd2: begin
            builder_sync_rhs_self5 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_sync_rhs_self5 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_self6 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel)
        1'd0: begin
            builder_sync_rhs_self6 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_self6 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_write);
        end
        2'd2: begin
            builder_sync_rhs_self6 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_sync_rhs_self6 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_sync_f_self <= 1'd0;
    case (main_basesoc_spisdcard_mosi_sel)
        1'd0: begin
            builder_sync_f_self <= main_basesoc_spisdcard_self[0];
        end
        1'd1: begin
            builder_sync_f_self <= main_basesoc_spisdcard_self[1];
        end
        2'd2: begin
            builder_sync_f_self <= main_basesoc_spisdcard_self[2];
        end
        2'd3: begin
            builder_sync_f_self <= main_basesoc_spisdcard_self[3];
        end
        3'd4: begin
            builder_sync_f_self <= main_basesoc_spisdcard_self[4];
        end
        3'd5: begin
            builder_sync_f_self <= main_basesoc_spisdcard_self[5];
        end
        3'd6: begin
            builder_sync_f_self <= main_basesoc_spisdcard_self[6];
        end
        default: begin
            builder_sync_f_self <= main_basesoc_spisdcard_self[7];
        end
    endcase
end
assign main_basesoc_rx_rx = builder_impl_regs1;
assign sdrio_clk = sys_clk;
assign sdrio_clk_1 = sys_clk;
assign sdrio_clk_2 = sys_clk;
assign sdrio_clk_3 = sys_clk;
assign sdrio_clk_4 = sys_clk;
assign sdrio_clk_5 = sys_clk;
assign sdrio_clk_6 = sys_clk;
assign sdrio_clk_7 = sys_clk;
assign sdrio_clk_8 = sys_clk;
assign sdrio_clk_9 = sys_clk;
assign sdrio_clk_10 = sys_clk;
assign sdrio_clk_11 = sys_clk;
assign sdrio_clk_12 = sys_clk;
assign sdrio_clk_13 = sys_clk;
assign sdrio_clk_14 = sys_clk;
assign sdrio_clk_15 = sys_clk;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge sdrio_clk) begin
    builder_impl_inferedsdrtristate0_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate1_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate2_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate3_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate4_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate5_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate6_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate7_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate8_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate9_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate10_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate11_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate12_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate13_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate14_oe <= main_dfi_p0_wrdata_en;
    builder_impl_inferedsdrtristate15_oe <= main_dfi_p0_wrdata_en;
end

always @(posedge sys_clk) begin
    case (builder_grant)
        1'd0: begin
            if ((~builder_request[0])) begin
                if (builder_request[1]) begin
                    builder_grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~builder_request[1])) begin
                if (builder_request[0]) begin
                    builder_grant <= 1'd0;
                end
            end
        end
    endcase
    builder_slaves <= builder_master;
    if (builder_wait) begin
        if ((~builder_done)) begin
            builder_count <= (builder_count - 1'd1);
        end
    end else begin
        builder_count <= 20'd1000000;
    end
    if ((main_basesoc_bus_errors != 32'd4294967295)) begin
        if (main_basesoc_bus_error) begin
            main_basesoc_bus_errors <= (main_basesoc_bus_errors + 1'd1);
        end
    end
    main_basesoc_basesoc_ram_bus_ack <= 1'd0;
    if (((main_basesoc_basesoc_ram_bus_cyc & main_basesoc_basesoc_ram_bus_stb) & ((~main_basesoc_basesoc_ram_bus_ack) | main_basesoc_basesoc_adr_burst))) begin
        main_basesoc_basesoc_ram_bus_ack <= 1'd1;
    end
    main_basesoc_ram_bus_ram_bus_ack <= 1'd0;
    if (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & ((~main_basesoc_ram_bus_ram_bus_ack) | main_basesoc_ram_adr_burst))) begin
        main_basesoc_ram_bus_ram_bus_ack <= 1'd1;
    end
    {main_basesoc_tx_tick, main_basesoc_tx_phase} <= 24'd9895604;
    if (main_basesoc_tx_enable) begin
        {main_basesoc_tx_tick, main_basesoc_tx_phase} <= (main_basesoc_tx_phase + 24'd9895604);
    end
    builder_rs232phytx_state <= builder_rs232phytx_next_state;
    if (main_basesoc_tx_count_rs232phytx_next_value_ce0) begin
        main_basesoc_tx_count <= main_basesoc_tx_count_rs232phytx_next_value0;
    end
    if (main_basesoc_serial_tx_rs232phytx_next_value_ce1) begin
        serial_tx <= main_basesoc_serial_tx_rs232phytx_next_value1;
    end
    if (main_basesoc_tx_data_rs232phytx_next_value_ce2) begin
        main_basesoc_tx_data <= main_basesoc_tx_data_rs232phytx_next_value2;
    end
    main_basesoc_rx_rx_d <= main_basesoc_rx_rx;
    {main_basesoc_rx_tick, main_basesoc_rx_phase} <= 32'd2147483648;
    if (main_basesoc_rx_enable) begin
        {main_basesoc_rx_tick, main_basesoc_rx_phase} <= (main_basesoc_rx_phase + 24'd9895604);
    end
    builder_rs232phyrx_state <= builder_rs232phyrx_next_state;
    if (main_basesoc_rx_count_rs232phyrx_next_value_ce0) begin
        main_basesoc_rx_count <= main_basesoc_rx_count_rs232phyrx_next_value0;
    end
    if (main_basesoc_rx_data_rs232phyrx_next_value_ce1) begin
        main_basesoc_rx_data <= main_basesoc_rx_data_rs232phyrx_next_value1;
    end
    if (main_basesoc_uart_tx_fifo_syncfifo_re) begin
        main_basesoc_uart_tx_fifo_readable <= 1'd1;
    end else begin
        if (main_basesoc_uart_tx_fifo_re) begin
            main_basesoc_uart_tx_fifo_readable <= 1'd0;
        end
    end
    if (((main_basesoc_uart_tx_fifo_syncfifo_we & main_basesoc_uart_tx_fifo_syncfifo_writable) & (~main_basesoc_uart_tx_fifo_replace))) begin
        main_basesoc_uart_tx_fifo_produce <= (main_basesoc_uart_tx_fifo_produce + 1'd1);
    end
    if (main_basesoc_uart_tx_fifo_do_read) begin
        main_basesoc_uart_tx_fifo_consume <= (main_basesoc_uart_tx_fifo_consume + 1'd1);
    end
    if (((main_basesoc_uart_tx_fifo_syncfifo_we & main_basesoc_uart_tx_fifo_syncfifo_writable) & (~main_basesoc_uart_tx_fifo_replace))) begin
        if ((~main_basesoc_uart_tx_fifo_do_read)) begin
            main_basesoc_uart_tx_fifo_level0 <= (main_basesoc_uart_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_basesoc_uart_tx_fifo_do_read) begin
            main_basesoc_uart_tx_fifo_level0 <= (main_basesoc_uart_tx_fifo_level0 - 1'd1);
        end
    end
    if (main_basesoc_uart_rx_fifo_syncfifo_re) begin
        main_basesoc_uart_rx_fifo_readable <= 1'd1;
    end else begin
        if (main_basesoc_uart_rx_fifo_re) begin
            main_basesoc_uart_rx_fifo_readable <= 1'd0;
        end
    end
    if (((main_basesoc_uart_rx_fifo_syncfifo_we & main_basesoc_uart_rx_fifo_syncfifo_writable) & (~main_basesoc_uart_rx_fifo_replace))) begin
        main_basesoc_uart_rx_fifo_produce <= (main_basesoc_uart_rx_fifo_produce + 1'd1);
    end
    if (main_basesoc_uart_rx_fifo_do_read) begin
        main_basesoc_uart_rx_fifo_consume <= (main_basesoc_uart_rx_fifo_consume + 1'd1);
    end
    if (((main_basesoc_uart_rx_fifo_syncfifo_we & main_basesoc_uart_rx_fifo_syncfifo_writable) & (~main_basesoc_uart_rx_fifo_replace))) begin
        if ((~main_basesoc_uart_rx_fifo_do_read)) begin
            main_basesoc_uart_rx_fifo_level0 <= (main_basesoc_uart_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_basesoc_uart_rx_fifo_do_read) begin
            main_basesoc_uart_rx_fifo_level0 <= (main_basesoc_uart_rx_fifo_level0 - 1'd1);
        end
    end
    if (main_basesoc_timer_en_storage) begin
        if ((main_basesoc_timer_value == 1'd0)) begin
            main_basesoc_timer_value <= main_basesoc_timer_reload_storage;
        end else begin
            main_basesoc_timer_value <= (main_basesoc_timer_value - 1'd1);
        end
    end else begin
        main_basesoc_timer_value <= main_basesoc_timer_load_storage;
    end
    if (main_basesoc_timer_update_value_re) begin
        main_basesoc_timer_value_status <= main_basesoc_timer_value;
    end
    if (main_basesoc_timer_zero_clear) begin
        main_basesoc_timer_zero_pending <= 1'd0;
    end
    main_basesoc_timer_zero_trigger_d <= main_basesoc_timer_zero_trigger;
    if ((main_basesoc_timer_zero_trigger & (~main_basesoc_timer_zero_trigger_d))) begin
        main_basesoc_timer_zero_pending <= 1'd1;
    end
    main_rddata_en <= {main_rddata_en, main_dfi_p0_rddata_en};
    main_dfi_p0_rddata_valid <= main_rddata_en[2];
    if (main_basesoc_sdram_csr_dfi_p0_rddata_valid) begin
        main_basesoc_sdram_rddata_status <= main_basesoc_sdram_csr_dfi_p0_rddata;
    end
    if ((main_basesoc_sdram_timer_wait & (~main_basesoc_sdram_timer_done0))) begin
        main_basesoc_sdram_timer_count1 <= (main_basesoc_sdram_timer_count1 - 1'd1);
    end else begin
        main_basesoc_sdram_timer_count1 <= 9'd390;
    end
    main_basesoc_sdram_postponer_req_o <= 1'd0;
    if (main_basesoc_sdram_postponer_req_i) begin
        main_basesoc_sdram_postponer_count <= (main_basesoc_sdram_postponer_count - 1'd1);
        if ((main_basesoc_sdram_postponer_count == 1'd0)) begin
            main_basesoc_sdram_postponer_count <= 1'd0;
            main_basesoc_sdram_postponer_req_o <= 1'd1;
        end
    end
    if (main_basesoc_sdram_sequencer_start0) begin
        main_basesoc_sdram_sequencer_count <= 1'd0;
    end else begin
        if (main_basesoc_sdram_sequencer_done1) begin
            if ((main_basesoc_sdram_sequencer_count != 1'd0)) begin
                main_basesoc_sdram_sequencer_count <= (main_basesoc_sdram_sequencer_count - 1'd1);
            end
        end
    end
    main_basesoc_sdram_cmd_payload_a <= 1'd0;
    main_basesoc_sdram_cmd_payload_ba <= 1'd0;
    main_basesoc_sdram_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_sequencer_done1 <= 1'd0;
    if ((main_basesoc_sdram_sequencer_start1 & (main_basesoc_sdram_sequencer_trigger == 1'd0))) begin
        main_basesoc_sdram_cmd_payload_a <= 11'd1024;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd1;
        main_basesoc_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_basesoc_sdram_sequencer_trigger == 1'd1)) begin
        main_basesoc_sdram_cmd_payload_a <= 11'd1024;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd1;
        main_basesoc_sdram_cmd_payload_ras <= 1'd1;
        main_basesoc_sdram_cmd_payload_we <= 1'd0;
    end
    if ((main_basesoc_sdram_sequencer_trigger == 3'd5)) begin
        main_basesoc_sdram_cmd_payload_a <= 1'd0;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd0;
        main_basesoc_sdram_cmd_payload_we <= 1'd0;
        main_basesoc_sdram_sequencer_done1 <= 1'd1;
    end
    if ((main_basesoc_sdram_sequencer_trigger == 3'd5)) begin
        main_basesoc_sdram_sequencer_trigger <= 1'd0;
    end else begin
        if ((main_basesoc_sdram_sequencer_trigger != 1'd0)) begin
            main_basesoc_sdram_sequencer_trigger <= (main_basesoc_sdram_sequencer_trigger + 1'd1);
        end else begin
            if (main_basesoc_sdram_sequencer_start1) begin
                main_basesoc_sdram_sequencer_trigger <= 1'd1;
            end
        end
    end
    builder_refresher_state <= builder_refresher_next_state;
    if (main_basesoc_sdram_bankmachine0_row_close) begin
        main_basesoc_sdram_bankmachine0_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine0_row_open) begin
            main_basesoc_sdram_bankmachine0_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine0_row <= main_basesoc_sdram_bankmachine0_source_source_payload_addr[21:9];
        end
    end
    if (((main_basesoc_sdram_bankmachine0_syncfifo0_we & main_basesoc_sdram_bankmachine0_syncfifo0_writable) & (~main_basesoc_sdram_bankmachine0_replace))) begin
        main_basesoc_sdram_bankmachine0_produce <= (main_basesoc_sdram_bankmachine0_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine0_do_read) begin
        main_basesoc_sdram_bankmachine0_consume <= (main_basesoc_sdram_bankmachine0_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine0_syncfifo0_we & main_basesoc_sdram_bankmachine0_syncfifo0_writable) & (~main_basesoc_sdram_bankmachine0_replace))) begin
        if ((~main_basesoc_sdram_bankmachine0_do_read)) begin
            main_basesoc_sdram_bankmachine0_level <= (main_basesoc_sdram_bankmachine0_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine0_do_read) begin
            main_basesoc_sdram_bankmachine0_level <= (main_basesoc_sdram_bankmachine0_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine0_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine0_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine0_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_first <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_last <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine0_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine0_twtpcon_count <= 2'd3;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine0_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine0_twtpcon_count <= (main_basesoc_sdram_bankmachine0_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine0_state <= builder_bankmachine0_next_state;
    if (main_basesoc_sdram_bankmachine1_row_close) begin
        main_basesoc_sdram_bankmachine1_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine1_row_open) begin
            main_basesoc_sdram_bankmachine1_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine1_row <= main_basesoc_sdram_bankmachine1_source_source_payload_addr[21:9];
        end
    end
    if (((main_basesoc_sdram_bankmachine1_syncfifo1_we & main_basesoc_sdram_bankmachine1_syncfifo1_writable) & (~main_basesoc_sdram_bankmachine1_replace))) begin
        main_basesoc_sdram_bankmachine1_produce <= (main_basesoc_sdram_bankmachine1_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine1_do_read) begin
        main_basesoc_sdram_bankmachine1_consume <= (main_basesoc_sdram_bankmachine1_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine1_syncfifo1_we & main_basesoc_sdram_bankmachine1_syncfifo1_writable) & (~main_basesoc_sdram_bankmachine1_replace))) begin
        if ((~main_basesoc_sdram_bankmachine1_do_read)) begin
            main_basesoc_sdram_bankmachine1_level <= (main_basesoc_sdram_bankmachine1_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine1_do_read) begin
            main_basesoc_sdram_bankmachine1_level <= (main_basesoc_sdram_bankmachine1_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine1_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine1_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine1_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_first <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_last <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine1_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine1_twtpcon_count <= 2'd3;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine1_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine1_twtpcon_count <= (main_basesoc_sdram_bankmachine1_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine1_state <= builder_bankmachine1_next_state;
    if (main_basesoc_sdram_bankmachine2_row_close) begin
        main_basesoc_sdram_bankmachine2_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine2_row_open) begin
            main_basesoc_sdram_bankmachine2_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine2_row <= main_basesoc_sdram_bankmachine2_source_source_payload_addr[21:9];
        end
    end
    if (((main_basesoc_sdram_bankmachine2_syncfifo2_we & main_basesoc_sdram_bankmachine2_syncfifo2_writable) & (~main_basesoc_sdram_bankmachine2_replace))) begin
        main_basesoc_sdram_bankmachine2_produce <= (main_basesoc_sdram_bankmachine2_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine2_do_read) begin
        main_basesoc_sdram_bankmachine2_consume <= (main_basesoc_sdram_bankmachine2_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine2_syncfifo2_we & main_basesoc_sdram_bankmachine2_syncfifo2_writable) & (~main_basesoc_sdram_bankmachine2_replace))) begin
        if ((~main_basesoc_sdram_bankmachine2_do_read)) begin
            main_basesoc_sdram_bankmachine2_level <= (main_basesoc_sdram_bankmachine2_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine2_do_read) begin
            main_basesoc_sdram_bankmachine2_level <= (main_basesoc_sdram_bankmachine2_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine2_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine2_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine2_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_first <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_last <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine2_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine2_twtpcon_count <= 2'd3;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine2_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine2_twtpcon_count <= (main_basesoc_sdram_bankmachine2_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine2_state <= builder_bankmachine2_next_state;
    if (main_basesoc_sdram_bankmachine3_row_close) begin
        main_basesoc_sdram_bankmachine3_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine3_row_open) begin
            main_basesoc_sdram_bankmachine3_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine3_row <= main_basesoc_sdram_bankmachine3_source_source_payload_addr[21:9];
        end
    end
    if (((main_basesoc_sdram_bankmachine3_syncfifo3_we & main_basesoc_sdram_bankmachine3_syncfifo3_writable) & (~main_basesoc_sdram_bankmachine3_replace))) begin
        main_basesoc_sdram_bankmachine3_produce <= (main_basesoc_sdram_bankmachine3_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine3_do_read) begin
        main_basesoc_sdram_bankmachine3_consume <= (main_basesoc_sdram_bankmachine3_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine3_syncfifo3_we & main_basesoc_sdram_bankmachine3_syncfifo3_writable) & (~main_basesoc_sdram_bankmachine3_replace))) begin
        if ((~main_basesoc_sdram_bankmachine3_do_read)) begin
            main_basesoc_sdram_bankmachine3_level <= (main_basesoc_sdram_bankmachine3_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine3_do_read) begin
            main_basesoc_sdram_bankmachine3_level <= (main_basesoc_sdram_bankmachine3_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine3_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine3_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine3_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_first <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_last <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine3_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine3_twtpcon_count <= 2'd3;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine3_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine3_twtpcon_count <= (main_basesoc_sdram_bankmachine3_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine3_state <= builder_bankmachine3_next_state;
    if ((~main_basesoc_sdram_en0)) begin
        main_basesoc_sdram_time0 <= 5'd31;
    end else begin
        if ((~main_basesoc_sdram_max_time0)) begin
            main_basesoc_sdram_time0 <= (main_basesoc_sdram_time0 - 1'd1);
        end
    end
    if ((~main_basesoc_sdram_en1)) begin
        main_basesoc_sdram_time1 <= 4'd15;
    end else begin
        if ((~main_basesoc_sdram_max_time1)) begin
            main_basesoc_sdram_time1 <= (main_basesoc_sdram_time1 - 1'd1);
        end
    end
    if (main_basesoc_sdram_choose_cmd_ce) begin
        case (main_basesoc_sdram_choose_cmd_grant)
            1'd0: begin
                if (main_basesoc_sdram_choose_cmd_request[1]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[2]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[3]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                        end
                    end
                end
            end
            1'd1: begin
                if (main_basesoc_sdram_choose_cmd_request[2]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[3]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[0]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                        end
                    end
                end
            end
            2'd2: begin
                if (main_basesoc_sdram_choose_cmd_request[3]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[0]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[1]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                        end
                    end
                end
            end
            2'd3: begin
                if (main_basesoc_sdram_choose_cmd_request[0]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[1]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[2]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                        end
                    end
                end
            end
        endcase
    end
    if (main_basesoc_sdram_choose_req_ce) begin
        case (main_basesoc_sdram_choose_req_grant)
            1'd0: begin
                if (main_basesoc_sdram_choose_req_request[1]) begin
                    main_basesoc_sdram_choose_req_grant <= 1'd1;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[2]) begin
                        main_basesoc_sdram_choose_req_grant <= 2'd2;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[3]) begin
                            main_basesoc_sdram_choose_req_grant <= 2'd3;
                        end
                    end
                end
            end
            1'd1: begin
                if (main_basesoc_sdram_choose_req_request[2]) begin
                    main_basesoc_sdram_choose_req_grant <= 2'd2;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[3]) begin
                        main_basesoc_sdram_choose_req_grant <= 2'd3;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[0]) begin
                            main_basesoc_sdram_choose_req_grant <= 1'd0;
                        end
                    end
                end
            end
            2'd2: begin
                if (main_basesoc_sdram_choose_req_request[3]) begin
                    main_basesoc_sdram_choose_req_grant <= 2'd3;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[0]) begin
                        main_basesoc_sdram_choose_req_grant <= 1'd0;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[1]) begin
                            main_basesoc_sdram_choose_req_grant <= 1'd1;
                        end
                    end
                end
            end
            2'd3: begin
                if (main_basesoc_sdram_choose_req_request[0]) begin
                    main_basesoc_sdram_choose_req_grant <= 1'd0;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[1]) begin
                        main_basesoc_sdram_choose_req_grant <= 1'd1;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[2]) begin
                            main_basesoc_sdram_choose_req_grant <= 2'd2;
                        end
                    end
                end
            end
        endcase
    end
    main_basesoc_sdram_dfi_p0_cs_n <= 1'd0;
    main_basesoc_sdram_dfi_p0_bank <= builder_sync_rhs_self0;
    main_basesoc_sdram_dfi_p0_address <= builder_sync_rhs_self1;
    main_basesoc_sdram_dfi_p0_cas_n <= (~builder_sync_rhs_self2);
    main_basesoc_sdram_dfi_p0_ras_n <= (~builder_sync_rhs_self3);
    main_basesoc_sdram_dfi_p0_we_n <= (~builder_sync_rhs_self4);
    main_basesoc_sdram_dfi_p0_rddata_en <= builder_sync_rhs_self5;
    main_basesoc_sdram_dfi_p0_wrdata_en <= builder_sync_rhs_self6;
    if (main_basesoc_sdram_tccdcon_valid) begin
        main_basesoc_sdram_tccdcon_count <= 1'd0;
        if (1'd1) begin
            main_basesoc_sdram_tccdcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_tccdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_tccdcon_ready)) begin
            main_basesoc_sdram_tccdcon_count <= (main_basesoc_sdram_tccdcon_count - 1'd1);
            if ((main_basesoc_sdram_tccdcon_count == 1'd1)) begin
                main_basesoc_sdram_tccdcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_twtrcon_valid) begin
        main_basesoc_sdram_twtrcon_count <= 3'd4;
        if (1'd0) begin
            main_basesoc_sdram_twtrcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_twtrcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_twtrcon_ready)) begin
            main_basesoc_sdram_twtrcon_count <= (main_basesoc_sdram_twtrcon_count - 1'd1);
            if ((main_basesoc_sdram_twtrcon_count == 1'd1)) begin
                main_basesoc_sdram_twtrcon_ready <= 1'd1;
            end
        end
    end
    builder_multiplexer_state <= builder_multiplexer_next_state;
    builder_new_master_wdata_ready <= ((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_basesoc_sdram_interface_bank0_wdata_ready)) | ((builder_roundrobin1_grant == 1'd0) & main_basesoc_sdram_interface_bank1_wdata_ready)) | ((builder_roundrobin2_grant == 1'd0) & main_basesoc_sdram_interface_bank2_wdata_ready)) | ((builder_roundrobin3_grant == 1'd0) & main_basesoc_sdram_interface_bank3_wdata_ready));
    builder_new_master_rdata_valid0 <= ((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_basesoc_sdram_interface_bank0_rdata_valid)) | ((builder_roundrobin1_grant == 1'd0) & main_basesoc_sdram_interface_bank1_rdata_valid)) | ((builder_roundrobin2_grant == 1'd0) & main_basesoc_sdram_interface_bank2_rdata_valid)) | ((builder_roundrobin3_grant == 1'd0) & main_basesoc_sdram_interface_bank3_rdata_valid));
    builder_new_master_rdata_valid1 <= builder_new_master_rdata_valid0;
    builder_new_master_rdata_valid2 <= builder_new_master_rdata_valid1;
    builder_new_master_rdata_valid3 <= builder_new_master_rdata_valid2;
    main_basesoc_adr_offset_r <= main_basesoc_wb_sdram_adr[1:0];
    builder_fullmemorywe_state <= builder_fullmemorywe_next_state;
    builder_litedramnativeportconverter_state <= builder_litedramnativeportconverter_next_state;
    if (main_basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0) begin
        main_basesoc_wishbone_bridge_cmd_count <= main_basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0;
    end
    if (main_basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1) begin
        main_basesoc_wishbone_bridge_cmd_addr <= main_basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1;
    end
    if (main_basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2) begin
        main_basesoc_wishbone_bridge_cmd_we <= main_basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2;
    end
    if ((main_basesoc_wishbone_bridge_wdata_converter_converter_source_valid & main_basesoc_wishbone_bridge_wdata_converter_converter_source_ready)) begin
        if (main_basesoc_wishbone_bridge_wdata_converter_converter_last) begin
            main_basesoc_wishbone_bridge_wdata_converter_converter_mux <= 1'd0;
        end else begin
            main_basesoc_wishbone_bridge_wdata_converter_converter_mux <= (main_basesoc_wishbone_bridge_wdata_converter_converter_mux + 1'd1);
        end
    end
    if (main_basesoc_wishbone_bridge_rdata_converter_converter_source_ready) begin
        main_basesoc_wishbone_bridge_rdata_converter_converter_strobe_all <= 1'd0;
    end
    if (main_basesoc_wishbone_bridge_rdata_converter_converter_load_part) begin
        if (((main_basesoc_wishbone_bridge_rdata_converter_converter_demux == 3'd7) | main_basesoc_wishbone_bridge_rdata_converter_converter_sink_last)) begin
            main_basesoc_wishbone_bridge_rdata_converter_converter_demux <= 1'd0;
            main_basesoc_wishbone_bridge_rdata_converter_converter_strobe_all <= 1'd1;
        end else begin
            main_basesoc_wishbone_bridge_rdata_converter_converter_demux <= (main_basesoc_wishbone_bridge_rdata_converter_converter_demux + 1'd1);
        end
    end
    if ((main_basesoc_wishbone_bridge_rdata_converter_converter_source_valid & main_basesoc_wishbone_bridge_rdata_converter_converter_source_ready)) begin
        if ((main_basesoc_wishbone_bridge_rdata_converter_converter_sink_valid & main_basesoc_wishbone_bridge_rdata_converter_converter_sink_ready)) begin
            main_basesoc_wishbone_bridge_rdata_converter_converter_source_first <= main_basesoc_wishbone_bridge_rdata_converter_converter_sink_first;
            main_basesoc_wishbone_bridge_rdata_converter_converter_source_last <= main_basesoc_wishbone_bridge_rdata_converter_converter_sink_last;
        end else begin
            main_basesoc_wishbone_bridge_rdata_converter_converter_source_first <= 1'd0;
            main_basesoc_wishbone_bridge_rdata_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((main_basesoc_wishbone_bridge_rdata_converter_converter_sink_valid & main_basesoc_wishbone_bridge_rdata_converter_converter_sink_ready)) begin
            main_basesoc_wishbone_bridge_rdata_converter_converter_source_first <= (main_basesoc_wishbone_bridge_rdata_converter_converter_sink_first | main_basesoc_wishbone_bridge_rdata_converter_converter_source_first);
            main_basesoc_wishbone_bridge_rdata_converter_converter_source_last <= (main_basesoc_wishbone_bridge_rdata_converter_converter_sink_last | main_basesoc_wishbone_bridge_rdata_converter_converter_source_last);
        end
    end
    if (main_basesoc_wishbone_bridge_rdata_converter_converter_load_part) begin
        case (main_basesoc_wishbone_bridge_rdata_converter_converter_demux)
            1'd0: begin
                main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[15:0] <= main_basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
            1'd1: begin
                main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[31:16] <= main_basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
            2'd2: begin
                main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[47:32] <= main_basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
            2'd3: begin
                main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[63:48] <= main_basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
            3'd4: begin
                main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[79:64] <= main_basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
            3'd5: begin
                main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[95:80] <= main_basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
            3'd6: begin
                main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[111:96] <= main_basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
            3'd7: begin
                main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:112] <= main_basesoc_wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (main_basesoc_wishbone_bridge_rdata_converter_converter_load_part) begin
        main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count <= (main_basesoc_wishbone_bridge_rdata_converter_converter_demux + 1'd1);
    end
    builder_fsm_state <= builder_fsm_next_state;
    if (main_basesoc_wishbone_bridge_aborted_fsm_next_value_ce) begin
        main_basesoc_wishbone_bridge_aborted <= main_basesoc_wishbone_bridge_aborted_fsm_next_value;
    end
    if (main_done) begin
        main_chaser <= {main_chaser, (~main_chaser[7])};
    end
    if (main_re) begin
        main_mode <= 1'd1;
    end
    if (main_wait) begin
        if ((~main_done)) begin
            main_count <= (main_count - 1'd1);
        end
    end else begin
        main_count <= 22'd3125000;
    end
    main_basesoc_spisdcard_clk_divider1 <= (main_basesoc_spisdcard_clk_divider1 + 1'd1);
    if (main_basesoc_spisdcard_clk_rise) begin
        spisdcard_clk <= main_basesoc_spisdcard_clk_enable;
    end else begin
        if (main_basesoc_spisdcard_clk_fall) begin
            main_basesoc_spisdcard_clk_divider1 <= 1'd0;
            spisdcard_clk <= 1'd0;
        end
    end
    spisdcard_cs_n <= (~(main_basesoc_spisdcard_cs & (main_basesoc_spisdcard_xfer_enable | (main_basesoc_spisdcard_cs_mode == 1'd1))));
    if (main_basesoc_spisdcard_mosi_latch) begin
        main_basesoc_spisdcard_self <= main_basesoc_spisdcard_mosi1;
        main_basesoc_spisdcard_mosi_sel <= 3'd7;
    end else begin
        if (main_basesoc_spisdcard_clk_fall) begin
            if (main_basesoc_spisdcard_xfer_enable) begin
                spisdcard_mosi <= builder_sync_f_self;
            end
            main_basesoc_spisdcard_mosi_sel <= (main_basesoc_spisdcard_mosi_sel - 1'd1);
        end
    end
    if (main_basesoc_spisdcard_clk_rise) begin
        if (main_basesoc_spisdcard_loopback) begin
            main_basesoc_spisdcard_miso_data <= {main_basesoc_spisdcard_miso_data, spisdcard_mosi};
        end else begin
            main_basesoc_spisdcard_miso_data <= {main_basesoc_spisdcard_miso_data, spisdcard_miso};
        end
    end
    if (main_basesoc_spisdcard_miso_latch) begin
        main_basesoc_spisdcard_miso1 <= main_basesoc_spisdcard_miso_data;
    end
    builder_spimaster_state <= builder_spimaster_next_state;
    if (main_basesoc_spisdcard_count_spimaster_next_value_ce) begin
        main_basesoc_spisdcard_count <= main_basesoc_spisdcard_count_spimaster_next_value;
    end
    main_basesoc_clint_counter <= (main_basesoc_clint_counter + 1'd1);
    if (((main_basesoc_clint_bus_cyc & main_basesoc_clint_bus_stb) & (~main_basesoc_clint_bus_we))) begin
        case (main_basesoc_clint_bus_adr)
            1'd0: begin
                main_basesoc_clint_bus_dat_r <= main_basesoc_clint_msip0;
            end
            13'd4096: begin
                main_basesoc_clint_bus_dat_r <= main_basesoc_clint_mtimecmp[30:0];
            end
            13'd4097: begin
                main_basesoc_clint_bus_dat_r <= main_basesoc_clint_mtimecmp[62:31];
            end
            14'd12286: begin
                main_basesoc_clint_bus_dat_r <= main_basesoc_clint_mtime[30:0];
            end
            14'd12287: begin
                main_basesoc_clint_bus_dat_r <= main_basesoc_clint_mtime[62:31];
            end
        endcase
    end
    if (((main_basesoc_clint_bus_cyc & main_basesoc_clint_bus_stb) & main_basesoc_clint_bus_we)) begin
        case (main_basesoc_clint_bus_adr)
            1'd0: begin
                main_basesoc_clint_msip0 <= main_basesoc_clint_bus_dat_w[0];
            end
            13'd4096: begin
                main_basesoc_clint_mtimecmp[30:0] <= main_basesoc_clint_bus_dat_w;
            end
            13'd4097: begin
                main_basesoc_clint_mtimecmp[62:32] <= main_basesoc_clint_bus_dat_w;
            end
        endcase
    end
    main_basesoc_clint_bus_ack <= 1'd0;
    if ((main_basesoc_clint_bus_cyc & main_basesoc_clint_bus_stb)) begin
        main_basesoc_clint_bus_ack <= 1'd1;
    end
    if ((main_basesoc_plic_irqs_in & main_basesoc_plic_enable)) begin
        main_basesoc_plic_pending <= (main_basesoc_plic_pending | (main_basesoc_plic_irqs_in & main_basesoc_plic_enable));
    end
    if (((main_basesoc_plic_bus_cyc & main_basesoc_plic_bus_stb) & (~main_basesoc_plic_bus_we))) begin
        case (main_basesoc_plic_bus_adr)
            1'd0: begin
                main_basesoc_plic_bus_dat_r <= main_basesoc_plic_priority[0];
            end
            1'd1: begin
                main_basesoc_plic_bus_dat_r <= main_basesoc_plic_priority[1];
            end
            11'd1024: begin
                main_basesoc_plic_bus_dat_r <= main_basesoc_plic_pending;
            end
            12'd2048: begin
                main_basesoc_plic_bus_dat_r <= main_basesoc_plic_enable;
            end
            20'd524288: begin
                main_basesoc_plic_bus_dat_r <= main_basesoc_plic_threshold;
            end
            20'd524289: begin
                main_basesoc_plic_bus_dat_r <= main_basesoc_plic_claim;
            end
        endcase
    end
    if (((main_basesoc_plic_bus_cyc & main_basesoc_plic_bus_stb) & main_basesoc_plic_bus_we)) begin
        case (main_basesoc_plic_bus_adr)
            1'd0: begin
                main_basesoc_plic_priority[0] <= main_basesoc_plic_bus_dat_w[0];
            end
            1'd1: begin
                main_basesoc_plic_priority[1] <= main_basesoc_plic_bus_dat_w[0];
            end
            12'd2048: begin
                main_basesoc_plic_enable <= main_basesoc_plic_bus_dat_w[1:0];
            end
            20'd524288: begin
                main_basesoc_plic_threshold <= main_basesoc_plic_bus_dat_w[0];
            end
            20'd524289: begin
                if ((main_basesoc_plic_bus_dat_w < 2'd2)) begin
                    main_basesoc_plic_pending <= (main_basesoc_plic_pending & (~(1'd1 <<< main_basesoc_plic_bus_dat_w)));
                end
            end
        endcase
    end
    main_basesoc_plic_bus_ack <= 1'd0;
    if ((main_basesoc_plic_bus_cyc & main_basesoc_plic_bus_stb)) begin
        main_basesoc_plic_bus_ack <= 1'd1;
    end
    builder_wishbone2csr_state <= builder_wishbone2csr_next_state;
    if (builder_interface1_dat_w_wishbone2csr_next_value_ce0) begin
        builder_interface1_dat_w <= builder_interface1_dat_w_wishbone2csr_next_value0;
    end
    if (builder_interface1_adr_wishbone2csr_next_value_ce1) begin
        builder_interface1_adr <= builder_interface1_adr_wishbone2csr_next_value1;
    end
    if (builder_interface1_re_wishbone2csr_next_value_ce2) begin
        builder_interface1_re <= builder_interface1_re_wishbone2csr_next_value2;
    end
    if (builder_interface1_we_wishbone2csr_next_value_ce3) begin
        builder_interface1_we <= builder_interface1_we_wishbone2csr_next_value3;
    end
    builder_csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank0_sel) begin
        case (builder_csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_ev_status_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_ev_pending_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_ev_enable0_w;
            end
        endcase
    end
    main_basesoc_clint_status_re <= builder_csr_bankarray_csrbank0_ev_status_re;
    if (builder_csr_bankarray_csrbank0_ev_pending_re) begin
        main_basesoc_clint_pending_r <= builder_csr_bankarray_csrbank0_ev_pending_r;
    end
    main_basesoc_clint_pending_re <= builder_csr_bankarray_csrbank0_ev_pending_re;
    if (builder_csr_bankarray_csrbank0_ev_enable0_re) begin
        main_basesoc_clint_enable_storage <= builder_csr_bankarray_csrbank0_ev_enable0_r;
    end
    main_basesoc_clint_enable_re <= builder_csr_bankarray_csrbank0_ev_enable0_re;
    builder_csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank1_sel) begin
        case (builder_csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_reset0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_scratch0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_bus_errors_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank1_reset0_re) begin
        main_basesoc_reset_storage <= builder_csr_bankarray_csrbank1_reset0_r;
    end
    main_basesoc_reset_re <= builder_csr_bankarray_csrbank1_reset0_re;
    if (builder_csr_bankarray_csrbank1_scratch0_re) begin
        main_basesoc_scratch_storage <= builder_csr_bankarray_csrbank1_scratch0_r;
    end
    main_basesoc_scratch_re <= builder_csr_bankarray_csrbank1_scratch0_re;
    main_basesoc_bus_errors_re <= builder_csr_bankarray_csrbank1_bus_errors_re;
    builder_csr_bankarray_sel_r <= builder_csr_bankarray_sel;
    builder_csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank2_sel) begin
        case (builder_csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_out0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank2_out0_re) begin
        main_storage <= builder_csr_bankarray_csrbank2_out0_r;
    end
    main_re <= builder_csr_bankarray_csrbank2_out0_re;
    builder_csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank3_sel) begin
        case (builder_csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_control0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_command0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= main_basesoc_sdram_command_issue_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_address0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank3_dfii_control0_re) begin
        main_basesoc_sdram_storage <= builder_csr_bankarray_csrbank3_dfii_control0_r;
    end
    main_basesoc_sdram_re <= builder_csr_bankarray_csrbank3_dfii_control0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) begin
        main_basesoc_sdram_command_storage <= builder_csr_bankarray_csrbank3_dfii_pi0_command0_r;
    end
    main_basesoc_sdram_command_re <= builder_csr_bankarray_csrbank3_dfii_pi0_command0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) begin
        main_basesoc_sdram_address_storage <= builder_csr_bankarray_csrbank3_dfii_pi0_address0_r;
    end
    main_basesoc_sdram_address_re <= builder_csr_bankarray_csrbank3_dfii_pi0_address0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re) begin
        main_basesoc_sdram_baddress_storage <= builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_r;
    end
    main_basesoc_sdram_baddress_re <= builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) begin
        main_basesoc_sdram_wrdata_storage <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_r;
    end
    main_basesoc_sdram_wrdata_re <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re;
    main_basesoc_sdram_rddata_re <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata_re;
    builder_csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank4_sel) begin
        case (builder_csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_control0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_status_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_mosi0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_miso_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cs0_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_loopback0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_clk_divider0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank4_control0_re) begin
        main_basesoc_spisdcard_control_storage <= builder_csr_bankarray_csrbank4_control0_r;
    end
    main_basesoc_spisdcard_control_re <= builder_csr_bankarray_csrbank4_control0_re;
    main_basesoc_spisdcard_status_re <= builder_csr_bankarray_csrbank4_status_re;
    if (builder_csr_bankarray_csrbank4_mosi0_re) begin
        main_basesoc_spisdcard_mosi_storage <= builder_csr_bankarray_csrbank4_mosi0_r;
    end
    main_basesoc_spisdcard_mosi_re <= builder_csr_bankarray_csrbank4_mosi0_re;
    main_basesoc_spisdcard_miso_re <= builder_csr_bankarray_csrbank4_miso_re;
    if (builder_csr_bankarray_csrbank4_cs0_re) begin
        main_basesoc_spisdcard_cs_storage <= builder_csr_bankarray_csrbank4_cs0_r;
    end
    main_basesoc_spisdcard_cs_re <= builder_csr_bankarray_csrbank4_cs0_re;
    if (builder_csr_bankarray_csrbank4_loopback0_re) begin
        main_basesoc_spisdcard_loopback_storage <= builder_csr_bankarray_csrbank4_loopback0_r;
    end
    main_basesoc_spisdcard_loopback_re <= builder_csr_bankarray_csrbank4_loopback0_re;
    if (builder_csr_bankarray_csrbank4_clk_divider0_re) begin
        main_basesoc_spimaster_storage <= builder_csr_bankarray_csrbank4_clk_divider0_r;
    end
    main_basesoc_spimaster_re <= builder_csr_bankarray_csrbank4_clk_divider0_re;
    builder_csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank5_sel) begin
        case (builder_csr_bankarray_interface5_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_load0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_reload0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_en0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_update_value0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_value_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_status_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_pending_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_enable0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank5_load0_re) begin
        main_basesoc_timer_load_storage <= builder_csr_bankarray_csrbank5_load0_r;
    end
    main_basesoc_timer_load_re <= builder_csr_bankarray_csrbank5_load0_re;
    if (builder_csr_bankarray_csrbank5_reload0_re) begin
        main_basesoc_timer_reload_storage <= builder_csr_bankarray_csrbank5_reload0_r;
    end
    main_basesoc_timer_reload_re <= builder_csr_bankarray_csrbank5_reload0_re;
    if (builder_csr_bankarray_csrbank5_en0_re) begin
        main_basesoc_timer_en_storage <= builder_csr_bankarray_csrbank5_en0_r;
    end
    main_basesoc_timer_en_re <= builder_csr_bankarray_csrbank5_en0_re;
    if (builder_csr_bankarray_csrbank5_update_value0_re) begin
        main_basesoc_timer_update_value_storage <= builder_csr_bankarray_csrbank5_update_value0_r;
    end
    main_basesoc_timer_update_value_re <= builder_csr_bankarray_csrbank5_update_value0_re;
    main_basesoc_timer_value_re <= builder_csr_bankarray_csrbank5_value_re;
    main_basesoc_timer_status_re <= builder_csr_bankarray_csrbank5_ev_status_re;
    if (builder_csr_bankarray_csrbank5_ev_pending_re) begin
        main_basesoc_timer_pending_r <= builder_csr_bankarray_csrbank5_ev_pending_r;
    end
    main_basesoc_timer_pending_re <= builder_csr_bankarray_csrbank5_ev_pending_re;
    if (builder_csr_bankarray_csrbank5_ev_enable0_re) begin
        main_basesoc_timer_enable_storage <= builder_csr_bankarray_csrbank5_ev_enable0_r;
    end
    main_basesoc_timer_enable_re <= builder_csr_bankarray_csrbank5_ev_enable0_re;
    builder_csr_bankarray_interface6_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank6_sel) begin
        case (builder_csr_bankarray_interface6_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= main_basesoc_uart_rxtx_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_txfull_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_rxempty_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_ev_status_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_ev_pending_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_ev_enable0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_txempty_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_rxfull_w;
            end
        endcase
    end
    main_basesoc_uart_txfull_re <= builder_csr_bankarray_csrbank6_txfull_re;
    main_basesoc_uart_rxempty_re <= builder_csr_bankarray_csrbank6_rxempty_re;
    main_basesoc_uart_status_re <= builder_csr_bankarray_csrbank6_ev_status_re;
    if (builder_csr_bankarray_csrbank6_ev_pending_re) begin
        main_basesoc_uart_pending_r <= builder_csr_bankarray_csrbank6_ev_pending_r;
    end
    main_basesoc_uart_pending_re <= builder_csr_bankarray_csrbank6_ev_pending_re;
    if (builder_csr_bankarray_csrbank6_ev_enable0_re) begin
        main_basesoc_uart_enable_storage <= builder_csr_bankarray_csrbank6_ev_enable0_r;
    end
    main_basesoc_uart_enable_re <= builder_csr_bankarray_csrbank6_ev_enable0_re;
    main_basesoc_uart_txempty_re <= builder_csr_bankarray_csrbank6_txempty_re;
    main_basesoc_uart_rxfull_re <= builder_csr_bankarray_csrbank6_rxfull_re;
    if (sys_rst) begin
        main_basesoc_reset_storage <= 2'd0;
        main_basesoc_reset_re <= 1'd0;
        main_basesoc_scratch_storage <= 32'd305419896;
        main_basesoc_scratch_re <= 1'd0;
        main_basesoc_bus_errors_re <= 1'd0;
        main_basesoc_bus_errors <= 32'd0;
        main_basesoc_basesoc_ram_bus_ack <= 1'd0;
        main_basesoc_ram_bus_ram_bus_ack <= 1'd0;
        serial_tx <= 1'd1;
        main_basesoc_tx_tick <= 1'd0;
        main_basesoc_rx_tick <= 1'd0;
        main_basesoc_rx_rx_d <= 1'd0;
        main_basesoc_uart_txfull_re <= 1'd0;
        main_basesoc_uart_rxempty_re <= 1'd0;
        main_basesoc_uart_status_re <= 1'd0;
        main_basesoc_uart_pending_re <= 1'd0;
        main_basesoc_uart_pending_r <= 2'd0;
        main_basesoc_uart_enable_storage <= 2'd0;
        main_basesoc_uart_enable_re <= 1'd0;
        main_basesoc_uart_txempty_re <= 1'd0;
        main_basesoc_uart_rxfull_re <= 1'd0;
        main_basesoc_uart_tx_fifo_readable <= 1'd0;
        main_basesoc_uart_tx_fifo_level0 <= 5'd0;
        main_basesoc_uart_tx_fifo_produce <= 4'd0;
        main_basesoc_uart_tx_fifo_consume <= 4'd0;
        main_basesoc_uart_rx_fifo_readable <= 1'd0;
        main_basesoc_uart_rx_fifo_level0 <= 5'd0;
        main_basesoc_uart_rx_fifo_produce <= 4'd0;
        main_basesoc_uart_rx_fifo_consume <= 4'd0;
        main_basesoc_timer_load_storage <= 32'd0;
        main_basesoc_timer_load_re <= 1'd0;
        main_basesoc_timer_reload_storage <= 32'd0;
        main_basesoc_timer_reload_re <= 1'd0;
        main_basesoc_timer_en_storage <= 1'd0;
        main_basesoc_timer_en_re <= 1'd0;
        main_basesoc_timer_update_value_storage <= 1'd0;
        main_basesoc_timer_update_value_re <= 1'd0;
        main_basesoc_timer_value_status <= 32'd0;
        main_basesoc_timer_value_re <= 1'd0;
        main_basesoc_timer_zero_pending <= 1'd0;
        main_basesoc_timer_zero_trigger_d <= 1'd0;
        main_basesoc_timer_status_re <= 1'd0;
        main_basesoc_timer_pending_re <= 1'd0;
        main_basesoc_timer_pending_r <= 1'd0;
        main_basesoc_timer_enable_storage <= 1'd0;
        main_basesoc_timer_enable_re <= 1'd0;
        main_basesoc_timer_value <= 32'd0;
        main_dfi_p0_rddata_valid <= 1'd0;
        main_rddata_en <= 3'd0;
        main_basesoc_sdram_storage <= 4'd1;
        main_basesoc_sdram_re <= 1'd0;
        main_basesoc_sdram_command_storage <= 8'd0;
        main_basesoc_sdram_command_re <= 1'd0;
        main_basesoc_sdram_address_re <= 1'd0;
        main_basesoc_sdram_baddress_re <= 1'd0;
        main_basesoc_sdram_wrdata_re <= 1'd0;
        main_basesoc_sdram_rddata_status <= 16'd0;
        main_basesoc_sdram_rddata_re <= 1'd0;
        main_basesoc_sdram_dfi_p0_address <= 13'd0;
        main_basesoc_sdram_dfi_p0_bank <= 2'd0;
        main_basesoc_sdram_dfi_p0_cas_n <= 1'd1;
        main_basesoc_sdram_dfi_p0_cs_n <= 1'd1;
        main_basesoc_sdram_dfi_p0_ras_n <= 1'd1;
        main_basesoc_sdram_dfi_p0_we_n <= 1'd1;
        main_basesoc_sdram_dfi_p0_wrdata_en <= 1'd0;
        main_basesoc_sdram_dfi_p0_rddata_en <= 1'd0;
        main_basesoc_sdram_cmd_payload_a <= 13'd0;
        main_basesoc_sdram_cmd_payload_ba <= 2'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd0;
        main_basesoc_sdram_cmd_payload_we <= 1'd0;
        main_basesoc_sdram_timer_count1 <= 9'd390;
        main_basesoc_sdram_postponer_req_o <= 1'd0;
        main_basesoc_sdram_postponer_count <= 1'd0;
        main_basesoc_sdram_sequencer_done1 <= 1'd0;
        main_basesoc_sdram_sequencer_trigger <= 3'd0;
        main_basesoc_sdram_sequencer_count <= 1'd0;
        main_basesoc_sdram_bankmachine0_level <= 4'd0;
        main_basesoc_sdram_bankmachine0_produce <= 3'd0;
        main_basesoc_sdram_bankmachine0_consume <= 3'd0;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr <= 22'd0;
        main_basesoc_sdram_bankmachine0_row <= 13'd0;
        main_basesoc_sdram_bankmachine0_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine0_twtpcon_count <= 2'd0;
        main_basesoc_sdram_bankmachine1_level <= 4'd0;
        main_basesoc_sdram_bankmachine1_produce <= 3'd0;
        main_basesoc_sdram_bankmachine1_consume <= 3'd0;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr <= 22'd0;
        main_basesoc_sdram_bankmachine1_row <= 13'd0;
        main_basesoc_sdram_bankmachine1_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine1_twtpcon_count <= 2'd0;
        main_basesoc_sdram_bankmachine2_level <= 4'd0;
        main_basesoc_sdram_bankmachine2_produce <= 3'd0;
        main_basesoc_sdram_bankmachine2_consume <= 3'd0;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr <= 22'd0;
        main_basesoc_sdram_bankmachine2_row <= 13'd0;
        main_basesoc_sdram_bankmachine2_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine2_twtpcon_count <= 2'd0;
        main_basesoc_sdram_bankmachine3_level <= 4'd0;
        main_basesoc_sdram_bankmachine3_produce <= 3'd0;
        main_basesoc_sdram_bankmachine3_consume <= 3'd0;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr <= 22'd0;
        main_basesoc_sdram_bankmachine3_row <= 13'd0;
        main_basesoc_sdram_bankmachine3_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine3_twtpcon_count <= 2'd0;
        main_basesoc_sdram_choose_cmd_grant <= 2'd0;
        main_basesoc_sdram_choose_req_grant <= 2'd0;
        main_basesoc_sdram_tccdcon_ready <= 1'd0;
        main_basesoc_sdram_tccdcon_count <= 1'd0;
        main_basesoc_sdram_twtrcon_ready <= 1'd0;
        main_basesoc_sdram_twtrcon_count <= 3'd0;
        main_basesoc_sdram_time0 <= 5'd0;
        main_basesoc_sdram_time1 <= 4'd0;
        main_basesoc_wishbone_bridge_cmd_count <= 3'd0;
        main_basesoc_wishbone_bridge_cmd_addr <= 21'd0;
        main_basesoc_wishbone_bridge_cmd_we <= 1'd0;
        main_basesoc_wishbone_bridge_wdata_converter_converter_mux <= 3'd0;
        main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data <= 128'd0;
        main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count <= 4'd0;
        main_basesoc_wishbone_bridge_rdata_converter_converter_demux <= 3'd0;
        main_basesoc_wishbone_bridge_rdata_converter_converter_strobe_all <= 1'd0;
        main_basesoc_wishbone_bridge_aborted <= 1'd0;
        main_storage <= 8'd0;
        main_re <= 1'd0;
        main_chaser <= 8'd0;
        main_mode <= 1'd0;
        main_count <= 22'd3125000;
        spisdcard_mosi <= 1'd0;
        spisdcard_cs_n <= 1'd0;
        spisdcard_clk <= 1'd0;
        main_basesoc_spisdcard_miso1 <= 8'd0;
        main_basesoc_spisdcard_control_storage <= 16'd0;
        main_basesoc_spisdcard_control_re <= 1'd0;
        main_basesoc_spisdcard_status_re <= 1'd0;
        main_basesoc_spisdcard_mosi_re <= 1'd0;
        main_basesoc_spisdcard_miso_re <= 1'd0;
        main_basesoc_spisdcard_cs_storage <= 17'd1;
        main_basesoc_spisdcard_cs_re <= 1'd0;
        main_basesoc_spisdcard_loopback_storage <= 1'd0;
        main_basesoc_spisdcard_loopback_re <= 1'd0;
        main_basesoc_spisdcard_count <= 3'd0;
        main_basesoc_spisdcard_clk_divider1 <= 16'd0;
        main_basesoc_spisdcard_self <= 8'd0;
        main_basesoc_spisdcard_mosi_sel <= 3'd0;
        main_basesoc_spisdcard_miso_data <= 8'd0;
        main_basesoc_spimaster_storage <= 16'd125;
        main_basesoc_spimaster_re <= 1'd0;
        main_basesoc_clint_msip0 <= 1'd0;
        main_basesoc_clint_mtimecmp <= 64'd0;
        main_basesoc_clint_status_re <= 1'd0;
        main_basesoc_clint_pending_re <= 1'd0;
        main_basesoc_clint_pending_r <= 2'd0;
        main_basesoc_clint_enable_storage <= 2'd0;
        main_basesoc_clint_enable_re <= 1'd0;
        main_basesoc_clint_counter <= 64'd0;
        main_basesoc_clint_bus_ack <= 1'd0;
        main_basesoc_plic_priority <= 2'd0;
        main_basesoc_plic_pending <= 2'd0;
        main_basesoc_plic_enable <= 2'd0;
        main_basesoc_plic_threshold <= 1'd0;
        main_basesoc_plic_bus_ack <= 1'd0;
        builder_interface1_re <= 1'd0;
        builder_interface1_we <= 1'd0;
        builder_grant <= 1'd0;
        builder_slaves <= 6'd0;
        builder_count <= 20'd1000000;
        builder_csr_bankarray_sel_r <= 1'd0;
        builder_rs232phytx_state <= 1'd0;
        builder_rs232phyrx_state <= 1'd0;
        builder_refresher_state <= 2'd0;
        builder_bankmachine0_state <= 3'd0;
        builder_bankmachine1_state <= 3'd0;
        builder_bankmachine2_state <= 3'd0;
        builder_bankmachine3_state <= 3'd0;
        builder_multiplexer_state <= 3'd0;
        builder_new_master_wdata_ready <= 1'd0;
        builder_new_master_rdata_valid0 <= 1'd0;
        builder_new_master_rdata_valid1 <= 1'd0;
        builder_new_master_rdata_valid2 <= 1'd0;
        builder_new_master_rdata_valid3 <= 1'd0;
        builder_fullmemorywe_state <= 2'd0;
        builder_litedramnativeportconverter_state <= 1'd0;
        builder_fsm_state <= 2'd0;
        builder_spimaster_state <= 2'd0;
        builder_wishbone2csr_state <= 2'd0;
    end
    builder_impl_regs0 <= serial_rx;
    builder_impl_regs1 <= builder_impl_regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Memory mem: 42-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:41];
initial begin
	$readmemh("terasic_de0nano_propio_pl_mem.init", mem);
end
reg [5:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= builder_csr_bankarray_adr;
end
assign builder_csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Memory storage: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:15];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk) begin
	if (main_basesoc_uart_tx_fifo_wrport_we)
		storage[main_basesoc_uart_tx_fifo_wrport_adr] <= main_basesoc_uart_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[main_basesoc_uart_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_basesoc_uart_tx_fifo_rdport_re)
		storage_dat1 <= storage[main_basesoc_uart_tx_fifo_rdport_adr];
end
assign main_basesoc_uart_tx_fifo_wrport_dat_r = storage_dat0;
assign main_basesoc_uart_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (main_basesoc_uart_rx_fifo_wrport_we)
		storage_1[main_basesoc_uart_rx_fifo_wrport_adr] <= main_basesoc_uart_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[main_basesoc_uart_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_basesoc_uart_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[main_basesoc_uart_rx_fifo_rdport_adr];
end
assign main_basesoc_uart_rx_fifo_wrport_dat_r = storage_1_dat0;
assign main_basesoc_uart_rx_fifo_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Memory storage_2: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_2[0:7];
reg [24:0] storage_2_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine0_wrport_we)
		storage_2[main_basesoc_sdram_bankmachine0_wrport_adr] <= main_basesoc_sdram_bankmachine0_wrport_dat_w;
	storage_2_dat0 <= storage_2[main_basesoc_sdram_bankmachine0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine0_wrport_dat_r = storage_2_dat0;
assign main_basesoc_sdram_bankmachine0_rdport_dat_r = storage_2[main_basesoc_sdram_bankmachine0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_3: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_3[0:7];
reg [24:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine1_wrport_we)
		storage_3[main_basesoc_sdram_bankmachine1_wrport_adr] <= main_basesoc_sdram_bankmachine1_wrport_dat_w;
	storage_3_dat0 <= storage_3[main_basesoc_sdram_bankmachine1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine1_wrport_dat_r = storage_3_dat0;
assign main_basesoc_sdram_bankmachine1_rdport_dat_r = storage_3[main_basesoc_sdram_bankmachine1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_4[0:7];
reg [24:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine2_wrport_we)
		storage_4[main_basesoc_sdram_bankmachine2_wrport_adr] <= main_basesoc_sdram_bankmachine2_wrport_dat_w;
	storage_4_dat0 <= storage_4[main_basesoc_sdram_bankmachine2_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine2_wrport_dat_r = storage_4_dat0;
assign main_basesoc_sdram_bankmachine2_rdport_dat_r = storage_4[main_basesoc_sdram_bankmachine2_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_5[0:7];
reg [24:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine3_wrport_we)
		storage_5[main_basesoc_sdram_bankmachine3_wrport_adr] <= main_basesoc_sdram_bankmachine3_wrport_dat_w;
	storage_5_dat0 <= storage_5[main_basesoc_sdram_bankmachine3_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine3_wrport_dat_r = storage_5_dat0;
assign main_basesoc_sdram_bankmachine3_rdport_dat_r = storage_5[main_basesoc_sdram_bankmachine3_rdport_adr];


//------------------------------------------------------------------------------
// Memory tag_mem: 512-words x 22-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [21:0] tag_mem[0:511];
reg [8:0] tag_mem_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_tag_port_we)
		tag_mem[main_basesoc_tag_port_adr] <= main_basesoc_tag_port_dat_w;
	tag_mem_adr0 <= main_basesoc_tag_port_adr;
end
assign main_basesoc_tag_port_dat_r = tag_mem[tag_mem_adr0];


//------------------------------------------------------------------------------
// Instance DFFE of DFFE Module.
//------------------------------------------------------------------------------
DFFE DFFE(
	// Inputs.
	.clk  (main_crg_clkin),
	.clrn (1'd1),
	.d    (main_crg_reset),
	.ena  (1'd1),
	.prn  (1'd1),

	// Outputs.
	.q    (builder_reset0)
);

//------------------------------------------------------------------------------
// Instance DFFE_1 of DFFE Module.
//------------------------------------------------------------------------------
DFFE DFFE_1(
	// Inputs.
	.clk  (main_crg_clkin),
	.clrn (1'd1),
	.d    (builder_reset0),
	.ena  (1'd1),
	.prn  (1'd1),

	// Outputs.
	.q    (builder_reset1)
);

//------------------------------------------------------------------------------
// Instance DFFE_2 of DFFE Module.
//------------------------------------------------------------------------------
DFFE DFFE_2(
	// Inputs.
	.clk  (main_crg_clkin),
	.clrn (1'd1),
	.d    (builder_reset1),
	.ena  (1'd1),
	.prn  (1'd1),

	// Outputs.
	.q    (builder_reset2)
);

//------------------------------------------------------------------------------
// Instance DFFE_3 of DFFE Module.
//------------------------------------------------------------------------------
DFFE DFFE_3(
	// Inputs.
	.clk  (main_crg_clkin),
	.clrn (1'd1),
	.d    (builder_reset2),
	.ena  (1'd1),
	.prn  (1'd1),

	// Outputs.
	.q    (builder_reset3)
);

//------------------------------------------------------------------------------
// Instance DFFE_4 of DFFE Module.
//------------------------------------------------------------------------------
DFFE DFFE_4(
	// Inputs.
	.clk  (main_crg_clkin),
	.clrn (1'd1),
	.d    (builder_reset3),
	.ena  (1'd1),
	.prn  (1'd1),

	// Outputs.
	.q    (builder_reset4)
);

//------------------------------------------------------------------------------
// Instance DFFE_5 of DFFE Module.
//------------------------------------------------------------------------------
DFFE DFFE_5(
	// Inputs.
	.clk  (main_crg_clkin),
	.clrn (1'd1),
	.d    (builder_reset4),
	.ena  (1'd1),
	.prn  (1'd1),

	// Outputs.
	.q    (builder_reset5)
);

//------------------------------------------------------------------------------
// Instance DFFE_6 of DFFE Module.
//------------------------------------------------------------------------------
DFFE DFFE_6(
	// Inputs.
	.clk  (main_crg_clkin),
	.clrn (1'd1),
	.d    (builder_reset5),
	.ena  (1'd1),
	.prn  (1'd1),

	// Outputs.
	.q    (builder_reset6)
);

//------------------------------------------------------------------------------
// Instance DFFE_7 of DFFE Module.
//------------------------------------------------------------------------------
DFFE DFFE_7(
	// Inputs.
	.clk  (main_crg_clkin),
	.clrn (1'd1),
	.d    (builder_reset6),
	.ena  (1'd1),
	.prn  (1'd1),

	// Outputs.
	.q    (builder_reset7)
);

//------------------------------------------------------------------------------
// Instance ALTPLL of ALTPLL Module.
//------------------------------------------------------------------------------
ALTPLL #(
	// Parameters.
	.BANDWIDTH_TYPE         ("AUTO"),
	.CLK0_DIVIDE_BY         (9'd260),
	.CLK0_DUTY_CYCLE        (6'd50),
	.CLK0_MULTIPLY_BY       (9'd260),
	.CLK0_PHASE_SHIFT       (1'd0),
	.CLK1_DIVIDE_BY         (9'd260),
	.CLK1_DUTY_CYCLE        (6'd50),
	.CLK1_MULTIPLY_BY       (9'd260),
	.CLK1_PHASE_SHIFT       (13'd5000),
	.COMPENSATE_CLOCK       ("CLK0"),
	.INCLK0_INPUT_FREQUENCY (15'd20000),
	.OPERATION_MODE         ("NORMAL")
) ALTPLL (
	// Inputs.
	.ARESET    (builder_reset7),
	.CLKENA    (5'd31),
	.EXTCLKENA (4'd15),
	.FBIN      (1'd1),
	.INCLK     (main_crg_clkin),
	.PFDENA    (1'd1),
	.PLLENA    (1'd1),

	// Outputs.
	.CLK       (builder_clks),
	.LOCKED    (main_crg_locked)
);

//------------------------------------------------------------------------------
// Instance VexRiscv of VexRiscv Module.
//------------------------------------------------------------------------------
VexRiscv VexRiscv(
	// Inputs.
	.clk                    (sys_clk),
	.dBusWishbone_ACK       (main_basesoc_dbus_ack),
	.dBusWishbone_DAT_MISO  (main_basesoc_dbus_dat_r),
	.dBusWishbone_ERR       (main_basesoc_dbus_err),
	.externalInterruptArray (main_basesoc_interrupt),
	.externalResetVector    (main_basesoc_vexriscv),
	.iBusWishbone_ACK       (main_basesoc_ibus_ack),
	.iBusWishbone_DAT_MISO  (main_basesoc_ibus_dat_r),
	.iBusWishbone_ERR       (main_basesoc_ibus_err),
	.reset                  ((sys_rst | main_basesoc_reset)),
	.softwareInterrupt      (main_basesoc_software_irq),
	.timerInterrupt         (main_basesoc_timer_irq0),

	// Outputs.
	.dBusWishbone_ADR       (main_basesoc_dbus_adr),
	.dBusWishbone_BTE       (main_basesoc_dbus_bte),
	.dBusWishbone_CTI       (main_basesoc_dbus_cti),
	.dBusWishbone_CYC       (main_basesoc_dbus_cyc),
	.dBusWishbone_DAT_MOSI  (main_basesoc_dbus_dat_w),
	.dBusWishbone_SEL       (main_basesoc_dbus_sel),
	.dBusWishbone_STB       (main_basesoc_dbus_stb),
	.dBusWishbone_WE        (main_basesoc_dbus_we),
	.iBusWishbone_ADR       (main_basesoc_ibus_adr),
	.iBusWishbone_BTE       (main_basesoc_ibus_bte),
	.iBusWishbone_CTI       (main_basesoc_ibus_cti),
	.iBusWishbone_CYC       (main_basesoc_ibus_cyc),
	.iBusWishbone_DAT_MOSI  (main_basesoc_ibus_dat_w),
	.iBusWishbone_SEL       (main_basesoc_ibus_sel),
	.iBusWishbone_STB       (main_basesoc_ibus_stb),
	.iBusWishbone_WE        (main_basesoc_ibus_we)
);

//------------------------------------------------------------------------------
// Memory data_mem_grain0: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain0[0:511];
reg [8:0] data_mem_grain0_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[0])
		data_mem_grain0[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[7:0];
	data_mem_grain0_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[7:0] = data_mem_grain0[data_mem_grain0_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain1: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain1[0:511];
reg [8:0] data_mem_grain1_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[1])
		data_mem_grain1[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[15:8];
	data_mem_grain1_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[15:8] = data_mem_grain1[data_mem_grain1_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain2: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain2[0:511];
reg [8:0] data_mem_grain2_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[2])
		data_mem_grain2[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[23:16];
	data_mem_grain2_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[23:16] = data_mem_grain2[data_mem_grain2_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain3: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain3[0:511];
reg [8:0] data_mem_grain3_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[3])
		data_mem_grain3[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[31:24];
	data_mem_grain3_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[31:24] = data_mem_grain3[data_mem_grain3_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain4: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain4[0:511];
reg [8:0] data_mem_grain4_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[4])
		data_mem_grain4[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[39:32];
	data_mem_grain4_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[39:32] = data_mem_grain4[data_mem_grain4_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain5: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain5[0:511];
reg [8:0] data_mem_grain5_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[5])
		data_mem_grain5[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[47:40];
	data_mem_grain5_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[47:40] = data_mem_grain5[data_mem_grain5_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain6: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain6[0:511];
reg [8:0] data_mem_grain6_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[6])
		data_mem_grain6[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[55:48];
	data_mem_grain6_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[55:48] = data_mem_grain6[data_mem_grain6_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain7: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain7[0:511];
reg [8:0] data_mem_grain7_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[7])
		data_mem_grain7[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[63:56];
	data_mem_grain7_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[63:56] = data_mem_grain7[data_mem_grain7_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain8: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain8[0:511];
reg [8:0] data_mem_grain8_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[8])
		data_mem_grain8[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[71:64];
	data_mem_grain8_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[71:64] = data_mem_grain8[data_mem_grain8_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain9: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain9[0:511];
reg [8:0] data_mem_grain9_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[9])
		data_mem_grain9[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[79:72];
	data_mem_grain9_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[79:72] = data_mem_grain9[data_mem_grain9_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain10: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain10[0:511];
reg [8:0] data_mem_grain10_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[10])
		data_mem_grain10[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[87:80];
	data_mem_grain10_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[87:80] = data_mem_grain10[data_mem_grain10_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain11: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain11[0:511];
reg [8:0] data_mem_grain11_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[11])
		data_mem_grain11[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[95:88];
	data_mem_grain11_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[95:88] = data_mem_grain11[data_mem_grain11_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain12: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain12[0:511];
reg [8:0] data_mem_grain12_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[12])
		data_mem_grain12[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[103:96];
	data_mem_grain12_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[103:96] = data_mem_grain12[data_mem_grain12_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain13: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain13[0:511];
reg [8:0] data_mem_grain13_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[13])
		data_mem_grain13[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[111:104];
	data_mem_grain13_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[111:104] = data_mem_grain13[data_mem_grain13_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain14: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain14[0:511];
reg [8:0] data_mem_grain14_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[14])
		data_mem_grain14[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[119:112];
	data_mem_grain14_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[119:112] = data_mem_grain14[data_mem_grain14_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain15: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain15[0:511];
reg [8:0] data_mem_grain15_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[15])
		data_mem_grain15[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[127:120];
	data_mem_grain15_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[127:120] = data_mem_grain15[data_mem_grain15_adr0];


//------------------------------------------------------------------------------
// Memory rom_grain0: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] rom_grain0[0:255];
reg [7:0] rom_grain0_dat0;
always @(posedge sys_clk) begin
	rom_grain0_dat0 <= rom_grain0[main_basesoc_basesoc_adr];
end
assign main_basesoc_basesoc_dat_r[7:0] = rom_grain0_dat0;


//------------------------------------------------------------------------------
// Memory rom_grain1: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] rom_grain1[0:255];
reg [7:0] rom_grain1_dat0;
always @(posedge sys_clk) begin
	rom_grain1_dat0 <= rom_grain1[main_basesoc_basesoc_adr];
end
assign main_basesoc_basesoc_dat_r[15:8] = rom_grain1_dat0;


//------------------------------------------------------------------------------
// Memory rom_grain2: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] rom_grain2[0:255];
reg [7:0] rom_grain2_dat0;
always @(posedge sys_clk) begin
	rom_grain2_dat0 <= rom_grain2[main_basesoc_basesoc_adr];
end
assign main_basesoc_basesoc_dat_r[23:16] = rom_grain2_dat0;


//------------------------------------------------------------------------------
// Memory rom_grain3: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] rom_grain3[0:255];
reg [7:0] rom_grain3_dat0;
always @(posedge sys_clk) begin
	rom_grain3_dat0 <= rom_grain3[main_basesoc_basesoc_adr];
end
assign main_basesoc_basesoc_dat_r[31:24] = rom_grain3_dat0;


//------------------------------------------------------------------------------
// Memory sram_grain0: 2048-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] sram_grain0[0:2047];
initial begin
	$readmemh("terasic_de0nano_propio_pl_sram_grain0.init", sram_grain0);
end
reg [10:0] sram_grain0_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_ram_we[0])
		sram_grain0[main_basesoc_ram_adr] <= main_basesoc_ram_dat_w[7:0];
	sram_grain0_adr0 <= main_basesoc_ram_adr;
end
assign main_basesoc_ram_dat_r[7:0] = sram_grain0[sram_grain0_adr0];


//------------------------------------------------------------------------------
// Memory sram_grain1: 2048-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] sram_grain1[0:2047];
initial begin
	$readmemh("terasic_de0nano_propio_pl_sram_grain1.init", sram_grain1);
end
reg [10:0] sram_grain1_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_ram_we[1])
		sram_grain1[main_basesoc_ram_adr] <= main_basesoc_ram_dat_w[15:8];
	sram_grain1_adr0 <= main_basesoc_ram_adr;
end
assign main_basesoc_ram_dat_r[15:8] = sram_grain1[sram_grain1_adr0];


//------------------------------------------------------------------------------
// Memory sram_grain2: 2048-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] sram_grain2[0:2047];
initial begin
	$readmemh("terasic_de0nano_propio_pl_sram_grain2.init", sram_grain2);
end
reg [10:0] sram_grain2_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_ram_we[2])
		sram_grain2[main_basesoc_ram_adr] <= main_basesoc_ram_dat_w[23:16];
	sram_grain2_adr0 <= main_basesoc_ram_adr;
end
assign main_basesoc_ram_dat_r[23:16] = sram_grain2[sram_grain2_adr0];


//------------------------------------------------------------------------------
// Memory sram_grain3: 2048-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] sram_grain3[0:2047];
initial begin
	$readmemh("terasic_de0nano_propio_pl_sram_grain3.init", sram_grain3);
end
reg [10:0] sram_grain3_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_ram_we[3])
		sram_grain3[main_basesoc_ram_adr] <= main_basesoc_ram_dat_w[31:24];
	sram_grain3_adr0 <= main_basesoc_ram_adr;
end
assign main_basesoc_ram_dat_r[31:24] = sram_grain3[sram_grain3_adr0];


//------------------------------------------------------------------------------
// Instance ars_cd_sys_ff0 of DFF Module.
//------------------------------------------------------------------------------
DFF ars_cd_sys_ff0(
	// Inputs.
	.clk  (sys_clk),
	.clrn (1'd1),
	.d    (1'd0),
	.prn  ((~(~main_crg_locked))),

	// Outputs.
	.q    (ars_cd_sys_rst_meta)
);

//------------------------------------------------------------------------------
// Instance ars_cd_sys_ff1 of DFF Module.
//------------------------------------------------------------------------------
DFF ars_cd_sys_ff1(
	// Inputs.
	.clk  (sys_clk),
	.clrn (1'd1),
	.d    (ars_cd_sys_rst_meta),
	.prn  ((~(~main_crg_locked))),

	// Outputs.
	.q    (sys_rst)
);

//------------------------------------------------------------------------------
// Instance ars_cd_sys_ps_ff0 of DFF Module.
//------------------------------------------------------------------------------
DFF ars_cd_sys_ps_ff0(
	// Inputs.
	.clk  (sys_ps_clk),
	.clrn (1'd1),
	.d    (1'd0),
	.prn  ((~(~main_crg_locked))),

	// Outputs.
	.q    (ars_cd_sys_ps_rst_meta)
);

//------------------------------------------------------------------------------
// Instance ars_cd_sys_ps_ff1 of DFF Module.
//------------------------------------------------------------------------------
DFF ars_cd_sys_ps_ff1(
	// Inputs.
	.clk  (sys_ps_clk),
	.clrn (1'd1),
	.d    (ars_cd_sys_ps_rst_meta),
	.prn  ((~(~main_crg_locked))),

	// Outputs.
	.q    (sys_ps_rst)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT (
	// Inputs.
	.datain_h (1'd1),
	.datain_l (1'd0),
	.outclock (sys_ps_clk),

	// Outputs.
	.dataout  (sdram_clock)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_1 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_1 (
	// Inputs.
	.datain_h (main_dfi_p0_cs_n),
	.datain_l (main_dfi_p0_cs_n),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_cs_n)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_2 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_2 (
	// Inputs.
	.datain_h (main_dfi_p0_address[0]),
	.datain_l (main_dfi_p0_address[0]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_a[0])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_3 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_3 (
	// Inputs.
	.datain_h (main_dfi_p0_address[1]),
	.datain_l (main_dfi_p0_address[1]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_a[1])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_4 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_4 (
	// Inputs.
	.datain_h (main_dfi_p0_address[2]),
	.datain_l (main_dfi_p0_address[2]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_a[2])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_5 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_5 (
	// Inputs.
	.datain_h (main_dfi_p0_address[3]),
	.datain_l (main_dfi_p0_address[3]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_a[3])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_6 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_6 (
	// Inputs.
	.datain_h (main_dfi_p0_address[4]),
	.datain_l (main_dfi_p0_address[4]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_a[4])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_7 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_7 (
	// Inputs.
	.datain_h (main_dfi_p0_address[5]),
	.datain_l (main_dfi_p0_address[5]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_a[5])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_8 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_8 (
	// Inputs.
	.datain_h (main_dfi_p0_address[6]),
	.datain_l (main_dfi_p0_address[6]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_a[6])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_9 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_9 (
	// Inputs.
	.datain_h (main_dfi_p0_address[7]),
	.datain_l (main_dfi_p0_address[7]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_a[7])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_10 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_10 (
	// Inputs.
	.datain_h (main_dfi_p0_address[8]),
	.datain_l (main_dfi_p0_address[8]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_a[8])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_11 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_11 (
	// Inputs.
	.datain_h (main_dfi_p0_address[9]),
	.datain_l (main_dfi_p0_address[9]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_a[9])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_12 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_12 (
	// Inputs.
	.datain_h (main_dfi_p0_address[10]),
	.datain_l (main_dfi_p0_address[10]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_a[10])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_13 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_13 (
	// Inputs.
	.datain_h (main_dfi_p0_address[11]),
	.datain_l (main_dfi_p0_address[11]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_a[11])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_14 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_14 (
	// Inputs.
	.datain_h (main_dfi_p0_address[12]),
	.datain_l (main_dfi_p0_address[12]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_a[12])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_15 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_15 (
	// Inputs.
	.datain_h (main_dfi_p0_bank[0]),
	.datain_l (main_dfi_p0_bank[0]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_ba[0])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_16 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_16 (
	// Inputs.
	.datain_h (main_dfi_p0_bank[1]),
	.datain_l (main_dfi_p0_bank[1]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_ba[1])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_17 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_17 (
	// Inputs.
	.datain_h (main_dfi_p0_ras_n),
	.datain_l (main_dfi_p0_ras_n),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_ras_n)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_18 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_18 (
	// Inputs.
	.datain_h (main_dfi_p0_cas_n),
	.datain_l (main_dfi_p0_cas_n),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_cas_n)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_19 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_19 (
	// Inputs.
	.datain_h (main_dfi_p0_we_n),
	.datain_l (main_dfi_p0_we_n),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_we_n)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_20 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_20 (
	// Inputs.
	.datain_h (main_dfi_p0_cke),
	.datain_l (main_dfi_p0_cke),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_cke)
);

assign sdram_dq[0] = builder_impl_inferedsdrtristate0_oe ? builder_impl_inferedsdrtristate0__o : 1'bz;
assign builder_impl_inferedsdrtristate0 = sdram_dq[0];

assign sdram_dq[1] = builder_impl_inferedsdrtristate1_oe ? builder_impl_inferedsdrtristate1__o : 1'bz;
assign builder_impl_inferedsdrtristate1 = sdram_dq[1];

assign sdram_dq[2] = builder_impl_inferedsdrtristate2_oe ? builder_impl_inferedsdrtristate2__o : 1'bz;
assign builder_impl_inferedsdrtristate2 = sdram_dq[2];

assign sdram_dq[3] = builder_impl_inferedsdrtristate3_oe ? builder_impl_inferedsdrtristate3__o : 1'bz;
assign builder_impl_inferedsdrtristate3 = sdram_dq[3];

assign sdram_dq[4] = builder_impl_inferedsdrtristate4_oe ? builder_impl_inferedsdrtristate4__o : 1'bz;
assign builder_impl_inferedsdrtristate4 = sdram_dq[4];

assign sdram_dq[5] = builder_impl_inferedsdrtristate5_oe ? builder_impl_inferedsdrtristate5__o : 1'bz;
assign builder_impl_inferedsdrtristate5 = sdram_dq[5];

assign sdram_dq[6] = builder_impl_inferedsdrtristate6_oe ? builder_impl_inferedsdrtristate6__o : 1'bz;
assign builder_impl_inferedsdrtristate6 = sdram_dq[6];

assign sdram_dq[7] = builder_impl_inferedsdrtristate7_oe ? builder_impl_inferedsdrtristate7__o : 1'bz;
assign builder_impl_inferedsdrtristate7 = sdram_dq[7];

assign sdram_dq[8] = builder_impl_inferedsdrtristate8_oe ? builder_impl_inferedsdrtristate8__o : 1'bz;
assign builder_impl_inferedsdrtristate8 = sdram_dq[8];

assign sdram_dq[9] = builder_impl_inferedsdrtristate9_oe ? builder_impl_inferedsdrtristate9__o : 1'bz;
assign builder_impl_inferedsdrtristate9 = sdram_dq[9];

assign sdram_dq[10] = builder_impl_inferedsdrtristate10_oe ? builder_impl_inferedsdrtristate10__o : 1'bz;
assign builder_impl_inferedsdrtristate10 = sdram_dq[10];

assign sdram_dq[11] = builder_impl_inferedsdrtristate11_oe ? builder_impl_inferedsdrtristate11__o : 1'bz;
assign builder_impl_inferedsdrtristate11 = sdram_dq[11];

assign sdram_dq[12] = builder_impl_inferedsdrtristate12_oe ? builder_impl_inferedsdrtristate12__o : 1'bz;
assign builder_impl_inferedsdrtristate12 = sdram_dq[12];

assign sdram_dq[13] = builder_impl_inferedsdrtristate13_oe ? builder_impl_inferedsdrtristate13__o : 1'bz;
assign builder_impl_inferedsdrtristate13 = sdram_dq[13];

assign sdram_dq[14] = builder_impl_inferedsdrtristate14_oe ? builder_impl_inferedsdrtristate14__o : 1'bz;
assign builder_impl_inferedsdrtristate14 = sdram_dq[14];

assign sdram_dq[15] = builder_impl_inferedsdrtristate15_oe ? builder_impl_inferedsdrtristate15__o : 1'bz;
assign builder_impl_inferedsdrtristate15 = sdram_dq[15];

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_21 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_21 (
	// Inputs.
	.datain_h ((main_dfi_p0_wrdata_en & main_dfi_p0_wrdata_mask[0])),
	.datain_l ((main_dfi_p0_wrdata_en & main_dfi_p0_wrdata_mask[0])),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_dm[0])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_22 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_22 (
	// Inputs.
	.datain_h ((main_dfi_p0_wrdata_en & main_dfi_p0_wrdata_mask[1])),
	.datain_l ((main_dfi_p0_wrdata_en & main_dfi_p0_wrdata_mask[1])),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (sdram_dm[1])
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_23 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_23 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[0]),
	.datain_l (main_dfi_p0_wrdata[0]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate0__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate0),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[0]),
	.dataout_l (builder_impl0)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_24 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_24 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[1]),
	.datain_l (main_dfi_p0_wrdata[1]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate1__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_1 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_1 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate1),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[1]),
	.dataout_l (builder_impl1)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_25 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_25 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[2]),
	.datain_l (main_dfi_p0_wrdata[2]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate2__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_2 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_2 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate2),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[2]),
	.dataout_l (builder_impl2)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_26 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_26 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[3]),
	.datain_l (main_dfi_p0_wrdata[3]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate3__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_3 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_3 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate3),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[3]),
	.dataout_l (builder_impl3)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_27 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_27 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[4]),
	.datain_l (main_dfi_p0_wrdata[4]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate4__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_4 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_4 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate4),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[4]),
	.dataout_l (builder_impl4)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_28 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_28 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[5]),
	.datain_l (main_dfi_p0_wrdata[5]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate5__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_5 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_5 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate5),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[5]),
	.dataout_l (builder_impl5)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_29 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_29 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[6]),
	.datain_l (main_dfi_p0_wrdata[6]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate6__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_6 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_6 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate6),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[6]),
	.dataout_l (builder_impl6)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_30 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_30 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[7]),
	.datain_l (main_dfi_p0_wrdata[7]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate7__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_7 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_7 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate7),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[7]),
	.dataout_l (builder_impl7)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_31 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_31 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[8]),
	.datain_l (main_dfi_p0_wrdata[8]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate8__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_8 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_8 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate8),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[8]),
	.dataout_l (builder_impl8)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_32 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_32 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[9]),
	.datain_l (main_dfi_p0_wrdata[9]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate9__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_9 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_9 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate9),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[9]),
	.dataout_l (builder_impl9)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_33 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_33 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[10]),
	.datain_l (main_dfi_p0_wrdata[10]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate10__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_10 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_10 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate10),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[10]),
	.dataout_l (builder_impl10)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_34 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_34 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[11]),
	.datain_l (main_dfi_p0_wrdata[11]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate11__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_11 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_11 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate11),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[11]),
	.dataout_l (builder_impl11)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_35 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_35 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[12]),
	.datain_l (main_dfi_p0_wrdata[12]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate12__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_12 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_12 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate12),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[12]),
	.dataout_l (builder_impl12)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_36 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_36 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[13]),
	.datain_l (main_dfi_p0_wrdata[13]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate13__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_13 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_13 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate13),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[13]),
	.dataout_l (builder_impl13)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_37 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_37 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[14]),
	.datain_l (main_dfi_p0_wrdata[14]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate14__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_14 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_14 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate14),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[14]),
	.dataout_l (builder_impl14)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_OUT_38 of ALTDDIO_OUT Module.
//------------------------------------------------------------------------------
ALTDDIO_OUT #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_OUT_38 (
	// Inputs.
	.datain_h (main_dfi_p0_wrdata[15]),
	.datain_l (main_dfi_p0_wrdata[15]),
	.outclock (sys_clk),

	// Outputs.
	.dataout  (builder_impl_inferedsdrtristate15__o)
);

//------------------------------------------------------------------------------
// Instance ALTDDIO_IN_15 of ALTDDIO_IN Module.
//------------------------------------------------------------------------------
ALTDDIO_IN #(
	// Parameters.
	.WIDTH (1'd1)
) ALTDDIO_IN_15 (
	// Inputs.
	.datain    (builder_impl_inferedsdrtristate15),
	.inclock   (sys_clk),

	// Outputs.
	.dataout_h (main_dfi_p0_rddata[15]),
	.dataout_l (builder_impl15)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2025-10-06 17:01:55.
//------------------------------------------------------------------------------
