\doxysection{cmsis\+\_\+armclang.\+h}
\hypertarget{_core___a_2_include_2cmsis__armclang_8h_source}{}\label{_core___a_2_include_2cmsis__armclang_8h_source}\index{VGA\_Driver/Drivers/CMSIS/Core\_A/Include/cmsis\_armclang.h@{VGA\_Driver/Drivers/CMSIS/Core\_A/Include/cmsis\_armclang.h}}
\mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{00007\ \textcolor{comment}{/*}}
\DoxyCodeLine{00008\ \textcolor{comment}{\ *\ Copyright\ (c)\ 2009-\/2021\ Arm\ Limited.\ All\ rights\ reserved.}}
\DoxyCodeLine{00009\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00010\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ Apache-\/2.0}}
\DoxyCodeLine{00011\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00012\ \textcolor{comment}{\ *\ Licensed\ under\ the\ Apache\ License,\ Version\ 2.0\ (the\ License);\ you\ may}}
\DoxyCodeLine{00013\ \textcolor{comment}{\ *\ not\ use\ this\ file\ except\ in\ compliance\ with\ the\ License.}}
\DoxyCodeLine{00014\ \textcolor{comment}{\ *\ You\ may\ obtain\ a\ copy\ of\ the\ License\ at}}
\DoxyCodeLine{00015\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00016\ \textcolor{comment}{\ *\ www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{00017\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00018\ \textcolor{comment}{\ *\ Unless\ required\ by\ applicable\ law\ or\ agreed\ to\ in\ writing,\ software}}
\DoxyCodeLine{00019\ \textcolor{comment}{\ *\ distributed\ under\ the\ License\ is\ distributed\ on\ an\ AS\ IS\ BASIS,\ WITHOUT}}
\DoxyCodeLine{00020\ \textcolor{comment}{\ *\ WARRANTIES\ OR\ CONDITIONS\ OF\ ANY\ KIND,\ either\ express\ or\ implied.}}
\DoxyCodeLine{00021\ \textcolor{comment}{\ *\ See\ the\ License\ for\ the\ specific\ language\ governing\ permissions\ and}}
\DoxyCodeLine{00022\ \textcolor{comment}{\ *\ limitations\ under\ the\ License.}}
\DoxyCodeLine{00023\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00024\ }
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#ifndef\ \_\_CMSIS\_ARMCLANG\_H}}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\#define\ \_\_CMSIS\_ARMCLANG\_H}}
\DoxyCodeLine{00027\ }
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#pragma\ clang\ system\_header\ \ \ }\textcolor{comment}{/*\ treat\ file\ as\ system\ include\ file\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00030\ \textcolor{comment}{/*\ CMSIS\ compiler\ specific\ defines\ */}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_ASM}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\ \ \#define\ \_\_ASM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_asm}}
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_INLINE}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\ \ \#define\ \_\_INLINE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_inline}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_FORCEINLINE}}
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\ \ \#define\ \_\_FORCEINLINE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((always\_inline))}}
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_STATIC\_INLINE}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\ \ \#define\ \_\_STATIC\_INLINE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ static\ \_\_inline}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_STATIC\_FORCEINLINE}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\ \ \#define\ \_\_STATIC\_FORCEINLINE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((always\_inline))\ static\ \_\_inline}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_NO\_RETURN}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\ \ \#define\ \_\_NO\_RETURN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((\_\_noreturn\_\_))}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#ifndef\ \ \ CMSIS\_DEPRECATED}}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\ \ \#define\ CMSIS\_DEPRECATED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((deprecated))}}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00052\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_USED}}
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\ \ \#define\ \_\_USED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((used))}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_WEAK}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\ \ \#define\ \_\_WEAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((weak))}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_PACKED}}
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\ \ \#define\ \_\_PACKED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((packed,\ aligned(1)))}}
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_PACKED\_STRUCT}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\ \ \#define\ \_\_PACKED\_STRUCT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ struct\ \_\_attribute\_\_((packed,\ aligned(1)))}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_UNALIGNED\_UINT16\_WRITE}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ diagnostic\ push}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ diagnostic\ ignored\ "{}-\/Wpacked"{}}}
\DoxyCodeLine{00067\ \textcolor{comment}{/*lint\ -\/esym(9058,\ T\_UINT16\_WRITE)*/}\ \textcolor{comment}{/*\ disable\ MISRA\ 2012\ Rule\ 2.4\ for\ T\_UINT16\_WRITE\ */}}
\DoxyCodeLine{00068\ \ \ \_\_PACKED\_STRUCT\ T\_UINT16\_WRITE\ \{\ uint16\_t\ v;\ \};}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ diagnostic\ pop}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\ \ \#define\ \_\_UNALIGNED\_UINT16\_WRITE(addr,\ val)\ \ \ \ (void)((((struct\ T\_UINT16\_WRITE\ *)(void\ *)(addr))-\/>v)\ =\ (val))}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_UNALIGNED\_UINT16\_READ}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ diagnostic\ push}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ diagnostic\ ignored\ "{}-\/Wpacked"{}}}
\DoxyCodeLine{00075\ \textcolor{comment}{/*lint\ -\/esym(9058,\ T\_UINT16\_READ)*/}\ \textcolor{comment}{/*\ disable\ MISRA\ 2012\ Rule\ 2.4\ for\ T\_UINT16\_READ\ */}}
\DoxyCodeLine{00076\ \ \ \_\_PACKED\_STRUCT\ T\_UINT16\_READ\ \{\ uint16\_t\ v;\ \};}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ diagnostic\ pop}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\ \ \#define\ \_\_UNALIGNED\_UINT16\_READ(addr)\ \ \ \ \ \ \ \ \ \ (((const\ struct\ T\_UINT16\_READ\ *)(const\ void\ *)(addr))-\/>v)}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_UNALIGNED\_UINT32\_WRITE}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ diagnostic\ push}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ diagnostic\ ignored\ "{}-\/Wpacked"{}}}
\DoxyCodeLine{00083\ \textcolor{comment}{/*lint\ -\/esym(9058,\ T\_UINT32\_WRITE)*/}\ \textcolor{comment}{/*\ disable\ MISRA\ 2012\ Rule\ 2.4\ for\ T\_UINT32\_WRITE\ */}}
\DoxyCodeLine{00084\ \ \ \_\_PACKED\_STRUCT\ T\_UINT32\_WRITE\ \{\ uint32\_t\ v;\ \};}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ diagnostic\ pop}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\ \ \#define\ \_\_UNALIGNED\_UINT32\_WRITE(addr,\ val)\ \ \ \ (void)((((struct\ T\_UINT32\_WRITE\ *)(void\ *)(addr))-\/>v)\ =\ (val))}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_UNALIGNED\_UINT32\_READ}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ diagnostic\ push}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ diagnostic\ ignored\ "{}-\/Wpacked"{}}}
\DoxyCodeLine{00091\ \ \ \_\_PACKED\_STRUCT\ T\_UINT32\_READ\ \{\ uint32\_t\ v;\ \};}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ diagnostic\ pop}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\ \ \#define\ \_\_UNALIGNED\_UINT32\_READ(addr)\ \ \ \ \ \ \ \ \ \ (((const\ struct\ T\_UINT32\_READ\ *)(const\ void\ *)(addr))-\/>v)}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_ALIGNED}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\ \ \#define\ \_\_ALIGNED(x)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((aligned(x)))}}
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_PACKED}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\ \ \#define\ \_\_PACKED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_attribute\_\_((packed))}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#ifndef\ \ \ \_\_COMPILER\_BARRIER}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\ \ \#define\ \_\_COMPILER\_BARRIER()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ASM\ volatile("{}"{}:::"{}memory"{})}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00104\ }
\DoxyCodeLine{00105\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ Core\ Instruction\ Access\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#define\ \_\_NOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_nop}}
\DoxyCodeLine{00110\ }
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#define\ \_\_WFI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_wfi}}
\DoxyCodeLine{00115\ }
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#define\ \_\_WFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_wfe}}
\DoxyCodeLine{00120\ }
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ \_\_SEV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_sev}}
\DoxyCodeLine{00125\ }
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#define\ \_\_ISB()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_isb(0xF)}}
\DoxyCodeLine{00130\ }
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#define\ \_\_DSB()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_dsb(0xF)}}
\DoxyCodeLine{00135\ }
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ \_\_DMB()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_dmb(0xF)}}
\DoxyCodeLine{00140\ }
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#define\ \_\_REV(value)\ \ \ \_\_builtin\_bswap32(value)}}
\DoxyCodeLine{00148\ }
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#define\ \_\_REV16(value)\ \_\_ROR(\_\_REV(value),\ 16)}}
\DoxyCodeLine{00156\ }
\DoxyCodeLine{00157\ }
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ \_\_REVSH(value)\ (int16\_t)\_\_builtin\_bswap16(value)}}
\DoxyCodeLine{00165\ }
\DoxyCodeLine{00166\ }
\DoxyCodeLine{00174\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga95b9bd281ddeda378b85afdb8f2ced86}{\_\_ROR}}(uint32\_t\ op1,\ uint32\_t\ op2)}
\DoxyCodeLine{00175\ \{}
\DoxyCodeLine{00176\ \ \ op2\ \%=\ 32U;}
\DoxyCodeLine{00177\ \ \ \textcolor{keywordflow}{if}\ (op2\ ==\ 0U)}
\DoxyCodeLine{00178\ \ \ \{}
\DoxyCodeLine{00179\ \ \ \ \ \textcolor{keywordflow}{return}\ op1;}
\DoxyCodeLine{00180\ \ \ \}}
\DoxyCodeLine{00181\ \ \ \textcolor{keywordflow}{return}\ (op1\ >>\ op2)\ |\ (op1\ <<\ (32U\ -\/\ op2));}
\DoxyCodeLine{00182\ \}}
\DoxyCodeLine{00183\ }
\DoxyCodeLine{00184\ }
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ \_\_BKPT(value)\ \ \ \_\_ASM\ volatile\ ("{}bkpt\ "{}\#value)}}
\DoxyCodeLine{00191\ }
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ \_\_RBIT\ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_rbit}}
\DoxyCodeLine{00198\ }
\DoxyCodeLine{00204\ \_\_STATIC\_FORCEINLINE\ uint8\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga5d5bb1527e042be4a9fa5a33f65cc248}{\_\_CLZ}}(uint32\_t\ value)}
\DoxyCodeLine{00205\ \{}
\DoxyCodeLine{00206\ \ \ \textcolor{comment}{/*\ Even\ though\ \_\_builtin\_clz\ produces\ a\ CLZ\ instruction\ on\ ARM,\ formally}}
\DoxyCodeLine{00207\ \textcolor{comment}{\ \ \ \ \ \_\_builtin\_clz(0)\ is\ undefined\ behaviour,\ so\ handle\ this\ case\ specially.}}
\DoxyCodeLine{00208\ \textcolor{comment}{\ \ \ \ \ This\ guarantees\ ARM-\/compatible\ results\ if\ happening\ to\ compile\ on\ a\ non-\/ARM}}
\DoxyCodeLine{00209\ \textcolor{comment}{\ \ \ \ \ target,\ and\ ensures\ the\ compiler\ doesn't\ decide\ to\ activate\ any}}
\DoxyCodeLine{00210\ \textcolor{comment}{\ \ \ \ \ optimisations\ using\ the\ logic\ "{}value\ was\ passed\ to\ \_\_builtin\_clz,\ so\ it}}
\DoxyCodeLine{00211\ \textcolor{comment}{\ \ \ \ \ is\ non-\/zero"{}.}}
\DoxyCodeLine{00212\ \textcolor{comment}{\ \ \ \ \ ARM\ Compiler\ 6.10\ and\ possibly\ earlier\ will\ optimise\ this\ test\ away,\ leaving\ a}}
\DoxyCodeLine{00213\ \textcolor{comment}{\ \ \ \ \ single\ CLZ\ instruction.}}
\DoxyCodeLine{00214\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{00215\ \ \ \textcolor{keywordflow}{if}\ (value\ ==\ 0U)}
\DoxyCodeLine{00216\ \ \ \{}
\DoxyCodeLine{00217\ \ \ \ \ \textcolor{keywordflow}{return}\ 32U;}
\DoxyCodeLine{00218\ \ \ \}}
\DoxyCodeLine{00219\ \ \ \textcolor{keywordflow}{return}\ \_\_builtin\_clz(value);}
\DoxyCodeLine{00220\ \}}
\DoxyCodeLine{00221\ }
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ \_\_LDREXB\ \ \ \ \ \ \ \ (uint8\_t)\_\_builtin\_arm\_ldrex}}
\DoxyCodeLine{00229\ }
\DoxyCodeLine{00230\ }
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ \_\_LDREXH\ \ \ \ \ \ \ \ (uint16\_t)\_\_builtin\_arm\_ldrex}}
\DoxyCodeLine{00238\ }
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ \_\_LDREXW\ \ \ \ \ \ \ \ (uint32\_t)\_\_builtin\_arm\_ldrex}}
\DoxyCodeLine{00246\ }
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ \_\_STREXB\ \ \ \ \ \ \ \ (uint32\_t)\_\_builtin\_arm\_strex}}
\DoxyCodeLine{00256\ }
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ \_\_STREXH\ \ \ \ \ \ \ \ (uint32\_t)\_\_builtin\_arm\_strex}}
\DoxyCodeLine{00266\ }
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#define\ \_\_STREXW\ \ \ \ \ \ \ \ (uint32\_t)\_\_builtin\_arm\_strex}}
\DoxyCodeLine{00276\ }
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#define\ \_\_CLREX\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_clrex}}
\DoxyCodeLine{00282\ }
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ \_\_SSAT\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_ssat}}
\DoxyCodeLine{00291\ }
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ \_\_USAT\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_usat}}
\DoxyCodeLine{00300\ }
\DoxyCodeLine{00301\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ Compiler\ specific\ Intrinsics\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#if\ (defined\ (\_\_ARM\_FEATURE\_DSP)\ \&\&\ (\_\_ARM\_FEATURE\_DSP\ ==\ 1))}}
\DoxyCodeLine{00308\ }
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SADD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_sadd8}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SADD16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_sadd16}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_QADD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_qadd8}}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_QSUB8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_qsub8}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_QADD16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_qadd16}}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SHADD16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_shadd16}}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_QSUB16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_qsub16}}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SHSUB16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_shsub16}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_QASX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_qasx}}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SHASX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_shasx}}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_QSAX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_qsax}}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SHSAX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_shsax}}
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SXTB16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_sxtb16}}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SMUAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_smuad}}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SMUADX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_smuadx}}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SMLAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_smlad}}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SMLADX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_smladx}}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SMLALD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_smlald}}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SMLALDX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_smlaldx}}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SMUSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_smusd}}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SMUSDX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_smusdx}}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SMLSDX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_smlsdx}}
\DoxyCodeLine{00331\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_USAT16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_usat16}}
\DoxyCodeLine{00332\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SSUB8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_ssub8}}
\DoxyCodeLine{00333\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SXTB16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_sxtb16}}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_SXTAB16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_builtin\_arm\_sxtab16}}
\DoxyCodeLine{00335\ }
\DoxyCodeLine{00336\ }
\DoxyCodeLine{00337\ \_\_STATIC\_FORCEINLINE\ \ int32\_t\ \_\_QADD(\ int32\_t\ op1,\ \ int32\_t\ op2)}
\DoxyCodeLine{00338\ \{}
\DoxyCodeLine{00339\ \ \ int32\_t\ result;}
\DoxyCodeLine{00340\ }
\DoxyCodeLine{00341\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}qadd\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00342\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00343\ \}}
\DoxyCodeLine{00344\ }
\DoxyCodeLine{00345\ \_\_STATIC\_FORCEINLINE\ \ int32\_t\ \_\_QSUB(\ int32\_t\ op1,\ \ int32\_t\ op2)}
\DoxyCodeLine{00346\ \{}
\DoxyCodeLine{00347\ \ \ int32\_t\ result;}
\DoxyCodeLine{00348\ }
\DoxyCodeLine{00349\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}qsub\ \%0,\ \%1,\ \%2"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2)\ );}
\DoxyCodeLine{00350\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00351\ \}}
\DoxyCodeLine{00352\ }
\DoxyCodeLine{00353\ \textcolor{preprocessor}{\#define\ \_\_PKHBT(ARG1,ARG2,ARG3)\ \ \ \ \ \ \ \ \ \ (\ ((((uint32\_t)(ARG1))\ \ \ \ \ \ \ \ \ \ )\ \&\ 0x0000FFFFUL)\ |\ \ \(\backslash\)}}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((uint32\_t)(ARG2))\ <<\ (ARG3))\ \&\ 0xFFFF0000UL)\ \ )}}
\DoxyCodeLine{00355\ }
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#define\ \_\_PKHTB(ARG1,ARG2,ARG3)\ \ \ \ \ \ \ \ \ \ (\ ((((uint32\_t)(ARG1))\ \ \ \ \ \ \ \ \ \ )\ \&\ 0xFFFF0000UL)\ |\ \ \(\backslash\)}}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((uint32\_t)(ARG2))\ >>\ (ARG3))\ \&\ 0x0000FFFFUL)\ \ )}}
\DoxyCodeLine{00358\ }
\DoxyCodeLine{00359\ \_\_STATIC\_FORCEINLINE\ int32\_t\ \_\_SMMLA\ (int32\_t\ op1,\ int32\_t\ op2,\ int32\_t\ op3)}
\DoxyCodeLine{00360\ \{}
\DoxyCodeLine{00361\ \ \ int32\_t\ result;}
\DoxyCodeLine{00362\ }
\DoxyCodeLine{00363\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}smmla\ \%0,\ \%1,\ \%2,\ \%3"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result):\ \textcolor{stringliteral}{"{}r"{}}\ \ (op1),\ \textcolor{stringliteral}{"{}r"{}}\ (op2),\ \textcolor{stringliteral}{"{}r"{}}\ (op3)\ );}
\DoxyCodeLine{00364\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00365\ \}}
\DoxyCodeLine{00366\ }
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ (\_\_ARM\_FEATURE\_DSP\ ==\ 1)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00368\ }
\DoxyCodeLine{00369\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ Core\ Function\ Access\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{00370\ }
\DoxyCodeLine{00376\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_gae84bf4e95944e61937f4ed2453e5ef23}{\_\_enable\_irq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00377\ \{}
\DoxyCodeLine{00378\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}cpsie\ i"{}}\ :\ :\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00379\ \}}
\DoxyCodeLine{00380\ }
\DoxyCodeLine{00386\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga2299877e4ba3e162ca9dbabd6e0abef6}{\_\_disable\_irq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00387\ \{}
\DoxyCodeLine{00388\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}cpsid\ i"{}}\ :\ :\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00389\ \}}
\DoxyCodeLine{00390\ }
\DoxyCodeLine{00396\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a16e7da363118de45c8dbd69010629dc4}{\_\_enable\_fault\_irq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00397\ \{}
\DoxyCodeLine{00398\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}cpsie\ f"{}}\ :\ :\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00399\ \}}
\DoxyCodeLine{00400\ }
\DoxyCodeLine{00406\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a1c8c7def829cba808887b7009b3e05b8}{\_\_disable\_fault\_irq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00407\ \{}
\DoxyCodeLine{00408\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}cpsid\ f"{}}\ :\ :\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00409\ \}}
\DoxyCodeLine{00410\ }
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#define\ \_\_get\_FPSCR\ \ \ \ \ \ \_\_builtin\_arm\_get\_fpscr}}
\DoxyCodeLine{00417\ }
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\#define\ \_\_set\_FPSCR\ \ \ \ \ \ \_\_builtin\_arm\_set\_fpscr}}
\DoxyCodeLine{00424\ }
\DoxyCodeLine{00428\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaa4bddbd2091b8fb234ae43d290e69e78}{\_\_get\_CPSR}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00429\ \{}
\DoxyCodeLine{00430\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00431\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRS\ \%0,\ cpsr"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ );}
\DoxyCodeLine{00432\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00433\ \}}
\DoxyCodeLine{00434\ }
\DoxyCodeLine{00438\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga48f0cfea7413b74bd90986762383c1cd}{\_\_set\_CPSR}}(uint32\_t\ cpsr)}
\DoxyCodeLine{00439\ \{}
\DoxyCodeLine{00440\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}MSR\ cpsr,\ \%0"{}}\ :\ :\ \textcolor{stringliteral}{"{}r"{}}\ (cpsr)\ :\ \textcolor{stringliteral}{"{}cc"{}},\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00441\ \}}
\DoxyCodeLine{00442\ }
\DoxyCodeLine{00446\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga4cf62691d82a3f3a0d844ae94718a5a9}{\_\_get\_mode}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00447\ \{}
\DoxyCodeLine{00448\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaa4bddbd2091b8fb234ae43d290e69e78}{\_\_get\_CPSR}}()\ \&\ 0x1FU);}
\DoxyCodeLine{00449\ \}}
\DoxyCodeLine{00450\ }
\DoxyCodeLine{00454\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga7ad5710bc622794ffed1d31740f6be55}{\_\_set\_mode}}(uint32\_t\ mode)}
\DoxyCodeLine{00455\ \{}
\DoxyCodeLine{00456\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR\ \ cpsr\_c,\ \%0"{}}\ :\ :\ \textcolor{stringliteral}{"{}r"{}}\ (mode)\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00457\ \}}
\DoxyCodeLine{00458\ }
\DoxyCodeLine{00462\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaebea89632181454327b3dc0cf29ec358}{\_\_get\_SP}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00463\ \{}
\DoxyCodeLine{00464\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00465\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MOV\ \ \%0,\ sp"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00466\ \ \ \textcolor{keywordflow}{return}\ result;}
\DoxyCodeLine{00467\ \}}
\DoxyCodeLine{00468\ }
\DoxyCodeLine{00472\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga6d25d5770874bf1c824f892739bfdf41}{\_\_set\_SP}}(uint32\_t\ stack)}
\DoxyCodeLine{00473\ \{}
\DoxyCodeLine{00474\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MOV\ \ sp,\ \%0"{}}\ :\ :\ \textcolor{stringliteral}{"{}r"{}}\ (stack)\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00475\ \}}
\DoxyCodeLine{00476\ }
\DoxyCodeLine{00480\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga7009688fca7a35b5e3ba6cf11cc74869}{\_\_get\_SP\_usr}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00481\ \{}
\DoxyCodeLine{00482\ \ \ uint32\_t\ cpsr;}
\DoxyCodeLine{00483\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00484\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(}
\DoxyCodeLine{00485\ \ \ \ \ \textcolor{stringliteral}{"{}MRS\ \ \ \ \ \%0,\ cpsr\ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00486\ \ \ \ \ \textcolor{stringliteral}{"{}CPS\ \ \ \ \ \#0x1F\ \ \ \ \ \ \(\backslash\)n"{}}\ \textcolor{comment}{//\ no\ effect\ in\ USR\ mode}}
\DoxyCodeLine{00487\ \ \ \ \ \textcolor{stringliteral}{"{}MOV\ \ \ \ \ \%1,\ sp\ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00488\ \ \ \ \ \textcolor{stringliteral}{"{}MSR\ \ \ \ \ cpsr\_c,\ \%0\ \(\backslash\)n"{}}\ \textcolor{comment}{//\ no\ effect\ in\ USR\ mode}}
\DoxyCodeLine{00489\ \ \ \ \ \textcolor{stringliteral}{"{}ISB"{}}\ :\ \ \textcolor{stringliteral}{"{}=r"{}}(cpsr),\ \textcolor{stringliteral}{"{}=r"{}}(result)\ :\ :\ \textcolor{stringliteral}{"{}memory"{}}}
\DoxyCodeLine{00490\ \ \ \ );}
\DoxyCodeLine{00491\ \ \ \textcolor{keywordflow}{return}\ result;}
\DoxyCodeLine{00492\ \}}
\DoxyCodeLine{00493\ }
\DoxyCodeLine{00497\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaabb67304694380b52a86cdc77efdfbf9}{\_\_set\_SP\_usr}}(uint32\_t\ topOfProcStack)}
\DoxyCodeLine{00498\ \{}
\DoxyCodeLine{00499\ \ \ uint32\_t\ cpsr;}
\DoxyCodeLine{00500\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(}
\DoxyCodeLine{00501\ \ \ \ \ \textcolor{stringliteral}{"{}MRS\ \ \ \ \ \%0,\ cpsr\ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00502\ \ \ \ \ \textcolor{stringliteral}{"{}CPS\ \ \ \ \ \#0x1F\ \ \ \ \ \ \(\backslash\)n"{}}\ \textcolor{comment}{//\ no\ effect\ in\ USR\ mode}}
\DoxyCodeLine{00503\ \ \ \ \ \textcolor{stringliteral}{"{}MOV\ \ \ \ \ sp,\ \%1\ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00504\ \ \ \ \ \textcolor{stringliteral}{"{}MSR\ \ \ \ \ cpsr\_c,\ \%0\ \(\backslash\)n"{}}\ \textcolor{comment}{//\ no\ effect\ in\ USR\ mode}}
\DoxyCodeLine{00505\ \ \ \ \ \textcolor{stringliteral}{"{}ISB"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}(cpsr)\ :\ \textcolor{stringliteral}{"{}r"{}}\ (topOfProcStack)\ :\ \textcolor{stringliteral}{"{}memory"{}}}
\DoxyCodeLine{00506\ \ \ \ );}
\DoxyCodeLine{00507\ \}}
\DoxyCodeLine{00508\ }
\DoxyCodeLine{00512\ \_\_STATIC\_FORCEINLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga45f4ac1d5ed0077abd44b37afb547d9b}{\_\_get\_FPEXC}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00513\ \{}
\DoxyCodeLine{00514\ \textcolor{preprocessor}{\#if\ (\_\_FPU\_PRESENT\ ==\ 1)}}
\DoxyCodeLine{00515\ \ \ uint32\_t\ result;}
\DoxyCodeLine{00516\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}VMRS\ \%0,\ fpexc"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (result)\ :\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00517\ \ \ \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00519\ \ \ \textcolor{keywordflow}{return}(0);}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00521\ \}}
\DoxyCodeLine{00522\ }
\DoxyCodeLine{00526\ \_\_STATIC\_FORCEINLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga89b4c06df7c7e993d3847870add8bb61}{\_\_set\_FPEXC}}(uint32\_t\ fpexc)}
\DoxyCodeLine{00527\ \{}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\#if\ (\_\_FPU\_PRESENT\ ==\ 1)}}
\DoxyCodeLine{00529\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}\ (\textcolor{stringliteral}{"{}VMSR\ fpexc,\ \%0"{}}\ :\ :\ \textcolor{stringliteral}{"{}r"{}}\ (fpexc)\ :\ \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00531\ \}}
\DoxyCodeLine{00532\ }
\DoxyCodeLine{00533\ \textcolor{comment}{/*}}
\DoxyCodeLine{00534\ \textcolor{comment}{\ *\ Include\ common\ core\ functions\ to\ access\ Coprocessor\ 15\ registers}}
\DoxyCodeLine{00535\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00536\ }
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#define\ \_\_get\_CP(cp,\ op1,\ Rt,\ CRn,\ CRm,\ op2)\ \_\_ASM\ volatile("{}MRC\ p"{}\ \#\ cp\ "{},\ "{}\ \#\ op1\ "{},\ \%0,\ c"{}\ \#\ CRn\ "{},\ c"{}\ \#\ CRm\ "{},\ "{}\ \#\ op2\ :\ "{}=r"{}\ (Rt)\ :\ :\ "{}memory"{}\ )}}
\DoxyCodeLine{00538\ \textcolor{preprocessor}{\#define\ \_\_set\_CP(cp,\ op1,\ Rt,\ CRn,\ CRm,\ op2)\ \_\_ASM\ volatile("{}MCR\ p"{}\ \#\ cp\ "{},\ "{}\ \#\ op1\ "{},\ \%0,\ c"{}\ \#\ CRn\ "{},\ c"{}\ \#\ CRm\ "{},\ "{}\ \#\ op2\ :\ :\ "{}r"{}\ (Rt)\ :\ "{}memory"{}\ )}}
\DoxyCodeLine{00539\ \textcolor{preprocessor}{\#define\ \_\_get\_CP64(cp,\ op1,\ Rt,\ CRm)\ \ \ \ \ \ \ \ \ \_\_ASM\ volatile("{}MRRC\ p"{}\ \#\ cp\ "{},\ "{}\ \#\ op1\ "{},\ \%Q0,\ \%R0,\ c"{}\ \#\ CRm\ \ :\ "{}=r"{}\ (Rt)\ :\ :\ "{}memory"{}\ )}}
\DoxyCodeLine{00540\ \textcolor{preprocessor}{\#define\ \_\_set\_CP64(cp,\ op1,\ Rt,\ CRm)\ \ \ \ \ \ \ \ \ \_\_ASM\ volatile("{}MCRR\ p"{}\ \#\ cp\ "{},\ "{}\ \#\ op1\ "{},\ \%Q0,\ \%R0,\ c"{}\ \#\ CRm\ \ :\ :\ "{}r"{}\ (Rt)\ :\ "{}memory"{}\ )}}
\DoxyCodeLine{00541\ }
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{cmsis__cp15_8h}{cmsis\_cp15.h}}"{}}}
\DoxyCodeLine{00543\ }
\DoxyCodeLine{00548\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gae4ed17a55cb58b09914a29d8fd36e77a}{\_\_FPU\_Enable}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00549\ \{}
\DoxyCodeLine{00550\ \ \ \_\_ASM\ \textcolor{keyword}{volatile}(}
\DoxyCodeLine{00551\ \ \ \ \ \textcolor{comment}{//Permit\ access\ to\ VFP/NEON,\ registers\ by\ modifying\ CPACR}}
\DoxyCodeLine{00552\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ MRC\ \ \ \ \ p15,0,R1,c1,c0,2\ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00553\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ ORR\ \ \ \ \ R1,R1,\#0x00F00000\ \(\backslash\)n"{}}}
\DoxyCodeLine{00554\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ MCR\ \ \ \ \ p15,0,R1,c1,c0,2\ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00555\ }
\DoxyCodeLine{00556\ \ \ \ \ \textcolor{comment}{//Ensure\ that\ subsequent\ instructions\ occur\ in\ the\ context\ of\ VFP/NEON\ access\ permitted}}
\DoxyCodeLine{00557\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ ISB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00558\ }
\DoxyCodeLine{00559\ \ \ \ \ \textcolor{comment}{//Enable\ VFP/NEON}}
\DoxyCodeLine{00560\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMRS\ \ \ \ R1,FPEXC\ \ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00561\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ ORR\ \ \ \ \ R1,R1,\#0x40000000\ \(\backslash\)n"{}}}
\DoxyCodeLine{00562\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMSR\ \ \ \ FPEXC,R1\ \ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00563\ }
\DoxyCodeLine{00564\ \ \ \ \ \textcolor{comment}{//Initialise\ VFP/NEON\ registers\ to\ 0}}
\DoxyCodeLine{00565\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ MOV\ \ \ \ \ R2,\#0\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00566\ }
\DoxyCodeLine{00567\ \ \ \ \ \textcolor{comment}{//Initialise\ D16\ registers\ to\ 0}}
\DoxyCodeLine{00568\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D0,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00569\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D1,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00570\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D2,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00571\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D3,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00572\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D4,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00573\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D5,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00574\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D6,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00575\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D7,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00576\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D8,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00577\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D9,\ R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00578\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D10,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00579\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D11,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00580\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D12,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00581\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D13,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00582\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D14,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00583\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D15,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00584\ }
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\#if\ (defined(\_\_ARM\_NEON)\ \&\&\ (\_\_ARM\_NEON\ ==\ 1))}}
\DoxyCodeLine{00586\ \ \ \ \ \textcolor{comment}{//Initialise\ D32\ registers\ to\ 0}}
\DoxyCodeLine{00587\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D16,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00588\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D17,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00589\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D18,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00590\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D19,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00591\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D20,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00592\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D21,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00593\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D22,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00594\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D23,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00595\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D24,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00596\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D25,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00597\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D26,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00598\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D27,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00599\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D28,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00600\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D29,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00601\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D30,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00602\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMOV\ \ \ \ D31,R2,R2\ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00604\ }
\DoxyCodeLine{00605\ \ \ \ \ \textcolor{comment}{//Initialise\ FPSCR\ to\ a\ known\ state}}
\DoxyCodeLine{00606\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMRS\ \ \ \ R1,FPSCR\ \ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00607\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ LDR\ \ \ \ \ R2,=0x00086060\ \ \ \ \(\backslash\)n"{}}\ \textcolor{comment}{//Mask\ off\ all\ bits\ that\ do\ not\ have\ to\ be\ preserved.\ Non-\/preserved\ bits\ can/should\ be\ zero.}}
\DoxyCodeLine{00608\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ AND\ \ \ \ \ R1,R1,R2\ \ \ \ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{00609\ \ \ \ \ \textcolor{stringliteral}{"{}\ \ \ \ \ \ \ \ VMSR\ \ \ \ FPSCR,R1\ \ \ \ \ \ \ \ \ \ \ \ "{}}}
\DoxyCodeLine{00610\ \ \ \ \ :\ :\ :\ \textcolor{stringliteral}{"{}cc"{}},\ \textcolor{stringliteral}{"{}r1"{}},\ \textcolor{stringliteral}{"{}r2"{}}}
\DoxyCodeLine{00611\ \ \ );}
\DoxyCodeLine{00612\ \}}
\DoxyCodeLine{00613\ }
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_CMSIS\_ARMCLANG\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
