<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: CRG_TOP_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CRG_TOP_Type Struct Reference<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___b_s_p.html">BSP (Board Support Package)</a> &raquo; <a class="el" href="group___p_l_a___b_s_p___r_e_g_i_s_t_e_r_s.html">Register Description</a> &raquo; <a class="el" href="group___d_a1470x.html">DA1470x</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CRG_TOP registers (CRG_TOP)  
 <a href="struct_c_r_g___t_o_p___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_d_a1470x-00_8h_source.html">DA1470x-00.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ada64b0437ee5ba2b5530be7db2bd9132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ada64b0437ee5ba2b5530be7db2bd9132">CLK_AMBA_REG</a></td></tr>
<tr class="separator:ada64b0437ee5ba2b5530be7db2bd9132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776863da236634f7df43b86e8aca24f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a776863da236634f7df43b86e8aca24f4">CLK_CMAC_SWITCH_REG</a></td></tr>
<tr class="separator:a776863da236634f7df43b86e8aca24f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6710909437c95b6a18fdf4016d6ed964"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a6710909437c95b6a18fdf4016d6ed964">RST_CTRL_REG</a></td></tr>
<tr class="separator:a6710909437c95b6a18fdf4016d6ed964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8260edf84794ccc7105d93843c082f53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a8260edf84794ccc7105d93843c082f53">CLK_RADIO_REG</a></td></tr>
<tr class="separator:a8260edf84794ccc7105d93843c082f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c84434649c9f47f29ebdf771ecccd93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a3c84434649c9f47f29ebdf771ecccd93">CLK_CTRL_REG</a></td></tr>
<tr class="separator:a3c84434649c9f47f29ebdf771ecccd93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba2de12909cd3410b431318277cc869"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a9ba2de12909cd3410b431318277cc869">CLK_TMR_REG</a></td></tr>
<tr class="separator:a9ba2de12909cd3410b431318277cc869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4b8e30726ed3530393a1216db4c31f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aba4b8e30726ed3530393a1216db4c31f">CLK_SWITCH2XTAL_REG</a></td></tr>
<tr class="separator:aba4b8e30726ed3530393a1216db4c31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2798f730b43ae9c1d2569221e238be7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ae2798f730b43ae9c1d2569221e238be7">PMU_CTRL_REG</a></td></tr>
<tr class="separator:ae2798f730b43ae9c1d2569221e238be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e2d6709e0563c8e6cc21dcc4080f24c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a5e2d6709e0563c8e6cc21dcc4080f24c">SYS_CTRL_REG</a></td></tr>
<tr class="separator:a5e2d6709e0563c8e6cc21dcc4080f24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac448d782a70ed38b62a3ecac9a4ba1d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ac448d782a70ed38b62a3ecac9a4ba1d4">SYS_STAT_REG</a></td></tr>
<tr class="separator:ac448d782a70ed38b62a3ecac9a4ba1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784ce3e187fa48dd0f71ede9c240ebfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a784ce3e187fa48dd0f71ede9c240ebfb">CLK_SNC_CTRL_REG</a></td></tr>
<tr class="separator:a784ce3e187fa48dd0f71ede9c240ebfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc84b1fcb45291d89b4c7cb761ab6d6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#afc84b1fcb45291d89b4c7cb761ab6d6e">SLP_MAP_REG</a></td></tr>
<tr class="separator:afc84b1fcb45291d89b4c7cb761ab6d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac553d5189097005cf783ef0d439e23c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ac553d5189097005cf783ef0d439e23c8">LCD_EXT_CTRL_REG</a></td></tr>
<tr class="separator:ac553d5189097005cf783ef0d439e23c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa89b22591201d310282c88464998fe53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aa89b22591201d310282c88464998fe53">CLK_RCLP_REG</a></td></tr>
<tr class="separator:aa89b22591201d310282c88464998fe53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e63effce980f5d096baadd0336e056"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ad4e63effce980f5d096baadd0336e056">CLK_XTAL32K_REG</a></td></tr>
<tr class="separator:ad4e63effce980f5d096baadd0336e056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389496f2e972e211de4e103c10391ab7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a389496f2e972e211de4e103c10391ab7">CLK_RCHS_REG</a></td></tr>
<tr class="separator:a389496f2e972e211de4e103c10391ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d60cc455e49f5afd89c7fff493cb18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a63d60cc455e49f5afd89c7fff493cb18">CLK_RCX_REG</a></td></tr>
<tr class="separator:a63d60cc455e49f5afd89c7fff493cb18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4637af22e121234743ccebc98f748ca0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a4637af22e121234743ccebc98f748ca0">CLK_RTCDIV_REG</a></td></tr>
<tr class="separator:a4637af22e121234743ccebc98f748ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85bbe9c11df55b811c36043351deeaff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a85bbe9c11df55b811c36043351deeaff">BANDGAP_REG</a></td></tr>
<tr class="separator:a85bbe9c11df55b811c36043351deeaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab786ccaf2651a7ae41cebc1c983fd08c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ab786ccaf2651a7ae41cebc1c983fd08c">VBUS_IRQ_MASK_REG</a></td></tr>
<tr class="separator:ab786ccaf2651a7ae41cebc1c983fd08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039b140f65a23005b6581025feba19dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a039b140f65a23005b6581025feba19dd">VBUS_IRQ_CLEAR_REG</a></td></tr>
<tr class="separator:a039b140f65a23005b6581025feba19dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af995f36e17e8f2fb999494a274bf5fea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#af995f36e17e8f2fb999494a274bf5fea">BOD_CTRL_REG</a></td></tr>
<tr class="separator:af995f36e17e8f2fb999494a274bf5fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7564ea640730011f00cea2102ab1b04b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a7564ea640730011f00cea2102ab1b04b">BOD_STATUS_REG</a></td></tr>
<tr class="separator:a7564ea640730011f00cea2102ab1b04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c30025aa6aa23d0301cd8c85fa1354"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ab3c30025aa6aa23d0301cd8c85fa1354">P0_PAD_LATCH_REG</a></td></tr>
<tr class="separator:ab3c30025aa6aa23d0301cd8c85fa1354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0629dfb411d07676737f13a073c551"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a8c0629dfb411d07676737f13a073c551">P0_SET_PAD_LATCH_REG</a></td></tr>
<tr class="separator:a8c0629dfb411d07676737f13a073c551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8482deeaeec557be5f7fbdd7b0167c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ae8482deeaeec557be5f7fbdd7b0167c8">P0_RESET_PAD_LATCH_REG</a></td></tr>
<tr class="separator:ae8482deeaeec557be5f7fbdd7b0167c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecfb0d59d05726cee4419a4cbe683a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#abecfb0d59d05726cee4419a4cbe683a6">P1_PAD_LATCH_REG</a></td></tr>
<tr class="separator:abecfb0d59d05726cee4419a4cbe683a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bcab2ec00562113ac3b022dc04f9eac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a8bcab2ec00562113ac3b022dc04f9eac">P1_SET_PAD_LATCH_REG</a></td></tr>
<tr class="separator:a8bcab2ec00562113ac3b022dc04f9eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3808c7270a7955963627e3a1824462eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a3808c7270a7955963627e3a1824462eb">P1_RESET_PAD_LATCH_REG</a></td></tr>
<tr class="separator:a3808c7270a7955963627e3a1824462eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4db46978aaa33cbf934925600f1b463"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ad4db46978aaa33cbf934925600f1b463">P2_PAD_LATCH_REG</a></td></tr>
<tr class="separator:ad4db46978aaa33cbf934925600f1b463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4b6c33345f1d49ac10d03a5699254d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a7a4b6c33345f1d49ac10d03a5699254d">P2_SET_PAD_LATCH_REG</a></td></tr>
<tr class="separator:a7a4b6c33345f1d49ac10d03a5699254d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815fa88150da3243dda3661f62b15494"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a815fa88150da3243dda3661f62b15494">P2_RESET_PAD_LATCH_REG</a></td></tr>
<tr class="separator:a815fa88150da3243dda3661f62b15494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6abca2358c8621c166c4ab95a83400cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a6abca2358c8621c166c4ab95a83400cc">POR_CTRL_REG</a></td></tr>
<tr class="separator:a6abca2358c8621c166c4ab95a83400cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a4b6f3d6cd297db3f84946233e1dd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aa2a4b6f3d6cd297db3f84946233e1dd9">POR_PIN_REG</a></td></tr>
<tr class="separator:aa2a4b6f3d6cd297db3f84946233e1dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1505089a4b8b07d33d10e7e8fff964cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a1505089a4b8b07d33d10e7e8fff964cc">POR_TIMER_REG</a></td></tr>
<tr class="separator:a1505089a4b8b07d33d10e7e8fff964cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c81400bf5f39e4cc5e93089332f1d93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a0c81400bf5f39e4cc5e93089332f1d93">RESET_STAT_REG</a></td></tr>
<tr class="separator:a0c81400bf5f39e4cc5e93089332f1d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a27620357f5b1d79bf4fdc6928b27ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a8a27620357f5b1d79bf4fdc6928b27ba">RAM_PWR_CTRL_REG</a></td></tr>
<tr class="separator:a8a27620357f5b1d79bf4fdc6928b27ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d68746e1a58c38cbf82251cb1db09b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aa7d68746e1a58c38cbf82251cb1db09b">SECURE_BOOT_REG</a></td></tr>
<tr class="separator:aa7d68746e1a58c38cbf82251cb1db09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a3574bb9631a28308ee69057a1f298"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a61a3574bb9631a28308ee69057a1f298">DISCHARGE_RAIL_REG</a></td></tr>
<tr class="separator:a61a3574bb9631a28308ee69057a1f298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a896c766eaf9a88a69e56b4e66e155aca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a896c766eaf9a88a69e56b4e66e155aca">WAKEUP_HIBERN_REG</a></td></tr>
<tr class="separator:a896c766eaf9a88a69e56b4e66e155aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c367f9761d1b25b2eb6ba95206857b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ae3c367f9761d1b25b2eb6ba95206857b">SW_V18F_REG</a></td></tr>
<tr class="separator:ae3c367f9761d1b25b2eb6ba95206857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f25ab1c2f02f99f45016667f65b088c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a0f25ab1c2f02f99f45016667f65b088c">BIAS_VREF_SEL_REG</a></td></tr>
<tr class="separator:a0f25ab1c2f02f99f45016667f65b088c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab990dbe2eb89dfdc1fc1dae43ffacdd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ab990dbe2eb89dfdc1fc1dae43ffacdd0">ANA_STATUS_REG</a></td></tr>
<tr class="separator:ab990dbe2eb89dfdc1fc1dae43ffacdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc92ef9d9e4aa4ab2d9cc43be68e73a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#acfc92ef9d9e4aa4ab2d9cc43be68e73a">POWER_CTRL_REG</a></td></tr>
<tr class="separator:acfc92ef9d9e4aa4ab2d9cc43be68e73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d18d3f0dbd73da7eef35d9f1d459b1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a6d18d3f0dbd73da7eef35d9f1d459b1d">PMU_SLEEP_REG</a></td></tr>
<tr class="separator:a6d18d3f0dbd73da7eef35d9f1d459b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3afa99a87038312ced4838ff1ddd909"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ab3afa99a87038312ced4838ff1ddd909">POWER_LVL_REG</a></td></tr>
<tr class="separator:ab3afa99a87038312ced4838ff1ddd909"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CRG_TOP registers (CRG_TOP) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ab990dbe2eb89dfdc1fc1dae43ffacdd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab990dbe2eb89dfdc1fc1dae43ffacdd0">&#9670;&nbsp;</a></span>ANA_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::ANA_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000EC) Analog Signals Status Register <br  />
 </p>

</div>
</div>
<a id="a85bbe9c11df55b811c36043351deeaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85bbe9c11df55b811c36043351deeaff">&#9670;&nbsp;</a></span>BANDGAP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::BANDGAP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000050) bandgap trimming <br  />
 </p>

</div>
</div>
<a id="a0f25ab1c2f02f99f45016667f65b088c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f25ab1c2f02f99f45016667f65b088c">&#9670;&nbsp;</a></span>BIAS_VREF_SEL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::BIAS_VREF_SEL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000E8) BIAS_VREF_SEL_REG <br  />
 </p>

</div>
</div>
<a id="af995f36e17e8f2fb999494a274bf5fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af995f36e17e8f2fb999494a274bf5fea">&#9670;&nbsp;</a></span>BOD_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::BOD_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000060) Brown Out Detection control register <br  />
 </p>

</div>
</div>
<a id="a7564ea640730011f00cea2102ab1b04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7564ea640730011f00cea2102ab1b04b">&#9670;&nbsp;</a></span>BOD_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::BOD_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000064) BOD_STATUS_REG <br  />
 </p>

</div>
</div>
<a id="ada64b0437ee5ba2b5530be7db2bd9132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada64b0437ee5ba2b5530be7db2bd9132">&#9670;&nbsp;</a></span>CLK_AMBA_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::CLK_AMBA_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50000000) CRG_TOP Structure <br  />
 (@ 0x00000000) HCLK, PCLK, divider and clock gates <br  />
 </p>

</div>
</div>
<a id="a776863da236634f7df43b86e8aca24f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a776863da236634f7df43b86e8aca24f4">&#9670;&nbsp;</a></span>CLK_CMAC_SWITCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::CLK_CMAC_SWITCH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000004) Clock switching register for CMAC clock domain <br  />
 </p>

</div>
</div>
<a id="a3c84434649c9f47f29ebdf771ecccd93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c84434649c9f47f29ebdf771ecccd93">&#9670;&nbsp;</a></span>CLK_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::CLK_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000014) Clock control register <br  />
 </p>

</div>
</div>
<a id="a8260edf84794ccc7105d93843c082f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8260edf84794ccc7105d93843c082f53">&#9670;&nbsp;</a></span>CLK_RADIO_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::CLK_RADIO_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000010) Radio PLL control register <br  />
 </p>

</div>
</div>
<a id="a389496f2e972e211de4e103c10391ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389496f2e972e211de4e103c10391ab7">&#9670;&nbsp;</a></span>CLK_RCHS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::CLK_RCHS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000044) Fast RC control register <br  />
 </p>

</div>
</div>
<a id="aa89b22591201d310282c88464998fe53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa89b22591201d310282c88464998fe53">&#9670;&nbsp;</a></span>CLK_RCLP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::CLK_RCLP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003C) 32/512 kHz RC oscillator register <br  />
 </p>

</div>
</div>
<a id="a63d60cc455e49f5afd89c7fff493cb18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d60cc455e49f5afd89c7fff493cb18">&#9670;&nbsp;</a></span>CLK_RCX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::CLK_RCX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000048) RCX-oscillator control register <br  />
 </p>

</div>
</div>
<a id="a4637af22e121234743ccebc98f748ca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4637af22e121234743ccebc98f748ca0">&#9670;&nbsp;</a></span>CLK_RTCDIV_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::CLK_RTCDIV_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000004C) Divisor for RTC 100Hz clock <br  />
 </p>

</div>
</div>
<a id="a784ce3e187fa48dd0f71ede9c240ebfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a784ce3e187fa48dd0f71ede9c240ebfb">&#9670;&nbsp;</a></span>CLK_SNC_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::CLK_SNC_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002C) CLK_SNC_CTRL_REG <br  />
 </p>

</div>
</div>
<a id="aba4b8e30726ed3530393a1216db4c31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4b8e30726ed3530393a1216db4c31f">&#9670;&nbsp;</a></span>CLK_SWITCH2XTAL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::CLK_SWITCH2XTAL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000001C) Switches clock from RC32M to XTAL32M <br  />
 </p>

</div>
</div>
<a id="a9ba2de12909cd3410b431318277cc869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ba2de12909cd3410b431318277cc869">&#9670;&nbsp;</a></span>CLK_TMR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::CLK_TMR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000018) Clock control for the timers <br  />
 </p>

</div>
</div>
<a id="ad4e63effce980f5d096baadd0336e056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e63effce980f5d096baadd0336e056">&#9670;&nbsp;</a></span>CLK_XTAL32K_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::CLK_XTAL32K_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000040) 32 kHz XTAL oscillator register <br  />
 </p>

</div>
</div>
<a id="a61a3574bb9631a28308ee69057a1f298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61a3574bb9631a28308ee69057a1f298">&#9670;&nbsp;</a></span>DISCHARGE_RAIL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::DISCHARGE_RAIL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000D4) Immediate rail resetting. There is no LDO/DCDC gating <br  />
 </p>

</div>
</div>
<a id="ac553d5189097005cf783ef0d439e23c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac553d5189097005cf783ef0d439e23c8">&#9670;&nbsp;</a></span>LCD_EXT_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::LCD_EXT_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000034) LCD_EXT_CTRL_REG <br  />
 </p>

</div>
</div>
<a id="ab3c30025aa6aa23d0301cd8c85fa1354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c30025aa6aa23d0301cd8c85fa1354">&#9670;&nbsp;</a></span>P0_PAD_LATCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::P0_PAD_LATCH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000070) Control the state retention of the GPIO ports <br  />
 </p>

</div>
</div>
<a id="ae8482deeaeec557be5f7fbdd7b0167c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8482deeaeec557be5f7fbdd7b0167c8">&#9670;&nbsp;</a></span>P0_RESET_PAD_LATCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::P0_RESET_PAD_LATCH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000078) Control the state retention of the GPIO ports <br  />
 </p>

</div>
</div>
<a id="a8c0629dfb411d07676737f13a073c551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c0629dfb411d07676737f13a073c551">&#9670;&nbsp;</a></span>P0_SET_PAD_LATCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::P0_SET_PAD_LATCH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000074) Control the state retention of the GPIO ports <br  />
 </p>

</div>
</div>
<a id="abecfb0d59d05726cee4419a4cbe683a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abecfb0d59d05726cee4419a4cbe683a6">&#9670;&nbsp;</a></span>P1_PAD_LATCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::P1_PAD_LATCH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000007C) Control the state retention of the GPIO ports <br  />
 </p>

</div>
</div>
<a id="a3808c7270a7955963627e3a1824462eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3808c7270a7955963627e3a1824462eb">&#9670;&nbsp;</a></span>P1_RESET_PAD_LATCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::P1_RESET_PAD_LATCH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000084) Control the state retention of the GPIO ports <br  />
 </p>

</div>
</div>
<a id="a8bcab2ec00562113ac3b022dc04f9eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bcab2ec00562113ac3b022dc04f9eac">&#9670;&nbsp;</a></span>P1_SET_PAD_LATCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::P1_SET_PAD_LATCH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000080) Control the state retention of the GPIO ports <br  />
 </p>

</div>
</div>
<a id="ad4db46978aaa33cbf934925600f1b463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4db46978aaa33cbf934925600f1b463">&#9670;&nbsp;</a></span>P2_PAD_LATCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::P2_PAD_LATCH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000088) Control the state retention of the GPIO ports <br  />
 </p>

</div>
</div>
<a id="a815fa88150da3243dda3661f62b15494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815fa88150da3243dda3661f62b15494">&#9670;&nbsp;</a></span>P2_RESET_PAD_LATCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::P2_RESET_PAD_LATCH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000090) Control the state retention of the GPIO ports <br  />
 </p>

</div>
</div>
<a id="a7a4b6c33345f1d49ac10d03a5699254d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a4b6c33345f1d49ac10d03a5699254d">&#9670;&nbsp;</a></span>P2_SET_PAD_LATCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::P2_SET_PAD_LATCH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000008C) Control the state retention of the GPIO ports <br  />
 </p>

</div>
</div>
<a id="ae2798f730b43ae9c1d2569221e238be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2798f730b43ae9c1d2569221e238be7">&#9670;&nbsp;</a></span>PMU_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::PMU_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000020) Power Management Unit control register <br  />
 </p>

</div>
</div>
<a id="a6d18d3f0dbd73da7eef35d9f1d459b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d18d3f0dbd73da7eef35d9f1d459b1d">&#9670;&nbsp;</a></span>PMU_SLEEP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::PMU_SLEEP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000F4) Configures the sleep/wakeup strategy <br  />
 </p>

</div>
</div>
<a id="a6abca2358c8621c166c4ab95a83400cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6abca2358c8621c166c4ab95a83400cc">&#9670;&nbsp;</a></span>POR_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::POR_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000094) Controls the POR on VBAT <br  />
 </p>

</div>
</div>
<a id="aa2a4b6f3d6cd297db3f84946233e1dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a4b6f3d6cd297db3f84946233e1dd9">&#9670;&nbsp;</a></span>POR_PIN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::POR_PIN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000098) Selects a GPIO pin for POR generation <br  />
 </p>

</div>
</div>
<a id="a1505089a4b8b07d33d10e7e8fff964cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1505089a4b8b07d33d10e7e8fff964cc">&#9670;&nbsp;</a></span>POR_TIMER_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::POR_TIMER_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000009C) Time for POR to happen <br  />
 </p>

</div>
</div>
<a id="acfc92ef9d9e4aa4ab2d9cc43be68e73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfc92ef9d9e4aa4ab2d9cc43be68e73a">&#9670;&nbsp;</a></span>POWER_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::POWER_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000F0) Power control register <br  />
 </p>

</div>
</div>
<a id="ab3afa99a87038312ced4838ff1ddd909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3afa99a87038312ced4838ff1ddd909">&#9670;&nbsp;</a></span>POWER_LVL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::POWER_LVL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000F8) POWER_LVL_REG <br  />
 </p>

</div>
</div>
<a id="a8a27620357f5b1d79bf4fdc6928b27ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a27620357f5b1d79bf4fdc6928b27ba">&#9670;&nbsp;</a></span>RAM_PWR_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::RAM_PWR_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000C0) Control power state of System RAMS <br  />
 </p>

</div>
</div>
<a id="a0c81400bf5f39e4cc5e93089332f1d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c81400bf5f39e4cc5e93089332f1d93">&#9670;&nbsp;</a></span>RESET_STAT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::RESET_STAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000BC) Reset status register <br  />
 </p>

</div>
</div>
<a id="a6710909437c95b6a18fdf4016d6ed964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6710909437c95b6a18fdf4016d6ed964">&#9670;&nbsp;</a></span>RST_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::RST_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000000C) Reset control register <br  />
 </p>

</div>
</div>
<a id="aa7d68746e1a58c38cbf82251cb1db09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d68746e1a58c38cbf82251cb1db09b">&#9670;&nbsp;</a></span>SECURE_BOOT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::SECURE_BOOT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000CC) Controls secure booting <br  />
 </p>

</div>
</div>
<a id="afc84b1fcb45291d89b4c7cb761ab6d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc84b1fcb45291d89b4c7cb761ab6d6e">&#9670;&nbsp;</a></span>SLP_MAP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::SLP_MAP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000030) Map signals on GPIOs during sleep <br  />
 </p>

</div>
</div>
<a id="ae3c367f9761d1b25b2eb6ba95206857b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c367f9761d1b25b2eb6ba95206857b">&#9670;&nbsp;</a></span>SW_V18F_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::SW_V18F_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000E4) SW_V18F_REG <br  />
 </p>

</div>
</div>
<a id="a5e2d6709e0563c8e6cc21dcc4080f24c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e2d6709e0563c8e6cc21dcc4080f24c">&#9670;&nbsp;</a></span>SYS_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::SYS_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000024) System Control register <br  />
 </p>

</div>
</div>
<a id="ac448d782a70ed38b62a3ecac9a4ba1d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac448d782a70ed38b62a3ecac9a4ba1d4">&#9670;&nbsp;</a></span>SYS_STAT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::SYS_STAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000028) System status register <br  />
 </p>

</div>
</div>
<a id="a039b140f65a23005b6581025feba19dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a039b140f65a23005b6581025feba19dd">&#9670;&nbsp;</a></span>VBUS_IRQ_CLEAR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::VBUS_IRQ_CLEAR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000058) Clear pending IRQ register <br  />
 </p>

</div>
</div>
<a id="ab786ccaf2651a7ae41cebc1c983fd08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab786ccaf2651a7ae41cebc1c983fd08c">&#9670;&nbsp;</a></span>VBUS_IRQ_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::VBUS_IRQ_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000054) IRQ masking <br  />
 </p>

</div>
</div>
<a id="a896c766eaf9a88a69e56b4e66e155aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a896c766eaf9a88a69e56b4e66e155aca">&#9670;&nbsp;</a></span>WAKEUP_HIBERN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CRG_TOP_Type::WAKEUP_HIBERN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000E0) WAKEUP_HIBERN_REG <br  />
 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sdk/bsp/include/<a class="el" href="_d_a1470x-00_8h_source.html">DA1470x-00.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:42 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
