// Seed: 202558557
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wor id_2;
  inout wire id_1;
  logic id_5;
  ;
  assign id_2 = 1;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    output uwire id_0,
    input  tri   _id_1,
    output tri0  id_2,
    input  tri   id_3,
    output wire  id_4
);
  wire [id_1 : id_1] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_2 = -1;
endmodule
module module_2 #(
    parameter id_0 = 32'd28
) (
    input wand  _id_0,
    inout logic id_1,
    input wor   id_2
);
  always @({id_2{id_0}} or -1'b0) id_1 = -1;
  logic [-1 : id_0] id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
