/dts-v1/;

/ {
	model = "Qualcomm Technologies, Inc. Tuna SoC";
	compatible = "qcom,tuna";
	qcom,msm-id = <0x28f 0x10000>;
	interrupt-parent = <0x1>;
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	qcom,board-id = <0x0 0x0>;

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	aliases {
		swr4 = "/soc/spf_core_platform/lpass_bt_swr@6CA0000/bt_swr_mstr";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@7660000/va_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@6AC0000/rx_swr_master";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@6B00000/wsa_swr_master";
		serial0 = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,qup_uart@a9c000";
		ufshc1 = "/soc/ufshc@1d84000";
		mmc1 = "/soc/sdhci@8804000";
		hsuart0 = "/soc/qcom,qupv3_2_geni_se@8c0000/qcom,qup_uart@898000";
		i2c0 = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a80000";
		i2c1 = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a84000";
		i2c2 = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a88000";
		i2c3 = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a8c000";
		i2c4 = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a90000";
		i2c5 = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a94000";
		i2c6 = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a98000";
		i2c8 = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@880000";
		i2c9 = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@884000";
		i2c10 = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@888000";
		i2c11 = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@88c000";
		i2c12 = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@890000";
		i2c13 = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@894000";
		i2c15 = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@89c000";
		spi0 = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a80000";
		spi1 = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a84000";
		spi2 = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a88000";
		spi4 = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a90000";
		spi5 = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a94000";
		spi6 = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a98000";
		spi8 = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@880000";
		spi10 = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@888000";
		spi11 = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@88c000";
		spi12 = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@890000";
		spi13 = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@894000";
		spi15 = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@89c000";
		phandle = <0x2ec>;
	};

	chosen {
		bootargs = "cpufreq.default_governor=performance sysctl.kernel.sched_pelt_multiplier=4 no-steal-acc kpti=0 swiotlb=0 loop.max_part=7 pcie_ports=compat irqaffinity=0-1 firmware_class.path=/odm/firmware/o10u printk.console_no_auto_verbose=0 kasan=off rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kernel.panic_on_rcu_stall=1 disable_dma32=on cgroup_disable=pressure fw_devlink.strict=1 can.stats_timer=0 ftrace_dump_on_oops cpufreq.default_governor=performance cgroup.memory=nokmem,nosocket pci-msm-drv.pcie_sm_regs=0x1D07000,0x1040,0x1048,0x3000,0x1";
		stdout-path = "serial0:115200n8";
		phandle = <0x2ed>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		phandle = <0x2ee>;

		gunyah_hyp_region@80000000 {
			no-map;
			reg = <0x0 0x80000000 0x0 0xe00000>;
			phandle = <0x2ef>;
		};

		cpusys_vm_region@80e00000 {
			no-map;
			reg = <0x0 0x80e00000 0x0 0x400000>;
			phandle = <0x116>;
		};

		cpucp_region@81200000 {
			no-map;
			reg = <0x0 0x81200000 0x0 0x100000>;
			phandle = <0x2f0>;
		};

		xbl_dtlog_region@81a00000 {
			no-map;
			reg = <0x0 0x81a00000 0x0 0x40000>;
			phandle = <0x2f1>;
		};

		aop_image_region@81c00000 {
			no-map;
			reg = <0x0 0x81c00000 0x0 0x60000>;
			phandle = <0x2f2>;
		};

		aop_cmd_db_region@81c60000 {
			compatible = "qcom,cmd-db";
			no-map;
			reg = <0x0 0x81c60000 0x0 0x20000>;
			phandle = <0x2f3>;
		};

		aop_config_region@81c80000 {
			no-map;
			reg = <0x0 0x81c80000 0x0 0x20000>;
			phandle = <0x2f4>;
		};

		tme_crash_dump_region@81ca0000 {
			no-map;
			reg = <0x0 0x81ca0000 0x0 0x40000>;
			phandle = <0x2f5>;
		};

		tme_log_region@81ce0000 {
			no-map;
			reg = <0x0 0x81ce0000 0x0 0x4000>;
			phandle = <0x2f6>;
		};

		uefi_log_region@81ce4000 {
			no-map;
			reg = <0x0 0x81ce4000 0x0 0x10000>;
			phandle = <0x2f7>;
		};

		chipinfo_region@81cf4000 {
			no-map;
			reg = <0x0 0x81cf4000 0x0 0x1000>;
			phandle = <0x117>;
		};

		smem_region@81d00000 {
			compatible = "qcom,smem";
			reg = <0x0 0x81d00000 0x0 0x200000>;
			hwlocks = <0x2 0x3>;
			no-map;
			phandle = <0x2f8>;
		};

		cpucp_scandump_region@82200000 {
			no-map;
			reg = <0x0 0x82200000 0x0 0x180000>;
			phandle = <0x2f9>;
		};

		adsp_mhi_region@82380000 {
			no-map;
			reg = <0x0 0x82380000 0x0 0x20000>;
			phandle = <0x2fa>;
		};

		soccp_sdi_region@823a0000 {
			no-map;
			reg = <0x0 0x823a0000 0x0 0x40000>;
			phandle = <0x2fb>;
		};

		pmic_minii_dump_region@823e0000 {
			no-map;
			reg = <0x0 0x823e0000 0x0 0x80000>;
			phandle = <0x2fc>;
		};

		pvm_fw_region@824a0000 {
			no-map;
			reg = <0x0 0x824a0000 0x0 0x100000>;
			phandle = <0x2fd>;
		};

		hyp_mem_database_region@825a0000 {
			no-map;
			reg = <0x0 0x825a0000 0x0 0x60000>;
			phandle = <0x2fe>;
		};

		global_sync_region@82600000 {
			no-map;
			reg = <0x0 0x82600000 0x0 0x100000>;
			phandle = <0x5f>;
		};

		tz_stat_region@82700000 {
			no-map;
			reg = <0x0 0x82700000 0x0 0x100000>;
			phandle = <0x2ff>;
		};

		qdss_apps_region@82800000 {
			compatible = "shared-dma-pool";
			reg = <0x0 0x82800000 0x0 0x2000000>;
			reusable;
			phandle = <0x23e>;
		};

		dsm_partition_1_region@84a00000 {
			no-map;
			reg = <0x0 0x84a00000 0x0 0x3700000>;
			phandle = <0x65>;
		};

		mpss_region@88100000 {
			no-map;
			reg = <0x0 0x88100000 0x0 0xcd00000>;
			phandle = <0x63>;
		};

		q6_mpss_dtb_region@94e00000 {
			no-map;
			reg = <0x0 0x94e00000 0x0 0x80000>;
			phandle = <0x64>;
		};

		ipa_fw_region@94e80000 {
			no-map;
			reg = <0x0 0x94e80000 0x0 0x10000>;
			phandle = <0x300>;
		};

		ipa_gsi_region@94e90000 {
			no-map;
			reg = <0x0 0x94e90000 0x0 0xa000>;
			phandle = <0x301>;
		};

		gpu_microcode_region@94e9a000 {
			no-map;
			reg = <0x0 0x94e9a000 0x0 0x2000>;
			phandle = <0x302>;
		};

		camera_region@94f00000 {
			no-map;
			reg = <0x0 0x94f00000 0x0 0x800000>;
			phandle = <0x303>;
		};

		camera_2_region@95700000 {
			no-map;
			reg = <0x0 0x95700000 0x0 0x800000>;
			phandle = <0x304>;
		};

		video_region@95f00000 {
			no-map;
			reg = <0x0 0x95f00000 0x0 0x800000>;
			phandle = <0x305>;
		};

		cvp_region@96700000 {
			no-map;
			reg = <0x0 0x96700000 0x0 0x700000>;
			phandle = <0x306>;
		};

		soccp_region@96e00000 {
			no-map;
			reg = <0x0 0x96e00000 0x0 0x180000>;
			phandle = <0x307>;
		};

		wpss_region@97000000 {
			no-map;
			reg = <0x0 0x97000000 0x0 0x1900000>;
			phandle = <0x6e>;
		};

		cdsp_region@98900000 {
			no-map;
			reg = <0x0 0x98900000 0x0 0x1400000>;
			phandle = <0x5d>;
		};

		q6_cdsp_dtb_region@99d00000 {
			no-map;
			reg = <0x0 0x99d00000 0x0 0x80000>;
			phandle = <0x5e>;
		};

		q6_adsp_dtb_region@99d80000 {
			no-map;
			reg = <0x0 0x99d80000 0x0 0x80000>;
			phandle = <0x57>;
		};

		adspslpi_region@99e00000 {
			no-map;
			reg = <0x0 0x9a300000 0x0 0x4080000>;
			phandle = <0x56>;
		};

		wlan_msa_region@a6400000 {
			no-map;
			reg = <0x0 0xa6400000 0x0 0xc00000>;
			phandle = <0x308>;
		};

		xbl_ramdump_region@b8000000 {
			no-map;
			reg = <0x0 0xb8000000 0x0 0x1c0000>;
			phandle = <0x309>;
		};

		tz_merged_region@d8000000 {
			no-map;
			reg = <0x0 0xd8000000 0x0 0x600000>;
			phandle = <0x30a>;
		};

		trust_ui_vm_region@f3800000 {
			compatible = "shared-dma-pool";
			reg = <0x0 0xf3800000 0x0 0x4400000>;
			reusable;
			alignment = <0x0 0x400000>;
			phandle = <0x10a>;
		};

		oem_vm_region@f7c00000 {
			compatible = "shared-dma-pool";
			reg = <0x0 0xf7c00000 0x0 0x4c00000>;
			reusable;
			alignment = <0x0 0x400000>;
			phandle = <0x113>;
		};

		llcc_lpi_region@ff800000 {
			no-map;
			reg = <0x0 0xff800000 0x0 0x600000>;
			phandle = <0x30b>;
		};

		ramoops_region {
			compatible = "ramoops";
			reg = <0x0 0xa3500000 0x0 0x400000>;
			console-size = <0x200000>;
			pmsg-size = <0x200000>;
			phandle = <0x30c>;
		};

		cdsp_eva_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x400000>;
			phandle = <0x30d>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x2400000>;
			linux,cma-default;
			phandle = <0x2e>;
		};

		debug_kinfo_region {
			alloc-ranges = <0x0 0x0 0xffffffff 0xffffffff>;
			size = <0x0 0x1000>;
			no-map;
			phandle = <0x83>;
		};

		va_md_mem_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			size = <0x0 0x1000000>;
			phandle = <0x84>;
		};

		vm_comm_mem_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x800000>;
			phandle = <0x10b>;
		};

		adsp_heap_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0xc00000>;
			phandle = <0x6d>;
		};

		secure_cdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x4800000>;
			phandle = <0x33>;
		};

		non_secure_display_region {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			size = <0x0 0xc800000>;
			alignment = <0x0 0x400000>;
			phandle = <0x32>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1400000>;
			phandle = <0x34>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1400000>;
			phandle = <0x35>;
		};

		mem_dump_region {
			alloc-ranges = <0x1 0x0 0xfffffffe 0xffffffff>;
			size = <0x0 0x1800000>;
			phandle = <0x25d>;
		};
	};

	ddr-regions {
	};

	firmware {
		phandle = <0x30e>;

		qcom_scm {
			compatible = "qcom,scm";
			qcom,dload-mode = <0x3 0x19000>;
			phandle = <0x31>;
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		qcom_mem_object {
			compatible = "qcom,mem-object";
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x0>;
			enable-method = "psci";
			cpu-idle-states = <0x4 0x5>;
			power-domains = <0x6>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x7 0x0>;
			#cooling-cells = <0x2>;
			cpu-release-addr = <0x0 0xe3940000>;
			next-level-cache = <0x8>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			phandle = <0x1e>;

			l2-cache {
				compatible = "cache";
				cache-level = <0x2>;
				next-level-cache = <0x9>;
				phandle = <0x8>;

				l3-cache {
					compatible = "cache";
					cache-level = <0x3>;
					phandle = <0x9>;
				};
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x100>;
			enable-method = "psci";
			cpu-idle-states = <0x4 0x5>;
			power-domains = <0xa>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x7 0x0>;
			#cooling-cells = <0x2>;
			cpu-release-addr = <0x0 0xe3940000>;
			next-level-cache = <0xb>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			phandle = <0x1f>;

			l2-cache {
				compatible = "cache";
				cache-level = <0x2>;
				next-level-cache = <0x9>;
				phandle = <0xb>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x200>;
			enable-method = "psci";
			cpu-idle-states = <0xc 0xd>;
			power-domains = <0xe>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x7 0x3>;
			#cooling-cells = <0x2>;
			cpu-release-addr = <0x0 0xe3940000>;
			next-level-cache = <0xf>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x79>;
			phandle = <0x20>;

			l2-cache {
				compatible = "cache";
				cache-level = <0x2>;
				next-level-cache = <0x9>;
				phandle = <0xf>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x300>;
			enable-method = "psci";
			cpu-idle-states = <0xc 0xd>;
			power-domains = <0x10>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x7 0x3>;
			#cooling-cells = <0x2>;
			cpu-release-addr = <0x0 0xe3940000>;
			next-level-cache = <0x11>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x79>;
			phandle = <0x21>;

			l2-cache {
				compatible = "cache";
				cache-level = <0x2>;
				next-level-cache = <0x9>;
				phandle = <0x11>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x400>;
			enable-method = "psci";
			cpu-idle-states = <0xc 0xd>;
			power-domains = <0x12>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x7 0x3>;
			#cooling-cells = <0x2>;
			cpu-release-addr = <0x0 0xe3940000>;
			next-level-cache = <0x13>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x79>;
			phandle = <0x22>;

			l2-cache {
				compatible = "cache";
				cache-level = <0x2>;
				next-level-cache = <0x9>;
				phandle = <0x13>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x500>;
			enable-method = "psci";
			cpu-idle-states = <0x14 0x15>;
			power-domains = <0x16>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x7 0x1>;
			#cooling-cells = <0x2>;
			cpu-release-addr = <0x0 0xe3940000>;
			next-level-cache = <0x17>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x79>;
			phandle = <0x23>;

			l2-cache {
				compatible = "cache";
				cache-level = <0x2>;
				next-level-cache = <0x9>;
				phandle = <0x17>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x600>;
			enable-method = "psci";
			cpu-idle-states = <0x14 0x15>;
			power-domains = <0x18>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x7 0x1>;
			#cooling-cells = <0x2>;
			cpu-release-addr = <0x0 0xe3940000>;
			next-level-cache = <0x19>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x79>;
			phandle = <0x24>;

			l2-cache {
				compatible = "cache";
				cache-level = <0x2>;
				next-level-cache = <0x9>;
				phandle = <0x19>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x700>;
			enable-method = "psci";
			cpu-idle-states = <0x1a 0x1b>;
			power-domains = <0x1c>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x7 0x2>;
			#cooling-cells = <0x2>;
			cpu-release-addr = <0x0 0xe3940000>;
			next-level-cache = <0x1d>;
			capacity-dmips-mhz = <0x485>;
			dynamic-power-coefficient = <0x127>;
			phandle = <0x25>;

			l2-cache {
				compatible = "cache";
				cache-level = <0x2>;
				next-level-cache = <0x9>;
				phandle = <0x1d>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x1e>;
				};

				core1 {
					cpu = <0x1f>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x20>;
				};

				core1 {
					cpu = <0x21>;
				};

				core2 {
					cpu = <0x22>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x23>;
				};

				core1 {
					cpu = <0x24>;
				};
			};

			cluster3 {

				core0 {
					cpu = <0x25>;
				};
			};
		};
	};

	idle-states {
		entry-method = "psci";

		gold-cluster0-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <0x190>;
			exit-latency-us = <0x44c>;
			min-residency-us = <0xfab>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
			phandle = <0x4>;
		};

		gold-cluster0-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <0x226>;
			exit-latency-us = <0x41a>;
			min-residency-us = <0x1f0f>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
			phandle = <0x5>;
		};

		gold-cluster1-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <0x190>;
			exit-latency-us = <0x44c>;
			min-residency-us = <0xfab>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
			phandle = <0xc>;
		};

		gold-cluster1-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <0x226>;
			exit-latency-us = <0x41a>;
			min-residency-us = <0x1f0f>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
			phandle = <0xd>;
		};

		gold-cluster2-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <0x190>;
			exit-latency-us = <0x44c>;
			min-residency-us = <0xfab>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
			phandle = <0x14>;
		};

		gold-cluster2-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <0x226>;
			exit-latency-us = <0x41a>;
			min-residency-us = <0x1f0f>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
			phandle = <0x15>;
		};

		gold-plus-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <0x1c2>;
			exit-latency-us = <0x4b0>;
			min-residency-us = <0x1856>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
			phandle = <0x1a>;
		};

		gold-plus-cluster3-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <0x1f4>;
			exit-latency-us = <0x546>;
			min-residency-us = <0x1d38>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
			phandle = <0x1b>;
		};

		cluster-d4 {
			compatible = "domain-idle-state";
			idle-state-name = "l3-off";
			entry-latency-us = <0x2ee>;
			exit-latency-us = <0x92e>;
			min-residency-us = <0x23b8>;
			arm,psci-suspend-param = <0x41000044>;
			phandle = <0x3f>;
		};

		cx-ret {
			compatible = "domain-idle-state";
			idle-state-name = "cx-ret";
			entry-latency-us = <0x619>;
			exit-latency-us = <0xaf1>;
			min-residency-us = <0x2166>;
			arm,psci-suspend-param = <0x41001344>;
			phandle = <0x40>;
		};

		cluster-e3 {
			compatible = "domain-idle-state";
			idle-state-name = "llcc-off";
			entry-latency-us = <0xaf0>;
			exit-latency-us = <0x1130>;
			min-residency-us = <0x27a6>;
			arm,psci-suspend-param = <0x4100b344>;
			phandle = <0x41>;
		};
	};

	soc {
		interrupt-parent = <0x1>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x30f>;

		kgsl-smmu@3da0000 {
			compatible = "qcom,qsmmu-v500", "qcom,adreno-smmu";
			reg = <0x3da0000 0x40000>;
			#iommu-cells = <0x2>;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x1>;
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges;
			dma-coherent;
			power-domains = <0x26 0x1>;
			interconnects = <0x27 0x0 0x28 0x200>;
			clocks = <0x26 0xf>;
			clock-names = "gpu_cc_hlos1_vote_gpu_smmu";
			interrupts = <0x0 0x2a1 0x4 0x0 0x2a5 0x4 0x0 0x2a6 0x4 0x0 0x2a7 0x4 0x0 0x2a8 0x4 0x0 0x2a9 0x4 0x0 0x2aa 0x4 0x0 0x2ab 0x4 0x0 0x2ac 0x4 0x0 0x2ad 0x4 0x0 0x2ae 0x4 0x0 0x2af 0x4 0x0 0x1a6 0x4 0x0 0x1dc 0x4 0x0 0x23e 0x4 0x0 0x23f 0x4 0x0 0x240 0x4 0x0 0x241 0x4 0x0 0x293 0x4 0x0 0x295 0x4 0x0 0x298 0x4 0x0 0x299 0x4 0x0 0x29a 0x4 0x0 0x29c 0x4 0x0 0x29d 0x4 0x0 0x2bb 0x4>;
			qcom,actlr = <0x0 0x3ff 0x32b>;
			phandle = <0x30>;

			gpu_qtb@3de8000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				reg = <0x3de8000 0x1000>;
				qcom,stream-id-range = <0x0 0x400>;
				qcom,iova-width = <0x31>;
				interconnects = <0x27 0x0 0x28 0x200>;
				qcom,num-qtb-ports = <0x2>;
				phandle = <0x310>;
			};
		};

		apps-smmu@15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000>;
			#iommu-cells = <0x2>;
			qcom,use-3-lvl-tables;
			qcom,handoff-smrs = <0x800 0x2>;
			#global-interrupts = <0x1>;
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges;
			dma-coherent;
			interrupts = <0x0 0x41 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4 0x0 0x1a2 0x4 0x0 0x1a3 0x4 0x0 0x19c 0x4 0x0 0x1a5 0x4 0x0 0x2c3 0x4 0x0 0x1a7 0x4 0x0 0x1a8 0x4 0x0 0x1a9 0x4 0x0 0x2b2 0x4 0x0 0x2b3 0x4 0x0 0x2b4 0x4 0x0 0x2b5 0x4 0x0 0x2b6 0x4 0x0 0x2b7 0x4 0x0 0x2b8 0x4 0x0 0x2b9 0x4 0x0 0x19a 0x4 0x0 0x1e8 0x4 0x0 0x1e9 0x4 0x0 0x1ea 0x4 0x0 0x1eb 0x4 0x0 0x1ec 0x4 0x0 0x1ed 0x4 0x0 0x1ee 0x4 0x0 0x1ef 0x4 0x0 0x1f0 0x4 0x0 0x1f1 0x4 0x0 0x1f2 0x4 0x0 0x1f3 0x4 0x0 0x1f4 0x4 0x0 0x1f5 0x4 0x0 0x1f6 0x4>;
			qcom,actlr = <0x1c00 0x0 0x1 0x800 0x2 0x1 0x801 0x0 0x1 0xc01 0x0 0x303 0xc02 0x0 0x303 0xc03 0x0 0x303 0xc04 0x0 0x303 0xc05 0x0 0x303 0xc06 0x0 0x303 0xc07 0x0 0x303 0xc08 0x0 0x303 0xc09 0x0 0x303 0xc0c 0x0 0x303 0xc0d 0x0 0x303 0xc0e 0x0 0x303 0x1800 0xc0 0x1 0x1820 0x0 0x1 0x1860 0x0 0x103 0x18a0 0x0 0x103 0x18e0 0x0 0x103 0x1980 0x0 0x1 0x1900 0x20 0x103 0x1904 0x20 0x103 0x1923 0x0 0x103 0x1940 0x0 0x103 0x1941 0x4 0x103 0x1943 0x0 0x103 0x1944 0x0 0x103 0x1947 0x0 0x103>;
			phandle = <0x2f>;

			anoc_1_qtb@16f2000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				reg = <0x16f2000 0x1000>;
				qcom,stream-id-range = <0x0 0x400>;
				qcom,iova-width = <0x24>;
				interconnects = <0x29 0x7 0x28 0x200>;
				qcom,num-qtb-ports = <0x1>;
				phandle = <0x311>;
			};

			anoc_2_qtb@171b000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				reg = <0x171b000 0x1000>;
				qcom,stream-id-range = <0x400 0x400>;
				qcom,iova-width = <0x24>;
				interconnects = <0x29 0x8 0x28 0x200>;
				qcom,num-qtb-ports = <0x1>;
				phandle = <0x312>;
			};

			cam_hf_qtb@17f7000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				reg = <0x17f7000 0x1000>;
				qcom,stream-id-range = <0x1c00 0x400>;
				qcom,iova-width = <0x20>;
				interconnects = <0x2a 0x9 0x28 0x200>;
				qcom,num-qtb-ports = <0x2>;
				phandle = <0x313>;
			};

			nsp_qtb@7d3000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				reg = <0x7d3000 0x1000>;
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,iova-width = <0x20>;
				interconnects = <0x2b 0x29 0x28 0x200>;
				qcom,num-qtb-ports = <0x2>;
				phandle = <0x314>;
			};

			lpass_qtb@7b3000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				reg = <0x7b3000 0x1000>;
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,iova-width = <0x20>;
				interconnects = <0x2c 0x28 0x28 0x200>;
				qcom,num-qtb-ports = <0x1>;
				phandle = <0x315>;
			};

			pcie_qtb@16cd000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				reg = <0x16cd000 0x1000>;
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,iova-width = <0x20>;
				interconnects = <0x2d 0x2d 0x28 0x200>;
				qcom,num-qtb-ports = <0x1>;
				qcom,opt-out-tbu-halting;
				phandle = <0x316>;
			};

			sf_qtb@17b7000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				reg = <0x17b7000 0x1000>;
				qcom,stream-id-range = <0x1800 0x400>;
				qcom,iova-width = <0x20>;
				interconnects = <0x2a 0x1d 0x28 0x200>;
				qcom,num-qtb-ports = <0x2>;
				phandle = <0x317>;
			};

			mdp_hf_qtb@17f6000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				reg = <0x17f6000 0x1000>;
				qcom,stream-id-range = <0x800 0x400>;
				qcom,iova-width = <0x24>;
				interconnects = <0x2a 0x14 0x28 0x200>;
				qcom,num-qtb-ports = <0x2>;
				phandle = <0x318>;
			};
		};

		dma_dev {
			compatible = "qcom,iommu-dma";
			memory-region = <0x2e>;
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			usecase0_apps {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x400 0x0>;
			};

			usecase1_apps_fastmap {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x400 0x0>;
				qcom,iommu-dma = "fastmap";
			};

			usecase2_apps_atomic {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x400 0x0>;
				qcom,iommu-dma = "atomic";
			};

			usecase3_apps_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x400 0x0>;
				dma-coherent;
			};

			usecase4_apps_secure {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x2f 0x400 0x0>;
				qcom,iommu-vmid = <0xa>;
			};

			usecase5_kgsl {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x30 0x7 0x0>;
			};

			usecase6_kgsl_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x30 0x7 0x0>;
				dma-coherent;
			};
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";
			depends-on-supply = <0x31>;

			qcom,display {
				qcom,dma-heap-name = "qcom,display";
				qcom,dma-heap-type = <0x2>;
				qcom,max-align = <0x9>;
				memory-region = <0x32>;
			};

			qcom,secure_cdsp {
				qcom,dma-heap-name = "qcom,cma-secure-cdsp";
				qcom,dma-heap-type = <0x2>;
				memory-region = <0x33>;
			};

			qcom,qseecom {
				qcom,dma-heap-name = "qcom,qseecom";
				qcom,dma-heap-type = <0x2>;
				memory-region = <0x34>;
			};

			qcom,qseecom_ta {
				qcom,dma-heap-name = "qcom,qseecom-ta";
				qcom,dma-heap-type = <0x2>;
				memory-region = <0x35>;
			};
		};

		pcie@1c00000 {
			compatible = "qcom,pci-msm";
			device_type = "pci";
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000 0x1c03000 0x1000 0x1d07000 0x7000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf", "mhi", "pcie_sm";
			cell-index = <0x0>;
			linux,pci-domain = <0x0>;
			#address-cells = <0x3>;
			#size-cells = <0x2>;
			ranges = <0x1000000 0x0 0x40200000 0x40200000 0x0 0x100000 0x2000000 0x0 0x40300000 0x40300000 0x0 0x3d00000>;
			interrupts = <0x0 0x8c 0x4 0x0 0x95 0x4 0x0 0x96 0x4 0x0 0x97 0x4 0x0 0x98 0x4>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			msi-map = <0x0 0x36 0x1400 0x1 0x100 0x36 0x1401 0x1>;
			perst-gpio = <0x37 0x21 0x0>;
			wake-gpio = <0x37 0x51 0x0>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x38 0x39 0x3a>;
			pinctrl-1 = <0x38 0x3b 0x3a>;
			gdsc-phy-vdd-supply = <0x3c>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x40 0x40 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0x2d 0xfa3 0x28 0x11a0>;
			resets = <0x3d 0x4 0x3d 0x7>;
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1400>;
			iommu-map = <0x0 0x2f 0x1400 0x1 0x100 0x2f 0x1401 0x1>;
			qcom,boot-option = <0x1>;
			qcom,aux-clk-freq = <0x14>;
			qcom,l1-2-th-scale = <0x2>;
			qcom,l1-2-th-value = <0x96>;
			qcom,ep-latency = <0xa>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,pcie-phy-ver = <0x70>;
			qcom,phy-status-offset = <0x214>;
			qcom,phy-status-bit = <0x6>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x3 0x0 0xc0 0x1 0x0 0xcc 0x62 0x0 0xd0 0x2 0x0 0x60 0xf8 0x0 0x64 0x1 0x0 0x0 0x93 0x0 0x4 0x1 0x0 0xe0 0x90 0x0 0xe4 0x82 0x0 0xf4 0x7 0x0 0x70 0x2 0x0 0x10 0x2 0x0 0x74 0x16 0x0 0x14 0x16 0x0 0x78 0x36 0x0 0x18 0x36 0x0 0x110 0x8 0x0 0xbc 0xa 0x0 0x120 0x42 0x0 0x80 0x4 0x0 0x84 0xd 0x0 0x20 0xa 0x0 0x24 0x1a 0x0 0x88 0x41 0x0 0x28 0x34 0x0 0x90 0xab 0x0 0x94 0xaa 0x0 0x98 0x1 0x0 0x30 0x55 0x0 0x34 0x55 0x0 0x38 0x1 0x0 0x140 0x14 0x0 0x164 0x34 0x0 0x3c 0x1 0x0 0x1c 0x4 0x0 0x174 0x16 0x0 0x1bc 0xf 0x0 0x170 0xa0 0x0 0x11a4 0x38 0x0 0x10dc 0x11 0x0 0x1160 0xbf 0x0 0x1164 0xbf 0x0 0x1168 0xb7 0x0 0x116c 0xea 0x0 0x115c 0x3f 0x0 0x1174 0x5c 0x0 0x1178 0x9c 0x0 0x117c 0x1a 0x0 0x1180 0x8f 0x0 0x1170 0xdc 0x0 0x1188 0x94 0x0 0x118c 0x5b 0x0 0x1190 0x1a 0x0 0x1194 0x8f 0x0 0x10cc 0x0 0x0 0x1008 0x9 0x0 0x1014 0x5 0x0 0x104c 0x8 0x0 0x1050 0x8 0x0 0x10d8 0xf 0x0 0x1118 0x1c 0x0 0x10f8 0x7 0x0 0x11f8 0x8 0x0 0x1600 0x0 0x0 0xe84 0x15 0x0 0xe90 0x3f 0x0 0xee4 0x2 0x0 0xe40 0x6 0x0 0xe3c 0x18 0x0 0x19a4 0x38 0x0 0x18dc 0x11 0x0 0x1960 0xbf 0x0 0x1964 0xbf 0x0 0x1968 0xb7 0x0 0x196c 0xea 0x0 0x195c 0x3f 0x0 0x1974 0x5c 0x0 0x1978 0x9c 0x0 0x197c 0x1a 0x0 0x1980 0x8f 0x0 0x1970 0xdc 0x0 0x1988 0x94 0x0 0x198c 0x5b 0x0 0x1990 0x1a 0x0 0x1994 0x8f 0x0 0x18cc 0x0 0x0 0x1808 0x9 0x0 0x1814 0x5 0x0 0x184c 0x8 0x0 0x1850 0x8 0x0 0x18d8 0xf 0x0 0x1918 0x1c 0x0 0x18f8 0x7 0x0 0x19f8 0x8 0x0 0x1684 0x15 0x0 0x1690 0x3f 0x0 0x16e4 0x2 0x0 0x1640 0x6 0x0 0x163c 0x18 0x0 0x2dc 0x5 0x0 0x388 0x77 0x0 0x398 0xb 0x0 0x6a4 0x1e 0x0 0x6f4 0x27 0x0 0x3e0 0xf 0x0 0x60c 0x1d 0x0 0x614 0x7 0x0 0x620 0xc1 0x0 0x694 0x0 0x0 0x3d0 0x8c 0x0 0x368 0x17 0x0 0x370 0x2e 0x0 0x200 0x0 0x0 0x244 0x3 0x0>;
			qcom,drv-name = "cesta";
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,pcie-clkreq-offset = <0x2c48>;
			qcom,pcie-clkreq-pin = <0x76>;
			qcom,pcie-sm-branch-offset = <0x1000>;
			qcom,pcie-sm-start-offset = <0x1090>;
			qcom,pcie-sm-seq = <0x1c018081 0x70074002 0x50028000 0x28007003 0x80804002 0x70021c01 0x18002802 0x70005000 0x10004000 0x80814002 0x18001c01 0x1c018080 0x100>;
			qcom,pcie-sm-branch-seq = <0x4 0x1c 0x24 0x2c 0x0 0x0 0x0>;
			qcom,pcie-sm-debug = <0x1040 0x1048 0x1050 0x1058 0x1060 0x1068 0x1070 0x1078 0x1080 0x1088 0x1090 0x1094 0x1098 0x109c>;
			status = "disabled";
			phandle = <0x319>;

			pcie0_rp {
				reg = <0x0 0x0 0x0 0x0 0x0>;
				phandle = <0x31a>;
			};
		};

		qcom,pcie0_msi@17110040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17110040 0x0>;
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			status = "disabled";
			phandle = <0x31b>;
		};

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";

			cpu-pd0 {
				#power-domain-cells = <0x0>;
				power-domains = <0x3e>;
				phandle = <0x6>;
			};

			cpu-pd1 {
				#power-domain-cells = <0x0>;
				power-domains = <0x3e>;
				phandle = <0xa>;
			};

			cpu-pd2 {
				#power-domain-cells = <0x0>;
				power-domains = <0x3e>;
				phandle = <0xe>;
			};

			cpu-pd3 {
				#power-domain-cells = <0x0>;
				power-domains = <0x3e>;
				phandle = <0x10>;
			};

			cpu-pd4 {
				#power-domain-cells = <0x0>;
				power-domains = <0x3e>;
				phandle = <0x12>;
			};

			cpu-pd5 {
				#power-domain-cells = <0x0>;
				power-domains = <0x3e>;
				phandle = <0x16>;
			};

			cpu-pd6 {
				#power-domain-cells = <0x0>;
				power-domains = <0x3e>;
				phandle = <0x18>;
			};

			cpu-pd7 {
				#power-domain-cells = <0x0>;
				power-domains = <0x3e>;
				phandle = <0x1c>;
			};

			cluster-pd {
				#power-domain-cells = <0x0>;
				domain-idle-states = <0x3f 0x40 0x41>;
				phandle = <0x3e>;
			};
		};

		qcom,kgsl-3d0@3d00000 {
			nvmem-cell-names = "speed_bin";
			nvmem-cells = <0x3af>;
			qcom,bus-table-ddr = <0x0 0xbebc2 0x209a8e 0x50a524 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbdf5c2 0xdbb3e5 0xfbc520 0x11bc718>;
			qcom,bus-table-cnoc = <0x0 0x64>;
			interconnect-names = "gpu_icc_path";
			interconnects = <0x27 0x10 0x28 0x200>;
			qcom,tzone-names = "gpu-0", "gpu-1", "gpu-2", "gpu-3", "gpu-4", "gpu-5";
			qcom,ubwc-mode = <0x5>;
			qcom,min-access-length = <0x20>;
			qcom,chipid = <0x44030000>;
			qcom,gpu-model = "Adreno825";
			clock-names = "gcc_gpu_memnoc_gfx", "gpu_cc_ahb", "apb_pclk";
			clocks = <0x3d 0x22 0x26 0x2 0x42 0x0>;
			interrupt-names = "kgsl_3d0_irq", "cx_host_irq";
			interrupts = <0x0 0x12c 0x4 0x0 0x50 0x4>;
			reg-names = "kgsl_3d0_reg_memory", "rscc", "cx_dbgc", "cx_misc", "qdss_gfx", "qdss_etr", "qdss_tmc";
			reg = <0x3d00000 0x40000 0x3d50000 0x10000 0x3d61000 0x3000 0x3d9e000 0x2000 0x10900000 0x80000 0x10048000 0x8000 0x10b05000 0x1000>;
			status = "ok";
			compatible = "qcom,adreno-gpu-gen8-6-0", "qcom,kgsl-3d0";
			#cooling-cells = <0x2>;
			phandle = <0xa9>;

			zap-shader {
				memory-region = <0x302>;
			};

			qcom,gpu-mempools {
				compatible = "qcom,gpu-mempools";
				#size-cells = <0x0>;
				#address-cells = <0x1>;

				qcom,gpu-mempool@0 {
					qcom,mempool-reserved = <0x800>;
					qcom,mempool-page-size = <0x1000>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-reserved = <0x400>;
					qcom,mempool-page-size = <0x2000>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-reserved = <0x100>;
					qcom,mempool-page-size = <0x10000>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-reserved = <0x80>;
					qcom,mempool-page-size = <0x20000>;
					reg = <0x3>;
				};

				qcom,gpu-mempool@4 {
					qcom,mempool-reserved = <0x50>;
					qcom,mempool-page-size = <0x40000>;
					reg = <0x4>;
				};

				qcom,gpu-mempool@5 {
					qcom,mempool-reserved = <0x20>;
					qcom,mempool-page-size = <0x100000>;
					reg = <0x5>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				compatible = "qcom,gpu-pwrlevels-bins";
				#size-cells = <0x0>;
				#address-cells = <0x1>;

				qcom,gpu-pwrlevels-0 {
					qcom,speed-bin = <0x0>;
					qcom,initial-pwrlevel = <0xa>;
					#size-cells = <0x0>;
					#address-cells = <0x1>;

					qcom,gpu-pwrlevel@0 {
						qcom,acd-level = <0xa8285ffd>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xb>;
						qcom,bus-freq = <0xb>;
						qcom,level = <0x1c0>;
						qcom,gpu-freq = <0x45243200>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,acd-level = <0x88295ffd>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xb>;
						qcom,bus-freq = <0xb>;
						qcom,level = <0x1b0>;
						qcom,gpu-freq = <0x4190ab00>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xb>;
						qcom,bus-freq = <0xb>;
						qcom,level = <0x1a0>;
						qcom,gpu-freq = <0x3e95ba80>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x9>;
						qcom,bus-freq = <0xa>;
						qcom,level = <0x180>;
						qcom,gpu-freq = <0x37d97c40>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,acd-level = <0xa82a5ffd>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x7>;
						qcom,bus-freq = <0xa>;
						qcom,level = <0x140>;
						qcom,gpu-freq = <0x3408ec40>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x7>;
						qcom,bus-freq = <0x8>;
						qcom,level = <0x100>;
						qcom,gpu-freq = <0x2d7a74c0>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x4>;
						qcom,bus-freq = <0x6>;
						qcom,level = <0xe0>;
						qcom,gpu-freq = <0x29020c00>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,acd-level = <0xa82b5ffd>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x4>;
						qcom,bus-freq = <0x6>;
						qcom,level = <0xc0>;
						qcom,gpu-freq = <0x2662a900>;
						reg = <0x7>;
					};

					qcom,gpu-pwrlevel@8 {
						qcom,acd-level = <0xc02c5ffd>;
						qcom,bus-max = <0x6>;
						qcom,bus-min = <0x2>;
						qcom,bus-freq = <0x6>;
						qcom,level = <0x80>;
						qcom,gpu-freq = <0x1e65fb80>;
						reg = <0x8>;
					};

					qcom,gpu-pwrlevel@9 {
						qcom,acd-level = <0xc8295ffd>;
						qcom,bus-max = <0x3>;
						qcom,bus-min = <0x1>;
						qcom,bus-freq = <0x3>;
						qcom,level = <0x40>;
						qcom,gpu-freq = <0x1593ae80>;
						reg = <0x9>;
					};

					qcom,gpu-pwrlevel@10 {
						qcom,acd-level = <0xc8295ffd>;
						qcom,bus-max = <0x3>;
						qcom,bus-min = <0x1>;
						qcom,bus-freq = <0x1>;
						qcom,level = <0x38>;
						qcom,gpu-freq = <0xfbc5200>;
						reg = <0xa>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					qcom,speed-bin = <0xd8>;
					qcom,initial-pwrlevel = <0x8>;
					#size-cells = <0x0>;
					#address-cells = <0x1>;

					qcom,gpu-pwrlevel@0 {
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xb>;
						qcom,bus-freq = <0xb>;
						qcom,level = <0x1a0>;
						qcom,gpu-freq = <0x3d184240>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x9>;
						qcom,bus-freq = <0xa>;
						qcom,level = <0x180>;
						qcom,gpu-freq = <0x37d97c40>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,acd-level = <0xa82a5ffd>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x7>;
						qcom,bus-freq = <0x9>;
						qcom,level = <0x140>;
						qcom,gpu-freq = <0x3408ec40>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x7>;
						qcom,bus-freq = <0x8>;
						qcom,level = <0x100>;
						qcom,gpu-freq = <0x2d7a74c0>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x4>;
						qcom,bus-freq = <0x6>;
						qcom,level = <0xe0>;
						qcom,gpu-freq = <0x29020c00>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,acd-level = <0xa82b5ffd>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x4>;
						qcom,bus-freq = <0x6>;
						qcom,level = <0xc0>;
						qcom,gpu-freq = <0x2662a900>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,acd-level = <0xc02c5ffd>;
						qcom,bus-max = <0x6>;
						qcom,bus-min = <0x2>;
						qcom,bus-freq = <0x4>;
						qcom,level = <0x80>;
						qcom,gpu-freq = <0x1e65fb80>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,acd-level = <0xc8295ffd>;
						qcom,bus-max = <0x3>;
						qcom,bus-min = <0x1>;
						qcom,bus-freq = <0x3>;
						qcom,level = <0x40>;
						qcom,gpu-freq = <0x1593ae80>;
						reg = <0x7>;
					};

					qcom,gpu-pwrlevel@8 {
						qcom,acd-level = <0xc8295ffd>;
						qcom,bus-max = <0x3>;
						qcom,bus-min = <0x1>;
						qcom,bus-freq = <0x1>;
						qcom,level = <0x38>;
						qcom,gpu-freq = <0xfbc5200>;
						reg = <0x8>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					qcom,speed-bin = <0xf2>;
					qcom,initial-pwrlevel = <0xa>;
					#size-cells = <0x0>;
					#address-cells = <0x1>;

					qcom,gpu-pwrlevel@0 {
						qcom,acd-level = <0xa8285ffd>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xb>;
						qcom,bus-freq = <0xb>;
						qcom,level = <0x1c0>;
						qcom,gpu-freq = <0x45243200>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,acd-level = <0x88295ffd>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xb>;
						qcom,bus-freq = <0xb>;
						qcom,level = <0x1b0>;
						qcom,gpu-freq = <0x4190ab00>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xb>;
						qcom,bus-freq = <0xb>;
						qcom,level = <0x1a0>;
						qcom,gpu-freq = <0x3e95ba80>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x9>;
						qcom,bus-freq = <0xa>;
						qcom,level = <0x180>;
						qcom,gpu-freq = <0x37d97c40>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,acd-level = <0xa82a5ffd>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x7>;
						qcom,bus-freq = <0xa>;
						qcom,level = <0x140>;
						qcom,gpu-freq = <0x3408ec40>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x7>;
						qcom,bus-freq = <0x8>;
						qcom,level = <0x100>;
						qcom,gpu-freq = <0x2d7a74c0>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x4>;
						qcom,bus-freq = <0x6>;
						qcom,level = <0xe0>;
						qcom,gpu-freq = <0x29020c00>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,acd-level = <0xa82b5ffd>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x4>;
						qcom,bus-freq = <0x6>;
						qcom,level = <0xc0>;
						qcom,gpu-freq = <0x2662a900>;
						reg = <0x7>;
					};

					qcom,gpu-pwrlevel@8 {
						qcom,acd-level = <0xc02c5ffd>;
						qcom,bus-max = <0x6>;
						qcom,bus-min = <0x2>;
						qcom,bus-freq = <0x6>;
						qcom,level = <0x80>;
						qcom,gpu-freq = <0x1e65fb80>;
						reg = <0x8>;
					};

					qcom,gpu-pwrlevel@9 {
						qcom,acd-level = <0xc8295ffd>;
						qcom,bus-max = <0x3>;
						qcom,bus-min = <0x1>;
						qcom,bus-freq = <0x3>;
						qcom,level = <0x40>;
						qcom,gpu-freq = <0x1593ae80>;
						reg = <0x9>;
					};

					qcom,gpu-pwrlevel@10 {
						qcom,acd-level = <0xc8295ffd>;
						qcom,bus-max = <0x3>;
						qcom,bus-min = <0x1>;
						qcom,bus-freq = <0x1>;
						qcom,level = <0x38>;
						qcom,gpu-freq = <0xfbc5200>;
						reg = <0xa>;
					};
				};
			};
		};

		interrupt-controller@17100000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x3>;
			interrupt-controller;
			ranges;
			#redistributor-regions = <0x1>;
			redistributor-stride = <0x0 0x40000>;
			reg = <0x17100000 0x10000 0x17180000 0x200000>;
			interrupts = <0x1 0x9 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			phandle = <0x1>;

			msi-controller@0x17140000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <0x1>;
				reg = <0x17140000 0x20000>;
				phandle = <0x36>;
			};
		};

		qcom,hdcp {
			compatible = "qcom,hdcp";
			qcom,use-smcinvoke = <0x1>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0xd 0xff08 0x1 0xe 0xff08 0x1 0xb 0xff08 0x1 0xc 0xff08>;
			clock-frequency = <0x124f800>;
			phandle = <0x31c>;
		};

		timer@17420000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17420000 0x1000>;
			clock-frequency = <0x124f800>;
			phandle = <0x31d>;

			frame@17421000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17421000 0x1000 0x17422000 0x1000>;
			};

			frame@17423000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17423000 0x1000>;
				status = "disabled";
			};

			frame@17425000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17425000 0x1000>;
				status = "disabled";
			};

			frame@17427000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17427000 0x1000>;
				status = "disabled";
			};

			frame@17429000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17429000 0x1000>;
				status = "disabled";
			};

			frame@1742b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x1742b000 0x1000>;
				status = "disabled";
			};

			frame@1742d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x1742d000 0x1000>;
				status = "disabled";
			};
		};

		cache-controller@24800000 {
			compatible = "qcom,tuna-llcc";
			reg = <0x24800000 0x200000 0x25800000 0x200000 0x24c00000 0x200000 0x25c00000 0x200000 0x26800000 0x200000 0x26c00000 0x200000>;
			reg-names = "llcc0_base", "llcc1_base", "llcc2_base", "llcc3_base", "llcc_broadcast_or_base", "llcc_broadcast_and_base";
			interrupts = <0x0 0x10a 0x4>;
			cap-based-alloc-and-pwr-collapse;
			phandle = <0x31e>;

			llcc_perfmon {
				compatible = "qcom,llcc-perfmon";
				clocks = <0x42 0x0>;
				clock-names = "qdss_clk";
			};

			scid_heuristics {
				compatible = "qcom,scid-heuristics";
				qcom,heuristics-scid = <0x20>;
				qcom,freq-threshold-idx = <0xa 0xd 0x13 0x13 0x15>;
				qcom,frequency-threshold-residency = <0x5dc 0x5dc 0x5dc 0x5dc 0x5dc>;
				qcom,scid-heuristics-enabled;
			};
		};

		gic-interrupt-router {
			compatible = "qcom,gic-intr-routing";
			qcom,gic-class0-cpus = <0x1e 0x1f>;
			qcom,gic-class1-cpus = <0x20 0x21 0x22 0x23 0x24 0x25>;
		};

		rsc@17a00000 {
			label = "apps_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0x17a00000 0x10000 0x17a10000 0x10000 0x17a20000 0x10000>;
			reg-names = "drv-0", "drv-1", "drv-2";
			qcom,drv-count = <0x3>;
			interrupts = <0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4>;
			power-domains = <0x3e>;
			phandle = <0x31f>;

			drv@2 {
				qcom,drv-id = <0x2>;
				qcom,tcs-offset = <0xd00>;
				qcom,tcs-distance = <0x2a0>;
				phandle = <0x320>;

				channel@0 {
					qcom,tcs-config = <0x2 0x3 0x0 0x2 0x1 0x2 0x3 0x0 0x4 0x1>;
				};

				bcm_voter {
					compatible = "qcom,bcm-voter";
					phandle = <0x85>;
				};

				clock-controller {
					compatible = "qcom,tuna-rpmh-clk";
					#clock-cells = <0x1>;
					phandle = <0x54>;
				};

				qcom,dcvs-fp {
					compatible = "qcom,dcvs-fp";
					qcom,ddr-bcm-name = "MC4";
					qcom,llcc-bcm-name = "SH5";
					phandle = <0x11c>;
				};

				rpmh-regulator-smpb1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpb1";

					vreg-pmxr2230-s1 {
						regulator-name = "pmxr2230_s1";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x1c5200>;
						regulator-max-microvolt = <0x201ac0>;
						qcom,init-voltage = <0x1c5200>;
						phandle = <0x321>;
					};
				};

				rpmh-regulator-smpb2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpb2";

					vreg-pmxr2230-s2 {
						regulator-name = "pmxr2230_s2";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x132a40>;
						regulator-max-microvolt = <0x157c00>;
						qcom,init-voltage = <0x132a40>;
						phandle = <0x322>;
					};
				};

				rpmh-regulator-smpb3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpb3";

					vreg-pmxr2230-s3 {
						regulator-name = "pmxr2230_s3";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-max-microvolt = <0xfde80>;
						qcom,init-voltage = <0xe86c0>;
						phandle = <0x323>;
					};
				};

				rpmh-regulator-ldob1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob1";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pmxr2230-l1 {
						regulator-name = "pmxr2230_l1";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0xd36d0>;
						regulator-max-microvolt = <0xe9e30>;
						qcom,init-voltage = <0xdea80>;
						qcom,init-mode = <0x4>;
						phandle = <0x324>;
					};
				};

				rpmh-regulator-ldob2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob2";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;
					proxy-supply = <0x43>;

					vreg-pmxr2230-l2 {
						regulator-name = "pmxr2230_l2";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-max-microvolt = <0xe1d48>;
						qcom,init-voltage = <0xd6d80>;
						qcom,init-mode = <0x4>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-current = <0x17ed0>;
						phandle = <0x43>;
					};
				};

				rpmh-regulator-ldob3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob3";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pmxr2230-l3 {
						regulator-name = "pmxr2230_l3";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0xafc80>;
						regulator-max-microvolt = <0xe7ef0>;
						qcom,init-voltage = <0xd6d80>;
						qcom,init-mode = <0x4>;
						phandle = <0x264>;
					};
				};

				rpmh-regulator-ldob4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob4";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;
					proxy-supply = <0x44>;

					vreg-pmxr2230-l4 {
						regulator-name = "pmxr2230_l4";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x124f80>;
						qcom,init-voltage = <0x124f80>;
						qcom,init-mode = <0x4>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-current = <0x40d8>;
						phandle = <0x44>;
					};
				};

				rpmh-regulator-ldob5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob5";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x1 0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710 0x7530>;

					vreg-pmxr2230-l5 {
						regulator-name = "pmxr2230_l5";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x124f80>;
						qcom,init-voltage = <0x124f80>;
						qcom,init-mode = <0x2>;
						phandle = <0x325>;
					};
				};

				rpmh-regulator-ldob6 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob6";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;
					status = "disabled";

					vreg-pmxr2230-l6 {
						regulator-name = "pmxr2230_l6";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x11da50>;
						regulator-max-microvolt = <0x14e790>;
						qcom,init-voltage = <0x132a40>;
						qcom,init-mode = <0x4>;
						status = "disabled";
						phandle = <0x326>;
					};
				};

				rpmh-regulator-ldob7 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob7";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pmxr2230-l7 {
						regulator-name = "pmxr2230_l7";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x4>;
						phandle = <0x286>;
					};
				};

				rpmh-regulator-ldob8 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob8";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;
					proxy-supply = <0x45>;

					vreg-pmxr2230-l8 {
						regulator-name = "pmxr2230_l8";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x4>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-current = <0x25990>;
						phandle = <0x45>;
					};
				};

				rpmh-regulator-ldob9 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob9";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pmxr2230-l9 {
						regulator-name = "pmxr2230_l9";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0xb8920>;
						regulator-max-microvolt = <0xc7380>;
						qcom,init-voltage = <0xc3500>;
						qcom,init-mode = <0x4>;
						phandle = <0x327>;
					};
				};

				rpmh-regulator-ldob10 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob10";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pmxr2230-l10 {
						regulator-name = "pmxr2230_l10";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0xd36d0>;
						regulator-max-microvolt = <0xe34b8>;
						qcom,init-voltage = <0xdea80>;
						qcom,init-mode = <0x4>;
						phandle = <0x328>;
					};
				};

				rpmh-regulator-ldob11 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob11";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pmxr2230-l11 {
						regulator-name = "pmxr2230_l11";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x107ac0>;
						regulator-max-microvolt = <0x1e8480>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x4>;
						phandle = <0x329>;
					};
				};

				rpmh-regulator-ldob12 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob12";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710>;

					vreg-pmxr2230-l12 {
						regulator-name = "pmxr2230_l12";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x249f00>;
						regulator-max-microvolt = <0x325aa0>;
						qcom,init-voltage = <0x263540>;
						qcom,init-mode = <0x4>;
						phandle = <0x32a>;
					};
				};

				rpmh-regulator-ldob13 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob13";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710>;

					vreg-pmxr2230-l13 {
						regulator-name = "pmxr2230_l13";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x325aa0>;
						qcom,init-voltage = <0x2d2a80>;
						qcom,init-mode = <0x4>;
						phandle = <0x32b>;
					};
				};

				rpmh-regulator-ldob14 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob14";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710>;
					status = "ok";

					vreg-pmxr2230-l14 {
						regulator-name = "pmxr2230_l14";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x16f300>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,init-voltage = <0x2ab980>;
						qcom,init-mode = <0x4>;
						status = "disabled";
						phandle = <0x32c>;
					};
				};

				rpmh-regulator-ldob15 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob15";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710>;

					vreg-pmxr2230-l15 {
						regulator-name = "pmxr2230_l15";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x18b820>;
						regulator-max-microvolt = <0x325aa0>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x4>;
						phandle = <0x32d>;
					};
				};

				rpmh-regulator-ldob16 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob16";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710>;

					vreg-pmxr2230-l16 {
						regulator-name = "pmxr2230_l16";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x27ac40>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,init-voltage = <0x2de600>;
						qcom,init-mode = <0x4>;
						phandle = <0x32e>;
					};
				};

				rpmh-regulator-ldob17 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob17";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710>;

					vreg-pmxr2230-l17 {
						regulator-name = "pmxr2230_l17";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,init-voltage = <0x2f5d00>;
						qcom,init-mode = <0x4>;
						phandle = <0x32f>;
					};
				};

				rpmh-regulator-ldob18 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob18";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710>;

					vreg-pmxr2230-l18 {
						regulator-name = "pmxr2230_l18";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x186a00>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,init-voltage = <0x2ab980>;
						qcom,init-mode = <0x4>;
						phandle = <0x330>;
					};
				};

				rpmh-regulator-ldob19 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob19";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710>;
					proxy-supply = <0x46>;

					vreg-pmxr2230-l19 {
						regulator-name = "pmxr2230_l19";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x286f90>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,init-voltage = <0x2dc6c0>;
						qcom,init-mode = <0x4>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-current = <0x2710>;
						phandle = <0x46>;
					};
				};

				rpmh-regulator-ldob20 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob20";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710>;

					vreg-pmxr2230-l20 {
						regulator-name = "pmxr2230_l20";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x16f300>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x4>;
						phandle = <0x331>;
					};
				};

				rpmh-regulator-ldob21 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob21";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710>;

					vreg-pmxr2230-l21 {
						regulator-name = "pmxr2230_l21";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x16f300>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x4>;
						phandle = <0x332>;
					};
				};

				rpmh-regulator-ldob22 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob22";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710>;

					vreg-pmxr2230-l22 {
						regulator-name = "pmxr2230_l22";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,init-voltage = <0x30d400>;
						qcom,init-mode = <0x4>;
						phandle = <0x333>;
					};
				};

				rpmh-regulator-ldob23 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob23";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710>;

					vreg-pmxr2230-l23 {
						regulator-name = "pmxr2230_l23";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x192d50>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x4>;
						phandle = <0x334>;
					};
				};

				rpmh-regulator-bobb1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "bobb1";
					qcom,regulator-type = "pmic5-bob";
					qcom,supported-modes = <0x0 0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0xf4240 0x1e8480>;

					vreg-pmxr2230-bob1 {
						regulator-name = "pmxr2230_bob";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x2de600>;
						regulator-max-microvolt = <0x3c6cc0>;
						qcom,init-voltage = [02 4b 00];
						phandle = <0x335>;
					};
				};

				rpmh-regulator-msslvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "mss.lvl";

					vreg-pm_v6d-s1-level {
						regulator-name = "pm_v6d_s1_level";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x62>;
					};
				};

				rpmh-regulator-nsplvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "nsp.lvl";

					vreg-pm_v6d-s4-level {
						regulator-name = "pm-v6d_s4_level";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x5c>;
					};
				};

				rpmh-regulator-gfxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "gfx.lvl";

					vreg-pm_v8f-s5-level {
						regulator-name = "pm_v8f_s5_level";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x49>;
					};
				};

				rpmh-regulator-mmcxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "mmcx.lvl";
					proxy-supply = <0x47>;

					vreg-pm-v8f-s2-level {
						regulator-name = "pm_v8f_s2_level";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x38>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x180>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-voltage = <0x180 0xffff>;
						phandle = <0x47>;
					};

					vreg-pm-v8f-s2-level-ao {
						regulator-name = "pm_v8f_s2_level_ao";
						qcom,set = <0x1>;
						regulator-min-microvolt = <0x38>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x38>;
						phandle = <0x336>;
					};

					vreg-pm-v8f-s2-level-so {
						regulator-name = "pm_v8i_s2_level_so";
						qcom,set = <0x2>;
						regulator-min-microvolt = <0x38>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x38>;
					};
				};

				rpmh-regulator-mxclvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "mxc.lvl";
					proxy-supply = <0x48>;

					vreg-pm_v6d-s2-level {
						regulator-name = "pm_v6d_s2_level";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x180>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-voltage = <0x180 0xffff>;
						phandle = <0x48>;
					};

					vreg-pm_v6d-s2-level-ao {
						regulator-name = "pm_v6d_s2_level_ao";
						qcom,set = <0x1>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x337>;
					};

					vreg-pm_v6d-s2-mmcx-voter-level {
						regulator-name = "pm_v6d_s2_mmcx_voter_level";
						pm_v6d_s2_mmcx_voter_level-parent-supply = <0x47>;
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x30>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x30>;
						phandle = <0x7b>;
					};

					vreg-pm_v6d-s2-gfx-voter-level {
						regulator-name = "pm_v6d_s2_gfx_voter_level";
						pm_v6d_s2_gfx_voter_level-parent-supply = <0x49>;
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x30>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x30>;
						phandle = <0x7a>;
					};
				};

				rpmh-regulator-smpd3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpd3";

					vreg-pm_v6d-s3 {
						regulator-name = "pm_v6d_s3";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0xd4670>;
						regulator-max-microvolt = <0xecd10>;
						qcom,init-voltage = <0xdcb40>;
						phandle = <0x338>;
					};
				};

				rpmh-regulator-ldod1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldod1";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pm_v6d-l1 {
						regulator-name = "pm_v6d_l1";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x1a17b0>;
						regulator-max-microvolt = <0x1dc130>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x4>;
						phandle = <0x339>;
					};
				};

				rpmh-regulator-lmxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "lmx.lvl";

					vreg-pm_v6d-l2-level {
						regulator-name = "pm_v6d_l2_level";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x53>;
					};
				};

				rpmh-regulator-ldod3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldod3";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;
					proxy-supply = <0x4a>;

					vreg-pm_v6d-l3 {
						regulator-name = "pm_v6d_l3";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0xfb770>;
						regulator-max-microvolt = <0x10c8e0>;
						qcom,init-voltage = <0x102ca0>;
						qcom,init-mode = <0x4>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-current = <0x35b60>;
						phandle = <0x4a>;
					};
				};

				rpmh-regulator-cxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "cx.lvl";
					proxy-supply = <0x4b>;

					vreg-pm_v8f-s1-level {
						regulator-name = "pm_v8f_s1_level";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x180>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-voltage = <0x180 0xffff>;
						phandle = <0x4b>;
					};

					vreg-pm_v8f-s1-level-ao {
						regulator-name = "pm_v8f_s1_level_ao";
						qcom,set = <0x1>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x33a>;
					};
				};

				rpmh-regulator-smpf4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpf4";

					vreg-pm_v8f-s4 {
						regulator-name = "pm_v8f_s4";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x493e0>;
						regulator-max-microvolt = <0x8b290>;
						qcom,init-voltage = <0x7a120>;
						phandle = <0x33b>;
					};
				};

				rpmh-regulator-mxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "mx.lvl";
					proxy-supply = <0x4c>;

					vreg-pm_v8f-s8-level {
						regulator-name = "pm_v8f_s8_level";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x180>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-voltage = <0x180 0xffff>;
						phandle = <0x4c>;
					};

					vreg-pm_v8f-s8-level-ao {
						regulator-name = "pm_v8f_s8_level_ao";
						qcom,set = <0x1>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x33c>;
					};
				};

				rpmh-regulator-ldof1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldof1";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pm_v8f-l1 {
						regulator-name = "pm_v8f_l1";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0xd36d0>;
						regulator-max-microvolt = <0xe9e30>;
						qcom,init-voltage = <0xdea80>;
						qcom,init-mode = <0x4>;
						phandle = <0x33d>;
					};
				};

				rpmh-regulator-lcxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "lcx.lvl";

					vreg-pm_v8-l2-level {
						regulator-name = "pm_v8f_l2_level";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x52>;
					};
				};

				rpmh-regulator-ldof3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldof3";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;
					proxy-supply = <0x4d>;

					vreg-pm_v8f-l3 {
						regulator-name = "pm_v8f_l3";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x124f80>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-current = <0x7918>;
						qcom,init-voltage = <0x124f80>;
						qcom,init-mode = <0x4>;
						phandle = <0x4d>;
					};
				};

				rpmh-regulator-smpg2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpg2";

					vreg-pm_v6g-s2 {
						regulator-name = "pm_v6g_s2";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0xf6950>;
						regulator-max-microvolt = <0x11da50>;
						qcom,init-voltage = <0x107ac0>;
						phandle = <0x33e>;
					};
				};

				rpmh-regulator-ebilvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "ebi.lvl";

					vreg-pm_v6g-s3-level {
						regulator-name = "pm_v6g_s3_level";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x33f>;
					};
				};

				rpmh-regulator-smpg1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpg1";

					vreg-pm_v6g-s1 {
						regulator-name = "pm_v6g_s1";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x20e5e0>;
						regulator-max-microvolt = <0x249f00>;
						qcom,init-voltage = <0x2191c0>;
						phandle = <0x340>;
					};
				};

				rpmh-regulator-ldog1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldog1";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pm_v6g-l1 {
						regulator-name = "pm_v6g_l1";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x186a00>;
						regulator-max-microvolt = <0x1e8480>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x4>;
						phandle = <0x341>;
					};
				};

				rpmh-regulator-ldog2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldog2";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x1 0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710 0x7530>;

					vreg-pm_v6g-l2 {
						regulator-name = "pm_v6g_l2";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x124f80>;
						qcom,init-voltage = <0x124f80>;
						qcom,init-mode = <0x2>;
						regulator-always-on;
						phandle = <0x342>;
					};
				};

				rpmh-regulator-ldog3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldog3";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x1 0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x2710 0x7530>;

					vreg-pm_v6g-l3 {
						regulator-name = "pm_v6g_l3";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x2>;
						phandle = <0x343>;
					};
				};

				rpmh-regulator-smpi1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpi1";

					vreg-pmg1110i-s1 {
						regulator-name = "pmg1110i_s1";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x55f00>;
						regulator-max-microvolt = <0xe86c0>;
						qcom,init-voltage = <0xd9c60>;
						phandle = <0x344>;
					};
				};

				rpmh-regulator-smpj1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpj1";

					vreg-pmg1110j-s1 {
						regulator-name = "pmg1110j_s1";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x7b0c0>;
						regulator-max-microvolt = <0xd3ea0>;
						qcom,init-voltage = <0xc3500>;
						phandle = <0x345>;
					};
				};

				rpmh-regulator-ldok1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldok1";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pmr-nalojr-l1 {
						regulator-name = "pmr_nalojr_l1";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x77240>;
						regulator-max-microvolt = <0xdea80>;
						qcom,init-voltage = <0xcf850>;
						qcom,init-mode = <0x4>;
						phandle = <0x346>;
					};
				};

				rpmh-regulator-ldok2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldok2";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pmr_nalojr_l2 {
						regulator-name = "pmr_nalojr_l2";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0xe09c0>;
						regulator-max-microvolt = <0xec928>;
						qcom,init-voltage = <0xe86c0>;
						qcom,init-mode = <0x4>;
						phandle = <0x347>;
					};
				};

				rpmh-regulator-ldok3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldok3";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pmr_nalojr_l3 {
						regulator-name = "pmr_nalojr_l3";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x107ac0>;
						regulator-max-microvolt = <0x15d1f0>;
						qcom,init-voltage = <0x124f80>;
						qcom,init-mode = <0x4>;
						phandle = <0x348>;
					};
				};

				rpmh-regulator-ldok4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldok4";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pmr_nalojr_l4 {
						regulator-name = "pmr_nalojr_l4";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x124f80>;
						qcom,init-voltage = <0x124f80>;
						qcom,init-mode = <0x4>;
						phandle = <0x349>;
					};
				};

				rpmh-regulator-ldok5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldok5";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pmr_nalojr_l5 {
						regulator-name = "pmr_nalojr_l5";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x7b0c0>;
						regulator-max-microvolt = <0xd3ea0>;
						qcom,init-voltage = <0xc3500>;
						qcom,init-mode = <0x4>;
						phandle = <0x34a>;
					};
				};

				rpmh-regulator-ldok6 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldok6";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pmr_nalojr_l6 {
						regulator-name = "pmr_nalojr_l6";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x10c8e0>;
						regulator-max-microvolt = <0x1e8480>;
						qcom,init-voltage = <0x1b1980>;
						qcom,init-mode = <0x2>;
						phandle = <0x34b>;
					};
				};

				rpmh-regulator-ldok7 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldok7";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pmr_nalojr_l7 {
						regulator-name = "pmr_nalojr_l7";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x7b0c0>;
						regulator-max-microvolt = <0xd3ea0>;
						qcom,init-voltage = <0xc3500>;
						qcom,init-mode = <0x4>;
						phandle = <0x34c>;
					};
				};

				rpmh-regulator-ldom1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom1";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pm8010m-l1 {
						regulator-name = "pm8010m_l1";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0xf4240>;
						regulator-max-microvolt = <0x124f80>;
						qcom,init-voltage = <0x10d880>;
						qcom,init-mode = <0x4>;
						phandle = <0x34d>;
					};
				};

				rpmh-regulator-ldom2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom2";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pm8010m-l2 {
						regulator-name = "pm8010m_l2";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0xe7ef0>;
						regulator-max-microvolt = <0x118c30>;
						qcom,init-voltage = <0x101d00>;
						qcom,init-mode = <0x4>;
						phandle = <0x34e>;
					};
				};

				rpmh-regulator-ldom3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom3";

					vreg-pm8010m-l3 {
						regulator-name = "pm8010m_l3";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2c4020>;
						qcom,init-voltage = <0x2ab980>;
						phandle = <0x34f>;
					};
				};

				rpmh-regulator-ldom4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom4";

					vreg-pm8010m-l4 {
						regulator-name = "pm8010m_l4";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2c4020>;
						qcom,init-voltage = <0x2ab980>;
						phandle = <0x350>;
					};
				};

				rpmh-regulator-ldom5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom5";
					status = "disabled";

					vreg-pm8010m-l5 {
						regulator-name = "pm8010m_l5";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x124f80>;
						qcom,init-voltage = <0x124f80>;
						status = "disabled";
						phandle = <0x351>;
					};
				};

				rpmh-regulator-ldom6 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom6";

					vreg-pm8010m-l6 {
						regulator-name = "pm8010m_l6";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2c4020>;
						qcom,init-voltage = <0x2ab980>;
						phandle = <0x352>;
					};
				};

				rpmh-regulator-ldom7 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom7";

					vreg-pm8010m-l7 {
						regulator-name = "pm8010m_l7";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2dc6c0>;
						qcom,init-voltage = <0x2ab980>;
						phandle = <0x353>;
					};
				};

				rpmh-regulator-ldon1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon1";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pm8010n-l1 {
						regulator-name = "pm8010n_l1";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x100590>;
						regulator-max-microvolt = <0x124f80>;
						qcom,init-voltage = <0x10d880>;
						qcom,init-mode = <0x4>;
						phandle = <0x354>;
					};
				};

				rpmh-regulator-ldon2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon2";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x2 0x4>;
					qcom,mode-threshold-currents = <0x0 0x7530>;

					vreg-pm8010n-l2 {
						regulator-name = "pm8010n_l2";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x100590>;
						regulator-max-microvolt = <0x118c30>;
						qcom,init-voltage = <0x10d880>;
						qcom,init-mode = <0x4>;
						phandle = <0x355>;
					};
				};

				rpmh-regulator-ldon3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon3";

					vreg-pm8010n-l3 {
						regulator-name = "pm8010n_l3";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x1b5800>;
						regulator-max-microvolt = <0x1cfde0>;
						qcom,init-voltage = <0x1b7740>;
						phandle = <0x356>;
					};
				};

				rpmh-regulator-ldon4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon4";
					status = "disabled";

					vreg-pm8010n-l4 {
						regulator-name = "pm8010n_l4";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x1b5800>;
						regulator-max-microvolt = <0x328980>;
						qcom,init-voltage = <0x1b7740>;
						status = "disabled";
						phandle = <0x357>;
					};
				};

				rpmh-regulator-ldon5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon5";

					vreg-pm8010n-l5 {
						regulator-name = "pm8010n_l5";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x16f300>;
						regulator-max-microvolt = <0x1e3660>;
						qcom,init-voltage = <0x1b7740>;
						phandle = <0x358>;
					};
				};

				rpmh-regulator-ldon6 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon6";

					vreg-pm8010n-l6 {
						regulator-name = "pm8010n_l6";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2c4020>;
						qcom,init-voltage = <0x2ab980>;
						phandle = <0x359>;
					};
				};

				rpmh-regulator-ldon7 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon7";

					vreg-pm8010n-l7 {
						regulator-name = "pm8010n_l7";
						qcom,set = <0x3>;
						regulator-min-microvolt = <0x2fc290>;
						regulator-max-microvolt = <0x34f2b0>;
						qcom,init-voltage = <0x326a40>;
						phandle = <0x35a>;
					};
				};
			};
		};

		cluster-device {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <0x3e>;
		};

		qcom,secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		qcom,mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
			qcom,vmid = <0x3>;
		};

		qcom,mem-buf-msgq {
			compatible = "qcom,mem-buf-msgq";
			qcom,msgq-names = "trusted_vm", "oem_vm";
		};

		rsc@adc8000 {
			label = "cam_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xadc8000 0x1000 0xadc9000 0x1000 0xadca000 0x1000>;
			reg-names = "drv-0", "drv-1", "drv-2";
			qcom,drv-count = <0x3>;
			qcom,hw-channel;
			interrupts = <0x0 0x170 0x4 0x0 0x171 0x4 0x0 0x172 0x4>;
			clocks = <0x4e 0x33>;
			phandle = <0x35b>;

			drv@0 {
				qcom,drv-id = <0x0>;
				qcom,tcs-offset = <0x520>;
				qcom,tcs-distance = <0x150>;
				phandle = <0x35c>;

				channel@0 {
					qcom,tcs-config = <0x2 0x0 0x1 0x1 0x0 0x1 0x3 0x0 0x4 0x0>;
				};

				channel@1 {
					qcom,tcs-config = <0x2 0x0 0x1 0x1 0x0 0x1 0x3 0x0 0x4 0x0>;
				};

				bcm_voter {
					compatible = "qcom,bcm-voter";
					qcom,no-amc;
					phandle = <0x87>;
				};
			};

			drv@1 {
				qcom,drv-id = <0x1>;
				qcom,tcs-offset = <0x520>;
				qcom,tcs-distance = <0x150>;
				phandle = <0x35d>;

				channel@0 {
					qcom,tcs-config = <0x2 0x0 0x1 0x1 0x0 0x1 0x3 0x0 0x4 0x0>;
				};

				channel@1 {
					qcom,tcs-config = <0x2 0x0 0x1 0x1 0x0 0x1 0x3 0x0 0x4 0x0>;
				};

				bcm_voter {
					compatible = "qcom,bcm-voter";
					qcom,no-amc;
					phandle = <0x88>;
				};
			};

			drv@2 {
				qcom,drv-id = <0x2>;
				qcom,tcs-offset = <0x520>;
				qcom,tcs-distance = <0x150>;
				phandle = <0x35e>;

				channel@0 {
					qcom,tcs-config = <0x2 0x0 0x1 0x1 0x0 0x1 0x3 0x0 0x4 0x0>;
				};

				channel@1 {
					qcom,tcs-config = <0x2 0x0 0x1 0x1 0x0 0x1 0x3 0x0 0x4 0x0>;
				};

				bcm_voter {
					compatible = "qcom,bcm-voter";
					qcom,no-amc;
					phandle = <0x89>;
				};
			};
		};

		rsc@af20000 {
			label = "disp_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xaf20000 0x1000>;
			reg-names = "drv-0";
			qcom,drv-count = <0x1>;
			interrupts = <0x0 0x81 0x4>;
			clocks = <0x4f 0x57>;
			phandle = <0x35f>;

			drv@0 {
				qcom,drv-id = <0x0>;
				qcom,tcs-offset = <0x520>;
				qcom,tcs-distance = <0x150>;
				phandle = <0x360>;

				channel@0 {
					qcom,tcs-config = <0x2 0x0 0x0 0x1 0x1 0x1 0x3 0x0 0x4 0x0>;
				};
			};
		};

		crm@af21000 {
			label = "disp_crm";
			compatible = "qcom,disp-crm-v2";
			reg = <0xaf21000 0x6000 0xaf27000 0x400 0xaf27400 0x400 0xaf27800 0x2000 0xaf29800 0x700 0xaf29f00 0x100>;
			reg-names = "base", "crm_b", "crm_b_pt", "crm_c", "crm_v", "common";
			interrupts = <0x0 0x2be 0x1 0x0 0x2c3 0x1 0x0 0x2c9 0x1 0x0 0x44 0x1 0x0 0x60 0x1 0x0 0xf2 0x1>;
			interrupt-names = "disp_crm_drv0", "disp_crm_drv1", "disp_crm_drv2", "disp_crm_drv3", "disp_crm_drv4", "disp_crm_drv5";
			clocks = <0x4f 0x9>;
			qcom,hw-drv-ids = <0x0 0x1 0x2 0x3 0x4 0x5>;
			qcom,sw-drv-ids = <0x0 0x1 0x2 0x3 0x4 0x5>;
			phandle = <0x361>;
		};

		crm@adcb000 {
			label = "cam_crm";
			compatible = "qcom,cam-crm-v2";
			reg = <0xadcb000 0x1e00 0xadcce00 0x400 0xadcd200 0x400 0xadcd600 0x2000 0xadcf600 0x700 0xadcfd00 0x100>;
			reg-names = "base", "crm_b", "crm_b_pt", "crm_c", "crm_v", "common";
			interrupts = <0x0 0x79 0x1>;
			interrupt-names = "cam_crm_drv0";
			clocks = <0x4e 0x33>;
			qcom,hw-drv-ids = <0x0 0x1 0x2>;
			qcom,sw-drv-ids = <0x0>;
			phandle = <0x362>;
		};

		crm@1d01000 {
			label = "pcie_crm";
			compatible = "qcom,pcie-crm-v2";
			reg = <0x1d01000 0x2000 0x1d03000 0x400 0x1d03400 0x400 0x1d03800 0x2000 0x1d05800 0x700 0x1d05f00 0x100>;
			reg-names = "base", "crm_b", "crm_b_pt", "crm_c", "crm_v", "common";
			interrupts = <0x0 0x280 0x1>;
			interrupt-names = "pcie_crm_drv0";
			clocks = <0x50>;
			qcom,hw-drv-ids = <0x0 0x1>;
			qcom,sw-drv-ids = <0x0>;
			phandle = <0x363>;
		};

		interrupt-controller@b220000 {
			compatible = "qcom,tuna-pdc", "qcom,pdc";
			reg = <0xb220000 0x10000 0x174000f0 0x64>;
			qcom,pdc-ranges = <0x0 0x1e0 0x8 0x8 0x2cf 0x1 0x9 0x2ce 0x1 0xa 0xe6 0x1 0xb 0x2d4 0x1 0xc 0x2cc 0x1 0xd 0x2d7 0x1 0xe 0x2d0 0x1 0xf 0x2d6 0x1 0x10 0x2d1 0x1 0x11 0x106 0x1 0x12 0x46 0x1 0x13 0x2d3 0x1 0x14 0xea 0x1 0x16 0x2d5 0x1 0x17 0xe7 0x1 0x18 0x1f8 0xe 0x28 0x208 0x6 0x33 0x213 0x4 0x3a 0x21a 0x2 0x3d 0x21d 0x4 0x43 0x223 0x1b 0x5e 0x261 0x1f 0x7d 0x3f 0x1 0x7e 0x16e 0x2 0x80 0x176 0x1 0x81 0x17a 0x1 0x82 0x1ac 0x1 0x83 0x1b2 0x2 0x85 0x1b5 0x1 0x86 0x1c4 0x2 0x88 0x1ca 0x2 0x8a 0x1d0 0xb 0x95 0x29f 0x1 0x96 0x2b0 0x1 0x97 0x2ca 0x2 0x99 0x2d2 0x1 0x9a 0xff 0x1 0x9b 0x10d 0x2 0x9d 0x114 0x1 0x9e 0x11f 0x1 0x9f 0x132 0x4>;
			#interrupt-cells = <0x2>;
			interrupt-parent = <0x1>;
			interrupt-controller;
			phandle = <0x58>;
		};

		adsp-sleepmon {
			compatible = "qcom,adsp-sleepmon";
			qcom,rproc-handle = <0x51>;
			qcom,wait_time_lpm = <0x2d>;
			qcom,wait_time_lpi = <0x2d>;
			phandle = <0x364>;
		};

		pdc@b360000 {
			compatible = "qcom,tuna-pcie-pdc", "qcom,pcie-pdc";
			reg = <0xb360000 0x10000>;
			phandle = <0x365>;
		};

		remoteproc-adsp@03000000 {
			compatible = "qcom,tuna-adsp-pas";
			reg = <0x3000000 0x10000>;
			status = "ok";
			cx-supply = <0x52>;
			cx-uV-uA = <0x180 0x0>;
			mx-supply = <0x53>;
			mx-uV-uA = <0x180 0x0>;
			reg-names = "cx", "mx";
			clocks = <0x54 0x0>;
			clock-names = "xo";
			qcom,qmp = <0x42>;
			interconnects = <0x2c 0x28 0x28 0x200 0x55 0x26 0x28 0x200>;
			interconnect-names = "rproc_ddr", "crypto_ddr";
			firmware-name = "adsp.mdt", "adsp_dtb.mdt";
			memory-region = <0x56 0x57>;
			interrupts-extended = <0x58 0x6 0x1 0x59 0x0 0x0 0x59 0x2 0x0 0x59 0x1 0x0 0x59 0x3 0x0 0x59 0x7 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			qcom,smem-states = <0x5a 0x0>;
			qcom,smem-state-names = "stop";
			phandle = <0x51>;

			glink-edge {
				qcom,remote-pid = <0x2>;
				transport = "smem";
				mboxes = <0x5b 0x3 0x0>;
				mbox-names = "adsp_smem";
				interrupt-parent = <0x5b>;
				interrupts = <0x3 0x0 0x1>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x366>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,net-id = <0x2>;
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,no-wake-svc = <0x190>;
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 0x5 0xc00 0x3 0x2000 0x1>;
				};

				qcom,gpr {
					phandle = <0x50f>;
					reg = <0x2>;
					qcom,ch-sched-rt;
					qcom,intents = <0x200 0x14>;
					qcom,glink-channels = "adsp_apps";
					compatible = "qcom,gpr";

					spf_core {
						reg = <0x3>;
						compatible = "qcom,spf_core";
					};

					audio-pkt {
						reg = <0x17>;
						qcom,audiopkt-ch-name = "apr_audio_svc";
						compatible = "qcom,audio-pkt";
					};

					q6prm {
						phandle = <0x510>;
						reg = <0x7>;
						qcom,sleep-api-supported = <0x1>;
						compatible = "qcom,audio_prm";
					};
				};

				qcom,fastrpc {
					qcom,vmids = <0x16 0x25>;
					memory-region = <0x6d>;
					label = "adsp";
					qcom,intents = <0x64 0x40>;
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					compatible = "qcom,fastrpc";

					compute-cb@1 {
						pd-type = <0x1>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0x1003 0x80 0x2f 0x1043 0x20>;
						reg = <0x3>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@2 {
						pd-type = <0x3>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,nsessions = <0x8>;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0x1004 0x80 0x2f 0x1044 0x20>;
						reg = <0x4>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@3 {
						pd-type = <0x2>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0x1005 0x80 0x2f 0x1045 0x20>;
						reg = <0x5>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@4 {
						pd-type = <0x5>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0x1006 0x80 0x2f 0x1046 0x20>;
						reg = <0x6>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@5 {
						pd-type = <0x7>;
						qcom,iova-max-align-shift = <0x9>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0x1007 0x40 0x2f 0x1067 0x0 0x2f 0x1087 0x0>;
						reg = <0x7>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@6 {
						pd-type = <0x7>;
						qcom,iova-max-align-shift = <0x9>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0x1008 0x80 0x2f 0x1048 0x20>;
						reg = <0x8>;
						compatible = "qcom,fastrpc-compute-cb";
					};
				};
			};
		};

		remoteproc-cdsp@32300000 {
			compatible = "qcom,tuna-cdsp-pas";
			reg = <0x32300000 0x10000>;
			status = "ok";
			cx-supply = <0x4b>;
			cx-uV-uA = <0x180 0x186a0>;
			mx-supply = <0x48>;
			mx-uV-uA = <0x180 0x186a0>;
			nsp-supply = <0x5c>;
			nsp-uV-uA = <0x180 0x186a0>;
			reg-names = "cx", "mx", "nsp";
			qcom,qmp = <0x42>;
			memory-region = <0x5d 0x5e 0x5f>;
			clocks = <0x54 0x0>;
			clock-names = "xo";
			interconnects = <0x2b 0x29 0x28 0x200 0x55 0x26 0x28 0x200>;
			interrupts-extended = <0x1 0x0 0x242 0x1 0x60 0x0 0x0 0x60 0x2 0x0 0x60 0x1 0x0 0x60 0x3 0x0 0x60 0x7 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			qcom,smem-states = <0x61 0x0>;
			qcom,smem-state-names = "stop";
			phandle = <0x367>;

			glink-edge {
				qcom,remote-pid = <0x5>;
				transport = "smem";
				mboxes = <0x5b 0x6 0x0>;
				mbox-names = "cdsp_smem";
				interrupt-parent = <0x5b>;
				interrupts = <0x6 0x0 0x1>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0x368>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc 0xf00 0xc>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-cores = <0x0 0x1>;
						qcom,qos-latency-us = <0x46>;
						qcom,qos-maxhold-ms = <0x14>;
						phandle = <0x369>;
					};
				};

				qcom,fastrpc {
					qcom,single-core-latency-vote;
					qcom,rpc-latency-us = <0xeb>;
					qcom,fastrpc-gids = <0xb5c>;
					label = "cdsp";
					qcom,intents = <0x64 0x40>;
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					compatible = "qcom,fastrpc";

					compute-cb@1 {
						pd-type = <0x1>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0xc01 0x0>;
						reg = <0x1>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@2 {
						pd-type = <0x7>;
						qcom,iova-max-align-shift = <0x9>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0xc02 0x0>;
						reg = <0x2>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@3 {
						pd-type = <0x7>;
						qcom,iova-max-align-shift = <0x9>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0xc03 0x0>;
						reg = <0x3>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@4 {
						pd-type = <0x7>;
						qcom,iova-max-align-shift = <0x9>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0xc04 0x0>;
						reg = <0x4>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@5 {
						alloc-size-range = <0x4000000 0xffffffff>;
						pd-type = <0x9>;
						qcom,iova-max-align-shift = <0x9>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0xc05 0x0>;
						reg = <0x5>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@6 {
						alloc-size-range = <0x4000000 0xffffffff>;
						pd-type = <0x9>;
						qcom,iova-max-align-shift = <0x9>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0xc06 0x0>;
						reg = <0x6>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@7 {
						alloc-size-range = <0x1000000 0xffffffff>;
						pd-type = <0x9>;
						qcom,iova-max-align-shift = <0x9>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0xc07 0x0>;
						reg = <0x7>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@8 {
						alloc-size-range = <0x1000000 0xffffffff>;
						pd-type = <0x9>;
						qcom,iova-max-align-shift = <0x9>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0xc08 0x0>;
						reg = <0x8>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@9 {
						pd-type = <0x6>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,nsessions = <0x3>;
						qcom,iommu-vmid = <0xa>;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0xc09 0x0>;
						qcom,secure-context-bank;
						reg = <0x9>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@10 {
						alloc-size-range = <0x0 0xffffffff>;
						pd-type = <0x9>;
						qcom,iova-max-align-shift = <0x9>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0xc0c 0x0>;
						reg = <0xc>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@11 {
						alloc-size-range = <0x0 0xffffffff>;
						pd-type = <0x9>;
						qcom,iova-max-align-shift = <0x9>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0xc0d 0x0>;
						reg = <0xd>;
						compatible = "qcom,fastrpc-compute-cb";
					};

					compute-cb@12 {
						alloc-size-range = <0x0 0xffffffff>;
						pd-type = <0x9>;
						qcom,iova-max-align-shift = <0x9>;
						qcom,iova-best-fit;
						dma-coherent;
						qcom,iommu-faults = "stall-disable", "HUPCF";
						iommus = <0x2f 0xc0e 0x0>;
						reg = <0xe>;
						compatible = "qcom,fastrpc-compute-cb";
					};
				};
			};
		};

		remoteproc-mss@04080000 {
			compatible = "qcom,tuna-modem-pas";
			reg = <0x4080000 0x10000>;
			status = "ok";
			clocks = <0x54 0x0>;
			clock-names = "xo";
			cx-supply = <0x4b>;
			cx-uV-uA = <0x180 0x186a0>;
			mx-supply = <0x62>;
			mx-uV-uA = <0x140 0x186a0>;
			reg-names = "cx", "mx";
			qcom,qmp = <0x42>;
			interconnects = <0x28 0x3 0x28 0x200 0x55 0x26 0x28 0x200>;
			interconnect-names = "rproc_ddr", "crypto_ddr";
			memory-region = <0x63 0x64 0x2e 0x65>;
			interrupts-extended = <0x1 0x0 0x108 0x1 0x66 0x0 0x0 0x66 0x2 0x0 0x66 0x1 0x0 0x66 0x3 0x0 0x66 0x7 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			qcom,smem-states = <0x67 0x0>;
			qcom,smem-state-names = "stop";
			phandle = <0x36a>;

			glink-edge {
				qcom,remote-pid = <0x1>;
				transport = "smem";
				mboxes = <0x5b 0x2 0x0>;
				mbox-names = "mpss_smem";
				interrupt-parent = <0x5b>;
				interrupts = <0x2 0x0 0x1>;
				label = "modem";
				qcom,glink-label = "mpss";

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-ctrl-cdsp {
				qcom,glinkpkt-edge = "cdsp";
				qcom,glinkpkt-ch-name = "LOOPBACK_CTL_CDSP";
				qcom,glinkpkt-dev-name = "glink_pkt_ctrl_cdsp";
			};

			qcom,glinkpkt-data-cdsp {
				qcom,glinkpkt-edge = "cdsp";
				qcom,glinkpkt-ch-name = "LOOPBACK_DATA_CDSP";
				qcom,glinkpkt-dev-name = "glink_pkt_data_cdsp";
			};

			qcom,glinkpkt-ctrl-lpass {
				qcom,glinkpkt-edge = "lpass";
				qcom,glinkpkt-ch-name = "LOOPBACK_CTL_LPASS";
				qcom,glinkpkt-dev-name = "glink_pkt_ctrl_lpass";
			};

			qcom,glinkpkt-data-lpass {
				qcom,glinkpkt-edge = "lpass";
				qcom,glinkpkt-ch-name = "LOOPBACK_DATA_LPASS";
				qcom,glinkpkt-dev-name = "glink_pkt_data_lpass";
			};

			qcom,glinkpkt-ctrl-mpss {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "LOOPBACK_CTL_MPSS";
				qcom,glinkpkt-dev-name = "glink_pkt_ctrl_mpss";
			};

			qcom,glinkpkt-data-mpss {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "LOOPBACK_DATA_MPSS";
				qcom,glinkpkt-dev-name = "glink_pkt_data_mpss";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};

			qcom,glinkpkt-qmc-dma {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "QMC_DMA_LINE";
				qcom,glinkpkt-dev-name = "qmc_dma";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-qmc-cma {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "QMC_CMA_LINE";
				qcom,glinkpkt-dev-name = "qmc_cma";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-xpan_control {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "bt_cp_ctrl";
				qcom,glinkpkt-dev-name = "bt_cp_ctrl";
			};

			qcom,glinkpkt-ims-sub-1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "Ims_dc_sub1";
				qcom,glinkpkt-dev-name = "ims_dc_sub1";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-ims-sub-2 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "Ims_dc_sub2";
				qcom,glinkpkt-dev-name = "ims_dc_sub2";
				qcom,glinkpkt-enable-ch-close;
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators", "qcom,sys-pm-tuna";
			reg = <0xc320000 0x400>;
			qcom,qmp = <0x42>;
		};

		pinctrl@f000000 {
			compatible = "qcom,tuna-tlmm";
			reg = <0xf000000 0x1000000>;
			interrupts = <0x0 0xd0 0x4>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			wakeup-parent = <0x58>;
			qcom,gpios-reserved = <0x36 0x4 0x5 0x6 0x7 0x52 0x53>;
			phandle = <0x37>;

			i2s0_sck {

				i2s0_sck_sleep {
					phandle = <0x36b>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				i2s0_sck_active {
					phandle = <0x36c>;

					mux {
						pins = "gpio128";
						function = "i2s0_sck";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			i2s0_ws {

				i2s0_ws_sleep {
					phandle = <0x36d>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				i2s0_ws_active {
					phandle = <0x36e>;

					mux {
						pins = "gpio129";
						function = "i2s0_ws";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			i2s0_sd0 {

				i2s0_sd0_sleep {
					phandle = <0x36f>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				i2s0_sd0_active {
					phandle = <0x370>;

					mux {
						pins = "gpio130";
						function = "i2s0_data0";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			i2s0_sd1 {

				i2s0_sd1_sleep {
					phandle = <0x371>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				i2s0_sd1_active {
					phandle = <0x372>;

					mux {
						pins = "gpio131";
						function = "i2s0_data1";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			i2s1_sck {

				i2s1_sck_sleep {
					phandle = <0x373>;

					mux {
						pins = "gpio123";
						function = "gpio";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				i2s1_sck_active {
					phandle = <0x374>;

					mux {
						pins = "gpio123";
						function = "i2s1_sck";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			i2s1_ws {

				i2s1_ws_sleep {
					phandle = <0x375>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				i2s1_ws_active {
					phandle = <0x376>;

					mux {
						pins = "gpio125";
						function = "i2s1_ws";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			i2s1_sd0 {

				i2s1_sd0_sleep {
					phandle = <0x377>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				i2s1_sd0_active {
					phandle = <0x378>;

					mux {
						pins = "gpio124";
						function = "i2s1_data0";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			i2s1_sd1 {

				i2s1_sd1_sleep {
					phandle = <0x379>;

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				i2s1_sd1_active {
					phandle = <0x37a>;

					mux {
						pins = "gpio126";
						function = "i2s1_data1";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd_reset_active {
				phandle = <0x37b>;

				mux {
					pins = "gpio150";
					function = "gpio";
				};

				config {
					pins = "gpio150";
					drive-strength = <0x10>;
					output-high;
				};
			};

			wcd_reset_sleep {
				phandle = <0x37c>;

				mux {
					pins = "gpio150";
					function = "gpio";
				};

				config {
					pins = "gpio150";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x37d>;

					mux {
						pins = "gpio119";
						function = "gpio";
					};

					config {
						pins = "gpio119";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x37e>;

					mux {
						pins = "gpio119";
						function = "gpio";
					};

					config {
						pins = "gpio119";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x37f>;

					mux {
						pins = "gpio183";
						function = "gpio";
					};

					config {
						pins = "gpio183";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x380>;

					mux {
						pins = "gpio183";
						function = "gpio";
					};

					config {
						pins = "gpio183";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x381>;

				qupv3_se0_i2c_sda_active {
					phandle = <0x26b>;

					mux {
						pins = "gpio52";
						function = "qup1_se0_l0";
					};

					config {
						pins = "gpio52";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se0_i2c_scl_active {
					phandle = <0x26c>;

					mux {
						pins = "gpio53";
						function = "qup1_se0_l1";
					};

					config {
						pins = "gpio53";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x26d>;

					mux {
						pins = "gpio52", "gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio52", "gpio53";
						drive-strength = <0x2>;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x382>;

				qupv3_se0_spi_miso_active {
					phandle = <0x26f>;

					mux {
						pins = "gpio52";
						function = "qup1_se0_l0";
					};

					config {
						pins = "gpio52";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se0_spi_mosi_active {
					phandle = <0x26e>;

					mux {
						pins = "gpio53";
						function = "qup1_se0_l1";
					};

					config {
						pins = "gpio53";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se0_spi_clk_active {
					phandle = <0x270>;

					mux {
						pins = "gpio54";
						function = "qup1_se0_l2";
					};

					config {
						pins = "gpio54";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se0_spi_cs_active {
					phandle = <0x271>;

					mux {
						pins = "gpio55";
						function = "qup1_se0_l3";
					};

					config {
						pins = "gpio55";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x272>;

					mux {
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
						function = "gpio";
					};

					config {
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x383>;

				qupv3_se1_i2c_sda_active {
					phandle = <0x273>;

					mux {
						pins = "gpio4";
						function = "qup1_se1_l0";
					};

					config {
						pins = "gpio4";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se1_i2c_scl_active {
					phandle = <0x274>;

					mux {
						pins = "gpio5";
						function = "qup1_se1_l1";
					};

					config {
						pins = "gpio5";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x275>;

					mux {
						pins = "gpio4", "gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x2>;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x384>;

				qupv3_se1_spi_miso_active {
					phandle = <0x277>;

					mux {
						pins = "gpio4";
						function = "qup1_se1_l0";
					};

					config {
						pins = "gpio4";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se1_spi_mosi_active {
					phandle = <0x276>;

					mux {
						pins = "gpio5";
						function = "qup1_se1_l1";
					};

					config {
						pins = "gpio5";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se1_spi_clk_active {
					phandle = <0x278>;

					mux {
						pins = "gpio6";
						function = "qup1_se1_l2";
					};

					config {
						pins = "gpio6";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se1_spi_cs_active {
					phandle = <0x279>;

					mux {
						pins = "gpio7";
						function = "qup1_se1_l3";
					};

					config {
						pins = "gpio7";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x27a>;

					mux {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x385>;

				qupv3_se2_i2c_sda_active {
					phandle = <0x27b>;

					mux {
						pins = "gpio8";
						function = "qup1_se2_l0";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se2_i2c_scl_active {
					phandle = <0x27c>;

					mux {
						pins = "gpio9";
						function = "qup1_se2_l1";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x27d>;

					mux {
						pins = "gpio8", "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <0x2>;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x386>;

				qupv3_se2_spi_miso_active {
					phandle = <0x27f>;

					mux {
						pins = "gpio8";
						function = "qup1_se2_l0";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se2_spi_mosi_active {
					phandle = <0x27e>;

					mux {
						pins = "gpio9";
						function = "qup1_se2_l1";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se2_spi_clk_active {
					phandle = <0x280>;

					mux {
						pins = "gpio10";
						function = "qup1_se2_l2";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se2_spi_cs_active {
					phandle = <0x281>;

					mux {
						pins = "gpio11";
						function = "qup1_se2_l3";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x282>;

					mux {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x387>;

				qupv3_se3_i2c_sda_active {
					phandle = <0x283>;

					mux {
						pins = "gpio60";
						function = "qup1_se3_l0";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se3_i2c_scl_active {
					phandle = <0x284>;

					mux {
						pins = "gpio61";
						function = "qup1_se3_l1";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x285>;

					mux {
						pins = "gpio60", "gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio60", "gpio61";
						drive-strength = <0x2>;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x388>;

				qupv3_se4_i2c_sda_active {
					phandle = <0x287>;

					mux {
						pins = "gpio16";
						function = "qup1_se4_l0";
					};

					config {
						pins = "gpio16";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se4_i2c_scl_active {
					phandle = <0x288>;

					mux {
						pins = "gpio17";
						function = "qup1_se4_l1";
					};

					config {
						pins = "gpio17";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x289>;

					mux {
						pins = "gpio16", "gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio16", "gpio17";
						drive-strength = <0x2>;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x389>;

				qupv3_se4_spi_miso_active {
					phandle = <0x28b>;

					mux {
						pins = "gpio16";
						function = "qup1_se4_l0";
					};

					config {
						pins = "gpio16";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se4_spi_mosi_active {
					phandle = <0x28a>;

					mux {
						pins = "gpio17";
						function = "qup1_se4_l1";
					};

					config {
						pins = "gpio17";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se4_spi_clk_active {
					phandle = <0x28c>;

					mux {
						pins = "gpio18";
						function = "qup1_se4_l2";
					};

					config {
						pins = "gpio18";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se4_spi_cs_active {
					phandle = <0x28d>;

					mux {
						pins = "gpio19";
						function = "qup1_se4_l3";
					};

					config {
						pins = "gpio19";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x28e>;

					mux {
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x38a>;

				qupv3_se5_i2c_sda_active {
					phandle = <0x28f>;

					mux {
						pins = "gpio12";
						function = "qup1_se5_l0";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se5_i2c_scl_active {
					phandle = <0x290>;

					mux {
						pins = "gpio13";
						function = "qup1_se5_l1";
					};

					config {
						pins = "gpio13";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x291>;

					mux {
						pins = "gpio12", "gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio13";
						drive-strength = <0x2>;
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x38b>;

				qupv3_se5_spi_miso_active {
					phandle = <0x293>;

					mux {
						pins = "gpio12";
						function = "qup1_se5_l0";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se5_spi_mosi_active {
					phandle = <0x292>;

					mux {
						pins = "gpio13";
						function = "qup1_se5_l1";
					};

					config {
						pins = "gpio13";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se5_spi_clk_active {
					phandle = <0x294>;

					mux {
						pins = "gpio14";
						function = "qup1_se5_l2";
					};

					config {
						pins = "gpio14";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se5_spi_cs_active {
					phandle = <0x295>;

					mux {
						pins = "gpio15";
						function = "qup1_se5_l3";
					};

					config {
						pins = "gpio15";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x296>;

					mux {
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x38c>;

				qupv3_se6_i2c_sda_active {
					phandle = <0x297>;

					mux {
						pins = "gpio24";
						function = "qup1_se6_l0";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se6_i2c_scl_active {
					phandle = <0x298>;

					mux {
						pins = "gpio25";
						function = "qup1_se6_l1";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x299>;

					mux {
						pins = "gpio24", "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio24", "gpio25";
						drive-strength = <0x2>;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x38d>;

				qupv3_se6_spi_miso_active {
					phandle = <0x29b>;

					mux {
						pins = "gpio24";
						function = "qup1_se6_l0";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se6_spi_mosi_active {
					phandle = <0x29a>;

					mux {
						pins = "gpio25";
						function = "qup1_se6_l1";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se6_spi_clk_active {
					phandle = <0x29c>;

					mux {
						pins = "gpio26";
						function = "qup1_se6_l2";
					};

					config {
						pins = "gpio26";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se6_spi_cs_active {
					phandle = <0x29d>;

					mux {
						pins = "gpio27";
						function = "qup1_se6_l3";
					};

					config {
						pins = "gpio27";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x29e>;

					mux {
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se7_2uart_pins {
				phandle = <0x38e>;

				qupv3_se7_2uart_tx_active {
					phandle = <0x29f>;

					mux {
						pins = "gpio30";
						function = "qup1_se7_l2";
					};

					config {
						pins = "gpio30";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se7_2uart_rx_active {
					phandle = <0x2a0>;

					mux {
						pins = "gpio31";
						function = "qup1_se7_l3";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se7_2uart_sleep {
					phandle = <0x2a1>;

					mux {
						pins = "gpio30", "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio30", "gpio31";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x38f>;

				qupv3_se8_i2c_sda_active {
					phandle = <0x2a6>;

					mux {
						pins = "gpio0";
						function = "qup2_se0_l0";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
						qcom,apps;
					};
				};

				qupv3_se8_i2c_scl_active {
					phandle = <0x2a7>;

					mux {
						pins = "gpio1";
						function = "qup2_se0_l1";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
						qcom,apps;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x2a8>;

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						qcom,remote;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x390>;

				qupv3_se8_spi_miso_active {
					phandle = <0x2aa>;

					mux {
						pins = "gpio0";
						function = "qup2_se0_l0";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se8_spi_mosi_active {
					phandle = <0x2a9>;

					mux {
						pins = "gpio1";
						function = "qup2_se0_l1";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se8_spi_clk_active {
					phandle = <0x2ab>;

					mux {
						pins = "gpio2";
						function = "qup2_se0_l2";
					};

					config {
						pins = "gpio2";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se8_spi_cs_active {
					phandle = <0x2ac>;

					mux {
						pins = "gpio3";
						function = "qup2_se0_l3";
					};

					config {
						pins = "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x2ad>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x391>;

				qupv3_se9_i2c_sda_active {
					phandle = <0x2ae>;

					mux {
						pins = "gpio179";
						function = "qup2_se1_l0";
					};

					config {
						pins = "gpio179";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se9_i2c_scl_active {
					phandle = <0x2af>;

					mux {
						pins = "gpio180";
						function = "qup2_se1_l1";
					};

					config {
						pins = "gpio180";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x2b0>;

					mux {
						pins = "gpio179", "gpio180";
						function = "gpio";
					};

					config {
						pins = "gpio179", "gpio180";
						drive-strength = <0x2>;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x392>;

				qupv3_se10_i2c_sda_active {
					phandle = <0x2b1>;

					mux {
						pins = "gpio56";
						function = "qup2_se2_l0";
					};

					config {
						pins = "gpio56";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se10_i2c_scl_active {
					phandle = <0x2b2>;

					mux {
						pins = "gpio57";
						function = "qup2_se2_l1";
					};

					config {
						pins = "gpio57";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x2b3>;

					mux {
						pins = "gpio56", "gpio57";
						function = "gpio";
					};

					config {
						pins = "gpio56", "gpio57";
						drive-strength = <0x2>;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x393>;

				qupv3_se10_spi_miso_active {
					phandle = <0x2b5>;

					mux {
						pins = "gpio56";
						function = "qup2_se2_l0";
					};

					config {
						pins = "gpio56";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se10_spi_mosi_active {
					phandle = <0x2b4>;

					mux {
						pins = "gpio57";
						function = "qup2_se2_l1";
					};

					config {
						pins = "gpio57";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se10_spi_clk_active {
					phandle = <0x2b6>;

					mux {
						pins = "gpio58";
						function = "qup2_se2_l2";
					};

					config {
						pins = "gpio58";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se10_spi_cs_active {
					phandle = <0x2b7>;

					mux {
						pins = "gpio59";
						function = "qup2_se2_l3";
					};

					config {
						pins = "gpio59";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x2b8>;

					mux {
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
						function = "gpio";
					};

					config {
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x394>;

				qupv3_se11_i2c_sda_active {
					phandle = <0x2b9>;

					mux {
						pins = "gpio36";
						function = "qup2_se3_l0";
					};

					config {
						pins = "gpio36";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se11_i2c_scl_active {
					phandle = <0x2ba>;

					mux {
						pins = "gpio37";
						function = "qup2_se3_l1";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x2bb>;

					mux {
						pins = "gpio36", "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio36", "gpio37";
						drive-strength = <0x2>;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x395>;

				qupv3_se11_spi_miso_active {
					phandle = <0x2bd>;

					mux {
						pins = "gpio36";
						function = "qup2_se3_l0";
					};

					config {
						pins = "gpio36";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se11_spi_mosi_active {
					phandle = <0x2bc>;

					mux {
						pins = "gpio37";
						function = "qup2_se3_l1";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se11_spi_clk_active {
					phandle = <0x2be>;

					mux {
						pins = "gpio38";
						function = "qup2_se3_l2";
					};

					config {
						pins = "gpio38";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se11_spi_cs_active {
					phandle = <0x2bf>;

					mux {
						pins = "gpio39";
						function = "qup2_se3_l3";
					};

					config {
						pins = "gpio39";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x2c0>;

					mux {
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x396>;

				qupv3_se12_i2c_sda_active {
					phandle = <0x2c1>;

					mux {
						pins = "gpio32";
						function = "qup2_se4_l0";
					};

					config {
						pins = "gpio32";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se12_i2c_scl_active {
					phandle = <0x2c2>;

					mux {
						pins = "gpio33";
						function = "qup2_se4_l1";
					};

					config {
						pins = "gpio33";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x2c3>;

					mux {
						pins = "gpio32", "gpio33";
						function = "gpio";
					};

					config {
						pins = "gpio32", "gpio33";
						drive-strength = <0x2>;
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x397>;

				qupv3_se12_spi_miso_active {
					phandle = <0x2c5>;

					mux {
						pins = "gpio32";
						function = "qup2_se4_l0";
					};

					config {
						pins = "gpio32";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se12_spi_mosi_active {
					phandle = <0x2c4>;

					mux {
						pins = "gpio33";
						function = "qup2_se4_l1";
					};

					config {
						pins = "gpio33";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se12_spi_clk_active {
					phandle = <0x2c6>;

					mux {
						pins = "gpio34";
						function = "qup2_se4_l2";
					};

					config {
						pins = "gpio34";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se12_spi_cs_active {
					phandle = <0x2c7>;

					mux {
						pins = "gpio35";
						function = "qup2_se4_l3";
					};

					config {
						pins = "gpio35";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x2c8>;

					mux {
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x398>;

				qupv3_se13_i2c_sda_active {
					phandle = <0x2c9>;

					mux {
						pins = "gpio20";
						function = "qup2_se5_l0";
					};

					config {
						pins = "gpio20";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se13_i2c_scl_active {
					phandle = <0x2ca>;

					mux {
						pins = "gpio21";
						function = "qup2_se5_l1";
					};

					config {
						pins = "gpio21";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x2cb>;

					mux {
						pins = "gpio20", "gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio20", "gpio21";
						drive-strength = <0x2>;
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x399>;

				qupv3_se13_spi_miso_active {
					phandle = <0x2cd>;

					mux {
						pins = "gpio20";
						function = "qup2_se5_l0";
					};

					config {
						pins = "gpio20";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se13_spi_mosi_active {
					phandle = <0x2cc>;

					mux {
						pins = "gpio21";
						function = "qup2_se5_l1";
					};

					config {
						pins = "gpio21";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se13_spi_clk_active {
					phandle = <0x2ce>;

					mux {
						pins = "gpio22";
						function = "qup2_se5_l2";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se13_spi_cs_active {
					phandle = <0x2cf>;

					mux {
						pins = "gpio23";
						function = "qup2_se5_l3";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x2d0>;

					mux {
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se14_4uart_pins {
				phandle = <0x39a>;

				qupv3_se14_default_cts {
					phandle = <0x2d1>;

					mux {
						pins = "gpio40";
						function = "gpio";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se14_default_rts {
					phandle = <0x2d2>;

					mux {
						pins = "gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio41";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se14_default_tx {
					phandle = <0x2d3>;

					mux {
						pins = "gpio42";
						function = "gpio";
					};

					config {
						pins = "gpio42";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se14_default_rx {
					phandle = <0x2d4>;

					mux {
						pins = "gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio43";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se14_cts {
					phandle = <0x2d5>;

					mux {
						pins = "gpio40";
						function = "qup2_se6_l0";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se14_rts {
					phandle = <0x2d6>;

					mux {
						pins = "gpio41";
						function = "qup2_se6_l1";
					};

					config {
						pins = "gpio41";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se14_tx {
					phandle = <0x2d7>;

					mux {
						pins = "gpio42";
						function = "qup2_se6_l2";
					};

					config {
						pins = "gpio42";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se14_rx_active {
					phandle = <0x2d8>;

					mux {
						pins = "gpio43";
						function = "qup2_se6_l3";
					};

					config {
						pins = "gpio43";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se14_rx_wake {
					phandle = <0x2d9>;

					mux {
						pins = "gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio43";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x39b>;

				qupv3_se15_i2c_sda_active {
					phandle = <0x2da>;

					mux {
						pins = "gpio44";
						function = "qup2_se7_l0";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se15_i2c_scl_active {
					phandle = <0x2db>;

					mux {
						pins = "gpio45";
						function = "qup2_se7_l1";
					};

					config {
						pins = "gpio45";
						drive-strength = <0x2>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x2dc>;

					mux {
						pins = "gpio44", "gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio44", "gpio45";
						drive-strength = <0x2>;
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x39c>;

				qupv3_se15_spi_miso_active {
					phandle = <0x2de>;

					mux {
						pins = "gpio44";
						function = "qup2_se7_l0";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se15_spi_mosi_active {
					phandle = <0x2dd>;

					mux {
						pins = "gpio45";
						function = "qup2_se7_l1";
					};

					config {
						pins = "gpio45";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se15_spi_clk_active {
					phandle = <0x2df>;

					mux {
						pins = "gpio46";
						function = "qup2_se7_l2";
					};

					config {
						pins = "gpio46";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se15_spi_cs_active {
					phandle = <0x2e0>;

					mux {
						pins = "gpio47";
						function = "qup2_se7_l3";
					};

					config {
						pins = "gpio47";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x2e1>;

					mux {
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			sdc2_on {
				phandle = <0x39d>;

				clk {
					pins = "gpio62";
					function = "SDC2_CLK";
					bias-disable;
					drive-strength = <0x10>;
				};

				cmd {
					pins = "gpio51";
					function = "SDC2_CMD";
					bias-pull-up;
					drive-strength = <0xa>;
				};

				data {
					pins = "gpio63", "gpio120", "gpio48", "gpio49";
					function = "SDC2_DATA";
					bias-pull-up;
					drive-strength = <0xa>;
				};

				sd-cd {
					pins = "gpio39";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc2_off {
				phandle = <0x39e>;

				clk {
					pins = "gpio62";
					function = "gpio";
					bias-disable;
					drive-strength = <0x2>;
				};

				cmd {
					pins = "gpio51";
					function = "gpio";
					bias-pull-up;
					drive-strength = <0x2>;
				};

				data {
					pins = "gpio63", "gpio120", "gpio48", "gpio49";
					function = "gpio";
					bias-pull-up;
					drive-strength = <0x2>;
				};

				sd-cd {
					pins = "gpio39";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			usb_phy_ps {
				phandle = <0x39f>;

				usb3phy_portselect_default {
					phandle = <0x265>;

					mux {
						pins = "gpio122";
						function = "usb0_phy_ps";
					};

					config {
						pins = "gpio122";
						bias-pull-down;
						drive-strength = <0x2>;
					};
				};

				usb3phy_portselect_gpio {
					phandle = <0x3a0>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x3a1>;

					mux {
						pins = "gpio189", "gpio176";
						function = "gpio";
					};

					config {
						pins = "gpio189", "gpio176";
						drive-strength = <0x8>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x3a2>;

					mux {
						pins = "gpio189";
						function = "gpio";
					};

					config {
						pins = "gpio189";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x3a3>;

					mux {
						pins = "gpio176";
						function = "gpio";
					};

					config {
						pins = "gpio176";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x3a4>;

					mux {
						pins = "gpio189", "gpio176";
						function = "gpio";
					};

					config {
						pins = "gpio189", "gpio176";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			pcie0 {

				pcie0_perst_default {
					phandle = <0x38>;

					mux {
						pins = "gpio33";
						function = "gpio";
					};

					config {
						pins = "gpio33";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				pcie0_clkreq_default {
					phandle = <0x39>;

					mux {
						pins = "gpio118";
						function = "pcie0_clk_req_n";
					};

					config {
						pins = "gpio118";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				pcie0_wake_default {
					phandle = <0x3a>;

					mux {
						pins = "gpio81";
						function = "gpio";
					};

					config {
						pins = "gpio81";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x3b>;

					mux {
						pins = "gpio118";
						function = "gpio";
					};

					config {
						pins = "gpio118";
						drive-strength = <0x2>;
						bias-pull-up;
						input-enable;
					};
				};
			};

			cci_i2c_sda0_active {
				phandle = <0x539>;

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio70";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x2>;
					bias-pull-up;
					pins = "gpio70";
				};
			};

			cci_i2c_sda0_suspend {
				phandle = <0x53b>;

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio70";
				};

				config {
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio70";
				};
			};

			cci_i2c_scl0_active {
				phandle = <0x538>;

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio71";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x2>;
					bias-pull-up;
					pins = "gpio71";
				};
			};

			cci_i2c_scl0_suspend {
				phandle = <0x53a>;

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio71";
				};

				config {
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio71";
				};
			};

			cci_i2c_sda1_active {
				phandle = <0x53d>;

				mux {
					function = "cci_i2c_sda1";
					pins = "gpio72";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x2>;
					bias-pull-up;
					pins = "gpio72";
				};
			};

			cci_i2c_sda1_suspend {
				phandle = <0x53f>;

				mux {
					function = "cci_i2c_sda1";
					pins = "gpio72";
				};

				config {
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio72";
				};
			};

			cci_i2c_scl1_active {
				phandle = <0x53c>;

				mux {
					function = "cci_i2c_scl1";
					pins = "gpio73";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x2>;
					bias-pull-up;
					pins = "gpio73";
				};
			};

			cci_i2c_scl1_suspend {
				phandle = <0x53e>;

				mux {
					function = "cci_i2c_scl1";
					pins = "gpio73";
				};

				config {
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio73";
				};
			};

			cci_i2c_sda2_active {
				phandle = <0x541>;

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio74";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x2>;
					bias-pull-up;
					pins = "gpio74";
				};
			};

			cci_i2c_sda2_suspend {
				phandle = <0x543>;

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio74";
				};

				config {
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio74";
				};
			};

			cci_i2c_scl2_active {
				phandle = <0x540>;

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio75";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x2>;
					bias-pull-up;
					pins = "gpio75";
				};
			};

			cci_i2c_scl2_suspend {
				phandle = <0x542>;

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio75";
				};

				config {
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio75";
				};
			};

			cci_i2c_sda3_active {
				phandle = <0x545>;

				mux {
					function = "cci_i2c_sda3";
					pins = "gpio20";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x2>;
					bias-pull-up;
					pins = "gpio20";
				};
			};

			cci_i2c_sda3_suspend {
				phandle = <0x547>;

				mux {
					function = "cci_i2c_sda3";
					pins = "gpio20";
				};

				config {
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio20";
				};
			};

			cci_i2c_scl3_active {
				phandle = <0x544>;

				mux {
					function = "cci_i2c_scl3";
					pins = "gpio21";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x2>;
					bias-pull-up;
					pins = "gpio21";
				};
			};

			cci_i2c_scl3_suspend {
				phandle = <0x546>;

				mux {
					function = "cci_i2c_scl3";
					pins = "gpio21";
				};

				config {
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio21";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x563>;

				mux {
					function = "cam_mclk";
					pins = "gpio64";
				};

				config {
					drive-strength = <0x2>;
					bias-disable;
					pins = "gpio64";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x564>;

				mux {
					function = "cam_mclk";
					pins = "gpio64";
				};

				config {
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio64";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x565>;

				mux {
					function = "cam_mclk";
					pins = "gpio65";
				};

				config {
					drive-strength = <0x2>;
					bias-disable;
					pins = "gpio65";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x566>;

				mux {
					function = "cam_mclk";
					pins = "gpio65";
				};

				config {
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio65";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x567>;

				mux {
					function = "cam_mclk";
					pins = "gpio66";
				};

				config {
					drive-strength = <0x2>;
					bias-disable;
					pins = "gpio66";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x568>;

				mux {
					function = "cam_mclk";
					pins = "gpio66";
				};

				config {
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio66";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x569>;

				mux {
					function = "cam_mclk";
					pins = "gpio67";
				};

				config {
					drive-strength = <0x2>;
					bias-disable;
					pins = "gpio67";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x56a>;

				mux {
					function = "cam_mclk";
					pins = "gpio67";
				};

				config {
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio67";
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x56b>;

				mux {
					function = "cam_asc_mclk4";
					pins = "gpio68";
				};

				config {
					drive-strength = <0x2>;
					bias-disable;
					pins = "gpio68";
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x56c>;

				mux {
					function = "cam_asc_mclk4";
					pins = "gpio68";
				};

				config {
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio68";
				};
			};

			cam_sensor_active_rst0 {
				phandle = <0x56d>;

				mux {
					function = "gpio";
					pins = "gpio37";
				};

				config {
					drive-strength = <0x2>;
					bias-disable;
					pins = "gpio37";
				};
			};

			cam_sensor_suspend_rst0 {
				phandle = <0x56e>;

				mux {
					function = "gpio";
					pins = "gpio37";
				};

				config {
					output-low;
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio37";
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x56f>;

				mux {
					function = "gpio";
					pins = "gpio28";
				};

				config {
					drive-strength = <0x2>;
					bias-disable;
					pins = "gpio28";
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x570>;

				mux {
					function = "gpio";
					pins = "gpio28";
				};

				config {
					output-low;
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio28";
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x571>;

				mux {
					function = "gpio";
					pins = "gpio180";
				};

				config {
					drive-strength = <0x2>;
					bias-disable;
					pins = "gpio180";
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x572>;

				mux {
					function = "gpio";
					pins = "gpio180";
				};

				config {
					output-low;
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio180";
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x573>;

				mux {
					function = "gpio";
					pins = "gpio3";
				};

				config {
					qcom,apps;
					drive-strength = <0x2>;
					bias-disable;
					pins = "gpio3";
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x574>;

				mux {
					function = "gpio";
					pins = "gpio3";
				};

				config {
					qcom,remote;
					output-low;
					drive-strength = <0x2>;
					bias-pull-down;
					pins = "gpio3";
				};
			};
		};

		tlmm-vm-mem-access {
			compatible = "qcom,tlmm-vm-mem-access";
			qcom,master;

			tuivm {
				qcom,label = <0x8>;
				qcom,vmid = <0x2d>;
				tlmm-vm-gpio-list = <0x37 0x4d 0x0 0x37 0x4e 0x0 0x37 0xe 0x0 0x37 0x7e 0x0 0x37 0x10 0x0 0x37 0x11 0x0 0x37 0x12 0x0 0x37 0x13 0x0 0x37 0xbd 0x0 0x37 0xb0 0x0 0x37 0x2c 0x0 0x37 0x2d 0x0 0x37 0x2e 0x0 0x37 0x2f 0x0>;
			};
		};

		tlmm-vm-test {
			compatible = "qcom,tlmm-vm-test";
			qcom,master;
			tlmm-vm-gpio-list = <0x37 0x4d 0x0 0x37 0x4e 0x0 0x37 0xe 0x0 0x37 0x7e 0x0 0x37 0x10 0x0 0x37 0x11 0x0 0x37 0x12 0x0 0x37 0x13 0x0 0x37 0xbd 0x0 0x37 0xb0 0x0 0x37 0x2c 0x0 0x37 0x2d 0x0 0x37 0x2e 0x0 0x37 0x2f 0x0>;
		};

		bamdma@6c04000 {
			compatible = "qcom,bam-v1.7.0";
			reg = <0x6c04000 0x20000 0x6c8f000 0x1000>;
			reg-names = "bam", "bam_remote_mem";
			interrupts = <0x0 0xa4 0x4>;
			num-channels = <0x1f>;
			#dma-cells = <0x1>;
			qcom,controlled-remotely;
			qcom,ee = <0x1>;
			qcom,num-ees = <0x2>;
			phandle = <0x68>;
		};

		slim@6c40000 {
			compatible = "qcom,slim-ngd-v1.5.0";
			reg = <0x6c40000 0x2c000 0x6c8e000 0x1000>;
			reg-names = "ctrl", "slimbus_remote_mem";
			interrupts = <0x0 0xa3 0x4>;
			dmas = <0x68 0x3 0x68 0x4>;
			dma-names = "rx", "tx";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			status = "disabled";
			phandle = <0x3a5>;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x69>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x69 0x0 0x1000>;
			#hwlock-cells = <0x1>;
			phandle = <0x2>;
		};

		qcom,ipcc@406000 {
			compatible = "qcom,ipcc";
			reg = <0x406000 0x1000>;
			interrupts = <0x0 0xe5 0x4>;
			interrupt-controller;
			#interrupt-cells = <0x3>;
			#mbox-cells = <0x2>;
			phandle = <0x5b>;
		};

		power-controller@c300000 {
			compatible = "qcom,aoss-qmp";
			reg = <0xc300000 0x400>;
			interrupt-parent = <0x5b>;
			interrupts = <0x0 0x0 0x1>;
			mboxes = <0x5b 0x0 0x0>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
			phandle = <0x42>;
		};

		qcom,qmp-aop {
			compatible = "qcom,qmp-mbox";
			qcom,qmp = <0x42>;
			label = "aop";
			#mbox-cells = <0x1>;
			phandle = <0x3a6>;
		};

		qcom,qmp-tme {
			compatible = "qcom,qmp-mbox";
			qcom,remote-pid = <0xe>;
			mboxes = <0x5b 0x17 0x0>;
			mbox-names = "tme_qmp";
			interrupt-parent = <0x5b>;
			interrupts = <0x17 0x0 0x1>;
			label = "tme";
			qcom,early-boot;
			priority = <0x0>;
			mbox-desc-offset = <0x0>;
			#mbox-cells = <0x1>;
			phandle = <0x6a>;
		};

		qcom,tmecom-qmp-client {
			compatible = "qcom,tmecom-qmp-client";
			mboxes = <0x6a 0x0>;
			mbox-names = "tmecom";
			label = "tmecom";
			depends-on-supply = <0x6a>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupt-parent = <0x5b>;
			interrupts = <0x3 0x2 0x1>;
			mboxes = <0x5b 0x3 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x5a>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x59>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x6b>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x6c>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2e2>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x2e3>;
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupt-parent = <0x5b>;
			interrupts = <0x6 0x2 0x1>;
			mboxes = <0x5b 0x6 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x61>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x60>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2e4>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x2e5>;
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupt-parent = <0x5b>;
			interrupts = <0x2 0x2 0x1>;
			mboxes = <0x5b 0x2 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x67>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x66>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x3a7>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x3a8>;
			};

			qcom,smp2p-smem-mailbox-1-out {
				qcom,entry-name = "smem-mailbox";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x3a9>;
			};

			qcom,smp2p-smem-mailbox-1-in {
				qcom,entry-name = "smem-mailbox";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x3aa>;
			};
		};

		qcom,smp2p-wpss {
			compatible = "qcom,smp2p";
			qcom,smem = <0x269 0x268>;
			interrupt-parent = <0x5b>;
			interrupts = <0x18 0x2 0x1>;
			mboxes = <0x5b 0x18 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0xd>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x70>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x6f>;
			};
		};

		qcom,smp2p-soccp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x269 0x268>;
			interrupt-parent = <0x5b>;
			interrupts = <0x2e 0x2 0x1>;
			mboxes = <0x5b 0x2e 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x13>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x3ab>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x3ac>;
			};
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x6b 0x0>;
			interrupt-parent = <0x6c>;
			interrupts = <0x0 0x0>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x58>;
			interrupts = <0xb 0x4>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			qcom,secure-eud-en;
			qcom,eud-utmi-delay = [00 ff];
			status = "ok";
			phandle = <0x25e>;
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x6d>;
			restrict-access;
		};

		remoteproc-wpss@97000000 {
			compatible = "qcom,tuna-wpss-pas";
			reg = <0x97000000 0x10000>;
			status = "ok";
			memory-region = <0x6e>;
			firmware-name = "wcn7750/wpss.mdt";
			clocks = <0x54 0x0>;
			clock-names = "xo";
			cx-supply = <0x4b>;
			cx-uV-uA = <0x180 0x186a0>;
			mx-supply = <0x4c>;
			mx-uV-uA = <0x180 0x186a0>;
			reg-names = "cx", "mx";
			qcom,qmp = <0x42>;
			interrupts-extended = <0x1 0x0 0xc8 0x1 0x6f 0x0 0x0 0x6f 0x2 0x0 0x6f 0x1 0x0 0x6f 0x3 0x0 0x6f 0x7 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			qcom,smem-states = <0x70 0x0>;
			qcom,smem-state-names = "stop";
			phandle = <0x3ad>;

			glink-edge {
				qcom,remote-pid = <0xd>;
				transport = "smem";
				mboxes = <0x5b 0x18 0x0>;
				mbox-names = "wpss_smem";
				interrupt-parent = <0x5b>;
				interrupts = <0x18 0x0 0x1>;
				label = "wpss";
				qcom,glink-label = "wpss";

				qcom,wpss_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};
			};
		};

		qcom,qrtr-mhi-cnss {
			compatible = "qcom,qrtr-mhi";
			qcom,dev-id = <0x1107>;
			qcom,net-id = <0x1>;
			qcom,low-latency;
		};

		qfprom@221c8000 {
			compatible = "qcom,tuna-qfprom", "qcom,qfprom";
			reg = <0x221c8000 0x1000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			read-only;
			ranges;
			phandle = <0x3ae>;

			feat_conf6@0118 {
				reg = <0x118 0x4>;
				phandle = <0x71>;
			};

			gpu_speed_bin@138 {
				reg = <0x138 0x2>;
				bits = <0x0 0x9>;
				phandle = <0x3af>;
			};

			feat_conf18@0148 {
				reg = <0x148 0x4>;
				phandle = <0x72>;
			};
		};

		qfprom@0 {
			compatible = "qcom,qfprom-sys";
			nvmem-cells = <0x71 0x72>;
			nvmem-cell-names = "feat_conf6", "feat_conf18";
			phandle = <0x3b0>;
		};

		clocks {

			xo_board {
				compatible = "fixed-clock";
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				#clock-cells = <0x0>;
				phandle = <0x3b1>;
			};

			sleep_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				#clock-cells = <0x0>;
				phandle = <0x73>;
			};

			pcie_0_pipe_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "pcie_0_pipe_clk";
				#clock-cells = <0x0>;
				phandle = <0x50>;
			};

			ufs_phy_rx_symbol_0_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_rx_symbol_0_clk";
				#clock-cells = <0x0>;
				phandle = <0x76>;
			};

			ufs_phy_rx_symbol_1_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_rx_symbol_1_clk";
				#clock-cells = <0x0>;
				phandle = <0x77>;
			};

			ufs_phy_tx_symbol_0_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_tx_symbol_0_clk";
				#clock-cells = <0x0>;
				phandle = <0x78>;
			};

			usb3_phy_wrapper_gcc_usb30_pipe_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "usb3_phy_wrapper_gcc_usb30_pipe_clk";
				#clock-cells = <0x0>;
				phandle = <0x79>;
			};
		};

		clock-controller@1760000 {
			compatible = "qcom,tuna-cambistmclkcc", "syscon";
			reg = <0x1760000 0x6000>;
			reg-name = "cc_base";
			vdd_mx-supply = <0x4c>;
			clocks = <0x54 0x0 0x73 0x3d 0xb>;
			clock-names = "bi_tcxo", "sleep_clk", "iface";
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x7d>;
		};

		cpuss-sleep-stats@17800054 {
			compatible = "qcom,cpuss-sleep-stats";
			reg = <0x17800054 0x4 0x17810054 0x4 0x17820054 0x4 0x17830054 0x4 0x17840054 0x4 0x17850054 0x4 0x17860054 0x4 0x17870054 0x4 0x178a0098 0x4 0x178c0000 0x10000>;
			reg-names = "seq_lpm_cntr_cfg_cpu0", "seq_lpm_cntr_cfg_cpu1", "seq_lpm_cntr_cfg_cpu2", "seq_lpm_cntr_cfg_cpu3", "seq_lpm_cntr_cfg_cpu4", "seq_lpm_cntr_cfg_cpu5", "seq_lpm_cntr_cfg_cpu6", "seq_lpm_cntr_cfg_cpu7", "l3_seq_lpm_cntr_cfg", "apss_seq_mem_base";
			num-cpus = <0x8>;
		};

		sram@c3f0000 {
			compatible = "qcom,rpmh-stats-v4";
			reg = <0xc3f0000 0x400>;
			qcom,qmp = <0x42>;
			ss-name = "modem", "wpss", "adsp", "adsp_island", "cdsp", "apss";
		};

		qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-epss";
			reg = <0x17d91000 0x1000 0x17d92000 0x1000 0x17d93000 0x1000 0x17d94000 0x1000>;
			reg-names = "freq-domain0", "freq-domain1", "freq-domain2", "freq-domain3";
			clocks = <0x54 0x0 0x3d 0x0>;
			clock-names = "xo", "alternate";
			interrupts = <0x0 0x1e 0x4 0x0 0x1f 0x4 0x0 0x13 0x4 0x0 0x2e2 0x4>;
			interrupt-names = "dcvsh0_int", "dcvsh1_int", "dcvsh2_int", "dcvsh3_int";
			#freq-domain-cells = <0x1>;
			phandle = <0x7>;
		};

		qcom,cpufreq-hw-debug {
			compatible = "qcom,cpufreq-hw-epss-debug";
			qcom,freq-hw-domain = <0x7 0x0 0x7 0x1 0x7 0x2 0x7 0x3>;
		};

		syscon@adcd600 {
			compatible = "syscon";
			reg = <0xadcd600 0x2000>;
			phandle = <0x74>;
		};

		clock-controller@ade0000 {
			compatible = "qcom,tuna-camcc", "syscon";
			reg = <0xade0000 0x20000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x47>;
			vdd_mx-supply = <0x4c>;
			vdd_mxc-supply = <0x48>;
			clocks = <0x54 0x0 0x73 0x3d 0xb>;
			clock-names = "bi_tcxo", "sleep_clk", "iface";
			qcom,cam_crm-crmc = <0x74>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x4e>;
		};

		syscon@af27800 {
			compatible = "syscon";
			reg = <0xaf27800 0x2000>;
			phandle = <0x75>;
		};

		clock-controller@af00000 {
			compatible = "qcom,tuna-dispcc-v1", "syscon";
			reg = <0xaf00000 0x20000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x47>;
			vdd_mx-supply = <0x4c>;
			clocks = <0x54 0x0 0x54 0x1 0x73 0x3d 0x14>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "iface";
			qcom,disp_crm-crmc = <0x75>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x4f>;
		};

		clock-controller@abf0000 {
			compatible = "qcom,tuna-evacc", "syscon";
			reg = <0xabf0000 0x10000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x47>;
			vdd_mxc-supply = <0x48>;
			clocks = <0x54 0x0 0x54 0x1 0x73 0x3d 0x16>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "iface";
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x7e>;
		};

		clock-controller@100000 {
			compatible = "qcom,tuna-gcc-v1", "syscon";
			reg = <0x100000 0x1f4200>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x4b>;
			vdd_mx-supply = <0x4c>;
			clocks = <0x54 0x0 0x50 0x73 0x76 0x77 0x78 0x79>;
			clock-names = "bi_tcxo", "pcie_0_pipe_clk", "sleep_clk", "ufs_phy_rx_symbol_0_clk", "ufs_phy_rx_symbol_1_clk", "ufs_phy_tx_symbol_0_clk", "usb3_phy_wrapper_gcc_usb30_pipe_clk";
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x3d>;
		};

		clock-controller@3d90000 {
			compatible = "qcom,tuna-gpucc", "syscon";
			reg = <0x3d90000 0x9800>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x4b>;
			vdd_mx-supply = <0x4c>;
			clocks = <0x54 0x0 0x3d 0x23 0x3d 0x24>;
			clock-names = "bi_tcxo", "gpll0_out_main", "gpll0_out_main_div";
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			#power-domain-cells = <0x1>;
			phandle = <0x26>;
		};

		clock-controller@3d68024 {
			compatible = "qcom,tuna-gx_clkctl";
			reg = <0x3d68024 0x8>;
			reg-name = "cc_base";
			power-domains = <0x26 0x0>;
			vdd_gx-supply = <0x7a>;
			#power-domain-cells = <0x1>;
			phandle = <0x82>;
		};

		clock-controller@1fbf000 {
			compatible = "qcom,tuna-tcsrcc", "syscon";
			reg = <0x1fbf000 0x14>;
			reg-name = "cc_base";
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x96>;
		};

		clock-controller@aaf0000 {
			compatible = "qcom,tuna-videocc", "syscon";
			reg = <0xaaf0000 0x10000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x47>;
			vdd_mxc-supply = <0x48>;
			vdd_mm_mxc_voter-supply = <0x7b>;
			clocks = <0x54 0x0 0x54 0x1 0x73 0x3d 0x8d>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "iface";
			#power-domain-cells = <0x1>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x80>;
		};

		syscon@17a80000 {
			compatible = "syscon";
			reg = <0x17a80000 0x31000>;
			phandle = <0x7c>;
		};

		syscon@240ba000 {
			compatible = "syscon";
			reg = <0x240ba000 0x54>;
			phandle = <0x81>;
		};

		syscon@3d64000 {
			compatible = "syscon";
			reg = <0x3d64000 0x6000>;
			phandle = <0x7f>;
		};

		clock-controller@0 {
			compatible = "qcom,tuna-debugcc";
			qcom,apsscc = <0x7c>;
			qcom,cambistmclkcc = <0x7d>;
			qcom,camcc = <0x4e>;
			qcom,dispcc = <0x4f>;
			qcom,evacc = <0x7e>;
			qcom,gcc = <0x3d>;
			qcom,gpucc = <0x26>;
			qcom,gxclkctl = <0x7f>;
			qcom,videocc = <0x80>;
			qcom,mccc = <0x81>;
			clocks = <0x54 0x0 0x7d 0x0 0x4e 0x0 0x4f 0x0 0x7e 0x0 0x3d 0x0 0x26 0x0 0x82 0x0 0x80 0x0>;
			clock-names = "xo_clk_src", "cambistmclkcc", "camcc", "dispcc", "evacc", "gcc", "gpucc", "gxclkctl", "videocc";
			#clock-cells = <0x1>;
			phandle = <0x3b2>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			reg = <0x1fc0000 0x30000>;
			phandle = <0x3>;
		};

		qcom,msm-imem@14680000 {
			compatible = "qcom,msm-imem";
			reg = <0x14680000 0x1000>;
			ranges = <0x0 0x14680000 0x1000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			pil@94c {
				compatible = "qcom,pil-reloc-info";
				reg = <0x94c 0xc8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x4>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			modem_dsm@c98 {
				compatible = "qcom,msm-imem-mss-dsm";
				reg = <0xc98 0x10>;
			};

			sys_dbg@af8 {
				compatible = "qcom,msm-imem-gpu-dump-skip";
				reg = <0xb0c 0x4>;
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x0>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x2>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x1>;
				qcom,allocate-on-request;
				label = "modem";
			};

			qcom,client_ims_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x100000>;
				qcom,client-id = <0x7>;
				qcom,allocate-on-request;
				qcom,shared;
				label = "modem";
			};

			qcom,client_ims_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x100000>;
				qcom,client-id = <0x8>;
				qcom,allocate-on-request;
				qcom,shared;
				label = "modem";
			};
		};

		google,debug-kinfo {
			compatible = "google,debug-kinfo";
			memory-region = <0x83>;
		};

		mini_dump_mode {
			compatible = "qcom,minidump";
			status = "ok";
		};

		va_mini_dump {
			compatible = "qcom,va-minidump";
			memory-region = <0x84>;
			status = "ok";
		};

		qcom,mpm2-sleep-counter@c221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qti,smmu-proxy {
			compatible = "smmu-proxy-sender";
		};

		bcm_voter@0 {
			compatible = "qcom,bcm-voter";
			qcom,crm-name = "pcie_crm";
			qcom,crm-client-idx = <0x0>;
			qcom,crm-pwr-states = <0x5>;
			phandle = <0x86>;
		};

		bcm_voter@1 {
			compatible = "qcom,bcm-voter";
			qcom,crm-name = "disp_crm";
			qcom,crm-client-idx = <0x0>;
			qcom,crm-pwr-states = <0x2>;
			phandle = <0x8a>;
		};

		bcm_voter@2 {
			compatible = "qcom,bcm-voter";
			qcom,crm-name = "disp_crm";
			qcom,crm-client-idx = <0x1>;
			qcom,crm-pwr-states = <0x2>;
			phandle = <0x8b>;
		};

		bcm_voter@3 {
			compatible = "qcom,bcm-voter";
			qcom,crm-name = "disp_crm";
			qcom,crm-client-idx = <0x2>;
			qcom,crm-pwr-states = <0x2>;
			phandle = <0x8c>;
		};

		bcm_voter@4 {
			compatible = "qcom,bcm-voter";
			qcom,crm-name = "disp_crm";
			qcom,crm-client-idx = <0x3>;
			qcom,crm-pwr-states = <0x2>;
			phandle = <0x8d>;
		};

		bcm_voter@5 {
			compatible = "qcom,bcm-voter";
			qcom,crm-name = "disp_crm";
			qcom,crm-client-idx = <0x4>;
			qcom,crm-pwr-states = <0x2>;
			phandle = <0x8e>;
		};

		bcm_voter@6 {
			compatible = "qcom,bcm-voter";
			qcom,crm-name = "disp_crm";
			qcom,crm-client-idx = <0x5>;
			qcom,crm-pwr-states = <0x2>;
			phandle = <0x8f>;
		};

		bcm_voter@7 {
			compatible = "qcom,bcm-voter";
			qcom,crm-name = "disp_crm";
			qcom,crm-sw-client;
			qcom,crm-client-idx = <0x0>;
			qcom,crm-pwr-states = <0x1>;
			phandle = <0x90>;
		};

		interconnect@0 {
			compatible = "qcom,tuna-clk_virt";
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos", "pcie_crm_hw_0";
			qcom,bcm-voters = <0x85 0x86>;
			phandle = <0x26a>;
		};

		interconnect@1 {
			compatible = "qcom,tuna-mc_virt";
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos", "cam_ife_0", "cam_ife_1", "cam_ife_2", "pcie_crm_hw_0", "disp_crm_hw_0", "disp_crm_hw_1", "disp_crm_hw_2", "disp_crm_hw_3", "disp_crm_hw_4", "disp_crm_hw_5", "disp_crm_sw_0";
			qcom,bcm-voters = <0x85 0x87 0x88 0x89 0x86 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90>;
			phandle = <0x28>;
		};

		interconnect@1600000 {
			compatible = "qcom,tuna-cnoc_cfg";
			reg = <0x1600000 0x9200>;
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x85>;
			phandle = <0x94>;
		};

		interconnect@1500000 {
			compatible = "qcom,tuna-cnoc_main";
			reg = <0x1500000 0x16080>;
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x85>;
			phandle = <0x3b3>;
		};

		interconnect@1680000 {
			compatible = "qcom,tuna-system_noc";
			reg = <0x1680000 0x1d080>;
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x85>;
			phandle = <0x29>;
		};

		interconnect@16c0000 {
			compatible = "qcom,tuna-pcie_anoc";
			reg = <0x16c0000 0x11400>;
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos", "pcie_crm_hw_0";
			qcom,bcm-voters = <0x85 0x86>;
			clocks = <0x3d 0x6 0x3d 0xf>;
			phandle = <0x2d>;
		};

		interconnect@16e0000 {
			compatible = "qcom,tuna-aggre1_noc";
			reg = <0x16e0000 0x16400>;
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x85>;
			clocks = <0x3d 0x8>;
			phandle = <0x93>;
		};

		interconnect@1700000 {
			compatible = "qcom,tuna-aggre2_noc";
			reg = <0x1700000 0x1f400>;
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x85>;
			clocks = <0x54 0xc>;
			phandle = <0x55>;
		};

		interconnect@1780000 {
			compatible = "qcom,tuna-mmss_noc";
			reg = <0x1780000 0x7d800>;
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos", "cam_ife_0", "cam_ife_1", "cam_ife_2", "disp_crm_hw_0", "disp_crm_hw_1", "disp_crm_hw_2", "disp_crm_hw_3", "disp_crm_hw_4", "disp_crm_hw_5", "disp_crm_sw_0";
			qcom,bcm-voters = <0x85 0x87 0x88 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90>;
			phandle = <0x2a>;
		};

		interconnect@24100000 {
			compatible = "qcom,tuna-gem_noc";
			reg = <0x24100000 0x14d080>;
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos", "cam_ife_0", "cam_ife_1", "cam_ife_2", "pcie_crm_hw_0", "disp_crm_hw_0", "disp_crm_hw_1", "disp_crm_hw_2", "disp_crm_hw_3", "disp_crm_hw_4", "disp_crm_hw_5", "disp_crm_sw_0";
			qcom,bcm-voters = <0x85 0x87 0x88 0x89 0x86 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90>;
			phandle = <0x27>;
		};

		interconnect@320c0000 {
			compatible = "qcom,tuna-nsp_noc";
			reg = <0x320c0000 0xe080>;
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x85>;
			phandle = <0x2b>;
		};

		interconnect@7e40000 {
			compatible = "qcom,tuna-lpass_ag_noc";
			reg = <0x7e40000 0xe080>;
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x85>;
			phandle = <0x3b4>;
		};

		interconnect@7400000 {
			compatible = "qcom,tuna-lpass_lpiaon_noc";
			reg = <0x7400000 0x19080>;
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x85>;
			phandle = <0x3b5>;
		};

		interconnect@7420000 {
			compatible = "qcom,tuna-lpass_lpicx_noc";
			reg = <0x7420000 0x44080>;
			#interconnect-cells = <0x1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x85>;
			phandle = <0x2c>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x0 0x400000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x1>;
		};

		sdhc2-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x95>;

			opp-100000000 {
				opp-hz = <0x0 0x5f5e100>;
				opp-peak-kBps = <0x27100 0x186a0>;
				opp-avg-kBps = <0xc350 0x0>;
			};

			opp-202000000 {
				opp-hz = <0x0 0xc0a4680>;
				opp-peak-kBps = <0x30d40 0x1d4c0>;
				opp-avg-kBps = <0x19640 0x0>;
			};
		};

		sdhc_2_dma_resv_region {
			iommu-addresses = <0x91 0x0 0x40000000 0x91 0x50000000 0xb0000000>;
			phandle = <0x92>;
		};

		sdhci@8804000 {
			status = "disabled";
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc";
			interrupts = <0x0 0xcf 0x4 0x0 0xdf 0x4>;
			interrupt-names = "hc_irq", "pwr_irq";
			bus-width = <0x4>;
			no-sdio;
			no-mmc;
			qcom,restore-after-cx-collapse;
			clocks = <0x3d 0x6f 0x3d 0x70>;
			clock-names = "iface", "core";
			qcom,dll-hsr-list = <0x7442c 0x0 0x10 0x90106c0 0x80040868>;
			iommus = <0x2f 0x140 0x0>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			memory-region = <0x92>;
			interconnects = <0x93 0x30 0x28 0x200 0x27 0x2 0x94 0x216>;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			operating-points-v2 = <0x95>;
			resets = <0x3d 0x12>;
			reset-names = "core_reset";
			phandle = <0x91>;

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0xf>;
				vote = <0x2c>;
			};
		};

		ufsphy_mem@1d80000 {
			reg = <0x1d80000 0x2000>;
			reg-names = "phy_mem";
			#phy-cells = <0x0>;
			lanes-per-direction = <0x2>;
			clock-names = "ref_clk_src", "ref_aux_clk", "qref_clk", "rx_sym0_mux_clk", "rx_sym1_mux_clk", "tx_sym0_mux_clk", "rx_sym0_phy_clk", "rx_sym1_phy_clk", "tx_sym0_phy_clk";
			clocks = <0x54 0x1b 0x3d 0x77 0x96 0x1 0x3d 0x7a 0x3d 0x7c 0x3d 0x7e 0x76 0x77 0x78>;
			resets = <0x97 0x0>;
			status = "disabled";
			phandle = <0x98>;
		};

		shared_ice {
			phandle = <0x9a>;

			alg1 {
				alg-name = "alg1";
				rx-alloc-percent = <0x3c>;
				status = "disabled";
			};

			alg2 {
				alg-name = "alg2";
				status = "disabled";
			};

			alg3 {
				alg-name = "alg3";
				num-core = <0x1c 0x1c 0xf 0xd>;
				status = "ok";
			};
		};

		ufshc_dma_resv_region {
			iommu-addresses = <0x97 0x0 0x1000>;
			phandle = <0x99>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d88000 0x18000 0x1da5000 0x2000 0x1da4000 0x10>;
			reg-names = "ufs_mem", "ice", "mcq_sqd", "mcq_vs";
			interrupts = <0x0 0x109 0x4>;
			phys = <0x98>;
			phy-names = "ufsphy";
			#reset-cells = <0x1>;
			qcom,ice-use-hwkm;
			qcom,prime-mask = <0x80>;
			qcom,silver-mask = <0xf>;
			qcom,cluster-mask = <0x3 0x1c 0x60 0x80>;
			qcom,esi-affinity-mask = <0x6 0x5 0x7 0x7 0x5 0x6 0x5 0x7>;
			lanes-per-direction = <0x2>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x3d 0x73 0x3d 0x7 0x3d 0x72 0x3d 0x7f 0x3d 0x75 0x54 0x4 0x3d 0x7d 0x3d 0x79 0x3d 0x7b>;
			freq-table-hz = <0x5f5e100 0x18054ac0 0x0 0x0 0x0 0x0 0x5f5e100 0x18054ac0 0x5f5e100 0x18054ac0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interconnects = <0x93 0x31 0x28 0x200 0x27 0x2 0x94 0x21b>;
			interconnect-names = "ufs-ddr", "cpu-ufs";
			depends-on-supply = <0x2f>;
			iommus = <0x2f 0x60 0x0>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-msi-size = <0x1000>;
			memory-region = <0x99>;
			shared-ice-cfg = <0x9a>;
			dma-coherent;
			qcom,bypass-pbl-rst-wa;
			qcom,max-cpus = <0x8>;
			msi-parent = <0x36 0x60>;
			reset-gpios = <0x37 0xbf 0x1>;
			resets = <0x3d 0x13>;
			reset-names = "rst";
			status = "disabled";
			phandle = <0x97>;

			qos0 {
				mask = <0xfc>;
				vote = <0x2c>;
				perf;
				cpu_freq_vote = <0x2 0x5 0x7>;
			};

			qos1 {
				mask = <0x3>;
				vote = <0x2c>;
				cpu_freq_vote = <0x0>;
			};
		};

		tz-log@14680720 {
			compatible = "qcom,tz-log";
			reg = <0x14680720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			tmecrashdump-address-offset = <0x81ca0000>;
			phandle = <0x3b6>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x28000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0x110 0x4>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,offload-ops-support;
			qcom,bam-pipe-offload-cpb-hlos = <0x1>;
			qcom,bam-pipe-offload-hlos-cpb = <0x3>;
			qcom,bam-pipe-offload-hlos-cpb-1 = <0x8>;
			qcom,bam-pipe-offload-hlos-hlos = <0x4>;
			qcom,bam-pipe-offload-hlos-hlos-1 = <0x9>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x0>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			qcom,no-clk-gating;
			interconnect-names = "data_path";
			interconnects = <0x55 0x26 0x28 0x200>;
			iommus = <0x2f 0x480 0x0 0x2f 0x481 0x0>;
			qcom,iommu-dma = "atomic";
			dma-coherent;
			phandle = <0x3b7>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x2f 0x481 0x0>;
				dma-coherent;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x2f 0x483 0x0>;
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
				dma-noncoherent;
			};
		};

		rng@10c3000 {
			compatible = "qcom,trng";
			reg = <0x10c3000 0x1000>;
			phandle = <0x3b8>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x7 0x4>;
			phandle = <0x3b9>;
		};

		qcom,spmi@c42d000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc42d000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4c0000 0x10000>;
			reg-names = "cnfg", "core", "chnls", "obsrvr", "intr";
			interrupts-extended = <0x58 0x1 0x4>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <0x4>;
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			qcom,bus-id = <0x0>;
			phandle = <0x9f>;

			qcom,pmk8550@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				sdam@7000 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7000>;
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					phandle = <0x3ba>;

					sm1510_present@5d {
						reg = <0x5d 0x1>;
						bits = <0x5 0x5>;
						phandle = <0x3bb>;
					};

					ocp-log@76 {
						reg = <0x76 0x6>;
						phandle = <0x3bc>;
					};
				};

				sdam@7100 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7100>;
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					phandle = <0x3bd>;

					restart@48 {
						reg = <0x48 0x1>;
						bits = <0x1 0x7>;
						phandle = <0x2e8>;
					};

					wr_thermal-flag@58 {
						reg = <0x58 0x1>;
						phandle = <0x3be>;
					};

					alarm-log@76 {
						reg = <0x76 0x6>;
						phandle = <0x3bf>;
					};

					fmd-set@9a {
						reg = <0x9a 0x1>;
						phandle = <0x3c0>;
					};

					fmd-cont-after-pon@9c {
						reg = <0x9c 0x1>;
						phandle = <0x3c1>;
					};

					fmd-chg-pon@9f {
						reg = <0x9f 0x1>;
						phandle = <0x3c2>;
					};

					fmd-cnt2-stop@a2 {
						reg = <0xa2 0x1>;
						phandle = <0x3c3>;
					};
				};

				sdam@7400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7400>;
					phandle = <0x2e9>;
				};

				sdam@7500 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7500>;
					phandle = <0x2ea>;
				};

				sdam@7c00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7c00>;
					phandle = <0x3c4>;
				};

				sdam@7d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7d00>;
					phandle = <0x3c5>;
				};

				sdam@8400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8400>;
					phandle = <0x9d>;
				};

				sdam@8500 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8500>;
					phandle = <0x9e>;
				};

				sdam@9800 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9800>;
					phandle = <0x3c6>;
				};

				sdam@9a00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9a00>;
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					phandle = <0x3c7>;

					sqm-timer@b8 {
						reg = <0xb8 0x2>;
						phandle = <0x3c8>;
					};
				};

				sdam@9d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9d00>;
					phandle = <0x3c9>;
				};

				sdam@b600 {
					compatible = "qcom,spmi-sdam";
					reg = <0xb600>;
					phandle = <0x3ca>;

					usb-mode@50 {
						reg = <0x50 0x1>;
						phandle = <0x3cb>;
					};
				};

				pon_hlos@1300 {
					compatible = "qcom,pm8998-pon";
					reg = <0x1300 0x800>;
					reg-names = "pon_hlos", "pon_pbs";

					pwrkey {
						compatible = "qcom,pmk8350-pwrkey";
						interrupts = <0x0 0x13 0x7 0x3>;
						linux,code = <0x74>;
					};

					resin {
						compatible = "qcom,pmk8350-resin";
						interrupts = <0x0 0x13 0x6 0x3>;
						linux,code = <0x72>;
					};

					pwrkey-bark {
						compatible = "qcom,pmk8350-pwrkey-bark";
						interrupts = <0x0 0x13 0x0 0x3>;
						linux,code = <0x74>;
					};

					pwrkey-resin-bark {
						compatible = "qcom,pmk8350-pwrkey-resin-bark";
						interrupts = <0x0 0x13 0x2 0x3>;
						linux,code = <0x74>;
					};
				};

				pinctrl@b800 {
					compatible = "qcom,pmk8550-gpio";
					reg = <0xb800>;
					gpio-controller;
					#gpio-cells = <0x2>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					pinctrl-0 = <0x9b>;
					pinctrl-names = "default";
					phandle = <0x3cc>;

					alt_sleep_clk {

						alt_sleep_clk_default {
							pins = "gpio3";
							function = "func1";
							input-disable;
							output-enable;
							bias-disable;
							power-source = <0x0>;
							phandle = <0x9b>;
						};
					};
				};

				rtc@6100 {
					compatible = "qcom,pmk8350-rtc";
					reg = <0x6100 0x6200>;
					reg-names = "rtc", "alarm";
					interrupts = <0x0 0x62 0x1 0x1>;
					phandle = <0x3cd>;
				};

				pmk8550-pwm {
					compatible = "qcom,pmk8550-pwm";
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#pwm-cells = <0x2>;
				};

				vadc@9000 {
					compatible = "qcom,spmi-adc5-gen3";
					reg = <0x9000 0x9100>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupt-names = "adc-sdam0", "adc-sdam1";
					interrupts = <0x0 0x90 0x1 0x1 0x0 0x91 0x1 0x1>;
					#thermal-sensor-cells = <0x1>;
					#io-channel-cells = <0x1>;
					io-channel-ranges;
					phandle = <0x9c>;

					pmk8550_offset_ref {
						reg = <0x0>;
						label = "pmk8550_offset_ref";
						qcom,pre-scaling = <0x1 0x1>;
					};

					pmk8550_vref_1p25 {
						reg = <0x1>;
						label = "pmk8550_vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
					};

					pmk8550_die_temp {
						reg = <0x3>;
						label = "pmk8550_die_temp";
						qcom,pre-scaling = <0x1 0x1>;
					};

					pmxr2230_offset_ref {
						reg = <0x100>;
						label = "pmxr2230_offset_ref";
						qcom,pre-scaling = <0x1 0x1>;
					};

					pmxr2230_vref_1p25 {
						reg = <0x101>;
						label = "pmxr2230_vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
					};

					pmxr2230_die_temp {
						reg = <0x103>;
						label = "pmxr2230_die_temp";
						qcom,pre-scaling = <0x1 0x1>;
					};

					pmxr2230_vph_pwr {
						reg = <0x18e>;
						label = "pmxr2230_vph_pwr";
						qcom,pre-scaling = <0x1 0x3>;
					};

					pmk8550_sys_therm_0 {
						reg = <0x44>;
						label = "pmk8550_sys_therm_0";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,adc-tm-type = <0x1>;
					};

					pm8550vs_d_die_temp {
						reg = <0x303>;
						label = "pm8550vs_d_die_temp";
						qcom,pre-scaling = <0x1 0x1>;
					};

					pm8550vs_g_die_temp {
						reg = <0x603>;
						label = "pm8550vs_g_die_temp";
						qcom,pre-scaling = <0x1 0x1>;
					};

					pm8550ve_f_die_temp {
						reg = <0x503>;
						label = "pm8550ve_f_die_temp";
						qcom,pre-scaling = <0x1 0x1>;
						phandle = <0x3ce>;
					};
				};
			};

			qcom,pmxr2230@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				pmxr2230-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x1 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					io-channels = <0x9c 0x103>;
					io-channel-names = "thermal";
					phandle = <0xa0>;
				};

				pinctrl@8800 {
					compatible = "qcom,pmxr2230-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x2>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					phandle = <0x2e7>;

					key_vol_up {

						key_vol_up_default {
							pins = "gpio6";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x1>;
							phandle = <0x2e6>;
						};
					};
				};

				led-controller {
					compatible = "qcom,pm8350c-pwm";
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#pwm-cells = <0x2>;
					nvmem = <0x9d 0x9e>;
					nvmem-names = "lpg_chan_sdam", "lut_sdam";

					led@1 {
						reg = <0x1>;
						color = <0x1>;
						label = "red";
					};

					led@2 {
						reg = <0x2>;
						color = <0x2>;
						label = "green";
					};

					led@3 {
						reg = <0x3>;
						color = <0x3>;
						label = "blue";
					};
				};

				qcom,flash_led@ee00 {
					compatible = "qcom,qti-pm8350c-flash-led";
					reg = <0xee00>;
					interrupts = <0x1 0xee 0x0 0x1 0x1 0xee 0x3 0x1 0x1 0xee 0x4 0x1>;
					interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
					qcom,thermal-derate-current = <0xc8 0x1f4>;
					status = "ok";
					phandle = <0x3cf>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x0>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x3d0>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x1>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x3d1>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <0x2>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x3d2>;
					};

					qcom,flash_3 {
						label = "flash";
						qcom,led-name = "led:flash_3";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash3_trigger";
						qcom,id = <0x3>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x3d3>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x0>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x3d4>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x1>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x3d5>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <0x2>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x3d6>;
					};

					qcom,torch_3 {
						label = "torch";
						qcom,led-name = "led:torch_3";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch3_trigger";
						qcom,id = <0x3>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x3d7>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,default-led-trigger = "switch0_trigger";
						qcom,led-mask = <0x9>;
						qcom,symmetry-en;
						phandle = <0x3d8>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,default-led-trigger = "switch1_trigger";
						qcom,led-mask = <0x6>;
						qcom,symmetry-en;
						phandle = <0x3d9>;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,default-led-trigger = "switch2_trigger";
						qcom,led-mask = <0xf>;
						qcom,symmetry-en;
						phandle = <0x3da>;
					};
				};

				bcl@4700 {
					compatible = "qcom,pm8550-bcl-v5";
					reg = <0x4700 0x100>;
					interrupts = <0x1 0x47 0x0 0x0 0x1 0x47 0x1 0x0 0x1 0x47 0x2 0x0>;
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					qcom,pmic7-threshold;
					#thermal-sensor-cells = <0x1>;
					phandle = <0xa4>;
				};
			};

			qcom,pm8550vs@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x2 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "disabled";
				phandle = <0x3db>;

				pm8550vs-c-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x2 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					phandle = <0xac>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550vs-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x2>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					phandle = <0x3dc>;
				};
			};

			qcom,pm8550vs@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x3 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "ok";
				phandle = <0x3dd>;

				pm8550vs-d-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x3 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					io-channels = <0x9c 0x303>;
					io-channel-names = "thermal";
					phandle = <0xad>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550vs-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x2>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					phandle = <0x3de>;
				};
			};

			qcom,pm8550vs@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x4 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "disabled";
				phandle = <0x3df>;

				pm8550vs-e-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x4 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					phandle = <0xb0>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550vs-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x2>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					phandle = <0x3e0>;
				};
			};

			qcom,pm8550vs@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x5 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "disabled";
				phandle = <0x3e1>;

				pm8550vs-f-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x5 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					phandle = <0xb1>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550vs-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x2>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					phandle = <0x3e2>;
				};
			};

			qcom,pm8550vs@6 {
				compatible = "qcom,spmi-pmic";
				reg = <0x6 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "ok";
				phandle = <0x3e3>;

				pm8550vs-g-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x6 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					io-channels = <0x9c 0x603>;
					io-channel-names = "thermal";
					phandle = <0xb3>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550vs-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x2>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					phandle = <0x3e4>;
				};
			};

			qcom,pm8550vs@9 {
				compatible = "qcom,spmi-pmic";
				reg = <0x9 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "disabled";
				phandle = <0x3e5>;

				pm8550vs-j-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x9 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					phandle = <0xb5>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550vs-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x2>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					phandle = <0x3e6>;
				};
			};

			qcom,pmr735d@a {
				compatible = "qcom,spmi-pmic";
				reg = <0xa 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				pmr735d-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0xa 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					phandle = <0xb6>;
				};

				pinctrl@8800 {
					compatible = "qcom,pmr735d-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x2>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					phandle = <0x3e7>;
				};
			};

			qcom,pm8550ve@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x3 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "disabled";
				phandle = <0x3e8>;

				pm8550ve-d-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x3 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					phandle = <0xb7>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550ve-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x2>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					phandle = <0x3e9>;
				};
			};

			qcom,pm8550ve@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x5 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "ok";
				phandle = <0x3ea>;

				pm8550ve-f-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x5 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					io-channels = <0x9c 0x503>;
					io-channel-names = "thermal";
					phandle = <0xb8>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550ve-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x2>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					phandle = <0x3eb>;
				};
			};

			qcom,pm8550ve@6 {
				compatible = "qcom,spmi-pmic";
				reg = <0x6 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "disabled";
				phandle = <0x3ec>;

				pm8550ve-g-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x6 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					phandle = <0xb9>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550ve-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x2>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					phandle = <0x3ed>;
				};
			};

			qcom,pm8550ve@8 {
				compatible = "qcom,spmi-pmic";
				reg = <0x8 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "disabled";
				phandle = <0x3ee>;

				pm8550ve-i-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x8 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					phandle = <0xba>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550ve-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x2>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					phandle = <0x3ef>;
				};
			};

			qcom,pm8010@c {
				compatible = "qcom,spmi-pmic";
				reg = <0xc 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				phandle = <0x3f0>;

				pm8010m-temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400>;
					interrupts = <0xc 0x24 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					phandle = <0xbb>;
				};
			};

			qcom,pm8010@d {
				compatible = "qcom,spmi-pmic";
				reg = <0xd 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				phandle = <0x3f1>;

				pm8010n-temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400>;
					interrupts = <0xd 0x24 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					phandle = <0xbc>;
				};
			};
		};

		qcom,spmi@c432000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc432000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4d0000 0x10000>;
			reg-names = "cnfg", "core", "chnls", "obsrvr", "intr";
			interrupts-extended = <0x58 0x3 0x4>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <0x4>;
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			qcom,bus-id = <0x1>;
			depends-on-supply = <0x9f>;
			status = "disabled";
			phandle = <0x118>;
		};

		qcom,spmi-debug@10b14000 {
			compatible = "qcom,spmi-pmic-arb-debug";
			reg = <0x10b14000 0x60 0x221c8784 0x4>;
			reg-names = "core", "fuse";
			clocks = <0x42>;
			clock-names = "core_clk";
			qcom,fuse-enable-bit = <0x12>;
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			depends-on-supply = <0x9f>;
			phandle = <0x3f2>;

			pmk8550@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};

			pmxr2230@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};

			pm8550vs@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x3 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};

			pm8550ve@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x5 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};

			pm8550vs@6 {
				compatible = "qcom,spmi-pmic";
				reg = <0x6 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};

			pmg1110@8 {
				compatible = "qcom,spmi-pmic";
				reg = <0x8 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
				status = "disabled";
			};

			pmg1110@9 {
				compatible = "qcom,spmi-pmic";
				reg = <0x9 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
				status = "disabled";
			};

			pmr735d@a {
				compatible = "qcom,spmi-pmic";
				reg = <0xa 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};

			pm8010@c {
				compatible = "qcom,spmi-pmic";
				reg = <0xc 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};

			pm8010@d {
				compatible = "qcom,spmi-pmic";
				reg = <0xd 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};
		};

		thermal-zones {
			phandle = <0x3f3>;

			pmxr2230_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa0>;
				phandle = <0x3f4>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0xa1>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x3f5>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
						phandle = <0x3f6>;
					};
				};

				cooling-maps {

					pmxr2230_apc1 {
						trip = <0xa1>;
						cooling-device = <0xa2 0x1 0x1>;
					};

					pmxr2230_apc0 {
						trip = <0xa1>;
						cooling-device = <0xa3 0x1 0x1>;
					};
				};
			};

			pmxr2230-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-sensors = <0xa4 0x5>;

				trips {

					bcl-lvl0 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0xa5>;
					};
				};

				cooling-maps {

					lbat_0_nr_scg {
						trip = <0xa5>;
						cooling-device = <0xa6 0x3 0x3>;
					};

					lbat_0_nr {
						trip = <0xa5>;
						cooling-device = <0xa7 0x6 0x6>;
					};

					lbat_0_mdm_lte {
						trip = <0xa5>;
						cooling-device = <0xa8 0x8 0x8>;
					};

					lbat_gpu0 {
						trip = <0xa5>;
						cooling-device = <0xa9 0x2 0x2>;
					};
				};
			};

			pmxr2230-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-sensors = <0xa4 0x6>;

				trips {

					bcl-lvl1 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0xaa>;
					};
				};

				cooling-maps {

					lbat_1_nr_scg {
						trip = <0xaa>;
						cooling-device = <0xa6 0xa 0xa>;
					};

					lbat_1_nr {
						trip = <0xaa>;
						cooling-device = <0xa7 0x9 0x9>;
					};

					lbat_1_mdm_lte {
						trip = <0xaa>;
						cooling-device = <0xa8 0xa 0xa>;
					};

					lbat_gpu1 {
						trip = <0xaa>;
						cooling-device = <0xa9 0x3 0x3>;
					};
				};
			};

			pmxr2230-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-sensors = <0xa4 0x7>;

				trips {

					bcl-lvl2 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0xab>;
					};
				};

				cooling-maps {

					lbat_gpu2 {
						trip = <0xab>;
						cooling-device = <0xa9 0x7 0x7>;
					};
				};
			};

			pm8550vs_c_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xac>;
				status = "disabled";
				phandle = <0x3f7>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x3f8>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "hot";
						phandle = <0x3f9>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
						phandle = <0x3fa>;
					};
				};
			};

			pm8550vs_d_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xad>;
				status = "ok";
				phandle = <0x3fb>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0xae>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "hot";
						phandle = <0x3fc>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
						phandle = <0x3fd>;
					};
				};

				cooling-maps {

					pm8550vs_d_cdsp {
						trip = <0xae>;
						cooling-device = <0xaf 0x5 0xffffffff>;
					};

					pm8550vs_d_lte {
						trip = <0xae>;
						cooling-device = <0xa8 0xff 0xff>;
					};

					pm8550vs_d_nr {
						trip = <0xae>;
						cooling-device = <0xa6 0xff 0xff>;
					};
				};
			};

			pm8550vs_e_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xb0>;
				status = "disabled";
				phandle = <0x3fe>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x3ff>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "hot";
						phandle = <0x400>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
						phandle = <0x401>;
					};
				};
			};

			pm8550vs_f_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xb1>;
				status = "disabled";
				phandle = <0x402>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0xb2>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "hot";
						phandle = <0x403>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
						phandle = <0x404>;
					};
				};

				cooling-maps {

					pm8550vs_f_gpu {
						trip = <0xb2>;
						cooling-device = <0xa9 0x7 0xffffffff>;
					};
				};
			};

			pm8550vs_g_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xb3>;
				status = "ok";
				phandle = <0x405>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0xb4>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "hot";
						phandle = <0x406>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
						phandle = <0x407>;
					};
				};

				cooling-maps {

					pm8550vs_g_apc1 {
						trip = <0xb4>;
						cooling-device = <0xa2 0x1 0x1>;
					};

					pm8550vs_g_apc0 {
						trip = <0xb4>;
						cooling-device = <0xa3 0x1 0x1>;
					};
				};
			};

			pm8550vs_j_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xb5>;
				status = "disabled";
				phandle = <0x408>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x409>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "hot";
						phandle = <0x40a>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
						phandle = <0x40b>;
					};
				};
			};

			pmr735d_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xb6>;
				phandle = <0x40c>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x40d>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "hot";
						phandle = <0x40e>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
						phandle = <0x40f>;
					};
				};
			};

			pm8550ve_d_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xb7>;
				status = "disabled";
				phandle = <0x410>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x411>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "hot";
						phandle = <0x412>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
						phandle = <0x413>;
					};
				};
			};

			pm8550ve_f_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xb8>;
				status = "ok";
				phandle = <0x414>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x415>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "hot";
						phandle = <0x416>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
						phandle = <0x417>;
					};
				};
			};

			pm8550ve_g_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xb9>;
				status = "disabled";
				phandle = <0x418>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x419>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "hot";
						phandle = <0x41a>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
						phandle = <0x41b>;
					};
				};
			};

			pm8550ve_i_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xba>;
				status = "disabled";
				phandle = <0x41c>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x41d>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "hot";
						phandle = <0x41e>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
						phandle = <0x41f>;
					};
				};
			};

			pm8010m_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbb>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "hot";
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
					};
				};
			};

			pm8010n_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbc>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "hot";
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
					};
				};
			};

			sys-therm-0 {
				polling-delay-passive = <0x1388>;
				polling-delay = <0x0>;
				thermal-sensors = <0x9c 0x44>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					trip-config0 {
						temperature = <0x130b0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xbd>;
					};

					trip-config1 {
						temperature = <0x13880>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xbe>;
					};

					display-test-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
						phandle = <0xc4>;
					};

					display-test-config2 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
						phandle = <0xc6>;
					};

					display-test-config3 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
						phandle = <0xc7>;
					};

					display-test-config4 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
						phandle = <0x420>;
					};

					display-test-config5 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
						phandle = <0x421>;
					};
				};

				cooling-maps {

					apc1_cdev {
						trip = <0xbd>;
						cooling-device = <0xa2 0x1 0x1>;
					};

					apc0_cdev {
						trip = <0xbd>;
						cooling-device = <0xa3 0x1 0x1>;
					};

					cdsp_cdev {
						trip = <0xbd>;
						cooling-device = <0xaf 0x5 0xffffffff>;
					};

					gpu_cdev {
						trip = <0xbd>;
						cooling-device = <0xa9 0x5 0xffffffff>;
					};

					cpu3_hot_cdev {
						trip = <0xbe>;
						cooling-device = <0xbf 0x1 0x1>;
					};

					cpu4_hot_cdev {
						trip = <0xbe>;
						cooling-device = <0xc0 0x1 0x1>;
					};

					cpu5_hot_cdev {
						trip = <0xbe>;
						cooling-device = <0xc1 0x1 0x1>;
					};

					cpu6_hot_cdev {
						trip = <0xbe>;
						cooling-device = <0xc2 0x1 0x1>;
					};

					cpu7_hot_cdev {
						trip = <0xbe>;
						cooling-device = <0xc3 0x1 0x1>;
					};

					lte_cdev {
						trip = <0xbe>;
						cooling-device = <0xa8 0xff 0xff>;
					};

					nr_cdev {
						trip = <0xbe>;
						cooling-device = <0xa6 0xff 0xff>;
					};

					display_cdev1 {
						trip = <0xc4>;
						cooling-device = <0xc5 0x1 0x1>;
					};

					display_cdev2 {
						trip = <0xc6>;
						cooling-device = <0xc5 0x2 0x2>;
					};

					display_cdev3 {
						trip = <0xc7>;
						cooling-device = <0xc5 0x3 0x3>;
					};
				};
			};

			sdr0_pa {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc8 0x48>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc8 0x26>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc8 0x2e>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc8 0x2f>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw2 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc8 0x30>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw3 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc8 0x31>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw_ific0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc8 0x32>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			aoss-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc9 0x0>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			cpu-2-0-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc9 0x1>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu7-emerg0-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xca>;
					};

					cpu7-emerg0-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xcc>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu200_cdev {
						trip = <0xca>;
						cooling-device = <0xcb 0x1 0x1>;
					};

					cpu200_cdev1 {
						trip = <0xcc>;
						cooling-device = <0xc3 0x1 0x1>;
					};
				};
			};

			cpu-2-0-1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc9 0x2>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu7-emerg0-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xcd>;
					};

					cpu7-emerg0-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xce>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu201_cdev {
						trip = <0xcd>;
						cooling-device = <0xcb 0x1 0x1>;
					};

					cpu201_cdev1 {
						trip = <0xce>;
						cooling-device = <0xc3 0x1 0x1>;
					};
				};
			};

			cpu-2-0-2 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc9 0x3>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu7-emerg0-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xcf>;
					};

					cpu7-emerg0-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd0>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu202_cdev {
						trip = <0xcf>;
						cooling-device = <0xcb 0x1 0x1>;
					};

					cpu202_cdev1 {
						trip = <0xd0>;
						cooling-device = <0xc3 0x1 0x1>;
					};
				};
			};

			cpu-1-0-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc9 0x4>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu5-emerg0-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xd1>;
					};

					cpu5-emerg0-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd3>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu100_cdev {
						trip = <0xd1>;
						cooling-device = <0xd2 0x1 0x1>;
					};

					cpu100_cdev1 {
						trip = <0xd3>;
						cooling-device = <0xc1 0x1 0x1>;
					};
				};
			};

			cpu-1-0-1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc9 0x5>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu5-emerg1-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xd4>;
					};

					cpu5-emerg1-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd5>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu101_cdev {
						trip = <0xd4>;
						cooling-device = <0xd2 0x1 0x1>;
					};

					cpu101_cdev1 {
						trip = <0xd5>;
						cooling-device = <0xc1 0x1 0x1>;
					};
				};
			};

			cpu-1-1-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc9 0x6>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu6-emerg0-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xd6>;
					};

					cpu6-emerg0-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd8>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu110_cdev {
						trip = <0xd6>;
						cooling-device = <0xd7 0x1 0x1>;
					};

					cpu110_cdev1 {
						trip = <0xd8>;
						cooling-device = <0xc2 0x1 0x1>;
					};
				};
			};

			cpu-1-1-1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc9 0x7>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu6-emerg1-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xd9>;
					};

					cpu6-emerg1-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xda>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu111_cdev {
						trip = <0xd9>;
						cooling-device = <0xd7 0x1 0x1>;
					};

					cpu111_cdev1 {
						trip = <0xda>;
						cooling-device = <0xc2 0x1 0x1>;
					};
				};
			};

			aoss-1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xdb 0x0>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			cpuss-0-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xdb 0x1>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			cpuss-0-1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xdb 0x2>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			cpu-1-2-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xdb 0x3>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu2-emerg0-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xdc>;
					};

					cpu2-emerg0-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xde>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu120_cdev {
						trip = <0xdc>;
						cooling-device = <0xdd 0x1 0x1>;
					};

					cpu120_cdev1 {
						trip = <0xde>;
						cooling-device = <0xdf 0x1 0x1>;
					};
				};
			};

			cpu-1-2-1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xdb 0x4>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu2-emerg1-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xe0>;
					};

					cpu2-emerg1-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xe1>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu121_cdev {
						trip = <0xe0>;
						cooling-device = <0xdd 0x1 0x1>;
					};

					cpu121_cdev1 {
						trip = <0xe1>;
						cooling-device = <0xdf 0x1 0x1>;
					};
				};
			};

			cpu-1-3-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xdb 0x5>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu3-emerg0-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xe2>;
					};

					cpu3-emerg0-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xe4>;
					};

					trip-point4 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu130_cdev {
						trip = <0xe2>;
						cooling-device = <0xe3 0x1 0x1>;
					};

					cpu130_cdev1 {
						trip = <0xe4>;
						cooling-device = <0xbf 0x1 0x1>;
					};
				};
			};

			cpu-1-3-1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xdb 0x6>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu3-emerg1-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xe5>;
					};

					cpu3-emerg1-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xe6>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu131_cdev {
						trip = <0xe5>;
						cooling-device = <0xe3 0x1 0x1>;
					};

					cpu131_cdev1 {
						trip = <0xe6>;
						cooling-device = <0xbf 0x1 0x1>;
					};
				};
			};

			cpu-1-4-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xdb 0x7>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu4-emerg0-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xe7>;
					};

					cpu4-emerg0-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xe9>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu140_cdev {
						trip = <0xe7>;
						cooling-device = <0xe8 0x1 0x1>;
					};

					cpu140_cdev1 {
						trip = <0xe9>;
						cooling-device = <0xc0 0x1 0x1>;
					};
				};
			};

			cpu-1-4-1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xdb 0x8>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu4-emerg1-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xea>;
					};

					cpu4-emerg1-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xeb>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu141_cdev {
						trip = <0xea>;
						cooling-device = <0xe8 0x1 0x1>;
					};

					cpu141_cdev1 {
						trip = <0xeb>;
						cooling-device = <0xc0 0x1 0x1>;
					};
				};
			};

			cpu-0-0-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xdb 0x9>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu0-emerg0-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xec>;
					};

					cpu0-emerg0-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xee>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu000_cdev {
						trip = <0xec>;
						cooling-device = <0xed 0x1 0x1>;
					};

					cpu000_cdev1 {
						trip = <0xee>;
						cooling-device = <0xef 0x1 0x1>;
					};
				};
			};

			cpu-0-1-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xdb 0xa>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu1-emerg0-cfg {
						temperature = <0x1ccf0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0xf0>;
					};

					cpu1-emerg0-1-cfg {
						temperature = <0x1d4c0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xf2>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					cpu010_cdev {
						trip = <0xf0>;
						cooling-device = <0xf1 0x1 0x1>;
					};

					cpu010_cdev1 {
						trip = <0xf2>;
						cooling-device = <0xf3 0x1 0x1>;
					};
				};
			};

			aoss-2 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0x0>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			camera-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0x1>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			camera-1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0x2>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			video {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0x3>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			ddr-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0x4>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			gpu-0 {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0x5>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x0>;
						type = "passive";
					};

					tj_cfg {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xf5>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					gpu0_cdev {
						trip = <0xf5>;
						cooling-device = <0xa9 0x0 0x6>;
					};
				};
			};

			gpu-1 {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0x6>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x0>;
						type = "passive";
					};

					tj_cfg {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xf6>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					gpu1_cdev {
						trip = <0xf6>;
						cooling-device = <0xa9 0x0 0x6>;
					};
				};
			};

			gpu-2 {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0x7>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x0>;
						type = "passive";
					};

					tj_cfg {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xf7>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					gpu2_cdev {
						trip = <0xf7>;
						cooling-device = <0xa9 0x0 0x6>;
					};
				};
			};

			gpu-3 {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0x8>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x0>;
						type = "passive";
					};

					tj_cfg {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xf8>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					gpu3_cdev {
						trip = <0xf8>;
						cooling-device = <0xa9 0x0 0x6>;
					};
				};
			};

			gpu-4 {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0x9>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x0>;
						type = "passive";
					};

					tj_cfg {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xf9>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					gpu4_cdev {
						trip = <0xf9>;
						cooling-device = <0xa9 0x0 0x6>;
					};
				};
			};

			gpu-5 {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0xa>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x0>;
						type = "passive";
					};

					tj_cfg {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xfa>;
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					gpu5_cdev {
						trip = <0xfa>;
						cooling-device = <0xa9 0x0 0x6>;
					};
				};
			};

			nsphvx-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0xb>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			nsphvx-1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0xc>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			nsphmx-0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0xd>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			nsphmx-1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xf4 0xe>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point2 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			aoss-3 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xfb 0x0>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};
			};

			mdmss-0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-sensors = <0xfb 0x1>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss0-config0 {
						temperature = <0x18e70>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0xfc>;
					};

					mdmss0-config1 {
						temperature = <0x19a28>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0xfd>;
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					lte_cdev0 {
						trip = <0xfc>;
						cooling-device = <0xa8 0x8 0x8>;
					};

					nr_scg_cdev0 {
						trip = <0xfc>;
						cooling-device = <0xa6 0x64 0x64>;
					};

					nr_cdev0 {
						trip = <0xfc>;
						cooling-device = <0xa7 0xa 0xa>;
					};

					lte_cdev2 {
						trip = <0xfd>;
						cooling-device = <0xa8 0xff 0xff>;
					};

					nr_cdev2 {
						trip = <0xfd>;
						cooling-device = <0xa7 0xff 0xff>;
					};
				};
			};

			mdmss-1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-sensors = <0xfb 0x2>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss1-config0 {
						temperature = <0x18e70>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0xfe>;
					};

					mdmss1-config1 {
						temperature = <0x19a28>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0xff>;
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					lte_cdev0 {
						trip = <0xfe>;
						cooling-device = <0xa8 0x8 0x8>;
					};

					nr_scg_cdev0 {
						trip = <0xfe>;
						cooling-device = <0xa6 0x64 0x64>;
					};

					nr_cdev0 {
						trip = <0xfe>;
						cooling-device = <0xa7 0xa 0xa>;
					};

					lte_cdev2 {
						trip = <0xff>;
						cooling-device = <0xa8 0xff 0xff>;
					};

					nr_cdev2 {
						trip = <0xff>;
						cooling-device = <0xa7 0xff 0xff>;
					};
				};
			};

			mdmss-2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-sensors = <0xfb 0x3>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss2-config0 {
						temperature = <0x18e70>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x100>;
					};

					mdmss2-config1 {
						temperature = <0x19a28>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x101>;
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					lte_cdev0 {
						trip = <0x100>;
						cooling-device = <0xa8 0x8 0x8>;
					};

					nr_scg_cdev0 {
						trip = <0x100>;
						cooling-device = <0xa6 0x64 0x64>;
					};

					nr_cdev0 {
						trip = <0x100>;
						cooling-device = <0xa7 0xa 0xa>;
					};

					lte_cdev2 {
						trip = <0x101>;
						cooling-device = <0xa8 0xff 0xff>;
					};

					nr_cdev2 {
						trip = <0x101>;
						cooling-device = <0xa7 0xff 0xff>;
					};
				};
			};

			mdmss-3 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-sensors = <0xfb 0x4>;

				trips {

					trip-point0 {
						temperature = <0x20f58>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3-config0 {
						temperature = <0x18e70>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x102>;
					};

					mdmss3-config1 {
						temperature = <0x19a28>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x103>;
					};

					trip-point1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "hot";
					};
				};

				cooling-maps {

					lte_cdev0 {
						trip = <0x102>;
						cooling-device = <0xa8 0x8 0x8>;
					};

					nr_scg_cdev0 {
						trip = <0x102>;
						cooling-device = <0xa6 0x64 0x64>;
					};

					nr_cdev0 {
						trip = <0x102>;
						cooling-device = <0xa7 0xa 0xa>;
					};

					lte_cdev2 {
						trip = <0x103>;
						cooling-device = <0xa8 0xff 0xff>;
					};

					nr_cdev2 {
						trip = <0x103>;
						cooling-device = <0xa7 0xff 0xff>;
					};
				};
			};
		};

		qcom,pmic_glink {
			compatible = "qcom,qti-pmic-glink";
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,subsys-name = "lpass";
			qcom,protection-domain = "tms/servreg", "msm/adsp/charger_pd";
			depends-on-supply = <0x5b>;

			qcom,battery_charger {
				compatible = "qcom,battery-charger";
				status = "disabled";
				phandle = <0x422>;
			};

			mca,adsp_glink {
				compatible = "mca,adsp_glink";
				status = "disabled";
				phandle = <0x423>;
			};

			qcom,ucsi {
				compatible = "qcom,ucsi-glink";
				phandle = <0x424>;

				connector {

					port {

						endpoint {
							remote-endpoint = <0x104>;
							phandle = <0x262>;
						};
					};
				};
			};

			qcom,altmode {
				compatible = "qcom,altmode-glink";
				#altmode-cells = <0x1>;
				phandle = <0x425>;
			};
		};

		qcom,qrtr-gunyah-oemvm {
			compatible = "qcom,qrtr-gunyah";
			qcom,master;
			gunyah-label = <0x8>;
			peer-name = <0x4>;
		};

		gh-rm-booster {
			compatible = "qcom,gh-rm-booster";
			qcom,rm-vmid = <0xff>;
			qcom,rm-affinity-default = <0x0>;
		};

		trust_ui_vm_vblk0_ring {
			size = <0x4000>;
			gunyah-label = <0x11>;
			phandle = <0x105>;
		};

		trust_ui_vm_vblk1_ring {
			size = <0x4000>;
			gunyah-label = <0x10>;
			phandle = <0x106>;
		};

		trust_ui_vm_vsock_ring {
			size = <0xc000>;
			gunyah-label = <0x15>;
			phandle = <0x107>;
		};

		trust_ui_vm_swiotlb {
			size = <0x400000>;
			gunyah-label = <0x12>;
			phandle = <0x108>;
		};

		qcom,trust_ui_vm {
			vm_name = "trustedvm";
			shared-buffers-size = <0x414000>;
			shared-buffers = <0x105 0x106 0x107 0x108>;
			phandle = <0x109>;
		};

		trust_ui_vm_virt_be0@11 {
			qcom,vm = <0x109>;
			qcom,label = <0x11>;
			phandle = <0x10c>;
		};

		trust_ui_vm_virt_be1@10 {
			qcom,vm = <0x109>;
			qcom,label = <0x10>;
			phandle = <0x10d>;
		};

		trust_ui_vm_virt_be2@15 {
			qcom,vm = <0x109>;
			qcom,label = <0x15>;
			phandle = <0x10e>;
		};

		gh-secure-vm-loader@0 {
			compatible = "qcom,gh-secure-vm-loader";
			qcom,pas-id = <0x1c>;
			qcom,vmid = <0x2d>;
			qcom,firmware-name = "trustedvm";
			qcom,keep-running;
			memory-region = <0x10a 0x10b>;
			virtio-backends = <0x10c 0x10d 0x10e>;
		};

		oem_vm_vblk0_ring {
			size = <0x4000>;
			gunyah-label = <0x16>;
			phandle = <0x10f>;
		};

		oem_vm_vblk1_ring {
			size = <0x4000>;
			gunyah-label = <0x13>;
			phandle = <0x110>;
		};

		oem_vm_swiotlb {
			size = <0x100000>;
			gunyah-label = <0x14>;
			phandle = <0x111>;
		};

		qcom,oem_vm {
			vm_name = "oemvm";
			shared-buffers-size = <0x108000>;
			shared-buffers = <0x10f 0x110 0x111>;
			phandle = <0x112>;
		};

		oem_vm_virt_be0@16 {
			qcom,vm = <0x112>;
			qcom,label = <0x16>;
			phandle = <0x114>;
		};

		oem_vm_virt_be1@13 {
			qcom,vm = <0x112>;
			qcom,label = <0x13>;
			phandle = <0x115>;
		};

		gh-secure-vm-loader@1 {
			compatible = "qcom,gh-secure-vm-loader";
			qcom,pas-id = <0x22>;
			qcom,vmid = <0x31>;
			qcom,firmware-name = "oemvm";
			qcom,keep-running;
			memory-region = <0x113 0x10b>;
			virtio-backends = <0x114 0x115>;
		};

		gh-secure-vm-loader@2 {
			compatible = "qcom,gh-secure-vm-loader";
			qcom,pas-id = <0x23>;
			qcom,vmid = <0x32>;
			qcom,firmware-name = "cpusys_vm";
			memory-region = <0x116>;
			ext-region = <0x117>;
			ext-label = <0x7>;
		};

		qcom,qrtr-gunyah-tuivm {
			compatible = "qcom,qrtr-gunyah";
			qcom,master;
			gunyah-label = <0x3>;
			peer-name = <0x2>;
		};

		qcom,pmic_glink_log {
			compatible = "qcom,qti-pmic-glink";
			qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";

			qcom,battery_debug {
				compatible = "qcom,battery-debug";
			};

			qcom,charger_ulog_glink {
				compatible = "qcom,charger-ulog-glink";
			};

			qcom,pmic_glink_debug {
				compatible = "qcom,pmic-glink-debug";
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				depends-on-supply = <0x118>;
				phandle = <0x426>;
			};

			qcom,glink-adc {
				compatible = "qcom,glink-adc";
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				#io-channel-cells = <0x1>;
				status = "disabled";
				phandle = <0x427>;
			};
		};

		qcom,test-dbl-tuivm {
			compatible = "qcom,gh-dbl";
			qcom,label = <0x4>;
		};

		qcom,test-dbl-oemvm {
			compatible = "qcom,gh-dbl";
			qcom,label = <0x5>;
		};

		qcom,test-msgq-tuivm {
			compatible = "qcom,gh-msgq-test";
			gunyah-label = <0x4>;
			qcom,primary;
		};

		qcom,test-msgq-oemvm {
			compatible = "qcom,gh-msgq-test";
			gunyah-label = <0x5>;
			qcom,primary;
		};

		qcom,test-large-dmabuf-tuivm {
			compatible = "qcom,gh-large-dmabuf-test";
			gunyah-label = <0xd>;
			qcom,primary;
		};

		qcom,test-large-dmabuf-oemvm {
			compatible = "qcom,gh-large-dmabuf-test";
			gunyah-label = <0xe>;
			qcom,primary;
		};

		qcom,gh-qtimer@1742b000 {
			compatible = "qcom,gh-qtmr";
			reg = <0x1742b000 0x1000>;
			reg-names = "qtmr-base";
			interrupts = <0x0 0xd 0x4>;
			interrupt-names = "qcom,qtmr-intr";
			qcom,primary;
		};

		qcom,gunyah-panic-notifier {
			compatible = "qcom,gh-panic-notifier";
			qcom,primary-vm;
			gunyah-label = <0x9>;
			peer-name = <0x2>;
			memory-region = <0x10b>;
			shared-buffer-size = <0x1000>;
		};

		dmesg-dump {
			compatible = "qcom,dmesg-dump";
			qcom,primary-vm;
			gunyah-label = <0x7>;
			peer-name = <0x2>;
			memory-region = <0x10b>;
			shared-buffer-size = <0x1000>;
		};

		mmio-sram@17D09400 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mmio-sram";
			reg = <0x0 0x17d09400 0x0 0x400>;
			ranges = <0x0 0x0 0x0 0x17d09400 0x0 0x400>;
			phandle = <0x428>;

			scmi-shmem@0 {
				compatible = "arm,scmi-shmem";
				reg = <0x0 0x17d09400 0x0 0x400>;
				phandle = <0x11a>;
			};
		};

		qcom,cpucp@17400000 {
			compatible = "qcom,cpucp";
			reg = <0x17d90000 0x2000 0x17400000 0x10>;
			reg-names = "rx", "tx";
			#mbox-cells = <0x1>;
			interrupts = <0x0 0x3e 0x4>;
			phandle = <0x119>;
		};

		qcom,scmi {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "arm,scmi";
			mboxes = <0x119 0x0>;
			mbox-names = "tx";
			shmem = <0x11a>;
			phandle = <0x429>;

			protocol@80 {
				reg = <0x80>;
				#clock-cells = <0x1>;
				phandle = <0x42a>;
			};
		};

		qcom,cpucp_log@d8140000 {
			compatible = "qcom,cpucp-log";
			reg = <0x81200000 0x10000 0x81210000 0x10000>;
			mboxes = <0x119 0x1>;
			phandle = <0x42b>;
		};

		qcom,c1dcvs {
			compatible = "qcom,c1dcvs-v2";
			phandle = <0x42c>;
		};

		qcom,dynpf {
			compatible = "qcom,dynpf";
			phandle = <0x42d>;
		};

		qcom,cpufreq_stats {
			compatible = "qcom,cpufreq-stats-v2";
			phandle = <0x42e>;
		};

		qcom,mpam {
			compatible = "qcom,mpam";
			phandle = <0x42f>;
		};

		qcom,cpu_mpam {
			compatible = "qcom,cpu-mpam";
			phandle = <0x430>;

			L3 {
				qcom,msc-id = <0x0>;
				qcom,msc-name = "L3";
			};
		};

		qcom,noc_bw_mpam {
			compatible = "qcom,platform-mpam";
			reg = <0x17d2e800 0x400>;
			reg-names = "mon-base";
			qcom,msc-id = <0x3>;
			qcom,msc-name = "noc_bw";
			qcom,gears = "low", "medium", "high", "veryhigh";
			qcom,gear-id = <0x1 0x2 0x3 0x4>;
			phandle = <0x431>;

			cpu {
				qcom,client-id = <0x1>;
				qcom,client-name = "cpu";
			};

			gpu {
				qcom,client-id = <0x10>;
				qcom,client-name = "gpu";
			};

			nsp {
				qcom,client-id = <0x100>;
				qcom,client-name = "nsp";
			};
		};

		llcc-pmu@24095000 {
			compatible = "qcom,llcc-pmu-ver2";
			reg = <0x24095000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x432>;
		};

		qcom,pmu {
			compatible = "qcom,pmu";
			qcom,long-counter;
			qcom,pmu-events-tbl = <0x8 0xff 0x2 0xff 0x11 0xff 0x1 0xff 0x17 0xff 0xff 0xff 0x37 0xff 0xff 0xff 0x1000 0xff 0xff 0xff>;
			phandle = <0x433>;
		};

		ddr-freq-table {
			qcom,freq-tbl = <0x858b8 0x14a780 0x17bb00 0x1a0fe0 0x1fef00 0x29bf80 0x30a200 0x384000 0x407400 0x48a800>;
			phandle = <0x11b>;
		};

		llcc-freq-table {
			qcom,freq-tbl = <0x55730 0x82208 0x927c0 0xc4c70 0xe3c88 0x104410 0x127b40>;
			phandle = <0x11d>;
		};

		ddrqos-freq-table {
			qcom,freq-tbl = <0x0 0x1>;
			phandle = <0x11e>;
		};

		qcom,dcvs {
			compatible = "qcom,dcvs";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			phandle = <0x434>;

			l3 {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x2>;
				qcom,bus-width = <0x20>;
				reg = <0x17d90000 0x4000 0x17d90100 0xa0>;
				reg-names = "l3-base", "l3tbl-base";
				phandle = <0x123>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x0>;
					qcom,shared-offset = <0x90>;
					phandle = <0x124>;
				};
			};

			ddr {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x0>;
				qcom,bus-width = <0x4>;
				qcom,freq-tbl = <0x11b>;
				phandle = <0x11f>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x0>;
					interconnects = <0x28 0x3 0x28 0x200>;
					phandle = <0x435>;
				};

				fp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x1>;
					qcom,fp-voter = <0x11c>;
					phandle = <0x120>;
				};
			};

			llcc {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x1>;
				qcom,bus-width = <0x10>;
				qcom,freq-tbl = <0x11d>;
				phandle = <0x121>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x0>;
					interconnects = <0x27 0x2 0x27 0x223>;
					phandle = <0x436>;
				};

				fp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x1>;
					qcom,fp-voter = <0x11c>;
					phandle = <0x122>;
				};
			};

			ddrqos {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x3>;
				qcom,bus-width = <0x1>;
				qcom,freq-tbl = <0x11e>;
				phandle = <0x125>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x0>;
					interconnects = <0x28 0x3 0x28 0x200>;
					phandle = <0x126>;
				};
			};
		};

		qcom,memlat {
			compatible = "qcom,memlat";
			phandle = <0x437>;

			ddr {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x11f>;
				qcom,sampling-path = <0x120>;
				qcom,miss-ev = <0x1000>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e 0x1f>;
					qcom,cpufreq-memfreq-tbl = <0x106800 0x858b8 0x156300 0x17ba38 0x1ec300 0x1febe0>;
					qcom,sampling-enabled;
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x20 0x21 0x22 0x23 0x24>;
					qcom,cpufreq-memfreq-tbl = <0x9ab00 0x858b8 0xe5b00 0x17ba38 0x122a00 0x1a0fe0 0x156300 0x1febe0 0x1bd500 0x29bf80 0x1fa400 0x30a200 0x2ac600 0x384000 0x2c8800 0x407400 0x2dff00 0x47b760>;
					qcom,sampling-enabled;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x25>;
					qcom,cpufreq-memfreq-tbl = <0x9ab00 0x858b8 0xea600 0x17ba38 0x12c000 0x1a0fe0 0x168f00 0x1febe0 0x211b00 0x30a200 0x2d1e00 0x384000 0x30a200 0x407400 0x30ed00 0x47b760>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x20 0x21 0x22 0x23 0x24 0x25>;
					qcom,cpufreq-memfreq-tbl = <0x1fa400 0x858b8 0x30a200 0x1febe0>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};

				prime-latfloor {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x25>;
					qcom,cpufreq-memfreq-tbl = <0x211b00 0x858b8 0x2d1e00 0x1febe0 0x30ed00 0x407400>;
					qcom,sampling-enabled;
				};
			};

			llcc {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x121>;
				qcom,sampling-path = <0x122>;
				qcom,miss-ev = <0x37>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e 0x1f>;
					qcom,cpufreq-memfreq-tbl = <0xd7a00 0x55730 0x156300 0x82208 0x1ec300 0x927c0>;
					qcom,sampling-enabled;
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x20 0x21 0x22 0x23 0x24 0x25>;
					qcom,cpufreq-memfreq-tbl = <0x9ab00 0x55730 0x122a00 0x82208 0x156300 0x927c0 0x1bd500 0xc4c70 0x2ac600 0xe3c88 0x2c8800 0x104410 0x2dff00 0x127a78>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x20 0x21 0x22 0x23 0x24 0x25>;
					qcom,cpufreq-memfreq-tbl = <0x1fa400 0x55730 0x2dff00 0x927c0>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};
			};

			l3 {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x123>;
				qcom,sampling-path = <0x124>;
				qcom,miss-ev = <0x17>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e 0x1f>;
					qcom,cpufreq-memfreq-tbl = <0x59100 0x59100 0x96000 0x7e900 0xb6d00 0x96000 0xd7a00 0xc4e00 0xef100 0xdc500 0x106800 0xf3c00 0x13a100 0x127500 0x156300 0x148200 0x18e700 0x16da00 0x1b3f00 0x185100 0x1ec300 0x1b8a00>;
					qcom,sampling-enabled;
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x20 0x21 0x22 0x23 0x24>;
					qcom,cpufreq-memfreq-tbl = <0x75300 0x59100 0x9ab00 0x7e900 0xe5b00 0x96000 0x122a00 0xdc500 0x156300 0xf3c00 0x18e700 0x127500 0x1fa400 0x148200 0x253500 0x16da00 0x2ac600 0x185100 0x2dff00 0x1b8a00>;
					qcom,sampling-enabled;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x25>;
					qcom,cpufreq-memfreq-tbl = <0x75300 0x59100 0x9ab00 0x7e900 0xe5b00 0x96000 0x12c000 0xdc500 0x168f00 0x127500 0x1d4c00 0x148200 0x211b00 0x16da00 0x266100 0x185100 0x30ed00 0x1b8a00>;
					qcom,sampling-enabled;
				};

				prime-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x25>;
					qcom,cpufreq-memfreq-tbl = <0x1d4c00 0x59100 0x265548 0x127500 0x30ed00 0x1b8a00>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};
			};

			ddrqos {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x125>;
				qcom,sampling-path = <0x126>;
				qcom,miss-ev = <0x1000>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x20 0x21 0x22 0x23 0x24 0x25>;
					qcom,cpufreq-memfreq-tbl = <0x1fa400 0x0 0x2dff00 0x1>;
					qcom,sampling-enabled;
					phandle = <0x438>;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x25>;
					qcom,cpufreq-memfreq-tbl = <0x168f00 0x0 0x30ed00 0x1>;
					qcom,sampling-enabled;
					phandle = <0x439>;
				};

				prime-latfloor {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x25>;
					qcom,cpufreq-memfreq-tbl = <0x211b00 0x0 0x30ed00 0x1>;
					qcom,sampling-enabled;
					phandle = <0x43a>;
				};
			};
		};

		qcom,llcc-l3-vote {
			qcom,target-dev = <0x123>;
			qcom,secondary-map = <0x55730 0x59100 0x82208 0x7e900 0x927c0 0x96000 0xc4c70 0xc4e00 0xe3c88 0xdc500 0x104410 0xf3c00 0x127b40 0x127500>;
			phandle = <0x127>;
		};

		qcom,bwmon-llcc@240B7300 {
			compatible = "qcom,bwmon4";
			reg = <0x240b7400 0x300 0x240b7300 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0x245 0x4>;
			qcom,mport = <0x0>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,count-unit = <0x10000>;
			qcom,target-dev = <0x121>;
			qcom,second-vote = <0x127>;
			phandle = <0x43b>;
		};

		qcom,bwmon-ddr@24091000 {
			compatible = "qcom,bwmon5";
			reg = <0x24091000 0x1000>;
			reg-names = "base";
			interrupts = <0x0 0x51 0x4>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,count-unit = <0x10000>;
			qcom,target-dev = <0x11f>;
			phandle = <0x43c>;
		};

		qcom-mpam-msc {
			compatible = "qcom,mpam-msc";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;

			qcom-slc-mpam@17D2EC00 {
				compatible = "qcom,slc-mpam";
				reg = <0x17d2ec00 0x400>;
				reg-names = "mon-base";
				qcom,msc-id = <0x2>;
				qcom,msc-name = "slc";
				qcom,dev-index = <0x0>;
				qcom,num-read-miss-cfg = <0x2>;
				qcom,num-cap-cfg = <0x5>;
				qcom,slc-clients = "APPS_CLIENT", "GPU_CLIENT", "NSP_CLIENT";
			};
		};

		qcom,slc_mpam {
			compatible = "qcom,mpam-slc";
			qcom,msc-name = "slc";
			phandle = <0x43d>;

			apps {
				qcom,client-id = <0x0>;
				qcom,client-name = "apps";

				part-id0 {
					qcom,part-id = <0x0>;
				};

				part-id1 {
					qcom,part-id = <0x1>;
				};

				part-id2 {
					qcom,part-id = <0x2>;
				};
			};

			gpu {
				qcom,client-id = <0x1>;
				qcom,client-name = "gpu";
			};

			nsp {
				qcom,client-id = <0x2>;
				qcom,client-name = "nsp";
			};
		};

		qcom,gdsc@adf017c {
			compatible = "qcom,gdsc";
			reg = <0xadf017c 0x4>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			parent-supply = <0x128>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x3d 0xb>;
			phandle = <0x43e>;
		};

		qcom,gdsc@adf00c8 {
			compatible = "qcom,gdsc";
			reg = <0xadf00c8 0x4>;
			regulator-name = "cam_cc_ofe_gdsc";
			parent-supply = <0x128>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x3d 0xb>;
			phandle = <0x43f>;
		};

		qcom,gdsc@adf1004 {
			compatible = "qcom,gdsc";
			reg = <0xadf1004 0x4>;
			regulator-name = "cam_cc_tfe_0_gdsc";
			parent-supply = <0x128>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x3d 0xb>;
			phandle = <0x440>;
		};

		qcom,gdsc@adf1084 {
			compatible = "qcom,gdsc";
			reg = <0xadf1084 0x4>;
			regulator-name = "cam_cc_tfe_1_gdsc";
			parent-supply = <0x128>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x3d 0xb>;
			phandle = <0x441>;
		};

		qcom,gdsc@adf10ec {
			compatible = "qcom,gdsc";
			reg = <0xadf10ec 0x4>;
			regulator-name = "cam_cc_tfe_2_gdsc";
			parent-supply = <0x128>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x3d 0xb>;
			phandle = <0x442>;
		};

		qcom,gdsc@adf134c {
			compatible = "qcom,gdsc";
			reg = <0xadf134c 0x4>;
			regulator-name = "cam_cc_titan_top_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x3d 0xb>;
			interconnects = <0x2a 0x9 0x2a 0x227>;
			interconnect-names = "mmnoc";
			parent-supply = <0x7b>;
			phandle = <0x128>;
		};

		qcom,gdsc@af09000 {
			compatible = "qcom,gdsc";
			reg = <0xaf09000 0x4>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			proxy-supply = <0x129>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,support-cfg-gdscr;
			status = "disabled";
			clocks = <0x3d 0x14>;
			parent-supply = <0x47>;
			phandle = <0x129>;
		};

		qcom,gdsc@af0b000 {
			compatible = "qcom,gdsc";
			reg = <0xaf0b000 0x4>;
			regulator-name = "disp_cc_mdss_core_int2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,support-cfg-gdscr;
			status = "disabled";
			clocks = <0x3d 0x14>;
			parent-supply = <0x47>;
			phandle = <0x443>;
		};

		qcom,gdsc@abf8068 {
			compatible = "qcom,gdsc";
			reg = <0xabf8068 0x4>;
			regulator-name = "eva_cc_mvs0_gdsc";
			parent-supply = <0x12a>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x3d 0x16>;
			clock-names = "ahb_clk";
			phandle = <0x444>;
		};

		qcom,gdsc@abf8034 {
			compatible = "qcom,gdsc";
			reg = <0xabf8034 0x4>;
			regulator-name = "eva_cc_mvs0c_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x3d 0x16>;
			clock-names = "ahb_clk";
			parent-supply = <0x7b>;
			phandle = <0x12a>;
		};

		syscon@15214c {
			compatible = "syscon";
			reg = <0x15214c 0x4>;
			phandle = <0x12b>;
		};

		qcom,gdsc@16b004 {
			compatible = "qcom,gdsc";
			reg = <0x16b004 0x4>;
			regulator-name = "gcc_pcie_0_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x12b 0x0>;
			qcom,support-cfg-gdscr;
			status = "ok";
			parent-supply = <0x4b>;
			phandle = <0x445>;
		};

		qcom,gdsc@16c000 {
			compatible = "qcom,gdsc";
			reg = <0x16c000 0x4>;
			regulator-name = "gcc_pcie_0_phy_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x12b 0x2>;
			qcom,support-cfg-gdscr;
			status = "ok";
			parent-supply = <0x4c>;
			phandle = <0x3c>;
		};

		qcom,gdsc@1ac004 {
			compatible = "qcom,gdsc";
			reg = <0x1ac004 0x4>;
			regulator-name = "gcc_pcie_1_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x12b 0x3>;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x446>;
		};

		qcom,gdsc@1ad000 {
			compatible = "qcom,gdsc";
			reg = <0x1ad000 0x4>;
			regulator-name = "gcc_pcie_1_phy_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x12b 0x4>;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x447>;
		};

		qcom,gdsc@19e000 {
			compatible = "qcom,gdsc";
			reg = <0x19e000 0x4>;
			regulator-name = "gcc_ufs_mem_phy_gdsc";
			proxy-supply = <0x12c>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			parent-supply = <0x4c>;
			phandle = <0x12c>;
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			reg = <0x177004 0x4>;
			regulator-name = "gcc_ufs_phy_gdsc";
			proxy-supply = <0x12d>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			parent-supply = <0x4b>;
			phandle = <0x12d>;
		};

		qcom,gdsc@139004 {
			compatible = "qcom,gdsc";
			reg = <0x139004 0x4>;
			regulator-name = "gcc_usb30_prim_gdsc";
			proxy-supply = <0x12e>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			parent-supply = <0x4b>;
			phandle = <0x12e>;
		};

		qcom,gdsc@150018 {
			compatible = "qcom,gdsc";
			reg = <0x150018 0x4>;
			regulator-name = "gcc_usb3_phy_gdsc";
			proxy-supply = <0x12f>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			parent-supply = <0x4c>;
			phandle = <0x12f>;
		};

		syscon@3d99094 {
			compatible = "syscon";
			reg = <0x3d99094 0x4>;
			phandle = <0x130>;
		};

		qcom,gdsc@3d99080 {
			compatible = "qcom,gdsc";
			reg = <0x3d99080 0x4>;
			regulator-name = "gpu_cc_cx_gdsc";
			hw-ctrl-addr = <0x130>;
			proxy-supply = <0x131>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			qcom,no-status-check-on-disable;
			status = "disabled";
			clocks = <0x3d 0x21>;
			parent-supply = <0x4b>;
			phandle = <0x131>;
		};

		qcom,gdsc@3d9905c {
			compatible = "regulator-fixed";
			reg = <0x3d9905c 0x4>;
			regulator-name = "gpu_cc_gx_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x448>;
		};

		qcom,gdsc@3d68024 {
			compatible = "qcom,gdsc";
			reg = <0x3d68024 0x4>;
			regulator-name = "gx_clkctl_gx_gdsc";
			reg-supply = <0x131>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "disabled";
			parent-supply = <0x7a>;
			phandle = <0x449>;
		};

		qcom,gdsc@aaf808c {
			compatible = "qcom,gdsc";
			reg = <0xaaf808c 0x4>;
			regulator-name = "video_cc_mvs0_gdsc";
			parent-supply = <0x132>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,support-cfg-gdscr;
			status = "disabled";
			clocks = <0x3d 0x8d>;
			clock-names = "ahb_clk";
			phandle = <0x44a>;
		};

		qcom,gdsc@aaf8034 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8034 0x4>;
			regulator-name = "video_cc_mvs0c_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "disabled";
			clocks = <0x3d 0x8d>;
			clock-names = "ahb_clk";
			parent-supply = <0x7b>;
			phandle = <0x132>;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x5b 0x8 0x2 0x4>;
			mboxes = <0x5b 0x8 0x2>;
			phandle = <0x44b>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x5b 0x6 0x3 0x4>;
			mboxes = <0x5b 0x6 0x3>;
			phandle = <0x44c>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x5b 0x3 0x3 0x4>;
			mboxes = <0x5b 0x3 0x3>;
			phandle = <0x44d>;
		};

		tgu@10b0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x3>;
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-timer-counters = <0x8>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x44e>;
		};

		tgu@10b0f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b0f000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x3>;
			tgu-conditions = <0x4>;
			tgu-regs = <0x9>;
			tgu-timer-counters = <0x8>;
			coresight-name = "coresight-tgu-spmi0";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x44f>;
		};

		tgu@10b10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b10000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x3>;
			tgu-conditions = <0x4>;
			tgu-regs = <0x9>;
			tgu-timer-counters = <0x8>;
			coresight-name = "coresight-tgu-spmi1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x450>;
		};

		csr@10001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10001000 0x1000>;
			reg-names = "csr-base";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			coresight-name = "coresight-csr";
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x1>;
			phandle = <0x23f>;
		};

		csr@10b11000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10b11000 0x1000 0x10b110f8 0x78>;
			reg-names = "csr-base", "msr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			qcom,msr-support;
			qcom,blk-size = <0x1>;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x451>;
		};

		tpdm@10900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10900000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gpu";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x138>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x133>;
						phandle = <0x135>;
					};
				};
			};
		};

		funnel@10963000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10963000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gfx";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x452>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x134>;
						phandle = <0x136>;
					};
				};
			};
		};

		funnel@10902000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10902000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gfx_dl";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x453>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x135>;
						phandle = <0x133>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x136>;
						phandle = <0x134>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x137>;
						source = <0x138>;
						phandle = <0x13d>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x139>;
						phandle = <0x143>;
					};
				};
			};
		};

		tpdm@10c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl3";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x454>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13a>;
						phandle = <0x13e>;
					};
				};
			};
		};

		tpda@10c2c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c2c000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl3";
			qcom,dsb-elem-size = <0x0 0x20>;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x455>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x13b>;
						phandle = <0x147>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x13c>;
						phandle = <0x14b>;
					};
				};

				port@b {
					reg = <0xb>;

					endpoint {
						remote-endpoint = <0x13d>;
						phandle = <0x137>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x13e>;
						phandle = <0x13a>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13f>;
						phandle = <0x140>;
					};
				};
			};
		};

		funnel@10c2d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c2d000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl3";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x456>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x140>;
						phandle = <0x13f>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x141>;
						phandle = <0x148>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x142>;
						phandle = <0x14c>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						remote-endpoint = <0x143>;
						phandle = <0x139>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x144>;
						phandle = <0x212>;
					};
				};
			};
		};

		tpdm@10830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-video";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x457>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x145>;
						phandle = <0x146>;
					};
				};
			};
		};

		funnel@10832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10832000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-video";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x458>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x146>;
						phandle = <0x145>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x147>;
						phandle = <0x13b>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x148>;
						phandle = <0x141>;
					};
				};
			};
		};

		tpdm@109c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109c0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-eva";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x459>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x149>;
						phandle = <0x14a>;
					};
				};
			};
		};

		funnel@109c2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x109c2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-eva";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x45a>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x14a>;
						phandle = <0x149>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x14b>;
						phandle = <0x13c>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x14c>;
						phandle = <0x142>;
					};
				};
			};
		};

		tpdm@10c60000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c60000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mdss";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x45b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14d>;
						phandle = <0x14f>;
					};
				};
			};
		};

		tpdm@10c61000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c61000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mdss-rscc";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x45c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14e>;
						phandle = <0x150>;
					};
				};
			};
		};

		funnel@10c63000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c63000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-mdss";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x45d>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x14f>;
						phandle = <0x14d>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x150>;
						phandle = <0x14e>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x151>;
						phandle = <0x152>;
					};
				};
			};
		};

		tpda@10c08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c08000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl5";
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x2 0x20 0x3 0x20>;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x45e>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x152>;
						phandle = <0x151>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x153>;
						phandle = <0x154>;
					};
				};
			};
		};

		funnel@10c09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c09000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl5";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x45f>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x154>;
						phandle = <0x153>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x155>;
						phandle = <0x210>;
					};
				};
			};
		};

		tpdm@10ba4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10ba4000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-soccp";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x460>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x156>;
						phandle = <0x157>;
					};
				};
			};
		};

		traceNoc@10ba0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xf0c00>;
			reg = <0x10ba0000 0x1000>;
			reg-names = "traceNoc-base";
			coresight-name = "coresight-tracenoc-soccp";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,interconnect-trace-noc;
			phandle = <0x461>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x157>;
						phandle = <0x156>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x158>;
						phandle = <0x216>;
					};
				};
			};
		};

		tpdm@10980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x15f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x159>;
						phandle = <0x15b>;
					};
				};
			};
		};

		tpdm@10981000 {
			compatible = "qcom,coresight-static-tpdm";
			coresight-name = "coresight-tpdm-turing-llm";
			phandle = <0x161>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15a>;
						phandle = <0x15c>;
					};
				};
			};
		};

		funnel@10983000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10983000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x462>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x15b>;
						phandle = <0x159>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x15c>;
						phandle = <0x15a>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						remote-endpoint = <0x15d>;
						phandle = <0x174>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x15e>;
						source = <0x15f>;
						phandle = <0x164>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x160>;
						source = <0x161>;
						phandle = <0x165>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x162>;
						source = <0x163>;
						phandle = <0x168>;
					};
				};
			};
		};

		tpda@10c14000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c14000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl4";
			qcom,dsb-elem-size = <0x10 0x20>;
			qcom,cmb-elem-size = <0x11 0x20>;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x463>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@10 {
					reg = <0x10>;

					endpoint {
						remote-endpoint = <0x164>;
						phandle = <0x15e>;
					};
				};

				port@11 {
					reg = <0x11>;

					endpoint {
						remote-endpoint = <0x165>;
						phandle = <0x160>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x166>;
						phandle = <0x167>;
					};
				};
			};
		};

		funnel@10c15000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c15000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl4";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x464>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x167>;
						phandle = <0x166>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						remote-endpoint = <0x168>;
						phandle = <0x162>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x169>;
						phandle = <0x213>;
					};
				};
			};
		};

		tpdm@10800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10800000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x465>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16a>;
						phandle = <0x17a>;
					};
				};
			};
		};

		tpdm@10801000 {
			compatible = "qcom,coresight-static-tpdm";
			coresight-name = "coresight-tpdm-modem-1";
			phandle = <0x466>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16b>;
						phandle = <0x17b>;
					};
				};
			};
		};

		tpdm@1080d000 {
			compatible = "qcom,coresight-static-tpdm";
			coresight-name = "coresight-tpdm-modem-rscc";
			phandle = <0x467>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16c>;
						phandle = <0x181>;
					};
				};
			};
		};

		turing-qmi {
			compatible = "qcom,coresight-qmi";
			coresight-name = "coresight-qmi-turing";
			qcom,inst-id = <0xd>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x16d>;
						phandle = <0x16f>;
					};
				};
			};
		};

		turing-etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,atid-num = <0x2>;
			atid = <0x26 0x27>;
			trace-name = "turing-etm0";
			phandle = <0x163>;

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x16e>;
						phandle = <0x173>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x16f>;
						phandle = <0x16d>;
					};
				};
			};
		};

		wpss_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-wpss-etm0";
			qcom,inst-id = <0x3>;
			atid = <0x2c>;
			phandle = <0x24e>;

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x170>;
						phandle = <0x248>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x171>;
						phandle = <0x172>;
					};
				};
			};
		};

		wpss-qmi {
			compatible = "qcom,coresight-qmi";
			coresight-name = "coresight-qmi-wpss";
			qcom,inst-id = <0x3>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x172>;
						phandle = <0x171>;
					};
				};
			};
		};

		funnel@10940000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10940000 0x1000 0x10983000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-turing_dup";
			qcom,duplicate-funnel;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x468>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@5 {
					reg = <0x5>;

					endpoint {
						remote-endpoint = <0x173>;
						phandle = <0x16e>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x174>;
						phandle = <0x15d>;
					};
				};
			};
		};

		modem-etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,atid-num = <0x2>;
			atid = <0x24 0x25>;
			trace-name = "modem-etm0";
			qcom,secure-component;

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x175>;
						phandle = <0x17d>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x176>;
						phandle = <0x25a>;
					};
				};
			};
		};

		modem2-etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,atid-num = <0x1>;
			atid = <0x27>;
			trace-name = "modem2-etm0";

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x177>;
						phandle = <0x184>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x178>;
						phandle = <0x25c>;
					};
				};
			};
		};

		modem_diag {
			compatible = "arm,coresight-dummy-source";
			coresight-name = "coresight-modem-diag";
			atid = <0x32>;
			phandle = <0x469>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x179>;
						phandle = <0x180>;
					};
				};
			};
		};

		tpda@10803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10803000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem";
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x46a>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x17a>;
						phandle = <0x16a>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x17b>;
						phandle = <0x16b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17c>;
						phandle = <0x183>;
					};
				};
			};
		};

		funnel@1080d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080d000 0x1000 0x1080c000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-modem_q6_dup";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x46b>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x17d>;
						phandle = <0x175>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17e>;
						phandle = <0x17f>;
					};
				};
			};
		};

		funnel@1080c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem_q6";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x46c>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x17f>;
						phandle = <0x17e>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x180>;
						phandle = <0x179>;
					};
				};

				port@3 {

					endpoint {
						remote-endpoint = <0x181>;
						phandle = <0x16c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x182>;
						phandle = <0x185>;
					};
				};
			};
		};

		funnel@10804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10804000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem_dl";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x46d>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x183>;
						phandle = <0x17c>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x184>;
						phandle = <0x177>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						remote-endpoint = <0x185>;
						phandle = <0x182>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x186>;
						phandle = <0x1fe>;
					};
				};
			};
		};

		tpdm@10cc9000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc9000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-tmess-prng";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x46e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x187>;
						phandle = <0x18a>;
					};
				};
			};
		};

		tpdm@10cc0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-tmess-0";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,hw-enable-check;
			status = "disabled";
			phandle = <0x46f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x188>;
						phandle = <0x18b>;
					};
				};
			};
		};

		tpdm@10cc1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc1000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-tmess-1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,hw-enable-check;
			phandle = <0x470>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x189>;
						phandle = <0x18c>;
					};
				};
			};
		};

		tpda@10cc4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10cc4000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-tmess";
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x2 0x40>;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x471>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x18a>;
						phandle = <0x187>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x18b>;
						phandle = <0x188>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x18c>;
						phandle = <0x189>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18d>;
						phandle = <0x18e>;
					};
				};
			};
		};

		funnel@10cc5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10cc5000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-tmess";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x472>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x18e>;
						phandle = <0x18d>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x18f>;
						phandle = <0x1fd>;
					};
				};
			};
		};

		tpdm@10a04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10a04000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-titan-dsb";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			static = "disabled";
			phandle = <0x473>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x190>;
						phandle = <0x195>;
					};
				};
			};
		};

		tpdm@10a0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10a0e000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-titan-rscc";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x474>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x191>;
						phandle = <0x192>;
					};
				};
			};
		};

		tpda@10a0f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10a0f000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-titan";
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x475>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x192>;
						phandle = <0x191>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x193>;
						phandle = <0x194>;
					};
				};
			};
		};

		tn@10a00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xf0c00>;
			reg = <0x10a00000 0x1000>;
			reg-names = "traceNoc-base";
			coresight-name = "coresight-tracenoc-titan";
			status = "disabled";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,trace-noc-v2;
			phandle = <0x476>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@4 {
					reg = <0x4>;

					endpoint {
						remote-endpoint = <0x194>;
						phandle = <0x193>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						remote-endpoint = <0x195>;
						phandle = <0x190>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x196>;
						phandle = <0x1fc>;
					};
				};
			};
		};

		tpdm@10c70000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c70000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pcie-rscc";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x477>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x197>;
						phandle = <0x198>;
					};
				};
			};
		};

		tpda@10c71000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c71000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-pcie-rscc";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,cmb-elem-size = <0x0 0x8>;
			phandle = <0x478>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x198>;
						phandle = <0x197>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x199>;
						phandle = <0x1fb>;
					};
				};
			};
		};

		tpdm@138a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x479>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x19a>;
						phandle = <0x1b3>;
					};
				};
			};
		};

		tpdm@138b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x47a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x19b>;
						phandle = <0x1b4>;
					};
				};
			};
		};

		tpdm@138c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138c0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-ext";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x47b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x19c>;
						phandle = <0x1b5>;
					};
				};
			};
		};

		tpdm@13880000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x13880000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold-apc";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x47c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x19d>;
						phandle = <0x1b6>;
					};
				};
			};
		};

		tpdm@13890000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x13890000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apc2";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x47d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x19e>;
						phandle = <0x1b7>;
					};
				};
			};
		};

		tpdm@13860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x13860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-int-cmb0";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x47e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x19f>;
						phandle = <0x1b8>;
					};
				};
			};
		};

		tpdm@13861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x13861000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-int-cmb1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x47f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a0>;
						phandle = <0x1b9>;
					};
				};
			};
		};

		tpdm@13862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x13862000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-int-dsb";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x480>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a1>;
						phandle = <0x1ba>;
					};
				};
			};
		};

		ete0 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1e>;
			coresight-name = "coresight-ete0";
			qcom,skip-power-up;
			atid = <0x1>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a2>;
						phandle = <0x1aa>;
					};
				};
			};
		};

		ete1 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1f>;
			coresight-name = "coresight-ete1";
			qcom,skip-power-up;
			atid = <0x2>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a3>;
						phandle = <0x1ab>;
					};
				};
			};
		};

		ete2 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x20>;
			coresight-name = "coresight-ete2";
			qcom,skip-power-up;
			atid = <0x3>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a4>;
						phandle = <0x1ac>;
					};
				};
			};
		};

		ete3 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x21>;
			coresight-name = "coresight-ete3";
			qcom,skip-power-up;
			atid = <0x4>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a5>;
						phandle = <0x1ad>;
					};
				};
			};
		};

		ete4 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x22>;
			coresight-name = "coresight-ete4";
			qcom,skip-power-up;
			atid = <0x5>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a6>;
						phandle = <0x1ae>;
					};
				};
			};
		};

		ete5 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x23>;
			coresight-name = "coresight-ete5";
			qcom,skip-power-up;
			atid = <0x6>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a7>;
						phandle = <0x1af>;
					};
				};
			};
		};

		ete6 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x24>;
			coresight-name = "coresight-ete6";
			qcom,skip-power-up;
			atid = <0x7>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a8>;
						phandle = <0x1b0>;
					};
				};
			};
		};

		ete7 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x25>;
			coresight-name = "coresight-ete7";
			qcom,skip-power-up;
			atid = <0x8>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a9>;
						phandle = <0x1b1>;
					};
				};
			};
		};

		funnel_ete {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-ete";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1aa>;
						phandle = <0x1a2>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1ab>;
						phandle = <0x1a3>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x1ac>;
						phandle = <0x1a4>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						remote-endpoint = <0x1ad>;
						phandle = <0x1a5>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						remote-endpoint = <0x1ae>;
						phandle = <0x1a6>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						remote-endpoint = <0x1af>;
						phandle = <0x1a7>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						remote-endpoint = <0x1b0>;
						phandle = <0x1a8>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						remote-endpoint = <0x1b1>;
						phandle = <0x1a9>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b2>;
						phandle = <0x1bc>;
					};
				};
			};
		};

		tpda@13864000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x13864000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,dsb-elem-size = <0x2 0x20 0x5 0x20 0x8 0x20>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x3 0x20 0x6 0x40 0x7 0x40>;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x481>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1b3>;
						phandle = <0x19a>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1b4>;
						phandle = <0x19b>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x1b5>;
						phandle = <0x19c>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						remote-endpoint = <0x1b6>;
						phandle = <0x19d>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						remote-endpoint = <0x1b7>;
						phandle = <0x19e>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						remote-endpoint = <0x1b8>;
						phandle = <0x19f>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						remote-endpoint = <0x1b9>;
						phandle = <0x1a0>;
					};
				};

				port@8 {
					reg = <0x8>;

					endpoint {
						remote-endpoint = <0x1ba>;
						phandle = <0x1a1>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bb>;
						phandle = <0x1bd>;
					};
				};
			};
		};

		funnel@13810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x13810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x482>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1bc>;
						phandle = <0x1b2>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						remote-endpoint = <0x1bd>;
						phandle = <0x1bb>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1be>;
						phandle = <0x20d>;
					};
				};
			};
		};

		tpdm@10b34000 {
			compatible = "arm,coresight-dummy-source";
			coresight-name = "coresight-tpdm-ddr-lpi";
			trace-name = "tracenoc-ddr-lpi";
			phandle = <0x483>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bf>;
						phandle = <0x22b>;
					};
				};
			};
		};

		tpdm@10f82000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10f82000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-llcc0";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x484>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c0>;
						phandle = <0x1ca>;
					};
				};
			};
		};

		tpdm@10f84000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10f84000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-llcc1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x485>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c1>;
						phandle = <0x1cb>;
					};
				};
			};
		};

		tpdm@10f83000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10f83000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-llcc2";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x486>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c2>;
						phandle = <0x1cc>;
					};
				};
			};
		};

		tpdm@10f85000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10f85000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-llcc3";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x487>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c3>;
						phandle = <0x1cd>;
					};
				};
			};
		};

		tpdm@10d04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d04000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-dpm";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x488>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c4>;
						phandle = <0x1cf>;
					};
				};
			};
		};

		tpdm@10d03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d03000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-shrm";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x489>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c5>;
						phandle = <0x1ce>;
					};
				};
			};
		};

		tpdm@10d06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d06000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch02";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x48a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c6>;
						phandle = <0x1d0>;
					};
				};
			};
		};

		tpdm@10d08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d08000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch13";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x48b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c7>;
						phandle = <0x1d1>;
					};
				};
			};
		};

		gladiator {
			compatible = "arm,coresight-dummy-source";
			coresight-name = "coresight-gladiator";
			atid = <0x60>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c8>;
						phandle = <0x1c9>;
					};
				};
			};
		};

		TN@10d00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xf0c00>;
			reg = <0x10d00000 0x1000>;
			reg-names = "traceNoc-base";
			coresight-name = "coresight-tracenoc-ddr";
			qcom,interconnect-trace-noc;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x48c>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@6 {
					reg = <0x6>;

					endpoint {
						remote-endpoint = <0x1c9>;
						phandle = <0x1c8>;
					};
				};

				port@9 {
					reg = <0x9>;

					endpoint {
						remote-endpoint = <0x1ca>;
						phandle = <0x1c0>;
					};
				};

				port@a {
					reg = <0xa>;

					endpoint {
						remote-endpoint = <0x1cb>;
						phandle = <0x1c1>;
					};
				};

				port@b {
					reg = <0xb>;

					endpoint {
						remote-endpoint = <0x1cc>;
						phandle = <0x1c2>;
					};
				};

				port@c {
					reg = <0xc>;

					endpoint {
						remote-endpoint = <0x1cd>;
						phandle = <0x1c3>;
					};
				};

				port@d {
					reg = <0xd>;

					endpoint {
						remote-endpoint = <0x1ce>;
						phandle = <0x1c5>;
					};
				};

				port@e {
					reg = <0xe>;

					endpoint {
						remote-endpoint = <0x1cf>;
						phandle = <0x1c4>;
					};
				};

				port@f {
					reg = <0xf>;

					endpoint {
						remote-endpoint = <0x1d0>;
						phandle = <0x1c6>;
					};
				};

				port@10 {
					reg = <0x10>;

					endpoint {
						remote-endpoint = <0x1d1>;
						phandle = <0x1c7>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1d2>;
						phandle = <0x214>;
					};
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,atid-num = <0x2>;
			trace-name = "audio-etm0";
			atid = <0x28 0x29>;

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1d3>;
						phandle = <0x1e5>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1d4>;
						phandle = <0x255>;
					};
				};
			};
		};

		tpdm@10b46000 {
			compatible = "arm,coresight-dummy-source";
			coresight-name = "coresight-tpdm-lpass-lpi";
			trace-name = "tpda-lpass-lpi";
			phandle = <0x48d>;

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1d5>;
						phandle = <0x1e1>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1d6>;
						phandle = <0x257>;
					};
				};
			};
		};

		tpdm@10b52000 {
			compatible = "arm,coresight-dummy-source";
			coresight-name = "coresight-tpdm-lpass-rscc";
			trace-name = "tpda-lpass-rscc";
			phandle = <0x48e>;

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1d7>;
						phandle = <0x1e2>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1d8>;
						phandle = <0x258>;
					};
				};
			};
		};

		tpdm@10b54000 {
			compatible = "arm,coresight-dummy-source";
			coresight-name = "coresight-tpdm-lpass-audio";
			trace-name = "tpda-lpass-audio";
			status = "disabled";
			phandle = <0x48f>;

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1d9>;
						phandle = <0x1e3>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1da>;
						phandle = <0x259>;
					};
				};
			};
		};

		tpdm@10b84000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b84000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass-crdl";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x490>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1db>;
						phandle = <0x1dc>;
					};
				};
			};
		};

		TN@10b80000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xf0c00>;
			reg = <0x10b80000 0x3400>;
			reg-names = "traceNoc-base";
			coresight-name = "coresight-tracenoc-lpass";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,interconnect-trace-noc;
			phandle = <0x491>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1dc>;
						phandle = <0x1db>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1dd>;
						phandle = <0x215>;
					};
				};
			};
		};

		lpass-stm {
			compatible = "arm,coresight-dummy-source";
			coresight-name = "coresight-lpass-stm";
			trace-name = "lpass-stm";
			atid = <0x19>;
			phandle = <0x492>;

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1de>;
						phandle = <0x1e0>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1df>;
						phandle = <0x256>;
					};
				};
			};
		};

		funnel@10b50000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi_1";
			phandle = <0x493>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1e0>;
						phandle = <0x1de>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1e1>;
						phandle = <0x1d5>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						remote-endpoint = <0x1e2>;
						phandle = <0x1d7>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						remote-endpoint = <0x1e3>;
						phandle = <0x1d9>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1e4>;
						phandle = <0x1e6>;
					};
				};
			};
		};

		funnel@10b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi_0";
			phandle = <0x494>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1e5>;
						phandle = <0x1d3>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						remote-endpoint = <0x1e6>;
						phandle = <0x1e4>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1e7>;
						phandle = <0x22c>;
					};
				};
			};
		};

		stm@10002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x10002000 0x1000 0x37280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";
			coresight-name = "coresight-stm";
			atid = <0x10>;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x495>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1e8>;
						phandle = <0x21e>;
					};
				};
			};
		};

		tpdm@10003000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10003000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dcc";
			qcom,hw-enable-check;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x496>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1e9>;
						phandle = <0x219>;
					};
				};
			};
		};

		tpdm@10c23000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c23000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ufs";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x497>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ea>;
						phandle = <0x204>;
					};
				};
			};
		};

		tpdm@10c20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c20000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-sdcc2";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x498>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1eb>;
						phandle = <0x203>;
					};
				};
			};
		};

		tpdm@10c22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c22000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ipa";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x499>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ec>;
						phandle = <0x202>;
					};
				};
			};
		};

		tpdm@10840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10840000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			status = "disabled";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x49a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ed>;
						phandle = <0x201>;
					};
				};
			};
		};

		tpdm@109d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x49b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ee>;
						phandle = <0x49c>;
					};
				};
			};
		};

		tpdm@10841000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10841000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x49d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ef>;
						phandle = <0x200>;
					};
				};
			};
		};

		tpdm@1082c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1082c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gcc";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x49e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1f0>;
						phandle = <0x1ff>;
					};
				};
			};
		};

		tpdm@109a4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109a4000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlmm";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x49f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1f1>;
						phandle = <0x205>;
					};
				};
			};
		};

		tpdm@109a6000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109a6000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-north-dsb";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4a0>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1f2>;
						phandle = <0x206>;
					};
				};
			};
		};

		tpdm@109a5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109a5000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-south-dsb";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4a1>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1f3>;
						phandle = <0x207>;
					};
				};
			};
		};

		tpdm@109ab000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109ab000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ipcc";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4a2>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1f4>;
						phandle = <0x208>;
					};
				};
			};
		};

		tpdm@109aa000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109aa000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pmu";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4a3>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1f5>;
						phandle = <0x209>;
					};
				};
			};
		};

		tpdm@109a7000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109a7000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-rdpm-cmb0";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x4a4>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1f6>;
						phandle = <0x20a>;
					};
				};
			};
		};

		tpdm@109a9000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109a9000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-rdpm-cmb1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x4a5>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1f7>;
						phandle = <0x20b>;
					};
				};
			};
		};

		tpdm@109a8000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109a8000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-rdpm-cmb2";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x4a6>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1f8>;
						phandle = <0x20c>;
					};
				};
			};
		};

		tpdm@109ad000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109ad000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dch";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x4a7>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1f9>;
						phandle = <0x20e>;
					};
				};
			};
		};

		tpdm@109ae000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109ae000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-channel";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x4a8>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1fa>;
						phandle = <0x20f>;
					};
				};
			};
		};

		tn@109a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xf0c00>;
			reg = <0x109a0000 0x3080>;
			reg-names = "traceNoc-base";
			coresight-name = "coresight-tracenoc-ag";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,trace-noc-v2;
			phandle = <0x4a9>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@8 {
					reg = <0x8>;

					endpoint {
						remote-endpoint = <0x1fb>;
						phandle = <0x199>;
					};
				};

				port@b {
					reg = <0xb>;

					endpoint {
						remote-endpoint = <0x1fc>;
						phandle = <0x196>;
					};
				};

				port@c {
					reg = <0xc>;

					endpoint {
						remote-endpoint = <0x1fd>;
						phandle = <0x18f>;
					};
				};

				port@d {
					reg = <0xd>;

					endpoint {
						remote-endpoint = <0x1fe>;
						phandle = <0x186>;
					};
				};

				port@11 {
					reg = <0x11>;

					endpoint {
						remote-endpoint = <0x1ff>;
						phandle = <0x1f0>;
					};
				};

				port@12 {
					reg = <0x12>;

					endpoint {
						remote-endpoint = <0x200>;
						phandle = <0x1ef>;
					};
				};

				port@13 {
					reg = <0x13>;

					endpoint {
						remote-endpoint = <0x200>;
						phandle = <0x1ee>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						remote-endpoint = <0x201>;
						phandle = <0x1ed>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						remote-endpoint = <0x202>;
						phandle = <0x1ec>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						remote-endpoint = <0x203>;
						phandle = <0x1eb>;
					};
				};

				port@18 {
					reg = <0x18>;

					endpoint {
						remote-endpoint = <0x204>;
						phandle = <0x1ea>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						remote-endpoint = <0x205>;
						phandle = <0x1f1>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0x206>;
						phandle = <0x1f2>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x207>;
						phandle = <0x1f3>;
					};
				};

				port@1c {
					reg = <0x1c>;

					endpoint {
						remote-endpoint = <0x208>;
						phandle = <0x1f4>;
					};
				};

				port@1d {
					reg = <0x1d>;

					endpoint {
						remote-endpoint = <0x209>;
						phandle = <0x1f5>;
					};
				};

				port@1e {
					reg = <0x1e>;

					endpoint {
						remote-endpoint = <0x20a>;
						phandle = <0x1f6>;
					};
				};

				port@1f {
					reg = <0x1f>;

					endpoint {
						remote-endpoint = <0x20b>;
						phandle = <0x1f7>;
					};
				};

				port@20 {
					reg = <0x20>;

					endpoint {
						remote-endpoint = <0x20c>;
						phandle = <0x1f8>;
					};
				};

				port@21 {
					reg = <0x21>;

					endpoint {
						remote-endpoint = <0x20d>;
						phandle = <0x1be>;
					};
				};

				port@23 {
					reg = <0x23>;

					endpoint {
						remote-endpoint = <0x20e>;
						phandle = <0x1f9>;
					};
				};

				port@24 {
					reg = <0x24>;

					endpoint {
						remote-endpoint = <0x20f>;
						phandle = <0x1fa>;
					};
				};

				port@26 {
					reg = <0x26>;

					endpoint {
						remote-endpoint = <0x210>;
						phandle = <0x155>;
					};
				};

				port@2c {
					reg = <0x2c>;

					endpoint {
						remote-endpoint = <0x211>;
						phandle = <0x254>;
					};
				};

				port@2d {
					reg = <0x2d>;

					endpoint {
						remote-endpoint = <0x212>;
						phandle = <0x144>;
					};
				};

				port@2e {
					reg = <0x2e>;

					endpoint {
						remote-endpoint = <0x213>;
						phandle = <0x169>;
					};
				};

				port@4a {
					reg = <0x4a>;

					endpoint {
						remote-endpoint = <0x214>;
						phandle = <0x1d2>;
					};
				};

				port@5f {
					reg = <0x5f>;

					endpoint {
						remote-endpoint = <0x215>;
						phandle = <0x1dd>;
					};
				};

				port@61 {
					reg = <0x61>;

					endpoint {
						remote-endpoint = <0x216>;
						phandle = <0x158>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x217>;
						phandle = <0x21c>;
					};
				};
			};
		};

		tpdm@1000f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1000f000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-spdm";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4aa>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x218>;
						phandle = <0x21a>;
					};
				};
			};
		};

		tpda@10004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-qdss";
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20>;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4ab>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x219>;
						phandle = <0x1e9>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x21a>;
						phandle = <0x218>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x21b>;
						phandle = <0x21d>;
					};
				};
			};
		};

		funnel@10041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4ac>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x21c>;
						phandle = <0x217>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						remote-endpoint = <0x21d>;
						phandle = <0x21b>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						remote-endpoint = <0x21e>;
						phandle = <0x1e8>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x21f>;
						phandle = <0x22e>;
					};
				};
			};
		};

		tpdm@10b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b09000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-0";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4ad>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x220>;
						phandle = <0x225>;
					};
				};
			};
		};

		tpdm@10b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0a000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4ae>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x221>;
						phandle = <0x226>;
					};
				};
			};
		};

		tpdm@10b0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0b000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-2";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4af>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x222>;
						phandle = <0x227>;
					};
				};
			};
		};

		tpdm@10b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-3";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4b0>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x223>;
						phandle = <0x228>;
					};
				};
			};
		};

		tpdm@10b0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0d000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4b1>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x224>;
						phandle = <0x229>;
					};
				};
			};
		};

		tpda@10b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10b08000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-aoss";
			qcom,cmb-elem-size = <0x0 0x40 0x1 0x40 0x2 0x40 0x3 0x40>;
			qcom,dsb-elem-size = <0x4 0x20>;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4b2>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x225>;
						phandle = <0x220>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x226>;
						phandle = <0x221>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x227>;
						phandle = <0x222>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						remote-endpoint = <0x228>;
						phandle = <0x223>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						remote-endpoint = <0x229>;
						phandle = <0x224>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x22a>;
						phandle = <0x22d>;
					};
				};
			};
		};

		funnel@10b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10b04000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-aoss";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4b3>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@3 {
					reg = <0x3>;

					endpoint {
						remote-endpoint = <0x22b>;
						phandle = <0x1bf>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						remote-endpoint = <0x22c>;
						phandle = <0x1e7>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						remote-endpoint = <0x22d>;
						phandle = <0x22a>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						remote-endpoint = <0x22e>;
						phandle = <0x21f>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x22f>;
						phandle = <0x230>;
					};
				};
			};
		};

		tmc@10b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10b05000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4b4>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x230>;
						phandle = <0x22f>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x231>;
						phandle = <0x232>;
					};
				};
			};
		};

		replicator@10b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10b06000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_swao";
			qcom,replicator-loses-context;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4b5>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x232>;
						phandle = <0x231>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						remote-endpoint = <0x233>;
						phandle = <0x236>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x234>;
						phandle = <0x235>;
					};
				};
			};
		};

		dummy-eud {
			compatible = "arm,coresight-dummy-sink";
			coresight-name = "coresight-eud";
			phandle = <0x4b6>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x235>;
						phandle = <0x234>;
					};
				};
			};
		};

		replicator@10046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_qdss";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4b7>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x236>;
						phandle = <0x233>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						remote-endpoint = <0x237>;
						phandle = <0x238>;
					};
				};
			};
		};

		replicator@1004e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x1004e000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_etr";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4b8>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x238>;
						phandle = <0x237>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x239>;
						phandle = <0x242>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x23a>;
						phandle = <0x23b>;
					};
				};
			};
		};

		etr1-replicator {
			compatible = "arm,coresight-static-replicator";
			coresight-name = "coresight-replicator-etr1";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x23b>;
						phandle = <0x23a>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x23c>;
						phandle = <0x240>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x23d>;
						phandle = <0x243>;
					};
				};
			};
		};

		tmc-modem {
			compatible = "qcom,coresight-secure-etr";
			coresight-name = "coresight-modem-etr1";
			real-name = "coresight-tmc-etr1";
			qdss,buffer-size = <0x2000000>;
			qcom,secure-component;
			memory-region = <0x23e>;
			coresight-csr = <0x23f>;
			csr-atid-offset = <0x108>;
			csr-irqctrl-offset = <0x70>;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4b9>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x240>;
						phandle = <0x23c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x241>;
						phandle = <0x25b>;
					};
				};
			};
		};

		tmc@10048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10048000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etr";
			qcom,iommu-dma = "bypass";
			iommus = <0x2f 0x4e0 0x0>;
			dma-coherent;
			arm,scatter-gather;
			qcom,sw-usb;
			coresight-csr = <0x23f>;
			csr-atid-offset = <0xf8>;
			csr-irqctrl-offset = <0x6c>;
			byte-cntr-name = "byte-cntr";
			byte-cntr-class-name = "coresight-tmc-etr-stream";
			interrupts = <0x0 0x160 0x1>;
			interrupt-names = "byte-cntr-irq";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4ba>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x242>;
						phandle = <0x239>;
					};
				};
			};
		};

		tmc@1004f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x1004f000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etr1";
			iommus = <0x2f 0x500 0x0>;
			dma-coherent;
			arm,scatter-gather;
			coresight-csr = <0x23f>;
			csr-atid-offset = <0x108>;
			csr-irqctrl-offset = <0x70>;
			byte-cntr-name = "byte-cntr1";
			byte-cntr-class-name = "coresight-tmc-etr1-stream";
			interrupts = <0x0 0x16a 0x1>;
			interrupt-names = "byte-cntr-irq";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4bb>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x243>;
						phandle = <0x23d>;
					};
				};
			};
		};

		tpdm@10880000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10880000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-wpss";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x24a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x244>;
						phandle = <0x246>;
					};
				};
			};
		};

		tpdm@10881000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10881000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-wpss1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x24c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x245>;
						phandle = <0x247>;
					};
				};
			};
		};

		funnel@10883000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10883000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-wpss";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4bc>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x246>;
						phandle = <0x244>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x247>;
						phandle = <0x245>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x248>;
						phandle = <0x170>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x249>;
						source = <0x24a>;
						phandle = <0x24f>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x24b>;
						source = <0x24c>;
						phandle = <0x250>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x24d>;
						source = <0x24e>;
						phandle = <0x253>;
					};
				};
			};
		};

		tpda@10c34000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c34000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl2";
			qcom,dsb-elem-size = <0x0 0x20>;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4bd>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@4 {
					reg = <0x4>;

					endpoint {
						remote-endpoint = <0x24f>;
						phandle = <0x249>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						remote-endpoint = <0x250>;
						phandle = <0x24b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x251>;
						phandle = <0x252>;
					};
				};
			};
		};

		funnel@10c35000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c35000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl2";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4be>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x252>;
						phandle = <0x251>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x253>;
						phandle = <0x24d>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x254>;
						phandle = <0x211>;
					};
				};
			};
		};

		audio-qmi {
			compatible = "qcom,coresight-qmi";
			coresight-name = "coresight-qmi-auido";
			qcom,inst-id = <0x5>;

			in-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x255>;
						phandle = <0x1d4>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x256>;
						phandle = <0x1df>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x257>;
						phandle = <0x1d6>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						remote-endpoint = <0x258>;
						phandle = <0x1d8>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						remote-endpoint = <0x259>;
						phandle = <0x1da>;
					};
				};
			};
		};

		modem0-qmi {
			compatible = "qcom,coresight-qmi";
			coresight-name = "coresight-qmi-modem0";
			qcom,inst-id = <0x2>;

			in-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x25a>;
						phandle = <0x176>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x25b>;
						phandle = <0x241>;
					};
				};
			};
		};

		modem2-qmi {
			compatible = "qcom,coresight-qmi";
			coresight-name = "coresight-qmi-modem2";
			qcom,inst-id = <0xb>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x25c>;
						phandle = <0x178>;
					};
				};
			};
		};

		cti@10010000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10010000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-qdss";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
		};

		cti@10882000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10882000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-wpss";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4bf>;
		};

		cti@1088b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x1088b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-wpss-q6";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@10b00000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b00000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-swao";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			phandle = <0x4c0>;
		};

		cti@10b21000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b21000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-aoss";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@10a05000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10a05000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-camera";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@1098b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x1098b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_qdsp";
			clocks = <0x42>;
			clock-names = "apb_pclk";
		};

		cti@10982000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10982000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
		};

		cti@10c32000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c32000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dl2-cti0";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
		};

		cti@10c33000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c33000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dl2-cti1";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
		};

		cti@10d21000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d21000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_shrm";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@10b35000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b35000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_lpi";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@10d05000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d05000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_center";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
		};

		cti@10d07000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d07000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_chhm02";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
		};

		cti@10d09000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d09000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_chhm13";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
		};

		cti@10c62000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c62000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mdss";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
		};

		cti@10961000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10961000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-a6x_isdb";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@10962000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10962000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-a6x_gpmu";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@10901000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10901000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-a6x_dragonlink";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@10b42000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b42000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_lpi";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@10b4b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b4b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_lpi_qdsp";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@10b41000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b41000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_lpi_cti_1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@10b51000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b51000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_lpi_cti_3";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@10b85000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b85000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
		};

		cti@10813000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10813000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_vdsp6";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@1080b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x1080b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_qdsp6";
			clocks = <0x42>;
			clock-names = "apb_pclk";
		};

		cti@10802000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10802000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss";
			qcom,extended_cti;
			clocks = <0x42>;
			clock-names = "apb_pclk";
		};

		cti@10cd1000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10cd1000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_rvss";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@10cc2000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10cc2000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_dragonlink_cti0";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
			status = "disabled";
		};

		cti@10cc3000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10cc3000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_dragonlink_cti1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
			status = "disabled";
		};

		cti@109b0000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x109b0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-trace_noc_cti0";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@109b1000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x109b1000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-trace_noc_cti1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@109b2000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x109b2000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-trace_noc_cti2";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@109c1000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x109c1000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-eva";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@10ba5000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10ba5000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-soccp";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@10831000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10831000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-venus";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@10c2a000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c2a000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dl3";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@10c2b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c2b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dl3-1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@10c12000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c12000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dl4";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@10c13000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c13000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dl4-1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@13863000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x13863000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss-dl";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@138e0000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x138e0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti_0";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@138e1000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x138e1000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti_3";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@138e2000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x138e2000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti_4";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@138f0000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x138f0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti_1";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@13900000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x13900000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti_2";
			clocks = <0x42>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		dcc_v2@100ff000 {
			compatible = "qcom,dcc-v2";
			reg = <0x100ff000 0x1000 0x10084000 0x4000>;
			qcom,transaction_timeout = <0x0>;
			reg-names = "dcc-base", "dcc-ram-base";
			dcc-ram-offset = <0x4000>;
			phandle = <0x4c1>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x25d>;

			static_dump {
				qcom,static-mem-dump;

				c0_context {
					qcom,dump-size = <0x800>;
					qcom,dump-id = <0x0>;
				};

				c100_context {
					qcom,dump-size = <0x800>;
					qcom,dump-id = <0x1>;
				};

				c200_context {
					qcom,dump-size = <0x800>;
					qcom,dump-id = <0x2>;
				};

				c300_context {
					qcom,dump-size = <0x800>;
					qcom,dump-id = <0x3>;
				};

				c400_context {
					qcom,dump-size = <0x800>;
					qcom,dump-id = <0x4>;
				};

				c500_context {
					qcom,dump-size = <0x800>;
					qcom,dump-id = <0x5>;
				};

				c600_context {
					qcom,dump-size = <0x800>;
					qcom,dump-id = <0x6>;
				};

				c700_context {
					qcom,dump-size = <0x800>;
					qcom,dump-id = <0x7>;
				};

				l1_icache0 {
					qcom,dump-size = <0x22100>;
					qcom,dump-id = <0x60>;
				};

				l1_icache100 {
					qcom,dump-size = <0x22100>;
					qcom,dump-id = <0x61>;
				};

				l1_icache200 {
					qcom,dump-size = <0x22100>;
					qcom,dump-id = <0x62>;
				};

				l1_icache300 {
					qcom,dump-size = <0x22100>;
					qcom,dump-id = <0x63>;
				};

				l1_icache400 {
					qcom,dump-size = <0x22100>;
					qcom,dump-id = <0x64>;
				};

				l1_icache500 {
					qcom,dump-size = <0x22100>;
					qcom,dump-id = <0x65>;
				};

				l1_icache600 {
					qcom,dump-size = <0x22100>;
					qcom,dump-id = <0x66>;
				};

				l1_icache700 {
					qcom,dump-size = <0x22100>;
					qcom,dump-id = <0x67>;
				};

				l1_dcache0 {
					qcom,dump-size = <0x12100>;
					qcom,dump-id = <0x80>;
				};

				l1_dcache100 {
					qcom,dump-size = <0x12100>;
					qcom,dump-id = <0x81>;
				};

				l1_dcache200 {
					qcom,dump-size = <0x1a100>;
					qcom,dump-id = <0x82>;
				};

				l1_dcache300 {
					qcom,dump-size = <0x1a100>;
					qcom,dump-id = <0x83>;
				};

				l1_dcache400 {
					qcom,dump-size = <0x1a100>;
					qcom,dump-id = <0x84>;
				};

				l1_dcache500 {
					qcom,dump-size = <0x1a100>;
					qcom,dump-id = <0x85>;
				};

				l1_dcache600 {
					qcom,dump-size = <0x1a100>;
					qcom,dump-id = <0x86>;
				};

				l1_dcache700 {
					qcom,dump-size = <0x1a100>;
					qcom,dump-id = <0x87>;
				};

				l1_itlb700 {
					qcom,dump-size = <0x600>;
					qcom,dump-id = <0x27>;
				};

				l1_dtlb700 {
					qcom,dump-size = <0xa00>;
					qcom,dump-id = <0x47>;
				};

				l2_cache0 {
					qcom,dump-size = <0x90100>;
					qcom,dump-id = <0xc0>;
				};

				l2_cache100 {
					qcom,dump-size = <0x90100>;
					qcom,dump-id = <0xc1>;
				};

				l2_cache200 {
					qcom,dump-size = <0xd0100>;
					qcom,dump-id = <0xc2>;
				};

				l2_cache300 {
					qcom,dump-size = <0xd0100>;
					qcom,dump-id = <0xc3>;
				};

				l2_cache400 {
					qcom,dump-size = <0xd0100>;
					qcom,dump-id = <0xc4>;
				};

				l2_cache500 {
					qcom,dump-size = <0xd0100>;
					qcom,dump-id = <0xc5>;
				};

				l2_cache600 {
					qcom,dump-size = <0xd0100>;
					qcom,dump-id = <0xc6>;
				};

				l2_cache700 {
					qcom,dump-size = <0x340100>;
					qcom,dump-id = <0xc7>;
				};

				l2_tlb0 {
					qcom,dump-size = <0xf700>;
					qcom,dump-id = <0x120>;
				};

				l2_tlb100 {
					qcom,dump-size = <0xf700>;
					qcom,dump-id = <0x121>;
				};

				l2_tlb700 {
					qcom,dump-size = <0xa900>;
					qcom,dump-id = <0x127>;
				};

				l1dcdirty0 {
					qcom,dump-size = <0x2100>;
					qcom,dump-id = <0x170>;
				};

				l1dcdirty100 {
					qcom,dump-size = <0x2100>;
					qcom,dump-id = <0x171>;
				};

				l1dcmte0 {
					qcom,dump-size = <0x2100>;
					qcom,dump-id = <0x180>;
				};

				l1dcmte100 {
					qcom,dump-size = <0x2100>;
					qcom,dump-id = <0x181>;
				};

				l2dcmte0 {
					qcom,dump-size = <0x10100>;
					qcom,dump-id = <0x190>;
				};

				l2dcmte100 {
					qcom,dump-size = <0x10100>;
					qcom,dump-id = <0x191>;
				};

				l0mopca700 {
					qcom,dump-size = <0x4100>;
					qcom,dump-id = <0x1a7>;
				};

				l2victim700 {
					qcom,dump-size = <0x2100>;
					qcom,dump-id = <0x1e7>;
				};

				l2tldtcsp200 {
					qcom,dump-size = <0x7900>;
					qcom,dump-id = <0x202>;
				};

				l2tldtcsp300 {
					qcom,dump-size = <0x7900>;
					qcom,dump-id = <0x203>;
				};

				l2tldtcsp400 {
					qcom,dump-size = <0x7900>;
					qcom,dump-id = <0x204>;
				};

				l2tldtcsp500 {
					qcom,dump-size = <0x7900>;
					qcom,dump-id = <0x205>;
				};

				l2tldtcsp600 {
					qcom,dump-size = <0x7900>;
					qcom,dump-id = <0x206>;
				};

				l2tldtcmp200 {
					qcom,dump-size = <0x1300>;
					qcom,dump-id = <0x212>;
				};

				l2tldtcmp300 {
					qcom,dump-size = <0x1300>;
					qcom,dump-id = <0x213>;
				};

				l2tldtcmp400 {
					qcom,dump-size = <0x1300>;
					qcom,dump-id = <0x214>;
				};

				l2tldtcmp500 {
					qcom,dump-size = <0x1300>;
					qcom,dump-id = <0x215>;
				};

				l2tldtcmp600 {
					qcom,dump-size = <0x1300>;
					qcom,dump-id = <0x216>;
				};

				rpmh {
					qcom,dump-size = <0x400000>;
					qcom,dump-id = <0xec>;
				};

				rpm_sw {
					qcom,dump-size = <0x28000>;
					qcom,dump-id = <0xea>;
				};

				pmic {
					qcom,dump-size = <0x200000>;
					qcom,dump-id = <0xe4>;
				};

				fcm {
					qcom,dump-size = <0x8400>;
					qcom,dump-id = <0xee>;
				};

				etf_swao {
					qcom,dump-size = <0x10000>;
					qcom,dump-id = <0xf1>;
				};

				etr_reg {
					qcom,dump-size = <0x1000>;
					qcom,dump-id = <0x100>;
				};

				etfswao_reg {
					qcom,dump-size = <0x1000>;
					qcom,dump-id = <0x102>;
				};

				etr1_reg {
					qcom,dump-size = <0x1000>;
					qcom,dump-id = <0x105>;
				};

				misc_data {
					qcom,dump-size = <0x1000>;
					qcom,dump-id = <0xe8>;
				};

				etf_slpi {
					qcom,dump-size = <0x4000>;
					qcom,dump-id = <0xf3>;
				};

				etfslpi_reg {
					qcom,dump-size = <0x1000>;
					qcom,dump-id = <0x103>;
				};

				etf_lpass {
					qcom,dump-size = <0x4000>;
					qcom,dump-id = <0xf4>;
				};

				etflpass_reg {
					qcom,dump-size = <0x1000>;
					qcom,dump-id = <0x104>;
				};

				osm_reg {
					qcom,dump-size = <0x400>;
					qcom,dump-id = <0x163>;
				};

				pcu_reg {
					qcom,dump-size = <0x400>;
					qcom,dump-id = <0x164>;
				};

				fsm_data {
					qcom,dump-size = <0x400>;
					qcom,dump-id = <0x165>;
				};

				scandump_smmu {
					qcom,dump-size = <0x40000>;
					qcom,dump-id = <0x220>;
				};
			};

			dynamic_mem_dump {
				qcom,dynamic-mem-dump;

				scandump_gpu {

					scandump_gpu {
						qcom,dump-size = <0x300000>;
						qcom,dump-id = <0x221>;
					};
				};

				cpuss_reg {

					cpuss_reg {
						qcom,dump-size = <0x36000>;
						qcom,dump-id = <0xef>;
					};
				};

				spr {

					spr_cpu0 {
						qcom,dump-size = <0x2000>;
						qcom,dump-id = <0x1f0>;
					};

					spr_cpu1 {
						qcom,dump-size = <0x2000>;
						qcom,dump-id = <0x1f1>;
					};

					spr_cpu2 {
						qcom,dump-size = <0x2000>;
						qcom,dump-id = <0x1f2>;
					};

					spr_cpu3 {
						qcom,dump-size = <0x2000>;
						qcom,dump-id = <0x1f3>;
					};

					spr_cpu4 {
						qcom,dump-size = <0x2000>;
						qcom,dump-id = <0x1f4>;
					};

					spr_cpu5 {
						qcom,dump-size = <0x2000>;
						qcom,dump-id = <0x1f5>;
					};

					spr_cpu6 {
						qcom,dump-size = <0x2000>;
						qcom,dump-id = <0x1f6>;
					};

					spr_cpu7 {
						qcom,dump-size = <0x2000>;
						qcom,dump-id = <0x1f7>;
					};
				};
			};
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000 0x1fc6000 0x4>;
			reg-names = "core_base", "tcsr_dyn_en_dis";
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			ranges;
			USB3_GDSC-supply = <0x12e>;
			clocks = <0x3d 0x82 0x3d 0x10 0x3d 0x8 0x3d 0x84 0x3d 0x87>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk";
			resets = <0x3d 0x14>;
			reset-names = "core_reset";
			interrupts-extended = <0x1 0x0 0x82 0x4 0x58 0xe 0x1 0x58 0xf 0x1 0x58 0x11 0x4>;
			interrupt-names = "pwr_event_irq", "dp_hs_phy_irq", "dm_hs_phy_irq", "ss_phy_irq";
			qcom,use-pdc-interrupts;
			qcom,use-eusb2-phy;
			extcon = <0x25e>;
			usb-role-switch;
			qcom,dis-sending-cm-l1-quirk;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,core-clk-rate-disconnected = <0x7f28155>;
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			interconnects = <0x93 0x32 0x28 0x200 0x93 0x32 0x94 0x20d 0x27 0x2 0x94 0x21c>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			dummy-supply = <0x2f>;
			phandle = <0x4c2>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0x0 0xa600000 0x0 0xd93c>;
				iommus = <0x2f 0x40 0x0>;
				qcom,iommu-dma = "atomic";
				memory-region = <0x25f>;
				dma-coherent;
				interrupts = <0x0 0x85 0x4>;
				usb-phy = <0x260 0x261>;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,ssp-u3-u0-quirk;
				tx-fifo-resize;
				num-hc-interrupters = [00 03];
				dr_mode = "otg";
				maximum-speed = "super-speed-plus";
				usb-role-switch;
				phandle = <0x263>;
			};

			port {

				endpoint {
					remote-endpoint = <0x262>;
					phandle = <0x104>;
				};
			};
		};

		dwc3_mem_region {
			iommu-addresses = <0x263 0x0 0x0 0x0 0x90000000 0x263 0x0 0xf0000000 0xffffffff 0x10000000>;
			phandle = <0x25f>;
		};

		hsphy@88e3000 {
			compatible = "qcom,usb-snps-eusb2-phy";
			reg = <0x88e3000 0x154 0x88e2000 0x4 0xc278000 0x4>;
			reg-names = "eusb2_phy_base", "eud_enable_reg", "eud_detect_reg";
			vdd-supply = <0x264>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			vdda12-supply = <0x44>;
			vdd_refgen-supply = <0x43>;
			clocks = <0x54 0x1b 0x96 0x2>;
			clock-names = "ref_clk_src", "ref_clk";
			resets = <0x3d 0x10>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <0x0 0x58>;
			phandle = <0x260>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x4c3>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0x264>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x44>;
			vdd_refgen-supply = <0x43>;
			usb3_dp_phy_gdsc-supply = <0x12f>;
			clocks = <0x3d 0x88 0x3d 0x8b 0x3d 0x8c 0x79 0x54 0x1b 0x96 0x3 0x3d 0x8a>;
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "ref_clk", "com_aux_clk";
			resets = <0x3d 0x15 0x3d 0x17>;
			reset-names = "global_phy_reset", "phy_reset";
			pinctrl-names = "default";
			pinctrl-0 = <0x265>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x8 0x4 0x1c 0x0 0x10 0x1e00>;
			qcom,qmp-phy-init-seq = <0x1000 0xc0 0x1004 0x1 0x1010 0x2 0x1014 0x16 0x1018 0x36 0x101c 0x4 0x1020 0x16 0x1024 0x41 0x1028 0x41 0x102c 0x0 0x1030 0x55 0x1034 0x75 0x1038 0x1 0x103c 0x1 0x1048 0x25 0x104c 0x2 0x1050 0x5c 0x1054 0xf 0x1058 0x5c 0x105c 0xf 0x1060 0xc0 0x1064 0x1 0x1070 0x2 0x1074 0x16 0x1078 0x36 0x1080 0x8 0x1084 0x1a 0x1088 0x41 0x108c 0x0 0x1090 0x55 0x1094 0x75 0x1098 0x1 0x10a8 0x25 0x10ac 0x2 0x10bc 0xa 0x10c0 0x1 0x10cc 0x62 0x10d0 0x2 0x10e8 0xc 0x1110 0x1a 0x1124 0x14 0x1140 0x4 0x1170 0x20 0x1174 0x16 0x11a4 0xb6 0x11a8 0x4b 0x11ac 0x37 0x11b4 0xc 0x1234 0x0 0x1238 0x0 0x123c 0x1f 0x1240 0x9 0x1284 0xf5 0x128c 0x3f 0x1290 0x3f 0x1294 0x5f 0x12a4 0x12 0x12e4 0x21 0x1408 0xa 0x1414 0x6 0x1430 0x2f 0x1434 0x7f 0x143c 0xff 0x1440 0xf 0x1444 0x99 0x144c 0x8 0x1450 0x8 0x1454 0x0 0x1458 0xa 0x1460 0xa0 0x14d4 0x54 0x14d8 0xf 0x14dc 0x13 0x14ec 0xf 0x14f0 0x4a 0x14f4 0xa 0x14f8 0x7 0x14fc 0x0 0x1510 0x47 0x151c 0x4 0x1524 0xe 0x155c 0x3f 0x1560 0xbf 0x1564 0xff 0x1568 0xdf 0x156c 0xed 0x1570 0xdc 0x1574 0x5c 0x1578 0x9c 0x157c 0x1d 0x1580 0x9 0x15a0 0x4 0x15a4 0x38 0x15a8 0xc 0x15b0 0x10 0x15e4 0x14 0x15f8 0x8 0x1634 0x0 0x1638 0x0 0x163c 0x1f 0x1640 0x9 0x1684 0xf5 0x168c 0x3f 0x1690 0x3f 0x1694 0x5f 0x16a4 0x12 0x16e4 0x5 0x1808 0xa 0x1814 0x6 0x1830 0x2f 0x1834 0x7f 0x183c 0xff 0x1840 0xf 0x1844 0x99 0x184c 0x8 0x1850 0x8 0x1854 0x0 0x1858 0xa 0x1860 0xa0 0x18d4 0x54 0x18d8 0xf 0x18dc 0x13 0x18ec 0xf 0x18f0 0x4a 0x18f4 0xa 0x18f8 0x7 0x18fc 0x0 0x1910 0x47 0x191c 0x4 0x1924 0xe 0x195c 0xbf 0x1960 0xbf 0x1964 0xbf 0x1968 0xdf 0x196c 0xfd 0x1970 0xdc 0x1974 0x5c 0x1978 0x9c 0x197c 0x1d 0x1980 0x9 0x19a0 0x4 0x19a4 0x38 0x19a8 0xc 0x19b0 0x10 0x19e4 0x14 0x19f8 0x8 0x1cc4 0xc4 0x1cc8 0x89 0x1ccc 0x20 0x1cd8 0x13 0x1cdc 0x21 0x1d88 0x99 0x1d90 0xe7 0x1d94 0x3 0x1db0 0xa 0x1dc0 0x88 0x1dc4 0x13 0x1dd0 0xc 0x1ddc 0x4b 0x1dec 0x10 0x1f00 0x68 0x1f18 0xf8 0x1f3c 0x7 0x1f40 0x40 0x1f44 0x0>;
			phandle = <0x261>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x2f 0x100b 0x0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <0xb>;
			qcom,usb-audio-intr-num = <0x2>;
		};

		qup1_gpi_iommu_region {
			iommu-addresses = <0x266 0x0 0x100000 0x266 0x200000 0xffe00000>;
			phandle = <0x267>;
		};

		qcom,gpi-dma@a00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x5>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0x2f 0xb6 0x0>;
			qcom,max-num-gpii = <0xc>;
			interrupts = <0x0 0x117 0x4 0x0 0x118 0x4 0x0 0x119 0x4 0x0 0x11a 0x4 0x0 0x11b 0x4 0x0 0x11c 0x4 0x0 0x125 0x4 0x0 0x126 0x4 0x0 0x127 0x4 0x0 0x128 0x4 0x0 0x129 0x4 0x0 0x12a 0x4>;
			qcom,static-gpii-mask = <0x1>;
			qcom,gpii-mask = <0x1e>;
			qcom,ev-factor = <0x1>;
			memory-region = <0x267>;
			qcom,gpi-ee-offset = <0x10000>;
			dma-coherent;
			status = "ok";
			phandle = <0x266>;
		};

		qup1_se_iommu_region {
			iommu-addresses = <0x268 0x0 0x40000000 0x268 0x50000000 0xb0000000>;
			phandle = <0x269>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0xac0000 0x2000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-names = "m-ahb", "s-ahb";
			clocks = <0x3d 0x69 0x3d 0x6a>;
			iommus = <0x2f 0xa3 0x0>;
			memory-region = <0x269>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			ranges;
			status = "ok";
			phandle = <0x268>;

			i2c@a80000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa80000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x161 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x44>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x26b 0x26c>;
				pinctrl-1 = <0x26d>;
				dmas = <0x266 0x0 0x0 0x3 0x40 0x0 0x266 0x1 0x0 0x3 0x40 0x0>;
				dma-names = "tx", "rx";
				status = "disabled";
				phandle = <0x4c4>;
			};

			spi@a80000 {
				compatible = "qcom,spi-geni";
				reg = <0xa80000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg-names = "se_phys";
				interrupts = <0x0 0x161 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x44>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x26e 0x26f 0x270 0x271>;
				pinctrl-1 = <0x272>;
				dmas = <0x266 0x0 0x0 0x1 0x40 0x0 0x266 0x1 0x0 0x1 0x40 0x0>;
				dma-names = "tx", "rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x4c5>;
			};

			i2c@a84000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa84000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x162 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x46>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x273 0x274>;
				pinctrl-1 = <0x275>;
				dmas = <0x266 0x0 0x1 0x3 0x40 0x0 0x266 0x1 0x1 0x3 0x40 0x0>;
				dma-names = "tx", "rx";
				status = "disabled";
				phandle = <0x4c6>;
			};

			spi@a84000 {
				compatible = "qcom,spi-geni";
				reg = <0xa84000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg-names = "se_phys";
				interrupts = <0x0 0x162 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x46>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x276 0x277 0x278 0x279>;
				pinctrl-1 = <0x27a>;
				dmas = <0x266 0x0 0x1 0x1 0x40 0x0 0x266 0x1 0x1 0x1 0x40 0x0>;
				dma-names = "tx", "rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x4c7>;
			};

			i2c@a88000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa88000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x163 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x48>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x27b 0x27c>;
				pinctrl-1 = <0x27d>;
				dmas = <0x266 0x0 0x2 0x3 0x40 0x0 0x266 0x1 0x2 0x3 0x40 0x0>;
				dma-names = "tx", "rx";
				status = "disabled";
				phandle = <0x4c8>;
			};

			spi@a88000 {
				compatible = "qcom,spi-geni";
				reg = <0xa88000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg-names = "se_phys";
				interrupts = <0x0 0x163 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x48>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x27e 0x27f 0x280 0x281>;
				pinctrl-1 = <0x282>;
				dmas = <0x266 0x0 0x2 0x1 0x40 0x0 0x266 0x1 0x2 0x1 0x40 0x0>;
				dma-names = "tx", "rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x4c9>;
			};

			i2c@a8c000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa8c000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x164 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x4a>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x283 0x284>;
				pinctrl-1 = <0x285>;
				dmas = <0x266 0x0 0x3 0x3 0x40 0x0 0x266 0x1 0x3 0x3 0x40 0x0>;
				dma-names = "tx", "rx";
				status = "ok";
				phandle = <0x4ca>;

				wcd939x_i2c@e {
					compatible = "qcom,wcd939x-i2c";
					reg = <0xe>;
					vdd-usb-cp-supply = <0x286>;
					phandle = <0x4cb>;
				};
			};

			i2c@a90000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa90000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x165 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x4c>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x287 0x288>;
				pinctrl-1 = <0x289>;
				dmas = <0x266 0x0 0x4 0x3 0x40 0x2 0x266 0x1 0x4 0x3 0x40 0x2>;
				dma-names = "tx", "rx";
				status = "disabled";
				phandle = <0x4cc>;
			};

			spi@a90000 {
				compatible = "qcom,spi-geni";
				reg = <0xa90000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg-names = "se_phys";
				interrupts = <0x0 0x165 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x4c>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x28a 0x28b 0x28c 0x28d>;
				pinctrl-1 = <0x28e>;
				dmas = <0x266 0x0 0x4 0x1 0x40 0x2 0x266 0x1 0x4 0x1 0x40 0x2>;
				dma-names = "tx", "rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x4cd>;
			};

			i2c@a94000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa94000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x166 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x4e>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x28f 0x290>;
				pinctrl-1 = <0x291>;
				dmas = <0x266 0x0 0x5 0x3 0x400 0x0 0x266 0x1 0x5 0x3 0x400 0x0>;
				dma-names = "tx", "rx";
				qcom,shared;
				status = "disabled";
				phandle = <0x4ce>;
			};

			spi@a94000 {
				compatible = "qcom,spi-geni";
				reg = <0xa94000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg-names = "se_phys";
				interrupts = <0x0 0x166 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x4e>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x292 0x293 0x294 0x295>;
				pinctrl-1 = <0x296>;
				dmas = <0x266 0x0 0x5 0x1 0x40 0x0 0x266 0x1 0x5 0x1 0x40 0x0>;
				dma-names = "tx", "rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x4cf>;
			};

			i2c@a98000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa98000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x16b 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x50>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x297 0x298>;
				pinctrl-1 = <0x299>;
				dmas = <0x266 0x0 0x6 0x3 0x40 0x0 0x266 0x1 0x6 0x3 0x40 0x0>;
				dma-names = "tx", "rx";
				status = "disabled";
				phandle = <0x4d0>;
			};

			spi@a98000 {
				compatible = "qcom,spi-geni";
				reg = <0xa98000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg-names = "se_phys";
				interrupts = <0x0 0x16b 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x50>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x29a 0x29b 0x29c 0x29d>;
				pinctrl-1 = <0x29e>;
				dmas = <0x266 0x0 0x6 0x1 0x40 0x0 0x266 0x1 0x6 0x1 0x40 0x0>;
				dma-names = "tx", "rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x4d1>;
			};

			qcom,qup_uart@a9c000 {
				compatible = "qcom,geni-debug-uart";
				reg = <0xa9c000 0x4000>;
				reg-names = "se_phys";
				interrupts = <0x0 0x243 0x4>;
				clock-names = "se";
				clocks = <0x3d 0x52>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x24 0x26a 0x232 0x27 0x2 0x94 0x214 0x93 0x5 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x29f 0x2a0>;
				pinctrl-1 = <0x2a1>;
				status = "ok";
				phandle = <0x4d2>;
			};
		};

		qup2_gpi_iommu_region {
			iommu-addresses = <0x2a2 0x0 0x100000 0x2a2 0x200000 0xffe00000>;
			phandle = <0x2a3>;
		};

		qcom,gpi-dma@800000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x5>;
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0x2f 0x436 0x0>;
			qcom,max-num-gpii = <0xc>;
			interrupts = <0x0 0x24c 0x4 0x0 0x24d 0x4 0x0 0x24e 0x4 0x0 0x24f 0x4 0x0 0x250 0x4 0x0 0x251 0x4 0x0 0x252 0x4 0x0 0x253 0x4 0x0 0x254 0x4 0x0 0x255 0x4 0x0 0x256 0x4 0x0 0x257 0x4>;
			qcom,static-gpii-mask = <0x1>;
			qcom,gpii-mask = <0x1e>;
			qcom,ev-factor = <0x1>;
			memory-region = <0x2a3>;
			qcom,gpi-ee-offset = <0x10000>;
			dma-coherent;
			status = "ok";
			phandle = <0x2a2>;
		};

		qup2_se_iommu_region {
			iommu-addresses = <0x2a4 0x0 0x40000000 0x2a4 0x50000000 0xb0000000>;
			phandle = <0x2a5>;
		};

		qcom,qupv3_2_geni_se@8c0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x8c0000 0x2000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-names = "m-ahb", "s-ahb";
			clocks = <0x3d 0x6d 0x3d 0x6e>;
			iommus = <0x2f 0x423 0x0>;
			memory-region = <0x2a5>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			ranges;
			status = "ok";
			phandle = <0x2a4>;

			i2c@880000 {
				compatible = "qcom,i2c-geni";
				reg = <0x880000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x175 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x59>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x2a6 0x2a7>;
				pinctrl-1 = <0x2a8>;
				dmas = <0x2a2 0x0 0x0 0x3 0x400 0x0 0x2a2 0x1 0x0 0x3 0x400 0x0>;
				dma-names = "tx", "rx";
				status = "disabled";
				phandle = <0x4d3>;
			};

			spi@880000 {
				compatible = "qcom,spi-geni";
				reg = <0x880000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg-names = "se_phys";
				interrupts = <0x0 0x175 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x59>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x2a9 0x2aa 0x2ab 0x2ac>;
				pinctrl-1 = <0x2ad>;
				dmas = <0x2a2 0x0 0x0 0x1 0x40 0x0 0x2a2 0x1 0x0 0x1 0x40 0x0>;
				dma-names = "tx", "rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x4d4>;
			};

			i2c@884000 {
				compatible = "qcom,i2c-geni";
				reg = <0x884000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x247 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x5b>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x2ae 0x2af>;
				pinctrl-1 = <0x2b0>;
				dmas = <0x2a2 0x0 0x1 0x3 0x40 0x0 0x2a2 0x1 0x1 0x3 0x40 0x0>;
				dma-names = "tx", "rx";
				status = "disabled";
				phandle = <0x4d5>;
			};

			i2c@888000 {
				compatible = "qcom,i2c-geni";
				reg = <0x888000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x248 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x5d>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x2b1 0x2b2>;
				pinctrl-1 = <0x2b3>;
				dmas = <0x2a2 0x0 0x2 0x3 0x40 0x0 0x2a2 0x1 0x2 0x3 0x40 0x0>;
				dma-names = "tx", "rx";
				status = "disabled";
				phandle = <0x4d6>;
			};

			spi@888000 {
				compatible = "qcom,spi-geni";
				reg = <0x888000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg-names = "se_phys";
				interrupts = <0x0 0x248 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x5d>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x2b4 0x2b5 0x2b6 0x2b7>;
				pinctrl-1 = <0x2b8>;
				dmas = <0x2a2 0x0 0x2 0x1 0x40 0x0 0x2a2 0x1 0x2 0x1 0x40 0x0>;
				dma-names = "tx", "rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x4d7>;
			};

			i2c@88c000 {
				compatible = "qcom,i2c-geni";
				reg = <0x88c000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x249 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x5f>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x2b9 0x2ba>;
				pinctrl-1 = <0x2bb>;
				dmas = <0x2a2 0x0 0x3 0x3 0x40 0x0 0x2a2 0x1 0x3 0x3 0x40 0x0>;
				dma-names = "tx", "rx";
				status = "disabled";
				phandle = <0x4d8>;
			};

			spi@88c000 {
				compatible = "qcom,spi-geni";
				reg = <0x88c000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg-names = "se_phys";
				interrupts = <0x0 0x249 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x5f>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x2bc 0x2bd 0x2be 0x2bf>;
				pinctrl-1 = <0x2c0>;
				dmas = <0x2a2 0x0 0x3 0x1 0x40 0x0 0x2a2 0x1 0x3 0x1 0x40 0x0>;
				dma-names = "tx", "rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x4d9>;
			};

			i2c@890000 {
				compatible = "qcom,i2c-geni";
				reg = <0x890000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x24a 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x61>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x2c1 0x2c2>;
				pinctrl-1 = <0x2c3>;
				dmas = <0x2a2 0x0 0x4 0x3 0x40 0x0 0x2a2 0x1 0x4 0x3 0x40 0x0>;
				dma-names = "tx", "rx";
				status = "disabled";
				phandle = <0x4da>;
			};

			spi@890000 {
				compatible = "qcom,spi-geni";
				reg = <0x890000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg-names = "se_phys";
				interrupts = <0x0 0x24a 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x61>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x2c4 0x2c5 0x2c6 0x2c7>;
				pinctrl-1 = <0x2c8>;
				dmas = <0x2a2 0x0 0x4 0x1 0x40 0x0 0x2a2 0x1 0x4 0x1 0x40 0x0>;
				dma-names = "tx", "rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x4db>;
			};

			i2c@894000 {
				compatible = "qcom,i2c-geni";
				reg = <0x894000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x24b 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x63>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x2c9 0x2ca>;
				pinctrl-1 = <0x2cb>;
				dmas = <0x2a2 0x0 0x5 0x3 0x40 0x0 0x2a2 0x1 0x5 0x3 0x40 0x0>;
				dma-names = "tx", "rx";
				status = "disabled";
				phandle = <0x4dc>;
			};

			spi@894000 {
				compatible = "qcom,spi-geni";
				reg = <0x894000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg-names = "se_phys";
				interrupts = <0x0 0x24b 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x63>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x2cc 0x2cd 0x2ce 0x2cf>;
				pinctrl-1 = <0x2d0>;
				dmas = <0x2a2 0x0 0x5 0x1 0x40 0x0 0x2a2 0x1 0x5 0x1 0x40 0x0>;
				dma-names = "tx", "rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x4dd>;
			};

			qcom,qup_uart@898000 {
				compatible = "qcom,msm-geni-serial-hs";
				reg = <0x898000 0x4000>;
				reg-names = "se_phys";
				interrupts-extended = <0x1 0x0 0x1cd 0x4 0x37 0x2b 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x65>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "active", "sleep", "shutdown";
				pinctrl-0 = <0x2d1 0x2d2 0x2d3 0x2d4>;
				pinctrl-1 = <0x2d5 0x2d6 0x2d7 0x2d8>;
				pinctrl-2 = <0x2d5 0x2d6 0x2d7 0x2d9>;
				pinctrl-3 = <0x2d1 0x2d2 0x2d3 0x2d4>;
				qcom,wakeup-byte = <0xfd>;
				qcom,suspend-ignore-children;
				status = "disabled";
				phandle = <0x4de>;
			};

			i2c@89c000 {
				compatible = "qcom,i2c-geni";
				reg = <0x89c000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupts = <0x0 0x1ce 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x67>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x2da 0x2db>;
				pinctrl-1 = <0x2dc>;
				dmas = <0x2a2 0x0 0x7 0x3 0x40 0x2 0x2a2 0x1 0x7 0x3 0x40 0x2>;
				dma-names = "tx", "rx";
				status = "disabled";
				phandle = <0x4df>;
			};

			spi@89c000 {
				compatible = "qcom,spi-geni";
				reg = <0x89c000 0x4000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg-names = "se_phys";
				interrupts = <0x0 0x1ce 0x4>;
				clock-names = "se-clk";
				clocks = <0x3d 0x67>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x26a 0x25 0x26a 0x233 0x27 0x2 0x94 0x215 0x55 0x6 0x28 0x200>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x2dd 0x2de 0x2df 0x2e0>;
				pinctrl-1 = <0x2e1>;
				dmas = <0x2a2 0x0 0x7 0x1 0x40 0x2 0x2a2 0x1 0x7 0x1 0x40 0x2>;
				dma-names = "tx", "rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x4e0>;
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x2e2 0x0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x2e3 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x2e4 0x0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x2e5 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};

		gpio_key {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-names = "default";
			pinctrl-0 = <0x2e6>;

			vol_up {
				label = "volume_up";
				gpios = <0x2e7 0x6 0x1>;
				linux,input-type = <0x1>;
				linux,code = <0x73>;
				gpio-key,wakeup;
				debounce-interval = <0xf>;
				linux,can-disable;
			};
		};

		reboot_reason {
			compatible = "qcom,reboot-reason";
			nvmem-cells = <0x2e8>;
			nvmem-cell-names = "restart_reason";
		};

		pmic-pon-log {
			compatible = "qcom,pmic-pon-log";
			nvmem = <0x2e9 0x2ea>;
			nvmem-names = "pon_log0", "pon_log1";
			depends-on-supply = <0x2eb>;
		};

		walt {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;

			qcom,cycle-cntr {
				compatible = "qcom,epss";
				reg = <0x17d91000 0x1000 0x17d92000 0x1000 0x17d93000 0x1000 0x17d94000 0x1000>;
				reg-names = "freq-domain0", "freq-domain1", "freq-domain2", "freq-domain3";
			};
		};

		tsens0@c228000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc228000 0x1ff 0xc222000 0x1ff>;
			#qcom,sensors = <0x8>;
			interrupts = <0x0 0x1fa 0x4 0x0 0x56 0x4>;
			interrupt-names = "uplow", "critical";
			#thermal-sensor-cells = <0x1>;
			phandle = <0xc9>;
		};

		tsens1@c229000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc229000 0x1ff 0xc223000 0x1ff>;
			#qcom,sensors = <0xb>;
			interrupts = <0x0 0x1fb 0x4 0x0 0x9a 0x4>;
			interrupt-names = "uplow", "critical";
			#thermal-sensor-cells = <0x1>;
			phandle = <0xdb>;
		};

		tsens2@c22a000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc22a000 0x1ff 0xc224000 0x1ff>;
			#qcom,sensors = <0xf>;
			interrupts = <0x0 0x1fc 0x4 0x0 0xc9 0x4>;
			interrupt-names = "uplow", "critical";
			#thermal-sensor-cells = <0x1>;
			phandle = <0xf4>;
		};

		tsens3@c22b000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc22b000 0x1ff 0xc225000 0x1ff>;
			#qcom,sensors = <0x5>;
			interrupts = <0x0 0x1fd 0x4 0x0 0xcb 0x4>;
			interrupt-names = "uplow", "critical";
			#thermal-sensor-cells = <0x1>;
			phandle = <0xfb>;
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			cpu0-pause {
				qcom,cpus = <0x1e>;
				qcom,cdev-alias = "thermal-pause-1";
				#cooling-cells = <0x2>;
				phandle = <0xed>;
			};

			cpu1-pause {
				qcom,cpus = <0x1f>;
				qcom,cdev-alias = "thermal-pause-2";
				#cooling-cells = <0x2>;
				phandle = <0xf1>;
			};

			cpu2-pause {
				qcom,cpus = <0x20>;
				qcom,cdev-alias = "thermal-pause-4";
				#cooling-cells = <0x2>;
				phandle = <0xdd>;
			};

			cpu3-pause {
				qcom,cpus = <0x21>;
				qcom,cdev-alias = "thermal-pause-8";
				#cooling-cells = <0x2>;
				phandle = <0xe3>;
			};

			cpu4-pause {
				qcom,cpus = <0x22>;
				qcom,cdev-alias = "thermal-pause-10";
				#cooling-cells = <0x2>;
				phandle = <0xe8>;
			};

			cpu5-pause {
				qcom,cpus = <0x23>;
				qcom,cdev-alias = "thermal-pause-20";
				#cooling-cells = <0x2>;
				phandle = <0xd2>;
			};

			cpu6-pause {
				qcom,cpus = <0x24>;
				qcom,cdev-alias = "thermal-pause-40";
				#cooling-cells = <0x2>;
				phandle = <0xd7>;
			};

			cpu7-pause {
				qcom,cpus = <0x25>;
				qcom,cdev-alias = "thermal-pause-80";
				#cooling-cells = <0x2>;
				phandle = <0xcb>;
			};

			apc0-mx-cx-pause {
				qcom,cpus = <0x20 0x21 0x22 0x23>;
				qcom,cdev-alias = "thermal-pause-3C";
				#cooling-cells = <0x2>;
				phandle = <0xa3>;
			};

			apc1-mx-cx-pause {
				qcom,cpus = <0x24 0x25>;
				qcom,cdev-alias = "thermal-pause-C0";
				#cooling-cells = <0x2>;
				phandle = <0xa2>;
			};

			pause-cpu0 {
				qcom,cpus = <0x1e>;
				qcom,cdev-alias = "pause-cpu0";
			};

			pause-cpu1 {
				qcom,cpus = <0x1f>;
				qcom,cdev-alias = "pause-cpu1";
			};

			pause-cpu2 {
				qcom,cpus = <0x20>;
				qcom,cdev-alias = "pause-cpu2";
			};

			pause-cpu3 {
				qcom,cpus = <0x21>;
				qcom,cdev-alias = "pause-cpu3";
			};

			pause-cpu4 {
				qcom,cpus = <0x22>;
				qcom,cdev-alias = "pause-cpu4";
			};

			pause-cpu5 {
				qcom,cpus = <0x23>;
				qcom,cdev-alias = "pause-cpu5";
			};

			pause-cpu6 {
				qcom,cpus = <0x24>;
				qcom,cdev-alias = "pause-cpu6";
			};

			pause-cpu7 {
				qcom,cpus = <0x25>;
				qcom,cdev-alias = "pause-cpu7";
			};
		};

		qcom,cpu-hotplug {
			compatible = "qcom,cpu-hotplug";

			cpu0-hotplug {
				qcom,cpu = <0x1e>;
				qcom,cdev-alias = "cpu-hotplug0";
				#cooling-cells = <0x2>;
				phandle = <0xef>;
			};

			cpu1-hotplug {
				qcom,cpu = <0x1f>;
				qcom,cdev-alias = "cpu-hotplug1";
				#cooling-cells = <0x2>;
				phandle = <0xf3>;
			};

			cpu2-hotplug {
				qcom,cpu = <0x20>;
				qcom,cdev-alias = "cpu-hotplug2";
				#cooling-cells = <0x2>;
				phandle = <0xdf>;
			};

			cpu3-hotplug {
				qcom,cpu = <0x21>;
				qcom,cdev-alias = "cpu-hotplug3";
				#cooling-cells = <0x2>;
				phandle = <0xbf>;
			};

			cpu4-hotplug {
				qcom,cpu = <0x22>;
				qcom,cdev-alias = "cpu-hotplug4";
				#cooling-cells = <0x2>;
				phandle = <0xc0>;
			};

			cpu5-hotplug {
				qcom,cpu = <0x23>;
				qcom,cdev-alias = "cpu-hotplug5";
				#cooling-cells = <0x2>;
				phandle = <0xc1>;
			};

			cpu6-hotplug {
				qcom,cpu = <0x24>;
				qcom,cdev-alias = "cpu-hotplug6";
				#cooling-cells = <0x2>;
				phandle = <0xc2>;
			};

			cpu7-hotplug {
				qcom,cpu = <0x25>;
				qcom,cdev-alias = "cpu-hotplug7";
				#cooling-cells = <0x2>;
				phandle = <0xc3>;
			};
		};

		qcom,devfreq-cdev {
			compatible = "qcom,devfreq-cdev";
			qcom,devfreq = <0xa9>;
		};

		qcom,cpufreq-cdev {
			compatible = "qcom,cpufreq-cdev";

			cpu-cluster0 {
				qcom,cpus = <0x1e 0x1f>;
			};

			cpu-cluster1 {
				qcom,cpus = <0x20 0x21 0x22>;
			};

			cpu-cluster2 {
				qcom,cpus = <0x23 0x24>;
			};

			cpu-cluster3 {
				qcom,cpus = <0x25>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";
			phandle = <0x4e1>;

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <0x2>;
					phandle = <0xaf>;
				};

				cdsp_hw {
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <0x2>;
					phandle = <0x4e2>;
				};
			};

			modem {
				qcom,instance-id = <0x0>;

				modem_lte_dsc {
					qcom,qmi-dev-name = "modem_lte_dsc";
					#cooling-cells = <0x2>;
					phandle = <0xa8>;
				};

				modem_nr_dsc {
					qcom,qmi-dev-name = "modem_nr_dsc";
					#cooling-cells = <0x2>;
					phandle = <0xa7>;
				};

				modem_nr_scg_dsc {
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
					#cooling-cells = <0x2>;
					phandle = <0xa6>;
				};

				modem_lte_sub1_dsc {
					qcom,qmi-dev-name = "modem_lte_sub1_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4e3>;
				};

				modem_nr_sub1_dsc {
					qcom,qmi-dev-name = "modem_nr_sub1_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4e4>;
				};

				modem_nr_scg_sub1_dsc {
					qcom,qmi-dev-name = "modem_nr_scg_sub1_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4e5>;
				};

				pa_lte_sdr0_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4e6>;
				};

				pa_nr_sdr0_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4e7>;
				};

				pa_nr_sdr0_scg_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4e8>;
				};

				pa_lte_sdr0_sub1_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr0_sub1_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4e9>;
				};

				pa_nr_sdr0_sub1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_sub1_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4ea>;
				};

				pa_nr_sdr0_scg_sub1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_sub1_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4eb>;
				};

				mmw0_dsc {
					qcom,qmi-dev-name = "mmw0_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4ec>;
				};

				mmw1_dsc {
					qcom,qmi-dev-name = "mmw1_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4ed>;
				};

				mmw2_dsc {
					qcom,qmi-dev-name = "mmw2_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4ee>;
				};

				mmw3_dsc {
					qcom,qmi-dev-name = "mmw3_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4ef>;
				};

				mmw0_sub1_dsc {
					qcom,qmi-dev-name = "mmw0_sub1_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4f0>;
				};

				mmw1_sub1_dsc {
					qcom,qmi-dev-name = "mmw1_sub1_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4f1>;
				};

				mmw2_sub1_dsc {
					qcom,qmi-dev-name = "mmw2_sub1_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4f2>;
				};

				mmw3_sub1_dsc {
					qcom,qmi-dev-name = "mmw3_sub1_dsc";
					#cooling-cells = <0x2>;
					phandle = <0x4f3>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x4f4>;
				};

				modem_bcl {
					qcom,qmi-dev-name = "bcl";
					#cooling-cells = <0x2>;
					phandle = <0x4f5>;
				};
			};
		};

		qcom,userspace-cdev {
			compatible = "qcom,userspace-cooling-devices";

			display-fps {
				qcom,max-level = <0x10>;
				#cooling-cells = <0x2>;
				phandle = <0xc5>;
			};
		};

		limits-stat {
			compatible = "qcom,limits-stat";
			qcom,limits-stat-sensor-names = "aoss-0", "cpu-2-0-0", "cpu-2-0-1", "cpu-2-0-2", "cpu-1-0-0", "cpu-1-0-1", "cpu-1-1-0", "cpu-1-1-1", "aoss-1", "cpuss-0-0", "cpuss-0-1", "cpu-1-2-0", "cpu-1-2-1", "cpu-1-3-0", "cpu-1-3-1", "cpu-1-4-0", "cpu-1-4-1", "cpu-0-0-0", "cpu-0-1-0", "aoss-2", "camera-0", "camera-1", "video", "ddr-0", "gpu-0", "gpu-1", "gpu-2", "gpu-3", "gpu-4", "gpu-5", "nsphvx-0", "nsphvx-1", "nsphmx-0", "nsphmx-1", "aoss-3", "mdmss-0", "mdmss-1", "mdmss-2", "mdmss-3";
			phandle = <0x4f6>;
		};

		qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <0x1>;
			phandle = <0xc8>;

			modem {
				qcom,instance-id = <0x0>;
				qcom,qmi-sensor-names = "sdr0_pa", "sdr0", "mmw0", "mmw1", "mmw2", "mmw3", "mmw_ific0";
			};
		};

		qcom,mmrm {
			phandle = <0x4f8>;
			mmrm-client-info = <0x1 0xa 0x440a3e 0x4051f 0x1 0x1 0x2b 0x1b63d8 0x20000 0x3 0x1 0x39 0x56667 0x4290 0x1 0x1 0x3c 0x3dd30 0x4290 0x1 0x1 0x3f 0x5d99a 0x66148 0x2 0x1 0x45 0x21c0000 0x64000 0x1 0x1 0x4b 0xbc000 0x68f6 0x4 0x1 0x4f 0x27c0000 0x66148 0x1 0x1 0x6c 0x1578ccd 0x4c51f 0x1 0x1 0x71 0x1578ccd 0x4c51f 0x1 0x1 0x76 0x1578ccd 0x4c51f 0x1 0x1 0x35 0x8000 0x199a 0x1 0x1 0x69 0xe667 0x2e15 0x1 0x1 0x14 0x0 0x290 0x1 0x1 0x16 0x0 0x290 0x1 0x1 0x18 0x0 0x290 0x1 0x1 0x1d 0x10000 0x7af 0x1 0x1 0x1f 0x199a 0x0 0x1 0x1 0x21 0x199a 0x0 0x1 0x1 0x23 0x199a 0x0 0x1 0x1 0x25 0x199a 0x0 0x1 0x1 0x27 0x199a 0x0 0x1 0x1 0x29 0x199a 0x0 0x1 0x1 0x1a 0x4ccd 0x8290 0xa 0x1 0x42 0x7851f 0x5eb9 0x2 0x2 0x4 0x38d22e 0x19c29 0x1 0x3 0x4d 0xf5ee15 0x54a3e 0x1 0x4 0x4 0xb1ba6 0x1fbf 0x1>;
			scaling-fact-leak = <0xce3d8 0x101c29 0x128a3e 0x14a8f6 0x16c7af 0x18a8f6>;
			scaling-fact-dyn = <0x8ccd 0xc000 0xe667 0x107af 0x12667 0x14290>;
			mm-rail-fact-volt = <0x8b44 0xa0c5 0xaf1b 0xba5f 0xc49c 0xcccd>;
			mm-rail-corners = "lowsvs", "svs", "svsl1", "nom", "noml1", "turbo";
			mmrm-peak-threshold = <0x2710>;
			status = "okay";
			compatible = "qcom,msm-mmrm", "qcom,tuna-mmrm";
		};

		qcom,msm-stub-codec {
			phandle = <0x4fd>;
			compatible = "qcom,msm-stub-codec";
		};

		qcom,audio-pkt-core-platform {
			phandle = <0x4fe>;
			compatible = "qcom,audio-pkt-core-platform";
		};

		qcom,msm-adsp-loader {
			phandle = <0x4ff>;
			qcom,rproc-handle = <0x51>;
			compatible = "qcom,adsp-loader";
			status = "disabled";
		};

		qcom,msm-adsp-notify {
			phandle = <0x500>;
			qcom,rproc-handle = <0x51>;
			compatible = "qcom,adsp-notify";
			status = "ok";
		};

		spf_core_platform {
			phandle = <0x501>;
			compatible = "qcom,spf-core-platform";

			qcom,msm-audio-ion {
				phandle = <0x4fa>;
				dma-coherent;
				qcom,smmu-sid-mask = <0x0 0xf>;
				memory-region = <0x4f9>;
				iommus = <0x2f 0x1001 0x80 0x2f 0x1041 0x20>;
				qcom,smmu-enabled;
				qcom,smmu-version = <0x2>;
				compatible = "qcom,msm-audio-ion";

				audio_cnss_resv_region {
					phandle = <0x4f9>;
					iommu-addresses = <0x4fa 0x0 0x18000000 0x4fa 0xb0000000 0x50000000>;
				};
			};

			qcom,msm-audio-ion-cma {
				phandle = <0x502>;
				compatible = "qcom,msm-audio-ion-cma";
			};

			lpi_pinctrl@07760000 {
				phandle = <0x503>;
				clocks = <0x4fb 0x0 0x4fc 0x0>;
				clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
				qcom,lpi-slew-base-tbl = <0x7760000 0x7761000 0x7762000 0x7763000 0x7764000 0x7765000 0x7766000 0x7767000 0x7768000 0x7769000 0x776a000 0x776b000 0x776c000 0x776d000 0x776e000 0x776f000 0x7770000 0x7771000 0x7772000 0x7773000 0x7774000 0x7775000 0x7776000>;
				qcom,lpi-slew-offset-tbl = <0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb 0xb>;
				qcom,lpi-offset-tbl = <0x0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000 0x13000 0x14000 0x15000 0x16000>;
				#gpio-cells = <0x2>;
				gpio-controller;
				qcom,slew-reg = <0x7760000 0x0>;
				qcom,gpios-count = <0x17>;
				reg = <0x7760000 0x0>;
				compatible = "qcom,lpi-pinctrl";
			};

			lpass-cdc {
				phandle = <0x504>;
				clocks = <0x4fb 0x0 0x4fc 0x0>;
				clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
				compatible = "qcom,lpass-cdc";

				lpass-cdc-clk-rsc-mngr {
					compatible = "qcom,lpass-cdc-clk-rsc-mngr";
				};

				va-macro@7660000 {
					phandle = <0x505>;

					va_swr_master {
						phandle = <0x506>;
					};
				};

				tx-macro@6AE0000 {
					phandle = <0x507>;
				};

				rx-macro@6AC0000 {
					phandle = <0x508>;

					rx_swr_master {
						phandle = <0x509>;
					};
				};

				wsa-macro@6B00000 {
					phandle = <0x50a>;

					wsa_swr_master {
						phandle = <0x50b>;
					};
				};
			};

			lpass_bt_swr@6CA0000 {
				phandle = <0x50c>;
				compatible = "qcom,lpass-bt-swr";

				bt_swr_mstr {
					phandle = <0x50d>;
				};
			};

			sound {
				phandle = <0x50e>;
				clocks = <0x4fc 0x0>;
				clock-names = "lpass_audio_hw_vote";
				qcom,afe-rxtx-lb = <0x0>;
				qcom,ext-disp-audio-rx = <0x0>;
				qcom,wcn-bt = <0x1>;
				qcom,auxpcm-audio-intf = <0x1>;
				qcom,tdm-audio-intf = <0x0>;
				qcom,mi2s-audio-intf = <0x1>;
				compatible = "qcom,sun-asoc-snd";
			};
		};

		vote_lpass_core_hw {
			phandle = <0x4fb>;
			#clock-cells = <0x1>;
			qcom,codec-ext-clk-src = <0x9>;
			compatible = "qcom,audio-ref-clk";
		};

		vote_lpass_audio_hw {
			phandle = <0x4fc>;
			#clock-cells = <0x1>;
			qcom,codec-ext-clk-src = <0xb>;
			compatible = "qcom,audio-ref-clk";
		};

		qcom,vidc@aa00000 {
			phandle = <0x517>;
			reset-names = "video_axi_reset", "video_xo_reset", "video_mvs0c_reset", "video_mvs0_reset";
			resets = <0x3d 0x1c 0x80 0x5 0x80 0x4 0x80 0x3>;
			memory-region = <0x305>;
			interconnect-names = "venus-cnoc", "venus-ddr", "venus-llcc";
			interconnects = <0x27 0x2 0x94 0x21d 0x28 0x3 0x28 0x200 0x2a 0x1e 0x27 0x223>;
			clock-names = "gcc_video_axi0_clk", "video_cc_mvs0c_clk", "video_cc_mvs0_clk", "video_cc_mvs0_clk_src";
			clocks = <0x3d 0x8e 0x80 0x7 0x80 0x3 0x80 0x4>;
			power-domain-names = "iris-ctl", "vcodec";
			power-domains = <0x80 0x1 0x80 0x0>;
			interrupts = <0x0 0xae 0x4>;
			reg = <0xaa00000 0xf0000>;
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			status = "okay";
			compatible = "qcom,tuna-vidc";

			iommu_region_partition {
				phandle = <0x516>;
				iommu-addresses = <0x511 0x0 0x100000 0x511 0xe0000000 0x20000000 0x512 0x0 0x25800000 0x512 0xe0000000 0x20000000 0x513 0x0 0x1000000 0x513 0x25800000 0xda800000 0x514 0x0 0x500000 0x514 0xe0000000 0x20000000 0x515 0x0 0x500000 0x515 0xe0000000 0x20000000>;
			};

			non_secure_pixel_cb {
				phandle = <0x511>;
				dma-coherent;
				qcom,iova-max-align-shift = <0x8>;
				qcom,iova-best-fit;
				qcom,iommu-faults = "non-fatal";
				memory-region = <0x516>;
				iommus = <0x2f 0x1947 0x0>;
				compatible = "qcom,vidc,cb-ns-pxl";
			};

			non_secure_cb {
				phandle = <0x512>;
				dma-coherent;
				qcom,iova-max-align-shift = <0x8>;
				qcom,iova-best-fit;
				qcom,iommu-faults = "non-fatal";
				memory-region = <0x516>;
				iommus = <0x2f 0x1940 0x0>;
				compatible = "qcom,vidc,cb-ns";
			};

			secure_non_pixel_cb {
				phandle = <0x513>;
				qcom,secure-context-bank;
				qcom,iova-max-align-shift = <0x8>;
				qcom,iova-best-fit;
				qcom,iommu-vmid = <0xb>;
				qcom,iommu-faults = "non-fatal";
				memory-region = <0x516>;
				iommus = <0x2f 0x1944 0x0>;
				compatible = "qcom,vidc,cb-sec-non-pxl";
			};

			secure_bitstream_cb {
				phandle = <0x514>;
				qcom,secure-context-bank;
				qcom,iova-max-align-shift = <0x8>;
				qcom,iova-best-fit;
				qcom,iommu-vmid = <0x9>;
				qcom,iommu-faults = "non-fatal";
				memory-region = <0x516>;
				iommus = <0x2f 0x1941 0x4>;
				compatible = "qcom,vidc,cb-sec-bitstream";
			};

			secure_pixel_cb {
				phandle = <0x515>;
				qcom,secure-context-bank;
				qcom,iova-max-align-shift = <0x8>;
				qcom,iova-best-fit;
				qcom,iommu-vmid = <0xa>;
				qcom,iommu-faults = "non-fatal";
				memory-region = <0x516>;
				iommus = <0x2f 0x1943 0x0>;
				compatible = "qcom,vidc,cb-sec-pxl";
			};
		};

		qcom,kgsl-iommu@3da0000 {
			phandle = <0x518>;
			power-domains = <0x26 0x0>;
			reg = <0x3da0000 0x40000>;
			compatible = "qcom,kgsl-smmu-v2";

			gfx3d_user {
				phandle = <0x519>;
				qcom,iommu-dma = "disabled";
				iommus = <0x30 0x0 0x0>;
				compatible = "qcom,smmu-kgsl-cb";
			};

			gfx3d_lpac {
				phandle = <0x51a>;
				qcom,iommu-dma = "disabled";
				iommus = <0x30 0x1 0x0>;
				compatible = "qcom,smmu-kgsl-cb";
			};

			gfx3d_secure {
				phandle = <0x51b>;
				qcom,iommu-dma = "disabled";
				iommus = <0x30 0x2 0x0>;
				compatible = "qcom,smmu-kgsl-cb";
			};
		};

		qcom,gmu@3d37000 {
			phandle = <0x51c>;
			qcom,qmp = <0x42>;
			qcom,ipc-core = <0x400000 0x140000>;
			qcom,iommu-dma = "disabled";
			iommus = <0x30 0x5 0x0>;
			qcom,gmu-perf-ddr-bw = <0x5caf6a>;
			qcom,gmu-freq-table = <0x1dcd6500 0x40 0x26be3680 0x80>;
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk", "ahb_clk", "hub_clk";
			clocks = <0x26 0x5 0x26 0x7 0x3d 0x12 0x3d 0x22 0x26 0x2 0x26 0x12>;
			power-domain-names = "cx", "gmu_cx", "gx";
			power-domains = <0x26 0x0 0x26 0x2 0x82 0x0>;
			interrupt-names = "hfi", "gmu";
			interrupts = <0x0 0x130 0x4 0x0 0x131 0x4>;
			reg-names = "gmu", "gmu_ao_blk_dec0";
			reg = <0x3d37000 0x68000 0x3d40000 0x10000>;
			compatible = "qcom,gen8-gmu";
		};

		qcom,ipcc_compute_l0@443000 {
			phandle = <0x51d>;
			#mbox-cells = <0x2>;
			#interrupt-cells = <0x3>;
			interrupt-controller;
			interrupts = <0x0 0x48 0x4>;
			reg = <0x443000 0x1000>;
			compatible = "qcom,ipcc";
		};

		ipclite {
			ranges;
			feature_mask_high = <0x0>;
			feature_mask_low = <0x3>;
			minor_version = <0x0>;
			major_version = <0x1>;
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			hwlocks = <0x2 0xb>;
			memory-region = <0x5f>;
			compatible = "qcom,ipclite";

			apss {
				phandle = <0x51e>;
				label = "apss";
				qcom,remote-pid = <0x0>;

				ipclite_signal_0 {
					interrupts = <0x8 0x0 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0x8 0x0>;
					index = <0x0>;
				};

				ipclite_signal_1 {
					interrupts = <0xf000 0x1 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0xf000 0x1>;
					index = <0x1>;
				};

				ipclite_signal_2 {
					interrupts = <0x8 0x2 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0x8 0x2>;
					index = <0x2>;
				};

				ipclite_signal_3 {
					interrupts = <0x8 0x3 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0x8 0x3>;
					index = <0x3>;
				};

				ipclite_signal_4 {
					interrupts = <0x8 0x4 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0x8 0x4>;
					index = <0x4>;
				};

				ipclite_signal_5 {
					interrupts = <0x8 0x5 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0x8 0x5>;
					index = <0x5>;
				};
			};

			cdsp {
				phandle = <0x51f>;
				label = "cdsp";
				qcom,remote-pid = <0x5>;

				ipclite_signal_0 {
					interrupts = <0x6 0x0 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0x6 0x0>;
					index = <0x0>;
				};

				ipclite_signal_1 {
					interrupts = <0x6 0x1 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0x6 0x1>;
					index = <0x1>;
				};

				ipclite_signal_2 {
					interrupts = <0x6 0x2 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0x6 0x2>;
					index = <0x2>;
				};

				ipclite_signal_3 {
					interrupts = <0x6 0x3 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0x6 0x3>;
					index = <0x3>;
				};

				ipclite_signal_4 {
					interrupts = <0x6 0x4 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0x6 0x4>;
					index = <0x4>;
				};

				ipclite_signal_5 {
					interrupts = <0x6 0x5 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0x6 0x5>;
					index = <0x5>;
				};
			};

			cvp {
				phandle = <0x520>;
				label = "cvp";
				qcom,remote-pid = <0x6>;

				ipclite_signal_0 {
					interrupts = <0xa 0x0 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0xa 0x0>;
					index = <0x0>;
				};

				ipclite_signal_1 {
					interrupts = <0xa 0x1 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0xa 0x1>;
					index = <0x1>;
				};

				ipclite_signal_2 {
					interrupts = <0xa 0x2 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0xa 0x2>;
					index = <0x2>;
				};

				ipclite_signal_3 {
					interrupts = <0xa 0x3 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0xa 0x3>;
					index = <0x3>;
				};

				ipclite_signal_4 {
					interrupts = <0xa 0x4 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0xa 0x4>;
					index = <0x4>;
				};

				ipclite_signal_5 {
					interrupts = <0xa 0x5 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0xa 0x5>;
					index = <0x5>;
				};
			};

			cam {
				phandle = <0x521>;
				label = "cam";
				qcom,remote-pid = <0x7>;

				ipclite_signal_0 {
					interrupts = <0xb 0x0 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0xb 0x0>;
					index = <0x0>;
				};

				ipclite_signal_1 {
					interrupts = <0xb 0x1 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0xb 0x1>;
					index = <0x1>;
				};

				ipclite_signal_2 {
					interrupts = <0xb 0x2 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0xb 0x2>;
					index = <0x2>;
				};

				ipclite_signal_3 {
					interrupts = <0xb 0x3 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0xb 0x3>;
					index = <0x3>;
				};

				ipclite_signal_4 {
					interrupts = <0xb 0x4 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0xb 0x4>;
					index = <0x4>;
				};

				ipclite_signal_5 {
					interrupts = <0xb 0x5 0x1>;
					interrupt-parent = <0x51d>;
					mboxes = <0x51d 0xb 0x5>;
					index = <0x5>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			phandle = <0x522>;
			qcom,sde-dspp-ltm-off = <0x15300 0x14300 0x13300>;
			qcom,sde-dspp-ltm-version = <0x10003>;
			qcom,sde-ib-bw-vote = <0x2625a0 0x0 0xc3500>;
			qcom,sde-has-idle-pc;
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-ebi-bus", "qcom,sde-reg-bus";
			interconnects = <0x2a 0x14 0x27 0x223 0x28 0x3 0x28 0x200 0x27 0x2 0x94 0x207>;
			qcom,sde-vm-exclude-reg-names = "ipcc_reg", "swfuse_phys";
			qti,smmu-proxy-cb-id = <0x1>;
			mmcx-supply = <0x47>;
			qcom,hw-fence-sw-version = <0x1>;
			clock-max-rate = <0x0 0x0 0x124f800 0x2756cd00>;
			clock-rate = <0x0 0x0 0x124f800 0x2756cd00>;
			clock-names = "gcc_bus", "iface_clk", "vsync_clk", "lut_clk";
			clocks = <0x3d 0x15 0x4f 0x9 0x4f 0x5a 0x4f 0x4f>;
			qcom,sde-reg-bus,vectors-KBps = <0x0 0x0 0x0 0x36b0 0x0 0x222e0 0x0 0x4baf0>;
			qcom,sde-secure-sid-mask = <0x801>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-reg-dma-xin-id = <0x7>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x30000>;
			qcom,sde-reg-dma-id = <0x0 0x1>;
			qcom,sde-reg-dma-off = <0x0 0x800>;
			qcom,sde-hw-fence-mdp-ctl-offset = <0x20000>;
			qcom,sde-ipcc-client-dpu-phys-id = <0x14>;
			qcom,sde-ipcc-protocol-id = <0x4>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-mask-performance = <0x3>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-creq-lut = <0x112233 0x44556666 0x112233 0x66666666 0x112233 0x44556666 0x112233 0x66666666 0x0 0x0 0x0 0x0 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0x0 0x77776541 0x0 0x112233 0x44556666 0x112233 0x66666666 0x112233 0x44556666 0x112233 0x66666666 0x0 0x0 0x0 0x0 0x55555544 0x33221100 0x55555544 0x33221100>;
			qcom,sde-safe-lut = <0xff00 0xfff0 0xff00 0xfff0 0xffff 0xffff 0x1 0x1 0x3ff 0x3ff 0xff00 0xfff0 0xff00 0xfff0 0xffff 0xffff 0xff 0xff>;
			qcom,sde-danger-lut = <0xffff 0xffff 0xffff 0xffff 0x0 0x0 0x0 0x0 0x0 0x0 0xffff 0xffff 0xffff 0xffff 0x0 0x0 0xffff0000 0xffff0000>;
			qcom,sde-vbif-qos-wb-rot-remap = <0x4 0x4 0x5 0x5 0x5 0x5 0x5 0x6 0x4 0x4 0x5 0x5 0x5 0x5 0x5 0x6>;
			qcom,sde-vbif-qos-cnoc-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x5 0x5 0x3 0x3 0x4 0x4 0x5 0x5 0x5 0x5>;
			qcom,sde-vbif-qos-offline-wb-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-lutdma-remap = <0x4 0x4 0x4 0x4 0x5 0x5 0x5 0x5 0x4 0x4 0x4 0x4 0x5 0x5 0x5 0x5>;
			qcom,sde-vbif-qos-cwb-remap = <0x4 0x4 0x5 0x5 0x5 0x5 0x5 0x6 0x4 0x4 0x5 0x5 0x5 0x5 0x5 0x6>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x4 0x4 0x5 0x5 0x5 0x5 0x6 0x6 0x4 0x4 0x5 0x5 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-dynamic-ot-wr-limit = <0x3b53800 0x2 0x76a7000 0x6 0x1da9c000 0x10>;
			qcom,sde-vbif-default-ot-wr-limit = <0x20>;
			qcom,sde-vbif-default-ot-rd-limit = <0x28>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-size = <0x1074>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-uidle-size = <0x80>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-lm-noise-version = <0x10000>;
			qcom,sde-lm-noise-off = <0x320>;
			qcom,sde-dspp-demura-version = <0x30000>;
			qcom,sde-dspp-demura-size = <0x150>;
			qcom,sde-dspp-demura-off = <0x15600 0x14600 0x13600>;
			qcom,sde-dspp-spr-version = <0x20000>;
			qcom,sde-dspp-spr-size = <0x200>;
			qcom,sde-dspp-spr-off = <0x15400 0x14400 0x13400>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-dram-channels = <0x4>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-min-llcc-ib-kbps = <0x0>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-max-bw-high-kbps = <0x1a831c0>;
			qcom,sde-max-bw-low-kbps = <0x1681b80>;
			qcom,sde-max-trusted-vm-displays = <0x1>;
			qcom,sde-has-dest-scaler;
			qcom,sde-has-dim-layer;
			qcom,sde-pipe-order-version = <0x1>;
			qcom,sde-has-src-split;
			qcom,sde-has-cdp;
			qcom,sde-panic-per-pipe;
			qcom,sde-smart-panel-align-mode = <0xc>;
			qcom,sde-macrotile-mode = <0x1>;
			qcom,sde-ubwc-static = <0x1>;
			qcom,sde-ubwc-bw-calc-version = <0x1>;
			qcom,sde-ubwc-swizzle = <0x6>;
			qcom,sde-ubwc-version = <0x50000001>;
			qcom,sde-highest-bank-bit = <0x8 0x3>;
			qcom,sde-mixer-blendstages = <0xb>;
			qcom,sde-wb-linewidth-linear = <0x2000>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-dsc-linewidth = <0xa00>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-sspp-linewidth = <0x1400>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-qseed-scalar-version = <0x3004>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-clk-status = <0x4334 0x0 0x6334 0x0 0x24334 0x0 0x26334 0x0 0x28334 0x0 0x2a334 0x0 0x2c334 0x0>;
			qcom,sde-sspp-clk-ctrl = <0x4330 0x0 0x6330 0x0 0x24330 0x0 0x26330 0x0 0x28330 0x0 0x2a330 0x0 0x2c330 0x0>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x4dd1e0 0x4dd1e0 0x4dd1e0 0x4dd1e0 0x4dd1e0 0x4dd1e0 0x4dd1e0>;
			qcom,sde-max-per-pipe-bw-kbps = <0x4dd1e0 0x4dd1e0 0x4dd1e0 0x4dd1e0 0x4dd1e0 0x4dd1e0 0x4dd1e0>;
			qcom,sde-mixer-blend-op-off = <0x40 0x70 0xa0 0xd0 0x100 0x130 0x160 0x190 0x1c0 0x1f0 0x220>;
			qcom,sde-mixer-pair-mask = <0x2 0x1 0x4 0x3 0x6 0x5 0x8 0x7>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-sspp-smart-dma-priority = <0x6 0x7 0x1 0x2 0x3 0x4 0x5>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-xin-id = <0x0 0x4 0x1 0x5 0x9 0xd 0xe>;
			qcom,sde-sspp-src-size = <0x344>;
			qcom,sde-sspp-off = <0x5000 0x7000 0x25000 0x27000 0x29000 0x2b000 0x2d000>;
			qcom,sde-sspp-type = "vig", "vig", "dma", "dma", "dma", "dma", "dma";
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-cwb-dither = <0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1>;
			qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0>;
			qcom,sde-dsc-native422-supp = <0x1 0x1 0x1>;
			qcom,sde-dsc-ctl-size = <0x24>;
			qcom,sde-dsc-ctl = <0xf00 0xf80 0xf00>;
			qcom,sde-dsc-enc-size = <0x100>;
			qcom,sde-dsc-enc = <0x100 0x200 0x100>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dsc-pair-mask = <0x2 0x1 0x0>;
			qcom,sde-dsc-size = <0x8>;
			qcom,sde-dsc-off = <0x81000 0x81000 0x82000>;
			qcom,sde-cdm-size = <0x240>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-pp-cwb = <0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1>;
			qcom,sde-merge-3d-size = <0x1c>;
			qcom,sde-merge-3d-off = <0x4f000 0x50000 0x67700 0x7f700>;
			qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1 0x2 0x2 0x3 0x3>;
			qcom,sde-pp-size = <0x2c>;
			qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000 0x67000 0x67400 0x7f000 0x7f400>;
			qcom,sde-intf-tear-irq-off = <0x0 0x36800 0x37800 0x0>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			qcom,sde-intf-size = <0x4bc>;
			qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000>;
			qcom,sde-wb-id = <0x1 0x2>;
			qcom,sde-wb-xin-id = <0xa 0x6>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-off = <0x65000 0x66000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-dest-scaler-off = <0x0 0x1000 0x2000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dest-scaler-top-off = <0x8f000>;
			qcom,sde-dnsc-blur-dither-size = <0x20>;
			qcom,sde-dnsc-blur-dither-off = <0x5e0>;
			qcom,sde-dnsc-blur-gaus-lut-size = <0x400>;
			qcom,sde-dnsc-blur-gaus-lut-off = <0x100>;
			qcom,sde-dnsc-blur-size = <0x40>;
			qcom,sde-dnsc-blur-off = <0x7d000>;
			qcom,sde-dnsc-blur-version = <0x100>;
			qcom,sde-dspp-rc-min-region-width = <0x14>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-dspp-rc-off = <0x15800 0x14800 0x13800>;
			qcom,sde-dspp-rc-version = <0x10001>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000>;
			qcom,sde-dspp-top-size = <0x8c>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-mixer-dcwb-pref = "none", "none", "none", "none", "dcwb", "dcwb", "dcwb", "dcwb";
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none", "none", "none";
			qcom,sde-mixer-size = <0x400>;
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0xf0f 0xf0f 0xf0f 0xf0f>;
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none";
			qcom,sde-ctl-size = <0x1000>;
			qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000>;
			qcom,sde-len = <0x488>;
			qcom,sde-off = <0x1000>;
			#cooling-cells = <0x2>;
			#interrupt-cells = <0x1>;
			interrupt-controller;
			interrupts = <0x0 0x53 0x4>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys", "ipcc_reg", "swfuse_phys";
			reg = <0xae00000 0x93800 0xaeb0000 0x2008 0xaf80000 0x7000 0x400000 0x2000 0xaf50000 0x140>;
			compatible = "qcom,sde-kms";
			#size-cells = <0x1>;
			#address-cells = <0x1>;

			qcom,sde-sspp-vig-blocks {

				vcm@0 {
					qcom,sde-ucsc-alpha-dither = <0x700 0x10000>;
					qcom,sde-ucsc-csc = <0x700 0x10001>;
					qcom,sde-ucsc-gc = <0x700 0x10001>;
					qcom,sde-ucsc-unmult = <0x700 0x10001>;
					qcom,sde-ucsc-igc = <0x700 0x10001>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					qcom,sde-vig-inverse-pma;
					qcom,sde-vig-igc = <0x1d00 0x60000>;
					qcom,sde-vig-gamut = <0x1d00 0x60001>;
					qcom,sde-vig-qseed-size = <0xe0>;
					qcom,sde-vig-qseed-off = <0xa00>;
					qcom,sde-vig-csc-off = <0x1a00>;
					qcom,sde-vig-top-off = <0x700>;
					cell-index = <0x0>;
				};

				vcm@1 {
					qcom,sde-ucsc-alpha-dither = <0x1700 0x10000>;
					qcom,sde-ucsc-csc = <0x1700 0x10001>;
					qcom,sde-ucsc-gc = <0x1700 0x10001>;
					qcom,sde-ucsc-unmult = <0x1700 0x10001>;
					qcom,sde-ucsc-igc = <0x1700 0x10001>;
					qcom,sde-fp16-csc = <0x280 0x10000>;
					qcom,sde-fp16-gc = <0x280 0x10000>;
					qcom,sde-fp16-unmult = <0x280 0x10000>;
					qcom,sde-fp16-igc = <0x280 0x10000>;
					cell-index = <0x1>;
				};
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-ucsc-alpha-dither = <0x700 0x10000>;
					qcom,sde-ucsc-csc = <0x700 0x10001>;
					qcom,sde-ucsc-gc = <0x700 0x10001>;
					qcom,sde-ucsc-unmult = <0x700 0x10001>;
					qcom,sde-ucsc-igc = <0x700 0x10001>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					qcom,sde-dma-top-off = <0x700>;
					cell-index = <0x0>;
				};

				dgm@1 {
					qcom,sde-ucsc-alpha-dither = <0x1700 0x10000>;
					qcom,sde-ucsc-csc = <0x1700 0x10001>;
					qcom,sde-ucsc-gc = <0x1700 0x10001>;
					qcom,sde-ucsc-unmult = <0x1700 0x10001>;
					qcom,sde-ucsc-igc = <0x1700 0x10001>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					cell-index = <0x1>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gc = <0x17c0 0x20000>;
				qcom,sde-dspp-pcc = <0x1700 0x60000>;
				qcom,sde-dspp-gamut = <0x1000 0x40003>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-sixzone = <0x900 0x20000>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x1260 0x50000>;
			};

			qcom,platform-supply-entries {
				#size-cells = <0x0>;
				#address-cells = <0x1>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "mmcx";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			phandle = <0x529>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
			clocks = <0x4f 0xb 0x4f 0xc 0x4f 0xe 0x4f 0x51 0x4f 0x52 0x4f 0x3f 0x54 0x0>;
			qcom,split-link-supported;
			vdda-1p2-supply = <0x44>;
			interrupts = <0x4 0x0>;
			interrupt-parent = <0x522>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			reg = <0xae94000 0x1000 0xaf0f000 0x4 0xae36000 0x300>;
			frame-threshold-time-us = <0x320>;
			cell-index = <0x0>;
			label = "dsi-ctrl-0";
			compatible = "qcom,dsi-ctrl-hw-v2.9";

			qcom,ctrl-supply-entries {
				#size-cells = <0x0>;
				#address-cells = <0x1>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			phandle = <0x52a>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
			clocks = <0x4f 0xf 0x4f 0x10 0x4f 0x12 0x4f 0x53 0x4f 0x54 0x4f 0x41 0x54 0x0>;
			qcom,split-link-supported;
			vdda-1p2-supply = <0x44>;
			interrupts = <0x5 0x0>;
			interrupt-parent = <0x522>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			reg = <0xae96000 0x1000 0xaf0f000 0x4 0xae37000 0x300>;
			frame-threshold-time-us = <0x320>;
			cell-index = <0x1>;
			label = "dsi-ctrl-1";
			compatible = "qcom,dsi-ctrl-hw-v2.9";

			qcom,ctrl-supply-entries {
				#size-cells = <0x0>;
				#address-cells = <0x1>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae95500 {
			phandle = <0x52b>;
			pll_codes_region = <0x523>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,dsi-pll-ssc-en;
			qcom,panel-allow-phy-poweroff;
			vdda-0p9-supply = <0x43>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			pll-label = "dsi_pll_4nm";
			reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
			reg = <0xae95000 0xa00 0xae95500 0x400 0xae94200 0xa0>;
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			label = "dsi-phy-0";
			compatible = "qcom,dsi-phy-v5.2";

			qcom,phy-supply-entries {
				#size-cells = <0x0>;
				#address-cells = <0x1>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x60>;
					qcom,supply-enable-load = <0x17ed0>;
					qcom,supply-max-voltage = <0xe7ef0>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy1@ae97500 {
			phandle = <0x52c>;
			pll_codes_region = <0x523>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,dsi-pll-ssc-en;
			qcom,panel-allow-phy-poweroff;
			vdda-0p9-supply = <0x43>;
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			pll-label = "dsi_pll_4nm";
			reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
			reg = <0xae97000 0xa00 0xae97500 0x400 0xae96200 0xa0>;
			#clock-cells = <0x1>;
			cell-index = <0x1>;
			label = "dsi-phy-1";
			compatible = "qcom,dsi-phy-v5.2";

			qcom,phy-supply-entries {
				#size-cells = <0x0>;
				#address-cells = <0x1>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x60>;
					qcom,supply-enable-load = <0x17ed0>;
					qcom,supply-max-voltage = <0xe7ef0>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		dsi_pll_codes {
			phandle = <0x523>;
			label = "dsi_pll_codes";
			reg = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		};

		qcom,msm-ext-disp {
			phandle = <0x524>;
			compatible = "qcom,msm-ext-disp";

			qcom,msm-ext-disp-audio-codec-rx {
				phandle = <0x52d>;
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
			};
		};

		qcom,msm_hdcp {
			phandle = <0x52e>;
			compatible = "qcom,msm-hdcp";
		};

		qcom,dp_pll@88ea000 {
			phandle = <0x525>;
			#clock-cells = <0x1>;
			compatible = "qcom,dp-pll-4nm-v1.1";
		};

		qcom,dp_display@af54000 {
			phandle = <0x52f>;
			qcom,hbr2-3-pre-emphasis = <0x0 0xc 0x15 0x1b 0x2 0xe 0x16 0xff 0x2 0x11 0xff 0xff 0x4 0xff 0xff 0xff>;
			qcom,hbr2-3-voltage-swing = <0x2 0x12 0x16 0x1a 0x9 0x19 0x1f 0xff 0x10 0x1f 0xff 0xff 0x1f 0xff 0xff 0xff>;
			qcom,hbr-rbr-pre-emphasis = <0x0 0xd 0x14 0x1a 0x0 0xe 0x15 0xff 0x0 0xe 0xff 0xff 0x2 0xff 0xff 0xff>;
			qcom,hbr-rbr-voltage-swing = <0x7 0xf 0x16 0x1f 0x11 0x1e 0x1f 0xff 0x16 0x1f 0xff 0xff 0x1f 0xff 0xff 0xff>;
			dp_phy_gdsc-supply = <0x12f>;
			vdd_mx-supply = <0x4c>;
			vdda_usb-0p9-supply = <0x264>;
			vdda-0p9-supply = <0x264>;
			vdda-1p2-supply = <0x44>;
			qcom,qos-cpu-latency-us = <0x12c>;
			qcom,qos-cpu-mask = <0xf>;
			qcom,dsc-continuous-pps;
			qcom,fec-feature-enable;
			qcom,dsc-feature-enable;
			qcom,widebus-enable;
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,aux-cfg9-settings = [44 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg0-settings = [20 00];
			qcom,phy-version = <0x600>;
			qcom,dp-pll = <0x525>;
			clock-names = "core_aux_clk", "rpmh_cxo_clk", "core_usb_ref_clk_src", "core_usb_pipe_clk", "link_clk", "link_clk_src", "link_parent", "link_iface_clk", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "strm0_pixel_clk", "strm1_pixel_clk";
			clocks = <0x4f 0x13 0x54 0x0 0x96 0x3 0x3d 0x8b 0x4f 0x16 0x4f 0x17 0x525 0x0 0x4f 0x19 0x4f 0x1b 0x525 0x1 0x4f 0x1d 0x4f 0x1a 0x4f 0x1c>;
			#clock-cells = <0x1>;
			interrupts = <0xc 0x0>;
			interrupt-parent = <0x522>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1", "gdsc";
			reg = <0xaf54000 0x104 0xaf54200 0xc0 0xaf55000 0x770 0xaf56000 0x9c 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0x88ea000 0x200 0x88e8000 0x20 0xaee1000 0x34 0xaf57000 0x9c 0xaf09000 0x14>;
			qcom,dp-aux-switch = <0x4cb>;
			qcom,altmode-dev = <0x425 0x0>;
			usb-controller = <0x4c2>;
			qcom,ext-disp = <0x524>;
			usb-phy = <0x261>;
			status = "disabled";
			compatible = "qcom,dp-display";
			cell-index = <0x0>;

			qcom,ctrl-supply-entries {
				#size-cells = <0x0>;
				#address-cells = <0x1>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x7530>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};

			qcom,phy-supply-entries {
				#size-cells = <0x0>;
				#address-cells = <0x1>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x1bd50>;
					qcom,supply-max-voltage = <0xe7ef0>;
					qcom,supply-min-voltage = <0xdea80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};

				qcom,phy-supply-entry@1 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x9c4>;
					qcom,supply-max-voltage = <0xe7ef0>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda_usb-0p9";
					reg = <0x1>;
				};
			};

			qcom,pll-supply-entries {
				#size-cells = <0x0>;
				#address-cells = <0x1>;

				qcom,pll-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0xffff>;
					qcom,supply-min-voltage = <0x180>;
					qcom,supply-name = "vdd_mx";
					reg = <0x0>;
				};
			};
		};

		smmu_sde_iommu_region_partition {
			phandle = <0x528>;
			iommu-addresses = <0x526 0x0 0x60000 0x526 0xfc800000 0x2b00000 0x527 0x0 0x20000>;
		};

		qcom,smmu_sde_unsec_cb {
			phandle = <0x526>;
			clock-names = "mdp_core_clk";
			clocks = <0x4f 0x4c>;
			dma-coherent;
			qcom,iommu-earlymap;
			qcom,iommu-faults = "non-fatal";
			memory-region = <0x528>;
			iommus = <0x2f 0x800 0x2>;
			compatible = "qcom,smmu_sde_unsec";
		};

		qcom,smmu_sde_sec_cb {
			phandle = <0x527>;
			clock-names = "mdp_core_clk";
			clocks = <0x4f 0x4c>;
			qcom,iommu-vmid = <0xa>;
			qcom,iommu-faults = "non-fatal";
			memory-region = <0x528>;
			iommus = <0x2f 0x801 0x0>;
			compatible = "qcom,smmu_sde_sec";
		};

		qcom,sde_cesta@0x0af30000 {
			phandle = <0x530>;
			power-domains = <0x4f 0x0>;
			interconnect-names = "qcom,sde-data-bus-hw-0", "qcom,sde-data-bus-hw-1", "qcom,sde-data-bus-hw-2", "qcom,sde-data-bus-hw-3", "qcom,sde-data-bus-hw-4", "qcom,sde-data-bus-hw-5", "qcom,sde-data-bus-sw-0";
			interconnects = <0x2a 0x1771 0x28 0x1970 0x2a 0x1b59 0x28 0x1d58 0x2a 0x1f41 0x28 0x2140 0x2a 0x2329 0x28 0x2528 0x2a 0x2711 0x28 0x2910 0x2a 0x2af9 0x28 0x2cf8 0x2a 0x1389 0x28 0x1588>;
			clock-mmrm = <0x0 0x4d 0x0>;
			clock-max-rate = <0x2756cd00 0x2756cd00 0x124f800>;
			clock-rate = <0x2756cd00 0x2756cd00 0x124f800>;
			clock-names = "branch_clk", "core_clk", "xo";
			clocks = <0x4f 0x4c 0x4f 0x4d 0x4f 0x61>;
			reg-names = "rscc", "wrapper", "scc_0", "scc_1", "scc_2", "scc_3", "scc_4", "scc_5";
			reg = <0xaf20000 0x850 0xaf30000 0x60 0xaf31000 0x30 0xaf32000 0x30 0xaf33000 0x30 0xaf34000 0x30 0xaf35000 0x30 0xaf36000 0x30>;
			compatible = "qcom,sde-cesta";
			cell-index = <0x0>;
		};

		qcom,cvp@ab00000 {
			phandle = <0x537>;
			cvp,firmware-name = "evass";
			aon_mappings = <0xff80f000 0x1000 0xabe0000>;
			hwmutex_mappings = <0xffb00000 0x2000 0x1f4a000>;
			aon_timer_mappings = <0xffa00000 0x1000 0xc220000>;
			ipclite_mappings = <0xfe500000 0x100000 0x82600000>;
			memory-region = <0x306>;
			soc_ver = <0x10000>;
			pas-id = <0x1a>;
			qcom,gcc-reg = <0x110000 0x90000>;
			qcom,ipcc-reg = <0x400000 0x100000>;
			qcom,reg-presets = <0xb0088 0x0>;
			reset-power-status = <0x0>;
			reset-names = "cvp_core_reset";
			resets = <0x7e 0x4>;
			qcom,allowed-clock-rates = <0x10b07600 0x14dc9380 0x1ad27480 0x1dcd6500 0x20c85580>;
			qcom,clock-configs = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
			qcom,proxy-clock-names = "cvp_axi_clock", "core_axi_clock", "sleep_clk", "cvp_freerun_clk", "core_freerun_clk", "cvp_clk", "core_clk", "eva_cc_mvs0_clk_src";
			clocks = <0x3d 0x18 0x3d 0x17 0x7e 0xc 0x7e 0xa 0x7e 0x6 0x7e 0x8 0x7e 0x3 0x7e 0x4>;
			clock-ids = <0x18 0x17 0xc 0xa 0x6 0x8 0x3 0x4>;
			clock-names = "cvp_axi_clock", "core_axi_clock", "sleep_clk", "cvp_freerun_clk", "core_freerun_clk", "cvp_clk", "core_clk", "eva_cc_mvs0_clk_src";
			cvp-core-supply = <0x444>;
			cvp-supply = <0x12a>;
			interrupts = <0x0 0x5e 0x4 0x0 0x5f 0x4>;
			reg = <0xab00000 0x100000>;
			status = "ok";
			compatible = "qcom,msm-cvp", "qcom,tuna-cvp";

			cvp_cnoc {
				interconnect-names = "eva-cfg";
				interconnects = <0x27 0x2 0x94 0x208>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-governor = "performance";
				compatible = "qcom,msm-cvp,bus";
			};

			cvp_bus_ddr {
				interconnect-names = "eva-ddr";
				interconnects = <0x2a 0x1d 0x28 0x200>;
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
				qcom,bus-governor = "performance";
				compatible = "qcom,msm-cvp,bus";
			};

			cvp_camera_cb {
				qti,smmu-proxy-cb-id = <0x2>;
				buffer-types = <0xfff>;
				label = "cvp_camera";
				compatible = "qcom,msm-cvp,context-bank";
			};

			cvp_non_secure_cb_group {
				phandle = <0x535>;
				qcom,iommu-faults = "non-fatal";
			};

			cvp_iommu_region_partition {
				phandle = <0x536>;
				iommu-addresses = <0x531 0x0 0x4b000000 0x531 0xdb000000 0x25000000 0x532 0x0 0x4b000000 0x532 0xdb000000 0x25000000 0x533 0x0 0x1000000 0x533 0x26800000 0xd9800000 0x534 0x0 0x26800000 0x534 0x4b000000 0xb5000000>;
			};

			cvp_non_secure_cb {
				phandle = <0x531>;
				memory-region = <0x536>;
				qcom,iommu-group = <0x535>;
				dma-coherent;
				buffer-types = <0xfff>;
				iommus = <0x2f 0x1920 0x20>;
				label = "cvp_hlos";
				compatible = "qcom,msm-cvp,context-bank";
			};

			cvp_secure_nonpixel_cb {
				phandle = <0x533>;
				qcom,iommu-vmid = <0xb>;
				memory-region = <0x536>;
				qcom,iommu-faults = "non-fatal";
				buffer-types = <0x741>;
				iommus = <0x2f 0x1924 0x20>;
				label = "cvp_sec_nonpixel";
				compatible = "qcom,msm-cvp,context-bank";
			};

			cvp_secure_pixel_cb {
				phandle = <0x534>;
				qcom,iommu-vmid = <0xa>;
				memory-region = <0x536>;
				qcom,iommu-faults = "non-fatal";
				buffer-types = <0x106>;
				iommus = <0x2f 0x1923 0x0>;
				label = "cvp_sec_pixel";
				compatible = "qcom,msm-cvp,context-bank";
			};

			cvp_dsp_cb {
				phandle = <0x532>;
				memory-region = <0x536>;
				qcom,iommu-group = <0x535>;
				buffer-types = <0xfff>;
				iommus = <0x2f 0x1920 0x20>;
				label = "cvp_dsp";
				compatible = "qcom,msm-cvp,context-bank";
			};

			qcom,msm-cvp,mem_cdsp {
				memory-region = <0x30d>;
				compatible = "qcom,msm-cvp,mem-cdsp";
			};
		};

		qcom,cam-req-mgr {
			status = "ok";
			compatible = "qcom,cam-req-mgr";
		};

		qcom,cam-sync {
			status = "ok";
			compatible = "qcom,cam-sync";
		};

		qcom,csiphy0@ada9000 {
			phandle = <0x575>;
			status = "ok";
			clock-rates = <0xfe502ab 0x0 0x17d78400 0x0 0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clock-cntl-level = "lowsvsd1", "lowsvs", "nominal";
			src-clock-name = "cphy_rx_clk_src";
			clocks = <0x4e 0x1a 0x4e 0x2d 0x4e 0x1f 0x4e 0x1e>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			shared-clks = <0x1 0x0 0x0 0x0>;
			rgltr-load-current = <0x0 0x1e82 0x13ec0>;
			rgltr-max-voltage = <0x0 0x124f80 0xe7ef0>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <0x43>;
			csi-vdd-1p2-supply = <0x44>;
			gdscr-supply = <0x128>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			interrupts = <0x0 0x1dd 0x1>;
			interrupt-names = "CSIPHY0";
			reg-cam-base = <0x1a9000>;
			reg-names = "csiphy";
			reg = <0xada9000 0x2000>;
			compatible = "qcom,csiphy-v2.2.1", "qcom,csiphy";
			cell-index = <0x0>;
		};

		qcom,csiphy1@adab000 {
			phandle = <0x576>;
			status = "ok";
			clock-rates = <0xfe502ab 0x0 0x17d78400 0x0 0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clock-cntl-level = "lowsvsd1", "lowsvs", "nominal";
			src-clock-name = "cphy_rx_clk_src";
			clocks = <0x4e 0x1a 0x4e 0x2e 0x4e 0x21 0x4e 0x20>;
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			shared-clks = <0x1 0x0 0x0 0x0>;
			rgltr-load-current = <0x0 0x1e82 0x13ec0>;
			rgltr-max-voltage = <0x0 0x124f80 0xe7ef0>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <0x43>;
			csi-vdd-1p2-supply = <0x44>;
			gdscr-supply = <0x128>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			interrupts = <0x0 0x1de 0x1>;
			interrupt-names = "CSIPHY1";
			reg-cam-base = <0x1ab000>;
			reg-names = "csiphy";
			reg = <0xadab000 0x2000>;
			compatible = "qcom,csiphy-v2.2.1", "qcom,csiphy";
			cell-index = <0x1>;
		};

		qcom,csiphy2@adad000 {
			phandle = <0x577>;
			status = "ok";
			clock-rates = <0xfe502ab 0x0 0x17d78400 0x0 0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clock-cntl-level = "lowsvsd1", "lowsvs", "nominal";
			src-clock-name = "cphy_rx_clk_src";
			clocks = <0x4e 0x1a 0x4e 0x2f 0x4e 0x23 0x4e 0x22>;
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			shared-clks = <0x1 0x0 0x0 0x0>;
			rgltr-load-current = <0x0 0x1e82 0x13ec0>;
			rgltr-max-voltage = <0x0 0x124f80 0xe7ef0>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <0x43>;
			csi-vdd-1p2-supply = <0x44>;
			gdscr-supply = <0x128>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			interrupts = <0x0 0x1df 0x1>;
			interrupt-names = "CSIPHY2";
			reg-cam-base = <0x1ad000>;
			reg-names = "csiphy";
			reg = <0xadad000 0x2000>;
			compatible = "qcom,csiphy-v2.2.1", "qcom,csiphy";
			cell-index = <0x2>;
		};

		qcom,csiphy3@adaf000 {
			phandle = <0x578>;
			status = "ok";
			clock-rates = <0xfe502ab 0x0 0x17d78400 0x0 0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clock-cntl-level = "lowsvsd1", "lowsvs", "nominal";
			src-clock-name = "cphy_rx_clk_src";
			clocks = <0x4e 0x1a 0x4e 0x30 0x4e 0x25 0x4e 0x24>;
			clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			shared-clks = <0x1 0x0 0x0 0x0>;
			rgltr-load-current = <0x0 0x1e82 0x13ec0>;
			rgltr-max-voltage = <0x0 0x124f80 0xe7ef0>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <0x43>;
			csi-vdd-1p2-supply = <0x44>;
			gdscr-supply = <0x128>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			interrupts = <0x0 0x1c0 0x1>;
			interrupt-names = "CSIPHY3";
			reg-cam-base = <0x1af000>;
			reg-names = "csiphy";
			reg = <0xadaf000 0x2000>;
			compatible = "qcom,csiphy-v2.2.1", "qcom,csiphy";
			cell-index = <0x3>;
		};

		qcom,csiphy4@adb1000 {
			phandle = <0x579>;
			status = "ok";
			clock-rates = <0xfe502ab 0x0 0x17d78400 0x0 0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clock-cntl-level = "lowsvsd1", "lowsvs", "nominal";
			src-clock-name = "cphy_rx_clk_src";
			clocks = <0x4e 0x1a 0x4e 0x31 0x4e 0x27 0x4e 0x26>;
			clock-names = "cphy_rx_clk_src", "csiphy4_clk", "csi4phytimer_clk_src", "csi4phytimer_clk";
			shared-clks = <0x1 0x0 0x0 0x0>;
			rgltr-load-current = <0x0 0x1e82 0x13ec0>;
			rgltr-max-voltage = <0x0 0x124f80 0xe7ef0>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <0x43>;
			csi-vdd-1p2-supply = <0x44>;
			gdscr-supply = <0x128>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			interrupts = <0x0 0x7a 0x1>;
			interrupt-names = "CSIPHY4";
			reg-cam-base = <0x1b1000>;
			reg-names = "csiphy";
			reg = <0xadb1000 0x2000>;
			compatible = "qcom,csiphy-v2.2.1", "qcom,csiphy";
			cell-index = <0x4>;
		};

		qcom,cci0@ac7b000 {
			phandle = <0x57a>;
			status = "ok";
			pinctrl-3 = <0x53e 0x53f>;
			pinctrl-2 = <0x53c 0x53d>;
			pinctrl-1 = <0x53a 0x53b>;
			pinctrl-0 = <0x538 0x539>;
			pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
			pctrl-map-names = "m0", "m1";
			pctrl-idx-mapping = <0x0 0x1>;
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs";
			clock-rates = <0x23c3460 0x0 0x23c3460 0x0>;
			clocks = <0x4e 0x14 0x4e 0x13>;
			clock-names = "cci_0_clk_src", "cci_0_clk";
			gdscr-supply = <0x128>;
			regulator-names = "gdscr";
			interrupts = <0x0 0x1aa 0x1>;
			interrupt-names = "CCI0";
			reg-cam-base = <0x7b000>;
			reg-names = "cci";
			reg = <0xac7b000 0x1000>;
			compatible = "qcom,cci", "simple-bus";
			cell-index = <0x0>;

			qcom,i2c_standard_mode {
				phandle = <0x57b>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x3>;
				hw-trdhld = <0x6>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-sta = <0xa2>;
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				hw-tlow = <0xae>;
				hw-thigh = <0xc9>;
			};

			qcom,i2c_fast_mode {
				phandle = <0x57c>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x3>;
				hw-trdhld = <0x6>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-sta = <0x23>;
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				hw-tlow = <0x38>;
				hw-thigh = <0x26>;
			};

			qcom,i2c_custom_mode {
				phandle = <0x57d>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x3>;
				hw-trdhld = <0x3>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0xf>;
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				hw-tlow = <0x16>;
				hw-thigh = <0x10>;
			};

			qcom,i2c_fast_plus_mode {
				phandle = <0x57e>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x3>;
				hw-trdhld = <0x3>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0xf>;
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				hw-tlow = <0x16>;
				hw-thigh = <0x10>;
			};
		};

		qcom,cci1@ac7c000 {
			phandle = <0x57f>;
			status = "ok";
			pinctrl-3 = <0x546 0x547>;
			pinctrl-2 = <0x544 0x545>;
			pinctrl-1 = <0x542 0x543>;
			pinctrl-0 = <0x540 0x541>;
			pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
			pctrl-map-names = "m0", "m1";
			pctrl-idx-mapping = <0x0 0x1>;
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs";
			clock-rates = <0x23c3460 0x0 0x23c3460 0x0>;
			clocks = <0x4e 0x16 0x4e 0x15>;
			clock-names = "cci_1_clk_src", "cci_1_clk";
			gdscr-supply = <0x128>;
			regulator-names = "gdscr";
			interrupts = <0x0 0x1ab 0x1>;
			interrupt-names = "CCI1";
			reg-cam-base = <0x7c000>;
			reg-names = "cci";
			reg = <0xac7c000 0x1000>;
			compatible = "qcom,cci", "simple-bus";
			cell-index = <0x1>;

			qcom,i2c_standard_mode {
				phandle = <0x580>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x3>;
				hw-trdhld = <0x6>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-sta = <0xa2>;
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				hw-tlow = <0xae>;
				hw-thigh = <0xc9>;
			};

			qcom,i2c_fast_mode {
				phandle = <0x581>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x3>;
				hw-trdhld = <0x6>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-sta = <0x23>;
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				hw-tlow = <0x38>;
				hw-thigh = <0x26>;
			};

			qcom,i2c_custom_mode {
				phandle = <0x582>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x3>;
				hw-trdhld = <0x3>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0xf>;
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				hw-tlow = <0x16>;
				hw-thigh = <0x10>;
			};

			qcom,i2c_fast_plus_mode {
				phandle = <0x583>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x3>;
				hw-trdhld = <0x3>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0xf>;
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				hw-tlow = <0x16>;
				hw-thigh = <0x10>;
			};
		};

		qcom,cam_smmu {
			#size-cells = <0x2>;
			#address-cells = <0x2>;
			need_shared_buffer_padding;
			force_cache_allocs;
			expanded_memory;
			status = "ok";
			compatible = "qcom,msm-cam-smmu", "simple-bus";

			msm_cam_smmu_ife {
				phandle = <0x549>;
				memory-region = <0x548>;
				multiple-client-devices;
				cam-smmu-label = "ife";
				dma-coherent;
				qcom,iommu-faults = "stall-disable", "non-fatal";
				iommus = <0x2f 0x1c00 0x0>;
				compatible = "qcom,msm-cam-smmu-cb";

				cam_smmu_ife_resv_region {
					phandle = <0x548>;
					iommu-addresses = <0x549 0x0 0x0 0x0 0x100000 0x549 0xf 0xfff00000 0x0 0x100000>;
				};

				iova-mem-map {
					phandle = <0x584>;

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <0x3>;
						iova-region-len = <0xf 0xffe00000>;
						iova-region-start = <0x0 0x100000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_jpeg {
				phandle = <0x54b>;
				memory-region = <0x54a>;
				dma-coherent;
				qcom,iommu-faults = "stall-disable", "non-fatal";
				cam-smmu-label = "jpeg";
				iommus = <0x2f 0x18a0 0x0>;
				compatible = "qcom,msm-cam-smmu-cb";

				cam_smmu_jpeg_resv_region {
					phandle = <0x54a>;
					iommu-addresses = <0x54b 0x0 0x0 0x0 0x100000 0x54b 0x0 0xfff00000 0xf 0x100000>;
				};

				iova-mem-map {
					phandle = <0x585>;

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <0x3>;
						iova-region-len = <0x0 0xffe00000>;
						iova-region-start = <0x0 0x100000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_icp {
				phandle = <0x54d>;
				memory-region = <0x54c>;
				dma-coherent;
				qcom,iommu-faults = "stall-disable", "non-fatal";
				multiple-same-region-clients = "icp", "icp1";
				multiple-client-devices;
				cam-smmu-label = "icp", "icp1";
				iommus = <0x2f 0x1820 0x0 0x2f 0x1800 0xc0 0x2f 0x1980 0x0>;
				compatible = "qcom,msm-cam-smmu-cb";

				cam_smmu_icp_resv_region {
					phandle = <0x54c>;
					iommu-addresses = <0x54d 0x0 0x0 0x0 0xf1600000>;
				};

				iova-mem-map {
					phandle = <0x586>;

					iova-mem-region-shared1 {
						status = "ok";
						iova-region-id = <0x1>;
						iova-region-len = <0x0 0x38400000>;
						iova-region-start = <0x0 0x80e00000>;
						iova-region-name = "shared";
					};

					iova-mem-region-shared2 {
						status = "ok";
						iova-region-id = <0x1>;
						iova-region-len = <0x0 0x38400000>;
						iova-region-start = <0x0 0xb9200000>;
						iova-region-name = "shared";
					};

					iova-mem-region-fwuncached-region1 {
						status = "ok";
						subregion_support;
						iova-region-id = <0x6>;
						iova-region-len = <0x0 0x500000>;
						iova-region-start = <0x0 0x80400000>;
						iova-region-name = "fw_uncached";

						iova-mem-region-generic-region {
							iova-region-id = <0x0>;
							iova-region-len = <0x0 0x200000>;
							iova-region-start = <0x0 0x80500000>;
							iova-region-name = "icp_hfi";
						};

						iova-mem-region-global-sync-region {
							phy-addr = <0x82600000>;
							iova-region-id = <0x3>;
							iova-region-len = <0x0 0x100000>;
							iova-region-start = <0x0 0x80400000>;
							iova-region-name = "global_sync";
						};
					};

					iova-mem-region-fwuncached-region2 {
						status = "ok";
						subregion_support;
						iova-region-id = <0x6>;
						iova-region-len = <0x0 0x500000>;
						iova-region-start = <0x0 0x80900000>;
						iova-region-name = "fw_uncached";

						iova-mem-region-generic-region {
							iova-region-id = <0x0>;
							iova-region-len = <0x0 0x200000>;
							iova-region-start = <0x0 0x80a00000>;
							iova-region-name = "icp_hfi";
						};

						iova-mem-region-global-sync-region {
							phy-addr = <0x82600000>;
							iova-region-id = <0x3>;
							iova-region-len = <0x0 0x100000>;
							iova-region-start = <0x0 0x80900000>;
							iova-region-name = "global_sync";
						};
					};

					iova-mem-device-region {
						status = "ok";
						subregion_support;
						iova-region-id = <0x7>;
						iova-region-len = <0x0 0x300000>;
						iova-region-start = <0x0 0x80100000>;
						iova-region-name = "device";

						iova-mem-region-synx-hwmutex {
							phy-addr = <0x1f4a000>;
							iova-region-id = <0x1>;
							iova-region-len = <0x0 0x1000>;
							iova-region-start = <0x0 0x80100000>;
							iova-region-name = "synx_hwmutex";
						};

						iova-mem-region-ipc-hwmutex {
							phy-addr = <0x1f4b000>;
							iova-region-id = <0x2>;
							iova-region-len = <0x0 0x1000>;
							iova-region-start = <0x0 0x80101000>;
							iova-region-name = "ipc_hwmutex";
						};

						iova-mem-region-global_cntr {
							phy-addr = <0xc220000>;
							iova-region-id = <0x4>;
							iova-region-len = <0x0 0x1000>;
							iova-region-start = <0x0 0x80102000>;
							iova-region-name = "global_cntr";
						};

						iova-mem-region-llcc-register {
							phy-addr = <0x26c00000>;
							iova-region-id = <0x5>;
							iova-region-len = <0x0 0x200000>;
							iova-region-start = <0x0 0x80103000>;
							iova-region-name = "llcc-register";
						};
					};

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <0x3>;
						iova-region-len = <0xf 0xea00000>;
						iova-region-start = <0x0 0xf1600000>;
						iova-region-name = "io";
					};

					iova-mem-qdss-region {
						status = "ok";
						qdss-phy-addr = <0x37790000>;
						iova-region-id = <0x5>;
						iova-region-len = <0x0 0x100000>;
						iova-region-start = <0x0 0x80000000>;
						iova-region-name = "qdss";
					};
				};
			};

			msm_cam_smmu_cdm {
				phandle = <0x54f>;
				memory-region = <0x54e>;
				multiple-client-devices;
				dma-coherent;
				qcom,iommu-faults = "stall-disable", "non-fatal";
				cam-smmu-label = "rt-cdm";
				iommus = <0x2f 0x1860 0x0>;
				compatible = "qcom,msm-cam-smmu-cb";

				cam_smmu_cdm_resv_region {
					phandle = <0x54e>;
					iommu-addresses = <0x54f 0x0 0x0 0x0 0x100000 0x54f 0x0 0xfff00000 0xf 0x100000>;
				};

				iova-mem-map {
					phandle = <0x587>;

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <0x3>;
						iova-region-len = <0x0 0xffe00000>;
						iova-region-start = <0x0 0x100000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_secure {
				qti,smmu-proxy-cb-id = <0x0>;
				qcom,secure-cb;
				cam-smmu-label = "cam-secure";
				compatible = "qcom,msm-cam-smmu-cb";
			};
		};

		qcom,cam-cpas@ac13000 {
			status = "ok";
			rt-wr-bw-ratio-scale-factor = <0x1>;
			rt-wr-lowstress-indicator-threshold = <0x0>;
			rt-wr-highstress-indicator-threshold = <0x32>;
			rt-wr-moststressed-clamp-threshold = <0x6>;
			rt-wr-leaststressed-clamp-threshold = <0xa>;
			rt-wr-slope-factor = <0x46>;
			rt-wr-priority-clamp = <0x6>;
			rt-wr-priority-max = <0x5>;
			rt-wr-priority-min = <0x4>;
			enable-smart-qos;
			sys-cache-concur = <0x1 0x1 0x1 0x0 0x0>;
			sys-cache-uids = <0x47 0x48 0x49 0x4a 0x4b>;
			sys-cache-names = "ofe_ip", "ipe_rt_ip", "ipe_srt_ip", "ipe_rt_rf", "ipe_srt_rf";
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "csiphy4", "cci0", "cci1", "csid0", "csid1", "csid2", "csid3", "csid4", "ife0", "ife1", "ife2", "ife3", "ife4", "ipe0", "rt-cdm0", "rt-cdm1", "rt-cdm2", "rt-cdm3", "rt-cdm4", "cam-cdm-intf0", "icp0", "icp1", "ofe0", "cre0", "jpeg-dma0", "jpeg-enc0", "tpg13", "tpg14", "tpg15";
			client-id-based;
			vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;
			cam-ahb-bw-KBps = <0x0 0x0 0x0 0x12c00 0x0 0x12c00 0x0 0x249f0 0x0 0x249f0 0x0 0x493e0 0x0 0x493e0 0x0 0x493e0>;
			cam-ahb-num-cases = <0x8>;
			rpmh-bcm-info = <0xd 0x4 0x800 0x0 0x4>;
			interconnects = <0x27 0x2 0x94 0x204 0x2a 0x9 0x28 0x200 0x2a 0x3e9 0x28 0x5e8 0x2a 0x7d1 0x28 0x9d0 0x2a 0xbb9 0x28 0xdb8 0x2a 0xc 0x28 0x200 0x2a 0xa 0x28 0x200>;
			interconnect-names = "cam_ahb", "cam_hf_0", "cam_ife_0_drv", "cam_ife_1_drv", "cam_ife_2_drv", "cam_sf_0", "cam_sf_icp";
			cam-icc-path-names = "cam_ahb";
			domain-id = <0x1 0x10 0x0 0x0>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			camnoc-bus-width = <0x20>;
			cam-crmb-clk;
			control-camnoc-axi-clk;
			shared-clks-option = <0x0 0x0 0x0 0x1 0x0>;
			clock-rates-option = <0x17d78400 0x0 0x0 0x0 0x0>;
			clocks-option = <0x4e 0x41 0x4e 0x3d 0x4e 0x2b 0x4e 0x2a>;
			clock-names-option = "ife_lite_csid_clk", "ife_lite_ahb", "csid_clk_src", "csid_clk";
			domain-id-support-clks = "ife_lite_csid_clk", "ife_lite_ahb", "csid_clk_src", "csid_clk";
			src-clock-name = "camnoc_rt_axi_clk_src";
			clock-cntl-level = "suspend", "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x35dac3c 0x0 0x0 0x0 0xbebc200 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x11e1a300 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x3d 0xb 0x3d 0xc 0x3d 0xd 0x4e 0x69 0x4e 0x0 0x4e 0x19 0x4e 0x33 0x4e 0x35 0x4e 0x1 0x4e 0xa 0x4e 0x9 0x4e 0x3 0x4e 0x34 0x4e 0x54 0x4e 0x66>;
			clock-names = "gcc_ahb_clk", "gcc_axi_hf_clk", "gcc_axi_sf_clk", "cam_cc_slow_ahb_clk_src", "cpas_ahb_clk", "cpas_core_ahb_clk", "cam_cc_drv_ahb_clk", "cam_cc_fast_ahb_clk_src", "cam_cc_top_fast_ahb_clk", "camnoc_rt_axi_clk_src", "camnoc_rt_axi_clk", "camnoc_nrt_axi_clk", "cam_cc_drv_xo_clk", "cam_cc_pll0", "cam_cc_qdss_debug_xo_clk";
			top-gdsc-supply = <0x128>;
			regulator-names = "top-gdsc";
			cam-max-rt-axi-bw = <0x3 0x60447100>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			interrupts = <0x0 0x115 0x1 0x0 0x10f 0x1>;
			interrupt-names = "cpas_camnoc_rt", "cpas_camnoc_nrt";
			reg-cam-base = <0x4000 0x62000 0x190000 0xbbf0000 0xadcb000>;
			reg = <0xac04000 0x1000 0xac62000 0xa000 0xad90000 0x9000 0xbbf0000 0x1f00 0xadcb000 0x4e00>;
			reg-names = "cam_cpas_top", "cam_camnoc_nrt", "cam_camnoc_rt", "cam_rpmh", "cam_cesta";
			arch-compat = "cpas_top";
			label = "cpas";
			compatible = "qcom,cam-cpas";
			cell-index = <0x0>;

			camera-bus-nodes {

				level3-nodes {
					level-index = <0x3>;

					level3-rt-rd-wr-sum {
						phandle = <0x550>;
						rt-axi-port;
						ib-bw-voting-needed;
						traffic-merge-type = <0x0>;
						node-name = "level3-rt-rd-wr-sum";
						cell-index = <0x0>;

						qcom,axi-port-mnoc {
							cam-icc-path-names = "cam_hf_0", "cam_ife_0_drv", "cam_ife_1_drv", "cam_ife_2_drv";
						};
					};

					level3-nrt0-rd-wr-sum {
						phandle = <0x551>;
						traffic-merge-type = <0x0>;
						node-name = "level3-nrt0-rd-wr-sum";
						cell-index = <0x1>;

						qcom,axi-port-mnoc {
							cam-icc-path-names = "cam_sf_0";
						};
					};

					level3-nrt1-rd-wr-sum {
						phandle = <0x552>;
						traffic-merge-type = <0x0>;
						node-name = "level3-nrt1-rd-wr-sum";
						cell-index = <0x2>;

						qcom,axi-port-mnoc {
							cam-icc-path-names = "cam_sf_icp";
						};
					};
				};

				level2-nodes {
					camnoc-max-needed;
					level-index = <0x2>;

					level2-rt-wr {
						phandle = <0x553>;
						traffic-merge-type = <0x1>;
						parent-node = <0x550>;
						node-name = "level2-rt-wr";
						cell-index = <0x3>;
					};

					level2-rt-rd {
						phandle = <0x554>;
						traffic-merge-type = <0x1>;
						parent-node = <0x550>;
						node-name = "level2-rt-rd";
						cell-index = <0x4>;
					};

					level2-nrt-wr {
						phandle = <0x555>;
						traffic-merge-type = <0x1>;
						parent-node = <0x551>;
						node-name = "level2-nrt-wr";
						cell-index = <0x5>;
					};

					level2-nrt-rd {
						phandle = <0x556>;
						traffic-merge-type = <0x1>;
						parent-node = <0x551>;
						node-name = "level2-nrt-rd";
						cell-index = <0x6>;
					};

					level2-icp-rd {
						phandle = <0x560>;
						bus-width-factor = <0x4>;
						traffic-merge-type = <0x0>;
						parent-node = <0x552>;
						node-name = "level2-icp-rd";
						cell-index = <0x7>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <0x1>;

					level1-rt1-wr {
						phandle = <0x557>;
						priority-lut-high-offset = <0x4834>;
						priority-lut-low-offset = <0x4830>;
						niu-size = <0x86>;
						rt-wr-niu;
						traffic-merge-type = <0x0>;
						parent-node = <0x553>;
						node-name = " level1-rt1-ife-ubwc-wr";
						cell-index = <0x8>;
					};

					level1-rt2-wr {
						phandle = <0x55a>;
						priority-lut-high-offset = <0x4a34>;
						priority-lut-low-offset = <0x4a30>;
						niu-size = <0x24>;
						rt-wr-niu;
						traffic-merge-type = <0x0>;
						parent-node = <0x553>;
						node-name = "level1-rt2-ife-stats";
						cell-index = <0x9>;
					};

					level1-rt3-wr {
						phandle = <0x559>;
						priority-lut-high-offset = <0x4c34>;
						priority-lut-low-offset = <0x4c30>;
						niu-size = <0x5c>;
						rt-wr-niu;
						traffic-merge-type = <0x0>;
						parent-node = <0x553>;
						node-name = "level1-rt3-ife-pdaf-lite";
						cell-index = <0xa>;
					};

					level1-rt4-wr1 {
						phandle = <0x558>;
						priority-lut-high-offset = <0x5234>;
						priority-lut-low-offset = <0x5230>;
						niu-size = <0x86>;
						rt-wr-niu;
						traffic-merge-type = <0x0>;
						parent-node = <0x553>;
						node-name = "level1-rt4-ife-rdi-wr";
						cell-index = <0xb>;
					};

					level1-rt3-rd {
						phandle = <0x55f>;
						priority-lut-high-offset = <0x4c34>;
						priority-lut-low-offset = <0x4c30>;
						niu-size = <0x5c>;
						rt-wr-niu;
						traffic-merge-type = <0x0>;
						parent-node = <0x554>;
						node-name = "level1-rt3-cdm-rd";
						cell-index = <0xc>;
					};

					level1-nrt2-wr {
						phandle = <0x55b>;
						traffic-merge-type = <0x0>;
						parent-node = <0x555>;
						node-name = "level1-nrt2-wr";
						cell-index = <0xd>;
					};

					level1-nrt6-wr {
						phandle = <0x55c>;
						traffic-merge-type = <0x0>;
						parent-node = <0x555>;
						node-name = "level1-nrt6-wr";
						cell-index = <0xe>;
					};

					level1-nrt6-rd {
						phandle = <0x55e>;
						traffic-merge-type = <0x0>;
						parent-node = <0x556>;
						node-name = "level1-nrt6-rd";
						cell-index = <0xf>;
					};

					level1-nrt0-rd {
						phandle = <0x588>;
						traffic-merge-type = <0x0>;
						parent-node = <0x556>;
						node-name = "level1-nrt0-rd";
						cell-index = <0x10>;
					};

					level1-nrt5-rd {
						phandle = <0x55d>;
						traffic-merge-type = <0x0>;
						parent-node = <0x556>;
						node-name = "level1-nrt5-rd";
						cell-index = <0x11>;
					};

					level1-nrt4-rd {
						phandle = <0x561>;
						traffic-merge-type = <0x0>;
						parent-node = <0x556>;
						node-name = "level1-nrt4-rd";
						cell-index = <0x12>;
					};

					level1-nrt3-wr {
						phandle = <0x562>;
						traffic-merge-type = <0x0>;
						parent-node = <0x556>;
						node-name = "level1-nrt3-wr";
						cell-index = <0x13>;
					};

					level1-nrt9-rd {
						phandle = <0x589>;
						traffic-merge-type = <0x0>;
						parent-node = <0x556>;
						node-name = "level1-nrt3-wr";
						cell-index = <0x14>;
					};
				};

				level0-nodes {
					level-index = <0x0>;

					ife0-ubwc-wr {
						phandle = <0x58a>;
						parent-node = <0x557>;
						drv-voting-index = <0x1>;
						constituent-paths = <0xa 0xb 0xf>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x106>;
						client-name = "ife0";
						node-name = "ife0-ubwc-wr";
						cell-index = <0x15>;
					};

					ife1-ubwc-wr {
						phandle = <0x58b>;
						parent-node = <0x557>;
						drv-voting-index = <0x2>;
						constituent-paths = <0xa 0xb 0xf>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x106>;
						client-name = "ife1";
						node-name = "ife1-ubwc-wr";
						cell-index = <0x16>;
					};

					ife2-ubwc-wr {
						phandle = <0x58c>;
						parent-node = <0x558>;
						drv-voting-index = <0x3>;
						constituent-paths = <0xa 0xb 0xf>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x106>;
						client-name = "ife2";
						node-name = "ife2-ubwc-wr";
						cell-index = <0x17>;
					};

					ife0-rdi-pixel-raw-wr {
						phandle = <0x58d>;
						parent-node = <0x558>;
						drv-voting-index = <0x1>;
						constituent-paths = <0x4 0x5 0x6 0x7 0xe 0xc 0xd 0x12>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x105>;
						client-name = "ife0";
						node-name = "ife0-rdi-pixel-raw-wr";
						cell-index = <0x18>;
					};

					ife1-rdi-pixel-raw-wr {
						phandle = <0x58e>;
						parent-node = <0x558>;
						drv-voting-index = <0x2>;
						constituent-paths = <0x4 0x5 0x6 0x7 0xe 0xc 0xd 0x12>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x104>;
						client-name = "ife1";
						node-name = "ife1-rdi-pixel-raw-wr";
						cell-index = <0x19>;
					};

					ife2-rdi-pixel-raw-wr {
						phandle = <0x58f>;
						parent-node = <0x557>;
						drv-voting-index = <0x3>;
						constituent-paths = <0x4 0x5 0x6 0x7 0xe 0xc 0xd 0x12>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x104>;
						client-name = "ife2";
						node-name = "ife2-rdi-pixel-raw-wr";
						cell-index = <0x1a>;
					};

					ife0-pdaf-linear-wr {
						phandle = <0x590>;
						parent-node = <0x559>;
						drv-voting-index = <0x1>;
						constituent-paths = <0x8 0x10 0x11 0x13>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x109>;
						client-name = "ife0";
						node-name = "ife0-pdaf-linear-wr";
						cell-index = <0x1b>;
					};

					ife1-pdaf-linear-wr {
						phandle = <0x591>;
						parent-node = <0x559>;
						drv-voting-index = <0x2>;
						constituent-paths = <0x8 0x10 0x11 0x13>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x109>;
						client-name = "ife1";
						node-name = "ife1-pdaf-linear-wr";
						cell-index = <0x1c>;
					};

					ife2-pdaf-linear-wr {
						phandle = <0x592>;
						parent-node = <0x559>;
						drv-voting-index = <0x3>;
						constituent-paths = <0x8 0x10 0x11 0x13>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x109>;
						client-name = "ife2";
						node-name = "ife2-pdaf-linear-wr";
						cell-index = <0x1d>;
					};

					ife4-rdi-stats-pixel-raw-wr {
						phandle = <0x593>;
						parent-node = <0x559>;
						constituent-paths = <0x4 0x5 0x6 0x7 0x3>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x100>;
						client-name = "ife4";
						node-name = "ife4-rdi-stats-pixel-raw-wr";
						cell-index = <0x1e>;
					};

					ife3-rdi-stats-pixel-raw-wr {
						phandle = <0x594>;
						parent-node = <0x559>;
						constituent-paths = <0x4 0x5 0x6 0x7 0x3>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x100>;
						client-name = "ife3";
						node-name = "ife3-rdi-stats-pixel-raw-wr";
						cell-index = <0x1f>;
					};

					ife0-stats-wr {
						phandle = <0x595>;
						parent-node = <0x55a>;
						drv-voting-index = <0x1>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x3>;
						client-name = "ife0";
						node-name = "ife0-stats-wr";
						cell-index = <0x20>;
					};

					ife1-stats-wr {
						phandle = <0x596>;
						parent-node = <0x55a>;
						drv-voting-index = <0x2>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x3>;
						client-name = "ife1";
						node-name = "ife1-stats-wr";
						cell-index = <0x21>;
					};

					ife2-stats-wr {
						phandle = <0x597>;
						parent-node = <0x55a>;
						drv-voting-index = <0x3>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x3>;
						client-name = "ife2";
						node-name = "ife2-stats-wr";
						cell-index = <0x22>;
					};

					ipe0-all-wr {
						phandle = <0x598>;
						parent-node = <0x555>;
						constituent-paths = <0x22 0x23 0x24 0x25>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x100>;
						client-name = "ipe0";
						node-name = "ipe0-all-wr";
						cell-index = <0x23>;
					};

					cre0-all-wr {
						phandle = <0x599>;
						parent-node = <0x55b>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x100>;
						client-name = "cre0";
						node-name = "cre0-all-wr";
						cell-index = <0x24>;
					};

					jpeg-enc0-all-wr {
						phandle = <0x59a>;
						parent-node = <0x55c>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x100>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-all-wr";
						cell-index = <0x25>;
					};

					jpeg-dma0-all-wr {
						phandle = <0x59b>;
						parent-node = <0x55c>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x100>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-all-wr";
						cell-index = <0x26>;
					};

					cre0-all-rd {
						phandle = <0x59c>;
						parent-node = <0x55d>;
						traffic-transaction-type = <0x0>;
						traffic-data = <0x100>;
						client-name = "cre0";
						node-name = "cre0-all-rd";
						cell-index = <0x27>;
					};

					jpeg0-enc0-all-rd {
						phandle = <0x59d>;
						parent-node = <0x55e>;
						traffic-transaction-type = <0x0>;
						traffic-data = <0x100>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-rd";
						cell-index = <0x28>;
					};

					jpeg0-dma0-all-rd {
						phandle = <0x59e>;
						parent-node = <0x55e>;
						traffic-transaction-type = <0x0>;
						traffic-data = <0x100>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-rd";
						cell-index = <0x29>;
					};

					ipe0-ref-rd {
						phandle = <0x59f>;
						parent-node = <0x556>;
						traffic-transaction-type = <0x0>;
						traffic-data = <0x21>;
						client-name = "ipe0";
						node-name = "ipe0-ref-rd";
						cell-index = <0x2a>;
					};

					ipe0-in-rd {
						phandle = <0x5a0>;
						parent-node = <0x556>;
						traffic-transaction-type = <0x0>;
						traffic-data = <0x20>;
						client-name = "ipe0";
						node-name = "ipe0-in-rd";
						cell-index = <0x2b>;
					};

					rt-cdm0-all-rd {
						phandle = <0x5a1>;
						parent-node = <0x55f>;
						traffic-transaction-type = <0x0>;
						traffic-data = <0x100>;
						client-name = "rt-cdm0";
						node-name = "rt-cdm0-all-rd";
						cell-index = <0x2c>;
					};

					rt-cdm1-all-rd {
						phandle = <0x5a2>;
						parent-node = <0x55f>;
						traffic-transaction-type = <0x0>;
						traffic-data = <0x100>;
						client-name = "rt-cdm1";
						node-name = "rt-cdm1-all-rd";
						cell-index = <0x2d>;
					};

					rt-cdm2-all-rd {
						phandle = <0x5a3>;
						parent-node = <0x55f>;
						traffic-transaction-type = <0x0>;
						traffic-data = <0x100>;
						client-name = "rt-cdm2";
						node-name = "rt-cdm2-all-rd";
						cell-index = <0x2e>;
					};

					rt-cdm3-all-rd {
						phandle = <0x5a4>;
						parent-node = <0x55f>;
						traffic-transaction-type = <0x0>;
						traffic-data = <0x100>;
						client-name = "rt-cdm3";
						node-name = "rt-cdm3-all-rd";
						cell-index = <0x2f>;
					};

					rt-cdm4-all-rd {
						phandle = <0x5a5>;
						parent-node = <0x55f>;
						traffic-transaction-type = <0x0>;
						traffic-data = <0x100>;
						client-name = "rt-cdm4";
						node-name = "rt-cdm4-all-rd";
						cell-index = <0x30>;
					};

					icp0-all-rd {
						phandle = <0x5a6>;
						parent-node = <0x560>;
						traffic-transaction-type = <0x0>;
						traffic-data = <0x100>;
						client-name = "icp0";
						node-name = "icp0-all-rd";
						cell-index = <0x31>;
					};

					icp1-all-rd {
						phandle = <0x5a7>;
						parent-node = <0x560>;
						traffic-transaction-type = <0x0>;
						traffic-data = <0x100>;
						client-name = "icp1";
						node-name = "icp1-all-rd";
						cell-index = <0x32>;
					};

					ofe0-linear-wr {
						phandle = <0x5a8>;
						parent-node = <0x55b>;
						constituent-paths = <0xa7 0xa8 0xa9 0xaa 0xab>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x100>;
						client-name = "ofe0";
						node-name = "ofe0-linear-wr";
						cell-index = <0x33>;
					};

					ofe0-in-rd {
						phandle = <0x5a9>;
						parent-node = <0x561>;
						constituent-paths = <0xa0 0xa1 0xa2>;
						traffic-transaction-type = <0x0>;
						traffic-data = <0x100>;
						client-name = "ofe0";
						node-name = "ofe0-in-rd";
						cell-index = <0x34>;
					};

					ofe0-ubwc-wr {
						phandle = <0x5aa>;
						parent-node = <0x562>;
						constituent-paths = <0xa3 0xa4 0xa5 0xa6>;
						traffic-transaction-type = <0x1>;
						traffic-data = <0x100>;
						client-name = "ofe0";
						node-name = "ofe0-ubwc-wr";
						cell-index = <0x35>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			status = "ok";
			cdm-client-names = "vfe", "jpegdma", "jpegenc";
			num-hw-cdm = <0x1>;
			label = "cam-cdm-intf";
			cell-index = <0x0>;
			compatible = "qcom,cam-cdm-intf";
		};

		qcom,rt-cdm0@ac7f000 {
			status = "ok";
			single-context-cdm;
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x18>;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			config-fifo;
			cdm-client-names = "ife0";
			nrt-device;
			clock-cntl-level = "turbo";
			clock-rates = <0x0>;
			clocks = <0x4e 0x0>;
			clock-names = "cam_cc_cam_top_ahb_clk";
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x1c8 0x1>;
			interrupt-names = "rt-cdm0";
			reg-cam-base = <0x7f000>;
			reg-names = "rt-cdm0";
			reg = <0xac7f000 0x580>;
			label = "rt-cdm";
			compatible = "qcom,cam-rt-cdm2_2";
			cell-index = <0x0>;
		};

		qcom,rt-cdm1@ac80000 {
			status = "ok";
			single-context-cdm;
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x19>;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			config-fifo;
			cdm-client-names = "ife1";
			nrt-device;
			clock-cntl-level = "turbo";
			clock-rates = <0x0>;
			clocks = <0x4e 0x0>;
			clock-names = "cam_cc_cam_top_ahb_clk";
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x297 0x1>;
			interrupt-names = "rt-cdm1";
			reg-cam-base = <0x80000>;
			reg-names = "rt-cdm1";
			reg = <0xac80000 0x580>;
			label = "rt-cdm";
			compatible = "qcom,cam-rt-cdm2_2";
			cell-index = <0x1>;
		};

		qcom,rt-cdm2@ac81000 {
			status = "ok";
			single-context-cdm;
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x1a>;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			config-fifo;
			cdm-client-names = "ife2";
			nrt-device;
			clock-cntl-level = "turbo";
			clock-rates = <0x0>;
			clocks = <0x4e 0x0>;
			clock-names = "cam_cc_cam_top_ahb_clk";
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x2bd 0x1>;
			interrupt-names = "rt-cdm2";
			reg-cam-base = <0x81000>;
			reg-names = "rt-cdm2";
			reg = <0xac81000 0x580>;
			label = "rt-cdm";
			compatible = "qcom,cam-rt-cdm2_2";
			cell-index = <0x2>;
		};

		qcom,rt-cdm3@ac82000 {
			status = "ok";
			single-context-cdm;
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x1b>;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			config-fifo;
			cdm-client-names = "ife3";
			nrt-device;
			clock-cntl-level = "turbo";
			clock-rates = <0x0>;
			clocks = <0x4e 0x0>;
			clock-names = "cam_cc_cam_top_ahb_clk";
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x15c 0x1>;
			interrupt-names = "rt-cdm3";
			reg-cam-base = <0x82000>;
			reg-names = "rt-cdm3";
			reg = <0xac82000 0x580>;
			label = "rt-cdm";
			compatible = "qcom,cam-rt-cdm2_2";
			cell-index = <0x3>;
		};

		qcom,rt-cdm4@ac83000 {
			status = "ok";
			single-context-cdm;
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x1c>;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			config-fifo;
			cdm-client-names = "ife4";
			nrt-device;
			clock-cntl-level = "turbo";
			clock-rates = <0x0>;
			clocks = <0x4e 0x0>;
			clock-names = "cam_cc_cam_top_ahb_clk";
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x15d 0x1>;
			interrupt-names = "rt-cdm4";
			reg-cam-base = <0x83000>;
			reg-names = "rt-cdm4";
			reg = <0xac83000 0x580>;
			label = "rt-cdm";
			compatible = "qcom,cam-rt-cdm2_2";
			cell-index = <0x4>;
		};

		qcom,cam-isp {
			status = "ok";
			arch-compat = "mc_tfe";
			compatible = "qcom,cam-isp";
		};

		qcom,csid0@ad26000 {
			phandle = <0x5ab>;
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "csid_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0xfe502ab 0x0 0x0 0x17d78400 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x4e 0x2b 0x4e 0x2a 0x4e 0x2c>;
			clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
			shared-clks = <0x1 0x0 0x0>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x259 0x1>;
			interrupt-names = "csid0";
			rt-wrapper-base = <0x86000>;
			reg-cam-base = <0x127000>;
			reg = <0xad27000 0x2b00>;
			reg-names = "csid";
			compatible = "qcom,csid975";
			cell-index = <0x0>;
		};

		qcom,ife0@ac86000 {
			phandle = <0x5ac>;
			status = "ok";
			cam_hw_pid = <0x8 0xd 0x10 0x4>;
			ubwc-static-cfg = <0x1026 0x1036>;
			clock-control-debugfs = "true";
			src-clock-name = "tfe_0_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x0 0x1139ca40 0x0 0x0 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x0 0x1f4add40 0x0 0x0 0x0 0x0 0x0 0x0 0x2662a900 0x0 0x0 0x0 0x0 0x0 0x0 0x2cb41780 0x0 0x0 0x0 0x0 0x0 0x0 0x2cb41780 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x4e 0x6e 0x4e 0x6c 0x4e 0x6d 0x4e 0xd 0x4e 0x6b 0x4e 0x6a 0x4e 0xc>;
			clock-names = "tfe_0_main_fast_ahb", "tfe_0_clk_src", "tfe_0_main_clk", "cam_cc_camnoc_rt_tfe_0_main_clk", "tfe_0_bayer_fast_ahb", "tfe_0_bayer_clk", "cam_cc_camnoc_rt_tfe_0_bayer_clk";
			tfe0-supply = <0x440>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc", "tfe0";
			interrupts = <0x0 0x1b1 0x1>;
			interrupt-names = "tfe0";
			rt-wrapper-base = <0x86000>;
			reg-cam-base = <0x86000>;
			reg = <0xac86000 0x10000>;
			reg-names = "ife";
			compatible = "qcom,mc_tfe975";
			cell-index = <0x0>;
		};

		qcom,csid1@ad29000 {
			phandle = <0x5ad>;
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "csid_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0xfe502ab 0x0 0x0 0x17d78400 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x4e 0x2b 0x4e 0x2a 0x4e 0x2c>;
			clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
			shared-clks = <0x1 0x0 0x0>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x25b 0x1>;
			interrupt-names = "csid1";
			rt-wrapper-base = <0x86000>;
			reg-cam-base = <0x12a000>;
			reg = <0xad2a000 0x2b00>;
			reg-names = "csid";
			compatible = "qcom,csid975";
			cell-index = <0x1>;
		};

		qcom,ife1@ac96000 {
			phandle = <0x5ae>;
			status = "ok";
			cam_hw_pid = <0x9 0xe 0x11 0x5>;
			ubwc-static-cfg = <0x1026 0x1036>;
			clock-control-debugfs = "true";
			src-clock-name = "tfe_1_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x0 0x1139ca40 0x0 0x0 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x0 0x1f4add40 0x0 0x0 0x0 0x0 0x0 0x0 0x2662a900 0x0 0x0 0x0 0x0 0x0 0x0 0x2cb41780 0x0 0x0 0x0 0x0 0x0 0x0 0x2cb41780 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x4e 0x73 0x4e 0x71 0x4e 0x72 0x4e 0xf 0x4e 0x70 0x4e 0x6f 0x4e 0xe>;
			clock-names = "tfe_1_main_fast_ahb", "tfe_1_clk_src", "tfe_1_main_clk", "cam_cc_camnoc_rt_tfe_1_main_clk", "tfe_1_bayer_fast_ahb", "tfe_1_bayer_clk", "cam_cc_camnoc_rt_tfe_1_bayer_clk";
			tfe1-supply = <0x441>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc", "tfe1";
			interrupts = <0x0 0x1b4 0x1>;
			interrupt-names = "tfe1";
			rt-wrapper-base = <0x86000>;
			reg-cam-base = <0x96000>;
			reg = <0xac96000 0x10000>;
			reg-names = "ife";
			compatible = "qcom,mc_tfe975";
			cell-index = <0x1>;
		};

		qcom,csid2@ad2c000 {
			phandle = <0x5af>;
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "csid_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0xfe502ab 0x0 0x0 0x17d78400 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x4e 0x2b 0x4e 0x2a 0x4e 0x2c>;
			clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
			shared-clks = <0x1 0x0 0x0>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x1af 0x1>;
			interrupt-names = "csid2";
			rt-wrapper-base = <0x86000>;
			reg-cam-base = <0x12d000>;
			reg = <0xad2d000 0x2b00>;
			reg-names = "csid";
			compatible = "qcom,csid975";
			cell-index = <0x2>;
		};

		qcom,ife2@aca6000 {
			phandle = <0x5b0>;
			status = "ok";
			cam_hw_pid = <0xa 0xc 0x12 0x6>;
			ubwc-static-cfg = <0x1026 0x1036>;
			clock-control-debugfs = "true";
			src-clock-name = "tfe_2_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x0 0x1139ca40 0x0 0x0 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x0 0x1f4add40 0x0 0x0 0x0 0x0 0x0 0x0 0x2662a900 0x0 0x0 0x0 0x0 0x0 0x0 0x2cb41780 0x0 0x0 0x0 0x0 0x0 0x0 0x2cb41780 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x4e 0x78 0x4e 0x76 0x4e 0x77 0x4e 0x11 0x4e 0x75 0x4e 0x74 0x4e 0x10>;
			clock-names = "tfe_2_main_fast_ahb", "tfe_2_clk_src", "tfe_2_main_clk", "cam_cc_camnoc_rt_tfe_2_main_clk", "tfe_2_bayer_fast_ahb", "tfe_2_bayer_clk", "cam_cc_camnoc_rt_tfe_2_bayer_clk";
			tfe2-supply = <0x442>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc", "tfe2";
			interrupts = <0x0 0x1c9 0x1>;
			interrupt-names = "tfe2";
			rt-wrapper-base = <0x86000>;
			reg-cam-base = <0xa6000>;
			reg = <0xaca6000 0x10000>;
			reg-names = "ife";
			compatible = "qcom,mc_tfe975";
			cell-index = <0x2>;
		};

		qcom,csid-lite0@ad6c000 {
			phandle = <0x5b1>;
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "ife_lite_csid_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x0 0xfe502ab 0x0 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0>;
			clocks = <0x4e 0x3d 0x4e 0x42 0x4e 0x41 0x4e 0x40 0x4e 0x3e 0x4e 0xb>;
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk_src", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk", "cam_cc_camnoc_rt_ife_lite_clk";
			shared-clks = <0x0 0x1 0x0 0x0 0x0 0x0>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x25d 0x1>;
			interrupt-names = "csid-lite0";
			rt-wrapper-base = <0x16c000>;
			reg-cam-base = <0x16d000>;
			reg = <0xad6d000 0xa00>;
			reg-names = "csid-lite";
			compatible = "qcom,csid-lite975";
			cell-index = <0x3>;
		};

		qcom,ife-lite0@ad6c000 {
			phandle = <0x5b2>;
			status = "ok";
			cam_hw_pid = <0x13>;
			clock-control-debugfs = "true";
			src-clock-name = "ife_lite_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x0 0x0 0x0 0xfe502ab 0x0 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x4e 0x3d 0x4e 0x41 0x4e 0x40 0x4e 0x3f 0x4e 0x3e 0x4e 0xb>;
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk_src", "ife_lite_clk", "cam_cc_camnoc_rt_ife_lite_clk";
			shared-clks = <0x0 0x0 0x0 0x1 0x0 0x0>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x25e 0x1>;
			interrupt-names = "ife-lite0";
			rt-wrapper-base = <0x16c000>;
			reg-cam-base = <0x16d000>;
			reg = <0xad6d000 0x2800>;
			reg-names = "ife-lite";
			compatible = "qcom,vfe-lite975";
			cell-index = <0x3>;
		};

		qcom,csid-lite1@ad71000 {
			phandle = <0x5b3>;
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "ife_lite_csid_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x0 0xfe502ab 0x0 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0>;
			clocks = <0x4e 0x3d 0x4e 0x42 0x4e 0x41 0x4e 0x40 0x4e 0x3e 0x4e 0xb>;
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk_src", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk", "cam_cc_camnoc_rt_ife_lite_clk";
			shared-clks = <0x0 0x1 0x0 0x0 0x0 0x0>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x178 0x1>;
			interrupt-names = "csid-lite1";
			rt-wrapper-base = <0x16c000>;
			reg-cam-base = <0x172000>;
			reg = <0xad72000 0xa00>;
			reg-names = "csid-lite";
			compatible = "qcom,csid-lite975";
			cell-index = <0x4>;
		};

		qcom,ife-lite1@ad71000 {
			phandle = <0x5b4>;
			status = "ok";
			cam_hw_pid = <0x14>;
			clock-control-debugfs = "true";
			src-clock-name = "ife_lite_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x0 0x0 0x0 0xfe502ab 0x0 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x4e 0x3d 0x4e 0x41 0x4e 0x40 0x4e 0x3f 0x4e 0x3e 0x4e 0xb>;
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk_src", "ife_lite_clk", "cam_cc_camnoc_rt_ife_lite_clk";
			shared-clks = <0x0 0x0 0x0 0x1 0x0 0x0>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x179 0x1>;
			interrupt-names = "ife-lite1";
			rt-wrapper-base = <0x16c000>;
			reg-cam-base = <0x172000>;
			reg = <0xad72000 0x2800>;
			reg-names = "ife-lite";
			compatible = "qcom,vfe-lite975";
			cell-index = <0x4>;
		};

		qcom,tpg13@ad8b000 {
			phandle = <0x5b5>;
			status = "ok";
			src-clock-name = "cphy_rx_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs", "nominal";
			clock-rates = <0xfe502ab 0x0 0x17d78400 0x0 0x1c9c3800 0x0>;
			clocks = <0x4e 0x1a 0x4e 0x2c>;
			clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
			shared-clks = <0x1 0x0>;
			interrupts = <0x0 0x19d 0x1>;
			interrupt-names = "tpg0";
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			reg-cam-base = <0x18b000 0x4000>;
			reg = <0xad8b000 0x400 0xac04000 0x1000>;
			reg-names = "tpg0", "cam_cpas_top";
			compatible = "qcom,cam-tpg104";
			phy-id = <0x0>;
			cell-index = <0xd>;
		};

		qcom,tpg14@ad8c000 {
			phandle = <0x5b6>;
			status = "ok";
			src-clock-name = "cphy_rx_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs", "nominal";
			clock-rates = <0xfe502ab 0x0 0x17d78400 0x0 0x1c9c3800 0x0>;
			clocks = <0x4e 0x1a 0x4e 0x2c>;
			clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
			shared-clks = <0x1 0x0>;
			interrupts = <0x0 0x1a0 0x1>;
			interrupt-names = "tpg1";
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			reg-cam-base = <0x18c000 0x4000>;
			reg = <0xad8c000 0x400 0xac04000 0x1000>;
			reg-names = "tpg1", "cam_cpas_top";
			compatible = "qcom,cam-tpg104";
			phy-id = <0x1>;
			cell-index = <0xe>;
		};

		qcom,tpg15@ad8d000 {
			phandle = <0x5b7>;
			status = "ok";
			src-clock-name = "cphy_rx_clk_src";
			clock-cntl-level = "lowsvsd1", "lowsvs", "nominal";
			clock-rates = <0xfe502ab 0x0 0x17d78400 0x0 0x1c9c3800 0x0>;
			clocks = <0x4e 0x1a 0x4e 0x2c>;
			clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
			shared-clks = <0x1 0x0>;
			interrupts = <0x0 0x1a1 0x1>;
			interrupt-names = "tpg2";
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			reg-cam-base = <0x18d000 0x4000>;
			reg = <0xad8d000 0x400 0xac04000 0x1000>;
			reg-names = "tpg2", "cam_cpas_top";
			compatible = "qcom,cam-tpg104";
			phy-id = <0x2>;
			cell-index = <0xf>;
		};

		qcom,cam-icp0 {
			synx_signaling_en;
			ipe_bps_pc_en;
			icp_use_pil;
			icp_pc_en;
			status = "ok";
			num-ipe = <0x1>;
			num-icp = <0x1>;
			compat-hw-name = "qcom,icp0", "qcom,ipe0";
			cell-index = <0x0>;
			compatible = "qcom,cam-icp0";
		};

		qcom,cam-icp1 {
			ipe_bps_pc_en;
			icp_use_pil;
			icp_pc_en;
			status = "ok";
			num-ofe = <0x1>;
			num-icp = <0x1>;
			compat-hw-name = "qcom,icp1", "qcom,ofe";
			cell-index = <0x1>;
			compatible = "qcom,cam-icp1";
		};

		qcom,icp0@ac05000 {
			phandle = <0x5b8>;
			status = "ok";
			cam_hw_pid = <0xb>;
			fw-pas-id = <0x21>;
			qos-val = <0x808>;
			ubwc-ipe-write-cfg = <0x1620f 0x1620f>;
			ubwc-ipe-fetch-cfg = <0x3f083 0x3f083>;
			fw_name = "CAMERA_ICP";
			clock-control-debugfs = "true";
			src-clock-name = "icp_clk_src";
			nrt-device;
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x0 0x11e1a300 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clocks = <0x4e 0x37 0x4e 0x39 0x4e 0x38 0x4e 0x66>;
			clock-names = "icp_ahb_clk", "icp_clk_src", "icp_clk", "camcc_debug_clk";
			memory-region = <0x303>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x1cf 0x1>;
			interrupt-names = "icp";
			reg-cam-base = <0x6000 0x9000>;
			reg-names = "icp_csr", "icp_wd0";
			reg = <0xac06000 0x1000 0xac09000 0x1000>;
			icp-version = <0x201>;
			compatible = "qcom,cam-icp_v2_1";
			cell-index = <0x0>;
		};

		qcom,icp1@ac150000 {
			phandle = <0x5b9>;
			status = "ok";
			cam_hw_pid = <0xa>;
			fw-pas-id = <0x32>;
			qos-val = <0x808>;
			ubwc-ofe-write-cfg = <0x1620f 0x1620f>;
			ubwc-ofe-fetch-cfg = <0x3f083 0x3f083>;
			fw_name = "CAMERA_ICP_1";
			clock-control-debugfs = "true";
			src-clock-name = "icp_1_clk_src";
			nrt-device;
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x0 0x11e1a300 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clocks = <0x4e 0x3a 0x4e 0x3c 0x4e 0x3b 0x4e 0x66>;
			clock-names = "icp_1_ahb_clk", "icp_1_clk_src", "icp_1_clk", "camcc_debug_clk";
			memory-region = <0x304>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x2cd 0x1>;
			interrupt-names = "icp1";
			reg-cam-base = <0x16000 0x19000>;
			reg-names = "icp_csr", "icp_wd0";
			reg = <0xac16000 0x1000 0xac19000 0x1000>;
			icp-version = <0x201>;
			compatible = "qcom,cam-icp_v2_1";
			cell-index = <0x1>;
		};

		qcom,ipe0@ac42000 {
			phandle = <0x5ba>;
			status = "ok";
			cam_hw_pid = <0xf 0xe 0x1a 0x1b>;
			clock-control-debugfs = "true";
			src-clock-name = "ipe_nps_clk_src";
			nrt-device;
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x0 0x0 0x0 0x126af740 0x0 0x0 0x0 0x0 0x0 0x0 0x1ad27480 0x0 0x0 0x0 0x0 0x0 0x0 0x2245cdc0 0x0 0x0 0x0 0x0 0x0 0x0 0x283baec0 0x0 0x0 0x0 0x0 0x0 0x0 0x312c8040 0x0 0x0 0x0 0x0 0x0 0x0 0x312c8040 0x0 0x0 0x0>;
			clocks = <0x4e 0x43 0x4e 0x46 0x4e 0x48 0x4e 0x45 0x4e 0x44 0x4e 0x47 0x4e 0x5>;
			clock-names = "ipe_nps_ahb_clk", "ipe_nps_fast_ahb_clk", "ipe_pps_fast_ahb_clk", "ipe_nps_clk_src", "ipe_nps_clk", "ipe_pps_clk", "cam_cc_camnoc_nrt_ipe_nps_clk";
			ipe0-vdd-supply = <0x43e>;
			regulator-names = "ipe0-vdd";
			reg-cam-base = <0x42000>;
			reg-names = "ipe0_top";
			reg = <0xac42000 0x18000>;
			compatible = "qcom,cam-ipe680";
			cell-index = <0x0>;
		};

		qcom,ofe@ac2a000 {
			phandle = <0x5bb>;
			status = "ok";
			cam_hw_pid = <0xd 0x1c 0x6>;
			clock-control-debugfs = "true";
			src-clock-name = "ofe_clk_src";
			nrt-device;
			clock-cntl-level = "lowsvsd1", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x0 0x0 0x10de3cc0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x19fcd500 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x21f98280 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x283baec0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x2d1ee740 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x2d1ee740 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x4e 0x6 0x4e 0x7 0x4e 0x4f 0x4e 0x52 0x4e 0x8 0x4e 0x4c 0x4e 0x4d 0x4e 0x4e 0x4e 0x51 0x4e 0x50 0x4e 0x53>;
			clock-names = "camnoc_nrt_ofe_anchor", "camnoc_nrt_ofe_hdr", "ofe_clk_src", "ofe_main_clk", "camnoc_nrt_ofe_main_clk", "ofe_ahb_clk", "ofe_anchor_clk", "ofe_anchor_fast_ahb", "ofe_hdr_fast_ahb", "ofe_hdr_clk", "ofe_main_fast_ahb";
			ofe0-vdd-supply = <0x43f>;
			regulator-names = "ofe0-vdd";
			reg-cam-base = <0x2a000>;
			reg-names = "ofe0_top";
			reg = <0xac2a000 0x18000>;
			compatible = "qcom,cam-ofe";
			cell-index = <0x0>;
		};

		qcom,cam-jpeg {
			status = "ok";
			num-jpeg-dma = <0x1>;
			num-jpeg-enc = <0x1>;
			compat-hw-name = "qcom,jpegenc0", "qcom,jpegdma0";
			compatible = "qcom,cam-jpeg";
		};

		qcom,jpegenc0@ac25000 {
			phandle = <0x5bc>;
			status = "ok";
			cam_hw_wr_mid = <0x1>;
			cam_hw_rd_mid = <0x0>;
			cam_hw_pid = <0x11 0x13>;
			nrt-device;
			clock-cntl-level = "nominal";
			src-clock-name = "jpegenc_clk_src";
			clock-rates = <0x23c34600 0x0 0x0>;
			clocks = <0x4e 0x4b 0x4e 0x49 0x4e 0x4a>;
			clock-names = "jpegenc_clk_src", "jpegenc_0_clk", "jpegenc_1_clk";
			shared-clks = <0x1 0x0 0x0>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x1db 0x1>;
			interrupt-names = "jpeg_enc0";
			reg-cam-base = <0x25000 0x62000>;
			reg = <0xac25000 0x1000 0xac62000 0x9200>;
			reg-names = "jpegenc_hw", "cam_camnoc_nrt";
			compatible = "qcom,cam_jpeg_enc_780";
			cell-index = <0x0>;
		};

		qcom,jpegdma0@ac26000 {
			phandle = <0x5bd>;
			status = "ok";
			cam_hw_wr_mid = <0x1>;
			cam_hw_rd_mid = <0x0>;
			cam_hw_pid = <0x10 0x12>;
			nrt-device;
			clock-cntl-level = "nominal";
			src-clock-name = "jpegdma_clk_src";
			clock-rates = <0x23c34600 0x0 0x0>;
			clocks = <0x4e 0x4b 0x4e 0x49 0x4e 0x4a>;
			clock-names = "jpegdma_clk_src", "jpegdma_0_clk", "jpegdma_1_clk";
			shared-clks = <0x1 0x0 0x0>;
			gdsc-supply = <0x128>;
			regulator-names = "gdsc";
			interrupts = <0x0 0x174 0x1>;
			interrupt-names = "jpeg_dma0";
			reg-cam-base = <0x26000 0x62000>;
			reg = <0xac26000 0x1000 0xac62000 0x9200>;
			reg-names = "jpegdma_hw", "cam_camnoc_nrt";
			compatible = "qcom,cam_jpeg_dma_780";
			cell-index = <0x0>;
		};

		smem_mailbox {
			interrupt-names = "smem-mailbox-smp2p-1-in", "smem-mailbox-smp2p-2-in", "smem-mailbox-smp2p-3-in", "smem-mailbox-smp2p-4-in";
			interrupts-extended = <0x3aa 0x0 0x0 0x3aa 0x1 0x0 0x3aa 0x2 0x0 0x3aa 0x3 0x0>;
			qcom,smem-state-names = "smem-mailbox-smp2p-out";
			qcom,smem-states = <0x3a9 0x0>;
			compatible = "qcom,smem_mailbox";
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			qcom,ipa-napi-enable;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-platform-type-msm;
			qcom,rmnet-ipa-ssr;
			compatible = "qcom,rmnet-ipa3";
		};

		qcom,ipa_fws {
			status = "disabled";
			qcom,pil-force-shutdown;
			qcom,firmware-name = "ipa_fws";
			qcom,pas-id = <0xf>;
			compatible = "qcom,pil-tz-generic";
		};

		qcom,ipa@3e00000 {
			phandle = <0x5be>;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,turbo = <0x36ee80 0x0 0x36ee80 0x53ec60 0x0 0x61a80>;
			qcom,nominal = <0x249f00 0x0 0x249f00 0x53ec60 0x0 0x61a80>;
			qcom,svs = <0x124f80 0x0 0x124f80 0x2ab980 0x0 0x249f0>;
			qcom,svs2 = <0x0 0x0 0x0 0x13d620 0x0 0x12c00>;
			qcom,no-vote = <0x0 0x0 0x0 0x0 0x0 0x0>;
			interconnect-names = "ipa_to_llcc", "llcc_to_ebi1", "appss_to_ipa";
			interconnects = <0x55 0x27 0x27 0x223 0x28 0x3 0x28 0x200 0x27 0x2 0x3b3 0x20d>;
			qcom,ipa-gen-rx-ll-pool-sz-factor = <0x1>;
			interrupts = <0x0 0x28e 0x4 0x0 0x1b0 0x4>;
			qcom,interconnect,num-paths = <0x3>;
			qcom,interconnect,num-cases = <0x5>;
			qcom,scaling-exceptions;
			qcom,throughput-threshold = <0x7d0 0xfa0 0x1f40>;
			clocks = <0x54 0xc>;
			clock-names = "core_clk";
			qcom,max_num_smmu_cb = <0x4>;
			qcom,ulso-ip-id-max-windows-val = <0x7fff>;
			qcom,ulso-ip-id-min-windows-val = <0x0>;
			qcom,ulso-ip-id-max-linux-val = <0xffff>;
			qcom,ulso-ip-id-min-linux-val = <0x0>;
			qcom,ulso-supported;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0xa>;
			qcom,ipa-holb-monitor-max-cnt-usb = <0xa>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0xa>;
			qcom,ipa-holb-monitor-poll-period = <0x5>;
			qcom,ipa-uc-holb-monitor;
			qcom,rmnet-ll-enable;
			qcom,rmnet-ctl-enable;
			qcom,wan-use-skb-page;
			qcom,non-tn-collection-on-crash;
			qcom,testbus-collection-on-crash;
			qcom,register-collection-on-crash;
			qcom,tx-poll;
			qcom,tx-napi;
			qcom,lan-rx-napi;
			qcom,ipa-endp-delay-wa-v2;
			qcom,use-64-bit-dma-mask;
			qcom,smmu-fast-map;
			qcom,arm-smmu;
			qcom,ipa-wdi3-over-gsi;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,mhi-event-ring-id-limits = <0x9 0xb>;
			qcom,use-ipa-tethering-bridge;
			qcom,entire-ipa-block-size = <0x200000>;
			qcom,ee = <0x0>;
			qcom,platform-type = <0x1>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0x18>;
			interrupt-names = "ipa-irq", "gsi-irq";
			qcom,ipa-cfg-offset = <0x140000>;
			memory-regions = <0x301>;
			firmware-names = "ipa_fws";
			pas-ids = <0xf>;
			reg-names = "ipa-base", "gsi-base";
			reg = <0x3e00000 0x84000 0x3e04000 0xfc000>;
			compatible = "qcom,ipa";

			qcom,smp2p_map_ipa_1_out {
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0x3a7 0x0>;
				compatible = "qcom,smp2p-map-ipa-1-out";
			};

			qcom,smp2p_map_ipa_1_in {
				interrupt-names = "ipa-smp2p-in";
				interrupts-extended = <0x3a8 0x0 0x0>;
				compatible = "qcom,smp2p-map-ipa-1-in";
			};

			ipa_smmu_ap {
				phandle = <0x5bf>;
				qcom,ipa-q6-smem-size = <0xb000>;
				dma-coherent;
				qcom,iommu-dma = "atomic";
				qcom,additional-mapping = <0x14683000 0x14683000 0x2000>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				iommus = <0x2f 0x4a0 0x0>;
				compatible = "qcom,ipa-smmu-ap-cb";
			};

			ipa_smmu_wlan {
				phandle = <0x5c0>;
				dma-coherent;
				qcom,iommu-dma = "atomic";
				iommus = <0x2f 0x4a1 0x0>;
				compatible = "qcom,ipa-smmu-wlan-cb";
			};

			ipa_smmu_uc {
				phandle = <0x5c1>;
				dma-coherent;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				iommus = <0x2f 0x4a2 0x0>;
				compatible = "qcom,ipa-smmu-uc-cb";
			};

			ipa_smmu_11ad {
				phandle = <0x5c2>;
				qcom,iommu-group;
				qcom,shared-cb;
				dma-coherent;
				iommus = <0x2f 0x4a4 0x0>;
				compatible = "qcom,ipa-smmu-11ad-cb";
			};
		};

		qcom,mmrm-test {
			phandle = <0x5c3>;
			clock_data = <0x1 0xa 0x11e1a300 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x0 0x0 0x1 0x2b 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1 0x0 0x0 0x1 0x39 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x23c34600 0x1 0x0 0x0 0x1 0x3c 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x23c34600 0x1 0x0 0x0 0x1 0x3f 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1 0x0 0x0 0x1 0x45 0x1ad27480 0x2245cdc0 0x283baec0 0x312c8040 0x312c8040 0x1 0x0 0x0 0x1 0x4b 0xbebc200 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x1 0x0 0x0 0x1 0x4f 0x19fcd500 0x21f98280 0x283baec0 0x2d1ee740 0x2d1ee740 0x1 0x0 0x0 0x1 0x6c 0x17d78400 0x1f4add40 0x2662a900 0x2cb41780 0x2cb41780 0x1 0x0 0x0 0x1 0x71 0x17d78400 0x1f4add40 0x2662a900 0x2cb41780 0x2cb41780 0x1 0x0 0x0 0x1 0x76 0x17d78400 0x1f4add40 0x2662a900 0x2cb41780 0x2cb41780 0x1 0x0 0x0 0x1 0x35 0x11e1a300 0x11e1a300 0x11e1a300 0x17d78400 0x17d78400 0x1 0x0 0x0 0x1 0x69 0x4c4b400 0x4c4b400 0x4c4b400 0x4c4b400 0x4c4b400 0x1 0x0 0x0 0x1 0x14 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x1 0x0 0x0 0x1 0x16 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x1 0x0 0x0 0x1 0x18 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x1 0x0 0x0 0x1 0x1d 0xbebc200 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x1 0x0 0x0 0x1 0x1f 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x0 0x0 0x1 0x21 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x0 0x0 0x1 0x23 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x0 0x0 0x1 0x25 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x0 0x0 0x1 0x27 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x0 0x0 0x1 0x29 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x0 0x0 0x1 0x1a 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0xa 0x0 0x0 0x1 0x42 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x2 0x0 0x0 0x1 0x4 0x14dc9380 0x1ad27480 0x1dcd6500 0x20c85580 0x20c85580 0x1 0x0 0x0 0x1 0x4d 0xc5691c0 0x14628180 0x18daea40 0x1fe373c0 0x23c34600 0x1 0x0 0x0 0x1 0x4 0x14257880 0xc8458800 0x1a76e700 0x1a76e700 0x1fc4ef40 0x1 0x0 0x0>;
			clocks = <0x4e 0xa 0x4e 0x2b 0x4e 0x39 0x4e 0x3c 0x4e 0x3f 0x4e 0x45 0x4e 0x4b 0x4e 0x4f 0x4e 0x6c 0x4e 0x71 0x4e 0x76 0x4e 0x35 0x4e 0x69 0x4e 0x14 0x4e 0x16 0x4e 0x18 0x4e 0x1d 0x4e 0x1f 0x4e 0x21 0x4e 0x23 0x4e 0x25 0x4e 0x27 0x4e 0x29 0x4e 0x1a 0x4e 0x42 0x7e 0x4 0x4f 0x4d 0x80 0x4>;
			clock-names = "cam_cc_camnoc_rt_axi_clk_src", "cam_cc_csid_clk_src", "cam_cc_icp_0_clk_src", "cam_cc_icp_1_clk_src", "cam_cc_ife_lite_clk_src", "cam_cc_ipe_nps_clk_src", "cam_cc_jpeg_clk_src", "cam_cc_ofe_clk_src", "cam_cc_tfe_0_clk_src", "cam_cc_tfe_1_clk_src", "cam_cc_tfe_2_clk_src", "cam_cc_fast_ahb_clk_src", "cam_cc_slow_ahb_clk_src", "cam_cc_cci_0_clk_src", "cam_cc_cci_1_clk_src", "cam_cc_cci_2_clk_src", "cam_cc_cre_clk_src", "cam_cc_csi0phytimer_clk_src", "cam_cc_csi1phytimer_clk_src", "cam_cc_csi2phytimer_clk_src", "cam_cc_csi3phytimer_clk_src", "cam_cc_csi4phytimer_clk_src", "cam_cc_csi5phytimer_clk_src", "cam_cc_cphy_rx_clk_src", "cam_cc_ife_lite_csid_clk_src", "eva_cc_mvs0_clk_src", "disp_cc_mdss_mdp_clk_src", "video_cc_mvs0_clk_src";
			status = "disable";
			compatible = "qcom,msm-mmrm-test", "qcom,tuna-mmrm-test";
		};
	};

	hypervisor {
		phandle = <0x4f7>;

		qcom,gh-watchdog {
			phandle = <0x2eb>;
		};
	};

	__symbols__ {
		msm_mmrm_test = "/soc/qcom,mmrm-test";
		ipa_smmu_11ad = "/soc/qcom,ipa@3e00000/ipa_smmu_11ad";
		ipa_smmu_uc = "/soc/qcom,ipa@3e00000/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/qcom,ipa@3e00000/ipa_smmu_wlan";
		ipa_smmu_ap = "/soc/qcom,ipa@3e00000/ipa_smmu_ap";
		ipa_hw = "/soc/qcom,ipa@3e00000";
		cam_jpeg_dma0 = "/soc/qcom,jpegdma0@ac26000";
		cam_jpeg_enc0 = "/soc/qcom,jpegenc0@ac25000";
		cam_ofe = "/soc/qcom,ofe@ac2a000";
		cam_ipe0 = "/soc/qcom,ipe0@ac42000";
		cam_icp1 = "/soc/qcom,icp1@ac150000";
		cam_icp0 = "/soc/qcom,icp0@ac05000";
		cam_csiphy_tpg15 = "/soc/qcom,tpg15@ad8d000";
		cam_csiphy_tpg14 = "/soc/qcom,tpg14@ad8c000";
		cam_csiphy_tpg13 = "/soc/qcom,tpg13@ad8b000";
		cam_vfe_lite1 = "/soc/qcom,ife-lite1@ad71000";
		cam_csid_lite1 = "/soc/qcom,csid-lite1@ad71000";
		cam_vfe_lite0 = "/soc/qcom,ife-lite0@ad6c000";
		cam_csid_lite0 = "/soc/qcom,csid-lite0@ad6c000";
		cam_vfe2 = "/soc/qcom,ife2@aca6000";
		cam_csid2 = "/soc/qcom,csid2@ad2c000";
		cam_vfe1 = "/soc/qcom,ife1@ac96000";
		cam_csid1 = "/soc/qcom,csid1@ad29000";
		cam_vfe0 = "/soc/qcom,ife0@ac86000";
		cam_csid0 = "/soc/qcom,csid0@ad26000";
		ofe0_ubwc_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ofe0-ubwc-wr";
		ofe0_in_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ofe0-in-rd";
		ofe0_linear_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ofe0-linear-wr";
		icp1_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/icp1-all-rd";
		icp0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/icp0-all-rd";
		rt_cdm4_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm4-all-rd";
		rt_cdm3_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm3-all-rd";
		rt_cdm2_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm2-all-rd";
		rt_cdm1_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm1-all-rd";
		rt_cdm0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm0-all-rd";
		ipe0_in_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		ipe0_ref_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		jpeg_dma0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg0-dma0-all-rd";
		jpeg_enc0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg0-enc0-all-rd";
		cre0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre0-all-rd";
		jpeg_dma0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-dma0-all-wr";
		jpeg_enc0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-enc0-all-wr";
		cre0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre0-all-wr";
		ipe0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		ife2_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-stats-wr";
		ife1_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-stats-wr";
		ife0_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-stats-wr";
		ife3_rdi_stats_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife3-rdi-stats-pixel-raw-wr";
		ife4_rdi_stats_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife4-rdi-stats-pixel-raw-wr";
		ife2_pdaf_linear_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-pdaf-linear-wr";
		ife1_pdaf_linear_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-pdaf-linear-wr";
		ife0_pdaf_linear_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-pdaf-linear-wr";
		ife2_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-rdi-pixel-raw-wr";
		ife1_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-rdi-pixel-raw-wr";
		ife0_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-rdi-pixel-raw-wr";
		ife2_ubwc_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-ubwc-wr";
		ife1_ubwc_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-ubwc-wr";
		ife0_ubwc_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-ubwc-wr";
		level1_nrt9_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt9-rd";
		level1_nrt3_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt3-wr";
		level1_nrt4_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt4-rd";
		level1_nrt5_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt5-rd";
		level1_nrt0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt0-rd";
		level1_nrt6_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt6-rd";
		level1_nrt6_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt6-wr";
		level1_nrt2_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt2-wr";
		level1_rt3_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt3-rd";
		level1_rt4_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt4-wr1";
		level1_rt3_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt3-wr";
		level1_rt2_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt2-wr";
		level1_rt1_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt1-wr";
		level2_icp_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-icp-rd";
		level2_nrt_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt-rd";
		level2_nrt_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt-wr";
		level2_rt_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt-rd";
		level2_rt_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt-wr";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_rt_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt-rd-wr-sum";
		rt_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cdm/iova-mem-map";
		cam_smmu_cdm_resv_region = "/soc/qcom,cam_smmu/msm_cam_smmu_cdm/cam_smmu_cdm_resv_region";
		msm_cam_smmu_cdm = "/soc/qcom,cam_smmu/msm_cam_smmu_cdm";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cam_smmu_icp_resv_region = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/cam_smmu_icp_resv_region";
		msm_cam_smmu_icp = "/soc/qcom,cam_smmu/msm_cam_smmu_icp";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		cam_smmu_jpeg_resv_region = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/cam_smmu_jpeg_resv_region";
		msm_cam_smmu_jpeg = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		cam_smmu_ife_resv_region = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/cam_smmu_ife_resv_region";
		msm_cam_smmu_ife = "/soc/qcom,cam_smmu/msm_cam_smmu_ife";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1@ac7c000/qcom,i2c_fast_plus_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1@ac7c000/qcom,i2c_custom_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1@ac7c000/qcom,i2c_fast_mode";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1@ac7c000/qcom,i2c_standard_mode";
		cam_cci1 = "/soc/qcom,cci1@ac7c000";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0@ac7b000/qcom,i2c_fast_plus_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0@ac7b000/qcom,i2c_custom_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0@ac7b000/qcom,i2c_fast_mode";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0@ac7b000/qcom,i2c_standard_mode";
		cam_cci0 = "/soc/qcom,cci0@ac7b000";
		cam_csiphy4 = "/soc/qcom,csiphy4@adb1000";
		cam_csiphy3 = "/soc/qcom,csiphy3@adaf000";
		cam_csiphy2 = "/soc/qcom,csiphy2@adad000";
		cam_csiphy1 = "/soc/qcom,csiphy1@adab000";
		cam_csiphy0 = "/soc/qcom,csiphy0@ada9000";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		cam_sensor_suspend_rst0 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst0";
		cam_sensor_active_rst0 = "/soc/pinctrl@f000000/cam_sensor_active_rst0";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk4_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@f000000/cam_sensor_mclk4_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cci_i2c_scl3_suspend = "/soc/pinctrl@f000000/cci_i2c_scl3_suspend";
		cci_i2c_scl3_active = "/soc/pinctrl@f000000/cci_i2c_scl3_active";
		cci_i2c_sda3_suspend = "/soc/pinctrl@f000000/cci_i2c_sda3_suspend";
		cci_i2c_sda3_active = "/soc/pinctrl@f000000/cci_i2c_sda3_active";
		cci_i2c_scl2_suspend = "/soc/pinctrl@f000000/cci_i2c_scl2_suspend";
		cci_i2c_scl2_active = "/soc/pinctrl@f000000/cci_i2c_scl2_active";
		cci_i2c_sda2_suspend = "/soc/pinctrl@f000000/cci_i2c_sda2_suspend";
		cci_i2c_sda2_active = "/soc/pinctrl@f000000/cci_i2c_sda2_active";
		cci_i2c_scl1_suspend = "/soc/pinctrl@f000000/cci_i2c_scl1_suspend";
		cci_i2c_scl1_active = "/soc/pinctrl@f000000/cci_i2c_scl1_active";
		cci_i2c_sda1_suspend = "/soc/pinctrl@f000000/cci_i2c_sda1_suspend";
		cci_i2c_sda1_active = "/soc/pinctrl@f000000/cci_i2c_sda1_active";
		cci_i2c_scl0_suspend = "/soc/pinctrl@f000000/cci_i2c_scl0_suspend";
		cci_i2c_scl0_active = "/soc/pinctrl@f000000/cci_i2c_scl0_active";
		cci_i2c_sda0_suspend = "/soc/pinctrl@f000000/cci_i2c_sda0_suspend";
		cci_i2c_sda0_active = "/soc/pinctrl@f000000/cci_i2c_sda0_active";
		cvp_dsp_cb = "/soc/qcom,cvp@ab00000/cvp_dsp_cb";
		cvp_secure_pixel_cb = "/soc/qcom,cvp@ab00000/cvp_secure_pixel_cb";
		cvp_secure_nonpixel_cb = "/soc/qcom,cvp@ab00000/cvp_secure_nonpixel_cb";
		cvp_non_secure_cb = "/soc/qcom,cvp@ab00000/cvp_non_secure_cb";
		cvp_iommu_region_partition = "/soc/qcom,cvp@ab00000/cvp_iommu_region_partition";
		non_secure_cb_group = "/soc/qcom,cvp@ab00000/cvp_non_secure_cb_group";
		msm_cvp = "/soc/qcom,cvp@ab00000";
		sde_cesta = "/soc/qcom,sde_cesta@0x0af30000";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smmu_sde_iommu_region_partition = "/soc/smmu_sde_iommu_region_partition";
		sde_dp = "/soc/qcom,dp_display@af54000";
		sde_dp_pll = "/soc/qcom,dp_pll@88ea000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		ext_disp = "/soc/qcom,msm-ext-disp";
		dsi_pll_codes_data = "/soc/dsi_pll_codes";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy1@ae97500";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae95500";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		ipclite_cam = "/soc/ipclite/cam";
		ipclite_cvp = "/soc/ipclite/cvp";
		ipclite_cdsp = "/soc/ipclite/cdsp";
		ipclite_apss = "/soc/ipclite/apss";
		ipcc_compute_l0 = "/soc/qcom,ipcc_compute_l0@443000";
		gmu = "/soc/qcom,gmu@3d37000";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		secure_pixel_cb = "/soc/qcom,vidc@aa00000/secure_pixel_cb";
		secure_bitstream_cb = "/soc/qcom,vidc@aa00000/secure_bitstream_cb";
		secure_non_pixel_cb = "/soc/qcom,vidc@aa00000/secure_non_pixel_cb";
		non_secure_cb = "/soc/qcom,vidc@aa00000/non_secure_cb";
		non_secure_pixel_cb = "/soc/qcom,vidc@aa00000/non_secure_pixel_cb";
		iommu_region_partition = "/soc/qcom,vidc@aa00000/iommu_region_partition";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		audio_prm = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr/q6prm";
		audio_gpr = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr";
		lpass_audio_hw_vote = "/soc/vote_lpass_audio_hw";
		lpass_core_hw_vote = "/soc/vote_lpass_core_hw";
		tuna_snd = "/soc/spf_core_platform/sound";
		swr4 = "/soc/spf_core_platform/lpass_bt_swr@6CA0000/bt_swr_mstr";
		lpass_bt_swr = "/soc/spf_core_platform/lpass_bt_swr@6CA0000";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@6B00000/wsa_swr_master";
		wsa_macro = "/soc/spf_core_platform/lpass-cdc/wsa-macro@6B00000";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@6AC0000/rx_swr_master";
		rx_macro = "/soc/spf_core_platform/lpass-cdc/rx-macro@6AC0000";
		tx_macro = "/soc/spf_core_platform/lpass-cdc/tx-macro@6AE0000";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@7660000/va_swr_master";
		va_macro = "/soc/spf_core_platform/lpass-cdc/va-macro@7660000";
		lpass_cdc = "/soc/spf_core_platform/lpass-cdc";
		lpi_tlmm = "/soc/spf_core_platform/lpi_pinctrl@07760000";
		msm_audio_ion_cma = "/soc/spf_core_platform/qcom,msm-audio-ion-cma";
		audio_cnss_resv_region = "/soc/spf_core_platform/qcom,msm-audio-ion/audio_cnss_resv_region";
		msm_audio_ion = "/soc/spf_core_platform/qcom,msm-audio-ion";
		spf_core_platform = "/soc/spf_core_platform";
		adsp_notify = "/soc/qcom,msm-adsp-notify";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		audio_pkt_core_platform = "/soc/qcom,audio-pkt-core-platform";
		stub_codec = "/soc/qcom,msm-stub-codec";
		msm_mmrm = "/soc/qcom,mmrm";
		aliases = "/aliases";
		chosen = "/chosen";
		reserved_memory = "/reserved-memory";
		gunyah_hyp_mem = "/reserved-memory/gunyah_hyp_region@80000000";
		cpusys_vm_mem = "/reserved-memory/cpusys_vm_region@80e00000";
		cpucp_mem = "/reserved-memory/cpucp_region@81200000";
		xbl_dtlog_mem = "/reserved-memory/xbl_dtlog_region@81a00000";
		aop_image_mem = "/reserved-memory/aop_image_region@81c00000";
		aop_cmd_db_mem = "/reserved-memory/aop_cmd_db_region@81c60000";
		aop_config_mem = "/reserved-memory/aop_config_region@81c80000";
		tme_crash_dump_mem = "/reserved-memory/tme_crash_dump_region@81ca0000";
		tme_log_mem = "/reserved-memory/tme_log_region@81ce0000";
		uefi_log_mem = "/reserved-memory/uefi_log_region@81ce4000";
		chipinfo_mem = "/reserved-memory/chipinfo_region@81cf4000";
		smem_mem = "/reserved-memory/smem_region@81d00000";
		cpucp_scandump_mem = "/reserved-memory/cpucp_scandump_region@82200000";
		adsp_mhi_mem = "/reserved-memory/adsp_mhi_region@82380000";
		soccp_sdi_mem = "/reserved-memory/soccp_sdi_region@823a0000";
		pmic_minii_dump_mem = "/reserved-memory/pmic_minii_dump_region@823e0000";
		pvm_fw_mem = "/reserved-memory/pvm_fw_region@824a0000";
		hyp_mem_database_mem = "/reserved-memory/hyp_mem_database_region@825a0000";
		global_sync_mem = "/reserved-memory/global_sync_region@82600000";
		tz_stat_mem = "/reserved-memory/tz_stat_region@82700000";
		qdss_apps_mem = "/reserved-memory/qdss_apps_region@82800000";
		dsm_partition_1_mem = "/reserved-memory/dsm_partition_1_region@84a00000";
		mpss_mem = "/reserved-memory/mpss_region@88100000";
		q6_mpss_dtb_mem = "/reserved-memory/q6_mpss_dtb_region@94e00000";
		ipa_fw_mem = "/reserved-memory/ipa_fw_region@94e80000";
		ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@94e90000";
		gpu_microcode_mem = "/reserved-memory/gpu_microcode_region@94e9a000";
		camera_mem = "/reserved-memory/camera_region@94f00000";
		camera_2_mem = "/reserved-memory/camera_2_region@95700000";
		video_mem = "/reserved-memory/video_region@95f00000";
		cvp_mem = "/reserved-memory/cvp_region@96700000";
		soccp_mem = "/reserved-memory/soccp_region@96e00000";
		wpss_mem = "/reserved-memory/wpss_region@97000000";
		cdsp_mem = "/reserved-memory/cdsp_region@98900000";
		q6_cdsp_dtb_mem = "/reserved-memory/q6_cdsp_dtb_region@99d00000";
		q6_adsp_dtb_mem = "/reserved-memory/q6_adsp_dtb_region@99d80000";
		adspslpi_mem = "/reserved-memory/adspslpi_region@99e00000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_region@a6400000";
		xbl_ramdump_mem = "/reserved-memory/xbl_ramdump_region@b8000000";
		tz_merged_mem = "/reserved-memory/tz_merged_region@d8000000";
		trust_ui_vm_mem = "/reserved-memory/trust_ui_vm_region@f3800000";
		oem_vm_mem = "/reserved-memory/oem_vm_region@f7c00000";
		llcc_lpi_mem = "/reserved-memory/llcc_lpi_region@ff800000";
		ramoops_mem = "/reserved-memory/ramoops_region";
		cdsp_eva_mem = "/reserved-memory/cdsp_eva_region";
		system_cma = "/reserved-memory/linux,cma";
		kinfo_mem = "/reserved-memory/debug_kinfo_region";
		va_md_mem = "/reserved-memory/va_md_mem_region";
		vm_comm_mem = "/reserved-memory/vm_comm_mem_region";
		adsp_mem_heap = "/reserved-memory/adsp_heap_region";
		cdsp_secure_heap_cma = "/reserved-memory/secure_cdsp_region";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		dump_mem = "/reserved-memory/mem_dump_region";
		firmware = "/firmware";
		qcom_scm = "/firmware/qcom_scm";
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		CPU1 = "/cpus/cpu@100";
		L2_1 = "/cpus/cpu@100/l2-cache";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		CPU3 = "/cpus/cpu@300";
		L2_3 = "/cpus/cpu@300/l2-cache";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		GOLD_OFF_CL0 = "/idle-states/gold-cluster0-c3";
		GOLD_RAIL_OFF_CL0 = "/idle-states/gold-cluster0-c4";
		GOLD_OFF_CL1 = "/idle-states/gold-cluster1-c3";
		GOLD_RAIL_OFF_CL1 = "/idle-states/gold-cluster1-c4";
		GOLD_OFF_CL2 = "/idle-states/gold-cluster2-c3";
		GOLD_RAIL_OFF_CL2 = "/idle-states/gold-cluster2-c4";
		GOLD_PLUS_OFF = "/idle-states/gold-plus-c3";
		GOLD_PLUS_RAIL_OFF = "/idle-states/gold-plus-cluster3-c4";
		CLUSTER_PWR_DN = "/idle-states/cluster-d4";
		CX_RET = "/idle-states/cx-ret";
		APSS_OFF = "/idle-states/cluster-e3";
		soc = "/soc";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		gpu_qtb = "/soc/kgsl-smmu@3da0000/gpu_qtb@3de8000";
		apps_smmu = "/soc/apps-smmu@15000000";
		anoc_1_qtb = "/soc/apps-smmu@15000000/anoc_1_qtb@16f2000";
		anoc_2_qtb = "/soc/apps-smmu@15000000/anoc_2_qtb@171b000";
		cam_hf_qtb = "/soc/apps-smmu@15000000/cam_hf_qtb@17f7000";
		nsp_qtb = "/soc/apps-smmu@15000000/nsp_qtb@7d3000";
		lpass_qtb = "/soc/apps-smmu@15000000/lpass_qtb@7b3000";
		pcie_qtb = "/soc/apps-smmu@15000000/pcie_qtb@16cd000";
		sf_qtb = "/soc/apps-smmu@15000000/sf_qtb@17b7000";
		mdp_hf_qtb = "/soc/apps-smmu@15000000/mdp_hf_qtb@17f6000";
		pcie0 = "/soc/pcie@1c00000";
		pcie0_rp = "/soc/pcie@1c00000/pcie0_rp";
		pcie0_msi = "/soc/qcom,pcie0_msi@17110040";
		CPU_PD0 = "/soc/psci/cpu-pd0";
		CPU_PD1 = "/soc/psci/cpu-pd1";
		CPU_PD2 = "/soc/psci/cpu-pd2";
		CPU_PD3 = "/soc/psci/cpu-pd3";
		CPU_PD4 = "/soc/psci/cpu-pd4";
		CPU_PD5 = "/soc/psci/cpu-pd5";
		CPU_PD6 = "/soc/psci/cpu-pd6";
		CPU_PD7 = "/soc/psci/cpu-pd7";
		CLUSTER_PD = "/soc/psci/cluster-pd";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		intc = "/soc/interrupt-controller@17100000";
		gic_its = "/soc/interrupt-controller@17100000/msi-controller@0x17140000";
		arch_timer = "/soc/timer";
		memtimer = "/soc/timer@17420000";
		llcc = "/soc/cache-controller@24800000";
		apps_rsc = "/soc/rsc@17a00000";
		apps_rsc_drv2 = "/soc/rsc@17a00000/drv@2";
		apps_bcm_voter = "/soc/rsc@17a00000/drv@2/bcm_voter";
		rpmhcc = "/soc/rsc@17a00000/drv@2/clock-controller";
		dcvs_fp = "/soc/rsc@17a00000/drv@2/qcom,dcvs-fp";
		S1B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpb1/vreg-pmxr2230-s1";
		pmxr2230_s1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpb1/vreg-pmxr2230-s1";
		S2B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpb2/vreg-pmxr2230-s2";
		pmxr2230_s2 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpb2/vreg-pmxr2230-s2";
		S3B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpb3/vreg-pmxr2230-s3";
		pmxr2230_s3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpb3/vreg-pmxr2230-s3";
		L1B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob1/vreg-pmxr2230-l1";
		pmxr2230_l1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob1/vreg-pmxr2230-l1";
		L2B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob2/vreg-pmxr2230-l2";
		pmxr2230_l2 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob2/vreg-pmxr2230-l2";
		L3B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob3/vreg-pmxr2230-l3";
		pmxr2230_l3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob3/vreg-pmxr2230-l3";
		L4B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob4/vreg-pmxr2230-l4";
		pmxr2230_l4 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob4/vreg-pmxr2230-l4";
		L5B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob5/vreg-pmxr2230-l5";
		pmxr2230_l5 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob5/vreg-pmxr2230-l5";
		L6B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob6/vreg-pmxr2230-l6";
		pmxr2230_l6 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob6/vreg-pmxr2230-l6";
		L7B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob7/vreg-pmxr2230-l7";
		pmxr2230_l7 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob7/vreg-pmxr2230-l7";
		L8B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob8/vreg-pmxr2230-l8";
		pmxr2230_l8 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob8/vreg-pmxr2230-l8";
		L9B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob9/vreg-pmxr2230-l9";
		pmxr2230_l9 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob9/vreg-pmxr2230-l9";
		L10B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob10/vreg-pmxr2230-l10";
		pmxr2230_l10 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob10/vreg-pmxr2230-l10";
		L11B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob11/vreg-pmxr2230-l11";
		pmxr2230_l11 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob11/vreg-pmxr2230-l11";
		L12B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob12/vreg-pmxr2230-l12";
		pmxr2230_l12 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob12/vreg-pmxr2230-l12";
		L13B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob13/vreg-pmxr2230-l13";
		pmxr2230_l13 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob13/vreg-pmxr2230-l13";
		L14B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob14/vreg-pmxr2230-l14";
		pmxr2230_l14 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob14/vreg-pmxr2230-l14";
		L15B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob15/vreg-pmxr2230-l15";
		pmxr2230_l15 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob15/vreg-pmxr2230-l15";
		L16B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob16/vreg-pmxr2230-l16";
		pmxr2230_l16 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob16/vreg-pmxr2230-l16";
		L17B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob17/vreg-pmxr2230-l17";
		pmxr2230_l17 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob17/vreg-pmxr2230-l17";
		L18B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob18/vreg-pmxr2230-l18";
		pmxr2230_l18 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob18/vreg-pmxr2230-l18";
		L19B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob19/vreg-pmxr2230-l19";
		pmxr2230_l19 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob19/vreg-pmxr2230-l19";
		L20B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob20/vreg-pmxr2230-l20";
		pmxr2230_l20 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob20/vreg-pmxr2230-l20";
		L21B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob21/vreg-pmxr2230-l21";
		pmxr2230_l21 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob21/vreg-pmxr2230-l21";
		L22B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob22/vreg-pmxr2230-l22";
		pmxr2230_l22 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob22/vreg-pmxr2230-l22";
		L23B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob23/vreg-pmxr2230-l23";
		pmxr2230_l23 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob23/vreg-pmxr2230-l23";
		BOB = "/soc/rsc@17a00000/drv@2/rpmh-regulator-bobb1/vreg-pmxr2230-bob1";
		pmxr2230_bob = "/soc/rsc@17a00000/drv@2/rpmh-regulator-bobb1/vreg-pmxr2230-bob1";
		VDD_MODEM_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-msslvl/vreg-pm_v6d-s1-level";
		S1D_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-msslvl/vreg-pm_v6d-s1-level";
		pm_v6d_s1_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-msslvl/vreg-pm_v6d-s1-level";
		VDD_NSP1_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-nsplvl/vreg-pm_v6d-s4-level";
		S4D_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-nsplvl/vreg-pm_v6d-s4-level";
		pm_v6d_s4_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-nsplvl/vreg-pm_v6d-s4-level";
		VDD_GFX_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-gfxlvl/vreg-pm_v8f-s5-level";
		S5F_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-gfxlvl/vreg-pm_v8f-s5-level";
		pm_v8f_s5_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-gfxlvl/vreg-pm_v8f-s5-level";
		VDD_MMCX_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/vreg-pm-v8f-s2-level";
		VDD_MM_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/vreg-pm-v8f-s2-level";
		S2F_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/vreg-pm-v8f-s2-level";
		pm_v8f_s2_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/vreg-pm-v8f-s2-level";
		VDD_MMCX_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/vreg-pm-v8f-s2-level-ao";
		VDD_MM_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/vreg-pm-v8f-s2-level-ao";
		S2F_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/vreg-pm-v8f-s2-level-ao";
		pm_v8f_s2_level_ao = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/vreg-pm-v8f-s2-level-ao";
		VDD_MXC_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/vreg-pm_v6d-s2-level";
		S2D_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/vreg-pm_v6d-s2-level";
		pm_v6d_s2_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/vreg-pm_v6d-s2-level";
		VDD_MXC_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/vreg-pm_v6d-s2-level-ao";
		S2D_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/vreg-pm_v6d-s2-level-ao";
		pm_v6d_s2_level_ao = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/vreg-pm_v6d-s2-level-ao";
		VDD_MXC_MMCX_VOTER_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/vreg-pm_v6d-s2-mmcx-voter-level";
		VDD_MXC_MM_VOTER_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/vreg-pm_v6d-s2-mmcx-voter-level";
		VDD_MM_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/vreg-pm_v6d-s2-mmcx-voter-level";
		VDD_MXC_GFX_VOTER_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/vreg-pm_v6d-s2-gfx-voter-level";
		VDD_GFX_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/vreg-pm_v6d-s2-gfx-voter-level";
		S3D = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpd3/vreg-pm_v6d-s3";
		pm_v6d_s3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpd3/vreg-pm_v6d-s3";
		L1D = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldod1/vreg-pm_v6d-l1";
		pm_v6d_l1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldod1/vreg-pm_v6d-l1";
		VDD_LPI_MX_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-lmxlvl/vreg-pm_v6d-l2-level";
		L2D_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-lmxlvl/vreg-pm_v6d-l2-level";
		pm_v6d_l2_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-lmxlvl/vreg-pm_v6d-l2-level";
		L3D = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldod3/vreg-pm_v6d-l3";
		pm_v6d_l3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldod3/vreg-pm_v6d-l3";
		VDD_CX_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-cxlvl/vreg-pm_v8f-s1-level";
		S1F_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-cxlvl/vreg-pm_v8f-s1-level";
		pm_v8f_s1_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-cxlvl/vreg-pm_v8f-s1-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-cxlvl/vreg-pm_v8f-s1-level-ao";
		S1F_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-cxlvl/vreg-pm_v8f-s1-level-ao";
		pm_v8f_s1_level_ao = "/soc/rsc@17a00000/drv@2/rpmh-regulator-cxlvl/vreg-pm_v8f-s1-level-ao";
		S4F = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpf4/vreg-pm_v8f-s4";
		pm_v8f_s4 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpf4/vreg-pm_v8f-s4";
		VDD_MX_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxlvl/vreg-pm_v8f-s8-level";
		VDD_MXA_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxlvl/vreg-pm_v8f-s8-level";
		S8F_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxlvl/vreg-pm_v8f-s8-level";
		pm_v8f_s8_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxlvl/vreg-pm_v8f-s8-level";
		VDD_MXA_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxlvl/vreg-pm_v8f-s8-level-ao";
		S8F_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxlvl/vreg-pm_v8f-s8-level-ao";
		pm_v8f_s8_level_ao = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxlvl/vreg-pm_v8f-s8-level-ao";
		L1F = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldof1/vreg-pm_v8f-l1";
		pm_v8f_l1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldof1/vreg-pm_v8f-l1";
		VDD_LPI_CX_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-lcxlvl/vreg-pm_v8-l2-level";
		L2F_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-lcxlvl/vreg-pm_v8-l2-level";
		pm_v8f_l2_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-lcxlvl/vreg-pm_v8-l2-level";
		L3F = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldof3/vreg-pm_v8f-l3";
		pm_v8f_l3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldof3/vreg-pm_v8f-l3";
		S2G = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpg2/vreg-pm_v6g-s2";
		pm_v6g_s2 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpg2/vreg-pm_v6g-s2";
		VDD_EBI_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ebilvl/vreg-pm_v6g-s3-level";
		S3G_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ebilvl/vreg-pm_v6g-s3-level";
		pm_v6g_s3_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ebilvl/vreg-pm_v6g-s3-level";
		S1G = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpg1/vreg-pm_v6g-s1";
		pm_v6g_s1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpg1/vreg-pm_v6g-s1";
		L1G = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldog1/vreg-pm_v6g-l1";
		pm_v6g_l1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldog1/vreg-pm_v6g-l1";
		L2G = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldog2/vreg-pm_v6g-l2";
		pm_v6g_l2 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldog2/vreg-pm_v6g-l2";
		L3G = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldog3/vreg-pm_v6g-l3";
		pm_v6g_l3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldog3/vreg-pm_v6g-l3";
		S1I = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpi1/vreg-pmg1110i-s1";
		pmg1110i_s1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpi1/vreg-pmg1110i-s1";
		S1J = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpj1/vreg-pmg1110j-s1";
		pmg1110j_s1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpj1/vreg-pmg1110j-s1";
		L1K = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok1/vreg-pmr-nalojr-l1";
		pmr_nalojr_l1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok1/vreg-pmr-nalojr-l1";
		L2K = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok2/vreg-pmr_nalojr_l2";
		pmr_nalojr_l2 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok2/vreg-pmr_nalojr_l2";
		L3K = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok3/vreg-pmr_nalojr_l3";
		pmr_nalojr_l3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok3/vreg-pmr_nalojr_l3";
		L4K = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok4/vreg-pmr_nalojr_l4";
		pmr_nalojr_l4 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok4/vreg-pmr_nalojr_l4";
		L5K = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok5/vreg-pmr_nalojr_l5";
		pmr_nalojr_l5 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok5/vreg-pmr_nalojr_l5";
		L6K = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok6/vreg-pmr_nalojr_l6";
		pmr_nalojr_l6 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok6/vreg-pmr_nalojr_l6";
		L7K = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok7/vreg-pmr_nalojr_l7";
		pmr_nalojr_l7 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldok7/vreg-pmr_nalojr_l7";
		L1M = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom1/vreg-pm8010m-l1";
		pm8010m_l1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom1/vreg-pm8010m-l1";
		L2M = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom2/vreg-pm8010m-l2";
		pm8010m_l2 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom2/vreg-pm8010m-l2";
		L3M = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom3/vreg-pm8010m-l3";
		pm8010m_l3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom3/vreg-pm8010m-l3";
		L4M = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom4/vreg-pm8010m-l4";
		pm8010m_l4 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom4/vreg-pm8010m-l4";
		L5M = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom5/vreg-pm8010m-l5";
		pm8010m_l5 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom5/vreg-pm8010m-l5";
		L6M = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom6/vreg-pm8010m-l6";
		pm8010m_l6 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom6/vreg-pm8010m-l6";
		L7M = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom7/vreg-pm8010m-l7";
		pm8010m_l7 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom7/vreg-pm8010m-l7";
		L1N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon1/vreg-pm8010n-l1";
		pm8010n_l1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon1/vreg-pm8010n-l1";
		L2N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon2/vreg-pm8010n-l2";
		pm8010n_l2 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon2/vreg-pm8010n-l2";
		L3N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon3/vreg-pm8010n-l3";
		pm8010n_l3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon3/vreg-pm8010n-l3";
		L4N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon4/vreg-pm8010n-l4";
		pm8010n_l4 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon4/vreg-pm8010n-l4";
		L5N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon5/vreg-pm8010n-l5";
		pm8010n_l5 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon5/vreg-pm8010n-l5";
		L6N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon6/vreg-pm8010n-l6";
		pm8010n_l6 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon6/vreg-pm8010n-l6";
		L7N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon7/vreg-pm8010n-l7";
		pm8010n_l7 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon7/vreg-pm8010n-l7";
		cam_rsc = "/soc/rsc@adc8000";
		cam_rsc_drv0 = "/soc/rsc@adc8000/drv@0";
		cam_bcm_voter0 = "/soc/rsc@adc8000/drv@0/bcm_voter";
		cam_rsc_drv1 = "/soc/rsc@adc8000/drv@1";
		cam_bcm_voter1 = "/soc/rsc@adc8000/drv@1/bcm_voter";
		cam_rsc_drv2 = "/soc/rsc@adc8000/drv@2";
		cam_bcm_voter2 = "/soc/rsc@adc8000/drv@2/bcm_voter";
		disp_rsc = "/soc/rsc@af20000";
		disp_rsc_drv0 = "/soc/rsc@af20000/drv@0";
		disp_crm = "/soc/crm@af21000";
		cam_crm = "/soc/crm@adcb000";
		pcie_crm = "/soc/crm@1d01000";
		pdc = "/soc/interrupt-controller@b220000";
		adsp_sleepmon = "/soc/adsp-sleepmon";
		pcie_pdc = "/soc/pdc@b360000";
		adsp_pas = "/soc/remoteproc-adsp@03000000";
		remoteproc_adsp_glink = "/soc/remoteproc-adsp@03000000/glink-edge";
		cdsp_pas = "/soc/remoteproc-cdsp@32300000";
		remoteproc_cdsp_glink = "/soc/remoteproc-cdsp@32300000/glink-edge";
		msm_cdsp_rm = "/soc/remoteproc-cdsp@32300000/glink-edge/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		modem_pas = "/soc/remoteproc-mss@04080000";
		tlmm = "/soc/pinctrl@f000000";
		i2s0_sck_sleep = "/soc/pinctrl@f000000/i2s0_sck/i2s0_sck_sleep";
		i2s0_sck_active = "/soc/pinctrl@f000000/i2s0_sck/i2s0_sck_active";
		i2s0_ws_sleep = "/soc/pinctrl@f000000/i2s0_ws/i2s0_ws_sleep";
		i2s0_ws_active = "/soc/pinctrl@f000000/i2s0_ws/i2s0_ws_active";
		i2s0_sd0_sleep = "/soc/pinctrl@f000000/i2s0_sd0/i2s0_sd0_sleep";
		i2s0_sd0_active = "/soc/pinctrl@f000000/i2s0_sd0/i2s0_sd0_active";
		i2s0_sd1_sleep = "/soc/pinctrl@f000000/i2s0_sd1/i2s0_sd1_sleep";
		i2s0_sd1_active = "/soc/pinctrl@f000000/i2s0_sd1/i2s0_sd1_active";
		i2s1_sck_sleep = "/soc/pinctrl@f000000/i2s1_sck/i2s1_sck_sleep";
		i2s1_sck_active = "/soc/pinctrl@f000000/i2s1_sck/i2s1_sck_active";
		i2s1_ws_sleep = "/soc/pinctrl@f000000/i2s1_ws/i2s1_ws_sleep";
		i2s1_ws_active = "/soc/pinctrl@f000000/i2s1_ws/i2s1_ws_active";
		i2s1_sd0_sleep = "/soc/pinctrl@f000000/i2s1_sd0/i2s1_sd0_sleep";
		i2s1_sd0_active = "/soc/pinctrl@f000000/i2s1_sd0/i2s1_sd0_active";
		i2s1_sd1_sleep = "/soc/pinctrl@f000000/i2s1_sd1/i2s1_sd1_sleep";
		i2s1_sd1_active = "/soc/pinctrl@f000000/i2s1_sd1/i2s1_sd1_active";
		wcd_reset_active = "/soc/pinctrl@f000000/wcd_reset_active";
		wcd_reset_sleep = "/soc/pinctrl@f000000/wcd_reset_sleep";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sda_active";
		qupv3_se0_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_scl_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_miso_active";
		qupv3_se0_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_mosi_active";
		qupv3_se0_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_clk_active";
		qupv3_se0_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_cs_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sda_active";
		qupv3_se1_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_scl_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_miso_active";
		qupv3_se1_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_mosi_active";
		qupv3_se1_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_clk_active";
		qupv3_se1_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_cs_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sda_active";
		qupv3_se2_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_scl_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_miso_active";
		qupv3_se2_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_mosi_active";
		qupv3_se2_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_clk_active";
		qupv3_se2_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_cs_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sda_active";
		qupv3_se3_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_scl_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sda_active";
		qupv3_se4_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_scl_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_miso_active";
		qupv3_se4_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_mosi_active";
		qupv3_se4_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_clk_active";
		qupv3_se4_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_cs_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sda_active";
		qupv3_se5_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_scl_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_miso_active";
		qupv3_se5_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_mosi_active";
		qupv3_se5_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_clk_active";
		qupv3_se5_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_cs_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sda_active";
		qupv3_se6_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_scl_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_miso_active";
		qupv3_se6_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_mosi_active";
		qupv3_se6_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_clk_active";
		qupv3_se6_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_cs_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_2uart_pins = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins";
		qupv3_se7_2uart_tx_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_tx_active";
		qupv3_se7_2uart_rx_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_rx_active";
		qupv3_se7_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sda_active";
		qupv3_se8_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_scl_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_miso_active";
		qupv3_se8_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_mosi_active";
		qupv3_se8_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_clk_active";
		qupv3_se8_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_cs_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sda_active";
		qupv3_se9_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_scl_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sda_active";
		qupv3_se10_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_scl_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_miso_active";
		qupv3_se10_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_mosi_active";
		qupv3_se10_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_clk_active";
		qupv3_se10_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_cs_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sda_active";
		qupv3_se11_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_scl_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_miso_active";
		qupv3_se11_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_mosi_active";
		qupv3_se11_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_clk_active";
		qupv3_se11_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_cs_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sda_active";
		qupv3_se12_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_scl_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_miso_active";
		qupv3_se12_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_mosi_active";
		qupv3_se12_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_clk_active";
		qupv3_se12_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_cs_active";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sda_active";
		qupv3_se13_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_scl_active";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_miso_active";
		qupv3_se13_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_mosi_active";
		qupv3_se13_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_clk_active";
		qupv3_se13_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_cs_active";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_4uart_pins = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins";
		qupv3_se14_default_cts = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_default_cts";
		qupv3_se14_default_rts = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_default_rts";
		qupv3_se14_default_tx = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_default_tx";
		qupv3_se14_default_rx = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_default_rx";
		qupv3_se14_cts = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_cts";
		qupv3_se14_rts = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_rts";
		qupv3_se14_tx = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_tx";
		qupv3_se14_rx_active = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_rx_active";
		qupv3_se14_rx_wake = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_rx_wake";
		qupv3_se15_i2c_pins = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sda_active";
		qupv3_se15_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_scl_active";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se15_spi_pins = "/soc/pinctrl@f000000/qupv3_se15_spi_pins";
		qupv3_se15_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_miso_active";
		qupv3_se15_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_mosi_active";
		qupv3_se15_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_clk_active";
		qupv3_se15_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_cs_active";
		qupv3_se15_spi_sleep = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		slimbam = "/soc/bamdma@6c04000";
		slim_msm = "/soc/slim@6c40000";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		ipcc_mproc = "/soc/qcom,ipcc@406000";
		aoss_qmp = "/soc/power-controller@c300000";
		qmp_aop = "/soc/qcom,qmp-aop";
		qmp_tme = "/soc/qcom,qmp-tme";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_smem_mailbox_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-smem-mailbox-1-out";
		smp2p_smem_mailbox_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-smem-mailbox-1-in";
		wpss_smp2p_out = "/soc/qcom,smp2p-wpss/master-kernel";
		wpss_smp2p_in = "/soc/qcom,smp2p-wpss/slave-kernel";
		soccp_smp2p_out = "/soc/qcom,smp2p-soccp/master-kernel";
		soccp_smp2p_in = "/soc/qcom,smp2p-soccp/slave-kernel";
		eud = "/soc/qcom,msm-eud@88e0000";
		wpss_pas = "/soc/remoteproc-wpss@97000000";
		qfprom = "/soc/qfprom@221c8000";
		feat_conf6 = "/soc/qfprom@221c8000/feat_conf6@0118";
		gpu_speed_bin = "/soc/qfprom@221c8000/gpu_speed_bin@138";
		feat_conf18 = "/soc/qfprom@221c8000/feat_conf18@0148";
		qfprom_sys = "/soc/qfprom@0";
		xo_board = "/soc/clocks/xo_board";
		sleep_clk = "/soc/clocks/sleep_clk";
		pcie_0_pipe_clk = "/soc/clocks/pcie_0_pipe_clk";
		ufs_phy_rx_symbol_0_clk = "/soc/clocks/ufs_phy_rx_symbol_0_clk";
		ufs_phy_rx_symbol_1_clk = "/soc/clocks/ufs_phy_rx_symbol_1_clk";
		ufs_phy_tx_symbol_0_clk = "/soc/clocks/ufs_phy_tx_symbol_0_clk";
		usb3_phy_wrapper_gcc_usb30_pipe_clk = "/soc/clocks/usb3_phy_wrapper_gcc_usb30_pipe_clk";
		cambistmclkcc = "/soc/clock-controller@1760000";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		camcc_crm = "/soc/syscon@adcd600";
		camcc = "/soc/clock-controller@ade0000";
		dispcc_crm = "/soc/syscon@af27800";
		dispcc = "/soc/clock-controller@af00000";
		evacc = "/soc/clock-controller@abf0000";
		gcc = "/soc/clock-controller@100000";
		gpucc = "/soc/clock-controller@3d90000";
		gxclkctl = "/soc/clock-controller@3d68024";
		tcsrcc = "/soc/clock-controller@1fbf000";
		videocc = "/soc/clock-controller@aaf0000";
		apsscc = "/soc/syscon@17a80000";
		mccc = "/soc/syscon@240ba000";
		gxclkctldebugcc = "/soc/syscon@3d64000";
		debugcc = "/soc/clock-controller@0";
		tcsr = "/soc/syscon@1fc0000";
		pcie_crm_hw_0_bcm_voter = "/soc/bcm_voter@0";
		disp_crm_hw_0_bcm_voter = "/soc/bcm_voter@1";
		disp_crm_hw_1_bcm_voter = "/soc/bcm_voter@2";
		disp_crm_hw_2_bcm_voter = "/soc/bcm_voter@3";
		disp_crm_hw_3_bcm_voter = "/soc/bcm_voter@4";
		disp_crm_hw_4_bcm_voter = "/soc/bcm_voter@5";
		disp_crm_hw_5_bcm_voter = "/soc/bcm_voter@6";
		disp_crm_sw_0_bcm_voter = "/soc/bcm_voter@7";
		clk_virt = "/soc/interconnect@0";
		mc_virt = "/soc/interconnect@1";
		config_noc = "/soc/interconnect@1600000";
		cnoc_main = "/soc/interconnect@1500000";
		system_noc = "/soc/interconnect@1680000";
		pcie_noc = "/soc/interconnect@16c0000";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		mmss_noc = "/soc/interconnect@1780000";
		gem_noc = "/soc/interconnect@24100000";
		nsp_noc = "/soc/interconnect@320c0000";
		lpass_ag_noc = "/soc/interconnect@7e40000";
		lpass_lpiaon_noc = "/soc/interconnect@7400000";
		lpass_lpicx_noc = "/soc/interconnect@7420000";
		sdhc2_opp_table = "/soc/sdhc2-opp-table";
		sdhc_2_dma_resv = "/soc/sdhc_2_dma_resv_region";
		sdhc_2 = "/soc/sdhci@8804000";
		ufsphy_mem = "/soc/ufsphy_mem@1d80000";
		ice_cfg = "/soc/shared_ice";
		ufshc_dma_resv = "/soc/ufshc_dma_resv_region";
		ufshc_mem = "/soc/ufshc@1d84000";
		qcom_tzlog = "/soc/tz-log@14680720";
		qcom_cedev = "/soc/qcedev@1de0000";
		rng = "/soc/rng@10c3000";
		cpu_pmu = "/soc/cpu-pmu";
		spmi_bus = "/soc/qcom,spmi@c42d000";
		spmi0_bus = "/soc/qcom,spmi@c42d000";
		pmk8550_sdam_1 = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7000";
		sm1510_present = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7000/sm1510_present@5d";
		ocp_log = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7000/ocp-log@76";
		pmk8550_sdam_2 = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7100";
		restart_reason = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7100/restart@48";
		wr_thermal_flag = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7100/wr_thermal-flag@58";
		alarm_log = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7100/alarm-log@76";
		fmd_set = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7100/fmd-set@9a";
		fmd_cont_after_pon = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7100/fmd-cont-after-pon@9c";
		fmd_chg_pon = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7100/fmd-chg-pon@9f";
		fmd_cnt2_stop = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7100/fmd-cnt2-stop@a2";
		pmk8550_sdam_5 = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7400";
		pmk8550_sdam_6 = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7500";
		pmk8550_sdam_13 = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7c00";
		pmk8550_sdam_14 = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@7d00";
		pmk8550_sdam_21 = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@8400";
		pmk8550_sdam_22 = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@8500";
		pmk8550_sdam_41 = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@9800";
		pmk8550_sdam_43 = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@9a00";
		ibb_spur_sqm_timer = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@9a00/sqm-timer@b8";
		pmk8550_sdam_46 = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@9d00";
		pmk8550_sdam_71 = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@b600";
		usb_mode = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/sdam@b600/usb-mode@50";
		pmk8550_gpios = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/pinctrl@b800";
		alt_sleep_clk_default = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/pinctrl@b800/alt_sleep_clk/alt_sleep_clk_default";
		pmk8550_rtc = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/rtc@6100";
		pmk8550_vadc = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/vadc@9000";
		pm8550ve_f_die_temp = "/soc/qcom,spmi@c42d000/qcom,pmk8550@0/vadc@9000/pm8550ve_f_die_temp";
		pmxr2230_tz = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/pmxr2230-temp-alarm@a00";
		pmxr2230_gpios = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/pinctrl@8800";
		key_vol_up_default = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/pinctrl@8800/key_vol_up/key_vol_up_default";
		pmxr2230_flash = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/qcom,flash_led@ee00";
		pmxr2230_flash0 = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/qcom,flash_led@ee00/qcom,flash_0";
		pmxr2230_flash1 = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/qcom,flash_led@ee00/qcom,flash_1";
		pmxr2230_flash2 = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/qcom,flash_led@ee00/qcom,flash_2";
		pmxr2230_flash3 = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/qcom,flash_led@ee00/qcom,flash_3";
		pmxr2230_torch0 = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/qcom,flash_led@ee00/qcom,torch_0";
		pmxr2230_torch1 = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/qcom,flash_led@ee00/qcom,torch_1";
		pmxr2230_torch2 = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/qcom,flash_led@ee00/qcom,torch_2";
		pmxr2230_torch3 = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/qcom,flash_led@ee00/qcom,torch_3";
		pmxr2230_switch0 = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/qcom,flash_led@ee00/qcom,led_switch_0";
		pmxr2230_switch1 = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/qcom,flash_led@ee00/qcom,led_switch_1";
		pmxr2230_switch2 = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/qcom,flash_led@ee00/qcom,led_switch_2";
		pmxr2230_bcl = "/soc/qcom,spmi@c42d000/qcom,pmxr2230@1/bcl@4700";
		pm8550vs_c = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@2";
		pm8550vs_c_tz = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@2/pm8550vs-c-temp-alarm@a00";
		pm8550vs_c_gpios = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@2/pinctrl@8800";
		pm8550vs_d = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@3";
		pm8550vs_d_tz = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@3/pm8550vs-d-temp-alarm@a00";
		pm8550vs_d_gpios = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@3/pinctrl@8800";
		pm8550vs_e = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@4";
		pm8550vs_e_tz = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@4/pm8550vs-e-temp-alarm@a00";
		pm8550vs_e_gpios = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@4/pinctrl@8800";
		pm8550vs_f = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@5";
		pm8550vs_f_tz = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@5/pm8550vs-f-temp-alarm@a00";
		pm8550vs_f_gpios = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@5/pinctrl@8800";
		pm8550vs_g = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@6";
		pm8550vs_g_tz = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@6/pm8550vs-g-temp-alarm@a00";
		pm8550vs_g_gpios = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@6/pinctrl@8800";
		pm8550vs_j = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@9";
		pm8550vs_j_tz = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@9/pm8550vs-j-temp-alarm@a00";
		pm8550vs_j_gpios = "/soc/qcom,spmi@c42d000/qcom,pm8550vs@9/pinctrl@8800";
		pmr735d_tz = "/soc/qcom,spmi@c42d000/qcom,pmr735d@a/pmr735d-temp-alarm@a00";
		pmr735d_gpios = "/soc/qcom,spmi@c42d000/qcom,pmr735d@a/pinctrl@8800";
		pm8550ve_d = "/soc/qcom,spmi@c42d000/qcom,pm8550ve@3";
		pm8550ve_d_tz = "/soc/qcom,spmi@c42d000/qcom,pm8550ve@3/pm8550ve-d-temp-alarm@a00";
		pm8550ve_d_gpios = "/soc/qcom,spmi@c42d000/qcom,pm8550ve@3/pinctrl@8800";
		pm8550ve_f = "/soc/qcom,spmi@c42d000/qcom,pm8550ve@5";
		pm8550ve_f_tz = "/soc/qcom,spmi@c42d000/qcom,pm8550ve@5/pm8550ve-f-temp-alarm@a00";
		pm8550ve_f_gpios = "/soc/qcom,spmi@c42d000/qcom,pm8550ve@5/pinctrl@8800";
		pm8550ve_g = "/soc/qcom,spmi@c42d000/qcom,pm8550ve@6";
		pm8550ve_g_tz = "/soc/qcom,spmi@c42d000/qcom,pm8550ve@6/pm8550ve-g-temp-alarm@a00";
		pm8550ve_g_gpios = "/soc/qcom,spmi@c42d000/qcom,pm8550ve@6/pinctrl@8800";
		pm8550ve_i = "/soc/qcom,spmi@c42d000/qcom,pm8550ve@8";
		pm8550ve_i_tz = "/soc/qcom,spmi@c42d000/qcom,pm8550ve@8/pm8550ve-i-temp-alarm@a00";
		pm8550ve_i_gpios = "/soc/qcom,spmi@c42d000/qcom,pm8550ve@8/pinctrl@8800";
		pm8010_m = "/soc/qcom,spmi@c42d000/qcom,pm8010@c";
		pm8010m_tz = "/soc/qcom,spmi@c42d000/qcom,pm8010@c/pm8010m-temp-alarm@2400";
		pm8010_n = "/soc/qcom,spmi@c42d000/qcom,pm8010@d";
		pm8010n_tz = "/soc/qcom,spmi@c42d000/qcom,pm8010@d/pm8010n-temp-alarm@2400";
		spmi1_bus = "/soc/qcom,spmi@c432000";
		spmi0_debug_bus = "/soc/qcom,spmi-debug@10b14000";
		thermal_zones = "/soc/thermal-zones";
		pmxr2230_temp_alarm = "/soc/thermal-zones/pmxr2230_tz";
		pmxr2230_trip0 = "/soc/thermal-zones/pmxr2230_tz/trips/trip0";
		pmxr2230_trip1 = "/soc/thermal-zones/pmxr2230_tz/trips/trip1";
		pmxr2230_trip2 = "/soc/thermal-zones/pmxr2230_tz/trips/trip2";
		bcl_lvl0 = "/soc/thermal-zones/pmxr2230-bcl-lvl0/trips/bcl-lvl0";
		bcl_lvl1 = "/soc/thermal-zones/pmxr2230-bcl-lvl1/trips/bcl-lvl1";
		bcl_lvl2 = "/soc/thermal-zones/pmxr2230-bcl-lvl2/trips/bcl-lvl2";
		pm8550vs_c_temp_alarm = "/soc/thermal-zones/pm8550vs_c_tz";
		pm8550vs_c_trip0 = "/soc/thermal-zones/pm8550vs_c_tz/trips/trip0";
		pm8550vs_c_trip1 = "/soc/thermal-zones/pm8550vs_c_tz/trips/trip1";
		pm8550vs_c_trip2 = "/soc/thermal-zones/pm8550vs_c_tz/trips/trip2";
		pm8550vs_d_temp_alarm = "/soc/thermal-zones/pm8550vs_d_tz";
		pm8550vs_d_trip0 = "/soc/thermal-zones/pm8550vs_d_tz/trips/trip0";
		pm8550vs_d_trip1 = "/soc/thermal-zones/pm8550vs_d_tz/trips/trip1";
		pm8550vs_d_trip2 = "/soc/thermal-zones/pm8550vs_d_tz/trips/trip2";
		pm8550vs_e_temp_alarm = "/soc/thermal-zones/pm8550vs_e_tz";
		pm8550vs_e_trip0 = "/soc/thermal-zones/pm8550vs_e_tz/trips/trip0";
		pm8550vs_e_trip1 = "/soc/thermal-zones/pm8550vs_e_tz/trips/trip1";
		pm8550vs_e_trip2 = "/soc/thermal-zones/pm8550vs_e_tz/trips/trip2";
		pm8550vs_f_temp_alarm = "/soc/thermal-zones/pm8550vs_f_tz";
		pm8550vs_f_trip0 = "/soc/thermal-zones/pm8550vs_f_tz/trips/trip0";
		pm8550vs_f_trip1 = "/soc/thermal-zones/pm8550vs_f_tz/trips/trip1";
		pm8550vs_f_trip2 = "/soc/thermal-zones/pm8550vs_f_tz/trips/trip2";
		pm8550vs_g_temp_alarm = "/soc/thermal-zones/pm8550vs_g_tz";
		pm8550vs_g_trip0 = "/soc/thermal-zones/pm8550vs_g_tz/trips/trip0";
		pm8550vs_g_trip1 = "/soc/thermal-zones/pm8550vs_g_tz/trips/trip1";
		pm8550vs_g_trip2 = "/soc/thermal-zones/pm8550vs_g_tz/trips/trip2";
		pm8550vs_j_temp_alarm = "/soc/thermal-zones/pm8550vs_j_tz";
		pm8550vs_j_trip0 = "/soc/thermal-zones/pm8550vs_j_tz/trips/trip0";
		pm8550vs_j_trip1 = "/soc/thermal-zones/pm8550vs_j_tz/trips/trip1";
		pm8550vs_j_trip2 = "/soc/thermal-zones/pm8550vs_j_tz/trips/trip2";
		pmr735d_temp_alarm = "/soc/thermal-zones/pmr735d_tz";
		pmr735d_trip0 = "/soc/thermal-zones/pmr735d_tz/trips/trip0";
		pmr735d_trip1 = "/soc/thermal-zones/pmr735d_tz/trips/trip1";
		pmr735d_trip2 = "/soc/thermal-zones/pmr735d_tz/trips/trip2";
		pm8550ve_d_temp_alarm = "/soc/thermal-zones/pm8550ve_d_tz";
		pm8550ve_d_trip0 = "/soc/thermal-zones/pm8550ve_d_tz/trips/trip0";
		pm8550ve_d_trip1 = "/soc/thermal-zones/pm8550ve_d_tz/trips/trip1";
		pm8550ve_d_trip2 = "/soc/thermal-zones/pm8550ve_d_tz/trips/trip2";
		pm8550ve_f_temp_alarm = "/soc/thermal-zones/pm8550ve_f_tz";
		pm8550ve_f_trip0 = "/soc/thermal-zones/pm8550ve_f_tz/trips/trip0";
		pm8550ve_f_trip1 = "/soc/thermal-zones/pm8550ve_f_tz/trips/trip1";
		pm8550ve_f_trip2 = "/soc/thermal-zones/pm8550ve_f_tz/trips/trip2";
		pm8550ve_g_temp_alarm = "/soc/thermal-zones/pm8550ve_g_tz";
		pm8550ve_g_trip0 = "/soc/thermal-zones/pm8550ve_g_tz/trips/trip0";
		pm8550ve_g_trip1 = "/soc/thermal-zones/pm8550ve_g_tz/trips/trip1";
		pm8550ve_g_trip2 = "/soc/thermal-zones/pm8550ve_g_tz/trips/trip2";
		pm8550ve_i_temp_alarm = "/soc/thermal-zones/pm8550ve_i_tz";
		pm8550ve_i_trip0 = "/soc/thermal-zones/pm8550ve_i_tz/trips/trip0";
		pm8550ve_i_trip1 = "/soc/thermal-zones/pm8550ve_i_tz/trips/trip1";
		pm8550ve_i_trip2 = "/soc/thermal-zones/pm8550ve_i_tz/trips/trip2";
		trip_config0 = "/soc/thermal-zones/sys-therm-0/trips/trip-config0";
		trip_config1 = "/soc/thermal-zones/sys-therm-0/trips/trip-config1";
		display_test_config1 = "/soc/thermal-zones/sys-therm-0/trips/display-test-config1";
		display_test_config2 = "/soc/thermal-zones/sys-therm-0/trips/display-test-config2";
		display_test_config3 = "/soc/thermal-zones/sys-therm-0/trips/display-test-config3";
		display_test_config4 = "/soc/thermal-zones/sys-therm-0/trips/display-test-config4";
		display_test_config5 = "/soc/thermal-zones/sys-therm-0/trips/display-test-config5";
		cpu7_emerg0 = "/soc/thermal-zones/cpu-2-0-0/trips/cpu7-emerg0-cfg";
		cpu7_emerg0_1 = "/soc/thermal-zones/cpu-2-0-0/trips/cpu7-emerg0-1-cfg";
		cpu7_emerg1 = "/soc/thermal-zones/cpu-2-0-1/trips/cpu7-emerg0-cfg";
		cpu7_emerg1_1 = "/soc/thermal-zones/cpu-2-0-1/trips/cpu7-emerg0-1-cfg";
		cpu7_emerg2 = "/soc/thermal-zones/cpu-2-0-2/trips/cpu7-emerg0-cfg";
		cpu7_emerg2_1 = "/soc/thermal-zones/cpu-2-0-2/trips/cpu7-emerg0-1-cfg";
		cpu5_emerg0 = "/soc/thermal-zones/cpu-1-0-0/trips/cpu5-emerg0-cfg";
		cpu5_emerg0_1 = "/soc/thermal-zones/cpu-1-0-0/trips/cpu5-emerg0-1-cfg";
		cpu5_emerg1 = "/soc/thermal-zones/cpu-1-0-1/trips/cpu5-emerg1-cfg";
		cpu5_emerg1_1 = "/soc/thermal-zones/cpu-1-0-1/trips/cpu5-emerg1-1-cfg";
		cpu6_emerg0 = "/soc/thermal-zones/cpu-1-1-0/trips/cpu6-emerg0-cfg";
		cpu6_emerg0_1 = "/soc/thermal-zones/cpu-1-1-0/trips/cpu6-emerg0-1-cfg";
		cpu6_emerg1 = "/soc/thermal-zones/cpu-1-1-1/trips/cpu6-emerg1-cfg";
		cpu6_emerg1_1 = "/soc/thermal-zones/cpu-1-1-1/trips/cpu6-emerg1-1-cfg";
		cpu2_emerg0 = "/soc/thermal-zones/cpu-1-2-0/trips/cpu2-emerg0-cfg";
		cpu2_emerg0_1 = "/soc/thermal-zones/cpu-1-2-0/trips/cpu2-emerg0-1-cfg";
		cpu2_emerg1 = "/soc/thermal-zones/cpu-1-2-1/trips/cpu2-emerg1-cfg";
		cpu2_emerg1_1 = "/soc/thermal-zones/cpu-1-2-1/trips/cpu2-emerg1-1-cfg";
		cpu3_emerg0 = "/soc/thermal-zones/cpu-1-3-0/trips/cpu3-emerg0-cfg";
		cpu3_emerg0_1 = "/soc/thermal-zones/cpu-1-3-0/trips/cpu3-emerg0-1-cfg";
		cpu3_emerg1 = "/soc/thermal-zones/cpu-1-3-1/trips/cpu3-emerg1-cfg";
		cpu3_emerg1_1 = "/soc/thermal-zones/cpu-1-3-1/trips/cpu3-emerg1-1-cfg";
		cpu4_emerg0 = "/soc/thermal-zones/cpu-1-4-0/trips/cpu4-emerg0-cfg";
		cpu4_emerg0_1 = "/soc/thermal-zones/cpu-1-4-0/trips/cpu4-emerg0-1-cfg";
		cpu4_emerg1 = "/soc/thermal-zones/cpu-1-4-1/trips/cpu4-emerg1-cfg";
		cpu4_emerg1_1 = "/soc/thermal-zones/cpu-1-4-1/trips/cpu4-emerg1-1-cfg";
		cpu0_emerg0 = "/soc/thermal-zones/cpu-0-0-0/trips/cpu0-emerg0-cfg";
		cpu0_emerg0_1 = "/soc/thermal-zones/cpu-0-0-0/trips/cpu0-emerg0-1-cfg";
		cpu1_emerg0 = "/soc/thermal-zones/cpu-0-1-0/trips/cpu1-emerg0-cfg";
		cpu1_emerg0_1 = "/soc/thermal-zones/cpu-0-1-0/trips/cpu1-emerg0-1-cfg";
		gpu0_tj_cfg = "/soc/thermal-zones/gpu-0/trips/tj_cfg";
		gpu1_tj_cfg = "/soc/thermal-zones/gpu-1/trips/tj_cfg";
		gpu2_tj_cfg = "/soc/thermal-zones/gpu-2/trips/tj_cfg";
		gpu3_tj_cfg = "/soc/thermal-zones/gpu-3/trips/tj_cfg";
		gpu4_tj_cfg = "/soc/thermal-zones/gpu-4/trips/tj_cfg";
		gpu5_tj_cfg = "/soc/thermal-zones/gpu-5/trips/tj_cfg";
		mdmss0_config0 = "/soc/thermal-zones/mdmss-0/trips/mdmss0-config0";
		mdmss0_config1 = "/soc/thermal-zones/mdmss-0/trips/mdmss0-config1";
		mdmss1_config0 = "/soc/thermal-zones/mdmss-1/trips/mdmss1-config0";
		mdmss1_config1 = "/soc/thermal-zones/mdmss-1/trips/mdmss1-config1";
		mdmss2_config0 = "/soc/thermal-zones/mdmss-2/trips/mdmss2-config0";
		mdmss2_config1 = "/soc/thermal-zones/mdmss-2/trips/mdmss2-config1";
		mdmss3_config0 = "/soc/thermal-zones/mdmss-3/trips/mdmss3-config0";
		mdmss3_config1 = "/soc/thermal-zones/mdmss-3/trips/mdmss3-config1";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		mca_adsp_glink = "/soc/qcom,pmic_glink/mca,adsp_glink";
		ucsi = "/soc/qcom,pmic_glink/qcom,ucsi";
		usb_port0_connector = "/soc/qcom,pmic_glink/qcom,ucsi/connector/port/endpoint";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		trust_ui_vm_vblk0_ring = "/soc/trust_ui_vm_vblk0_ring";
		trust_ui_vm_vblk1_ring = "/soc/trust_ui_vm_vblk1_ring";
		trust_ui_vm_vsock_ring = "/soc/trust_ui_vm_vsock_ring";
		trust_ui_vm_swiotlb = "/soc/trust_ui_vm_swiotlb";
		trust_ui_vm = "/soc/qcom,trust_ui_vm";
		trust_ui_vm_virt_be0 = "/soc/trust_ui_vm_virt_be0@11";
		trust_ui_vm_virt_be1 = "/soc/trust_ui_vm_virt_be1@10";
		trust_ui_vm_virt_be2 = "/soc/trust_ui_vm_virt_be2@15";
		oem_vm_vblk0_ring = "/soc/oem_vm_vblk0_ring";
		oem_vm_vblk1_ring = "/soc/oem_vm_vblk1_ring";
		oem_vm_swiotlb = "/soc/oem_vm_swiotlb";
		oem_vm = "/soc/qcom,oem_vm";
		oem_vm_virt_be0 = "/soc/oem_vm_virt_be0@16";
		oem_vm_virt_be1 = "/soc/oem_vm_virt_be1@13";
		pmic_glink_debug = "/soc/qcom,pmic_glink_log/qcom,pmic_glink_debug";
		pmic_glink_adc = "/soc/qcom,pmic_glink_log/qcom,glink-adc";
		mmio_sram = "/soc/mmio-sram@17D09400";
		cpu_scp_lpri = "/soc/mmio-sram@17D09400/scmi-shmem@0";
		cpucp = "/soc/qcom,cpucp@17400000";
		scmi = "/soc/qcom,scmi";
		scmi_qcom = "/soc/qcom,scmi/protocol@80";
		cpucp_log = "/soc/qcom,cpucp_log@d8140000";
		qcom_c1dcvs = "/soc/qcom,c1dcvs";
		qcom_dynpf = "/soc/qcom,dynpf";
		qcom_cpufreq_stats = "/soc/qcom,cpufreq_stats";
		qcom_mpam = "/soc/qcom,mpam";
		cpu_mpam = "/soc/qcom,cpu_mpam";
		noc_bw_mpam = "/soc/qcom,noc_bw_mpam";
		llcc_pmu = "/soc/llcc-pmu@24095000";
		qcom_pmu = "/soc/qcom,pmu";
		ddr_freq_table = "/soc/ddr-freq-table";
		llcc_freq_table = "/soc/llcc-freq-table";
		ddrqos_freq_table = "/soc/ddrqos-freq-table";
		qcom_dcvs = "/soc/qcom,dcvs";
		qcom_l3_dcvs_hw = "/soc/qcom,dcvs/l3";
		l3_dcvs_sp = "/soc/qcom,dcvs/l3/sp";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		ddr_dcvs_fp = "/soc/qcom,dcvs/ddr/fp";
		qcom_llcc_dcvs_hw = "/soc/qcom,dcvs/llcc";
		llcc_dcvs_sp = "/soc/qcom,dcvs/llcc/sp";
		llcc_dcvs_fp = "/soc/qcom,dcvs/llcc/fp";
		qcom_ddrqos_dcvs_hw = "/soc/qcom,dcvs/ddrqos";
		ddrqos_dcvs_sp = "/soc/qcom,dcvs/ddrqos/sp";
		qcom_memlat = "/soc/qcom,memlat";
		ddrqos_gold_lat = "/soc/qcom,memlat/ddrqos/gold";
		ddrqos_prime_lat = "/soc/qcom,memlat/ddrqos/prime";
		ddrqos_prime_latfloor = "/soc/qcom,memlat/ddrqos/prime-latfloor";
		qcom_llcc_l3_vote = "/soc/qcom,llcc-l3-vote";
		bwmon_llcc = "/soc/qcom,bwmon-llcc@240B7300";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@24091000";
		qcom_slc_mpam = "/soc/qcom,slc_mpam";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@adf017c";
		cam_cc_ofe_gdsc = "/soc/qcom,gdsc@adf00c8";
		cam_cc_tfe_0_gdsc = "/soc/qcom,gdsc@adf1004";
		cam_cc_tfe_1_gdsc = "/soc/qcom,gdsc@adf1084";
		cam_cc_tfe_2_gdsc = "/soc/qcom,gdsc@adf10ec";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@adf134c";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af09000";
		disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@af0b000";
		eva_cc_mvs0_gdsc = "/soc/qcom,gdsc@abf8068";
		eva_cc_mvs0c_gdsc = "/soc/qcom,gdsc@abf8034";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@15214c";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@16b004";
		gcc_pcie_0_phy_gdsc = "/soc/qcom,gdsc@16c000";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@1ac004";
		gcc_pcie_1_phy_gdsc = "/soc/qcom,gdsc@1ad000";
		gcc_ufs_mem_phy_gdsc = "/soc/qcom,gdsc@19e000";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@139004";
		gcc_usb3_phy_gdsc = "/soc/qcom,gdsc@150018";
		gpu_cc_cx_gdsc_hw_ctrl = "/soc/syscon@3d99094";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d99080";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9905c";
		gx_clkctl_gx_gdsc = "/soc/qcom,gdsc@3d68024";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@aaf808c";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@aaf8034";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		ipcb_tgu = "/soc/tgu@10b0e000";
		spmi_tgu0 = "/soc/tgu@10b0f000";
		spmi_tgu1 = "/soc/tgu@10b10000";
		csr = "/soc/csr@10001000";
		swao_csr = "/soc/csr@10b11000";
		tpdm_gfx = "/soc/tpdm@10900000";
		tpdm_gfx_out_funnel_gfx_dl = "/soc/tpdm@10900000/out-ports/port/endpoint";
		funnel_gfx = "/soc/funnel@10963000";
		funnel_gfx_out_funnel_gfx_dl = "/soc/funnel@10963000/out-ports/port/endpoint";
		funnel_gfx_dl = "/soc/funnel@10902000";
		funnel_gfx_dl_in_tpdm_gfx = "/soc/funnel@10902000/in-ports/port@0/endpoint";
		funnel_gfx_dl_in_funnel_gfx = "/soc/funnel@10902000/in-ports/port@1/endpoint";
		funnel_gfx_dl_out_tpda_dl3 = "/soc/funnel@10902000/out-ports/port@0/endpoint";
		funnel_gfx_dl_out_funnel_dl3 = "/soc/funnel@10902000/out-ports/port@1/endpoint";
		tpdm_dl3 = "/soc/tpdm@10c28000";
		tpdm_dl3_out_tpda_dl3 = "/soc/tpdm@10c28000/out-ports/port/endpoint";
		tpda_dl3 = "/soc/tpda@10c2c000";
		tpda_dl3_in_funnel_video = "/soc/tpda@10c2c000/in-ports/port@0/endpoint";
		tpda_dl3_in_funnel_eva = "/soc/tpda@10c2c000/in-ports/port@2/endpoint";
		tpda_dl3_in_funnel_gfx_dl = "/soc/tpda@10c2c000/in-ports/port@b/endpoint";
		tpda_dl3_in_tpdm_dl3 = "/soc/tpda@10c2c000/in-ports/port@1b/endpoint";
		tpda_dl3_out_funnel_dl3 = "/soc/tpda@10c2c000/out-ports/port/endpoint";
		funnel_dl3 = "/soc/funnel@10c2d000";
		funnel_dl3_in_tpda_dl3 = "/soc/funnel@10c2d000/in-ports/port@0/endpoint";
		funnel_dl3_in_funnel_video = "/soc/funnel@10c2d000/in-ports/port@1/endpoint";
		funnel_dl3_in_funnel_eva = "/soc/funnel@10c2d000/in-ports/port@2/endpoint";
		funnel_dl3_in_funnel_gfx_dl = "/soc/funnel@10c2d000/in-ports/port@5/endpoint";
		funnel_dl3_out_tn_ag = "/soc/funnel@10c2d000/out-ports/port/endpoint";
		tpdm_video = "/soc/tpdm@10830000";
		tpdm_video_out_funnel_video = "/soc/tpdm@10830000/out-ports/port/endpoint";
		funnel_video = "/soc/funnel@10832000";
		funnel_video_in_tpdm_video = "/soc/funnel@10832000/in-ports/port@0/endpoint";
		funnel_video_out_tpda_dl3 = "/soc/funnel@10832000/out-ports/port@0/endpoint";
		funnel_video_out_funnel_dl3 = "/soc/funnel@10832000/out-ports/port@1/endpoint";
		tpdm_eva = "/soc/tpdm@109c0000";
		tpdm_eva_out_funnel_eva = "/soc/tpdm@109c0000/out-ports/port/endpoint";
		funnel_eva = "/soc/funnel@109c2000";
		funnel_eva_in_tpdm_eva = "/soc/funnel@109c2000/in-ports/port@0/endpoint";
		funnel_eva_out_tpda_dl3 = "/soc/funnel@109c2000/out-ports/port@0/endpoint";
		funnel_eva_out_funnel_dl3 = "/soc/funnel@109c2000/out-ports/port@1/endpoint";
		tpdm_mdss = "/soc/tpdm@10c60000";
		tpdm_mdss_out_funnel_mdss = "/soc/tpdm@10c60000/out-ports/port/endpoint";
		tpdm_mdss_rscc = "/soc/tpdm@10c61000";
		tpdm_mdss_rscc_out_funnel_mdss = "/soc/tpdm@10c61000/out-ports/port/endpoint";
		funnel_mdss = "/soc/funnel@10c63000";
		funnel_mdss_in_tpdm_mdss = "/soc/funnel@10c63000/in-ports/port@0/endpoint";
		funnel_mdss_in_tpdm_mdss_rscc = "/soc/funnel@10c63000/in-ports/port@1/endpoint";
		funnel_mdss_out_tpda_dl5 = "/soc/funnel@10c63000/out-ports/port@0/endpoint";
		tpda_dl5 = "/soc/tpda@10c08000";
		tpda_dl5_in_funnel_mdss = "/soc/tpda@10c08000/in-ports/port@0/endpoint";
		tpda_dl5_out_funnel_dl5 = "/soc/tpda@10c08000/out-ports/port/endpoint";
		funnel_dl5 = "/soc/funnel@10c09000";
		funnel_dl5_in_tpda_dl5 = "/soc/funnel@10c09000/in-ports/port@0/endpoint";
		funnel_dl5_out_tn_ag = "/soc/funnel@10c09000/out-ports/port@0/endpoint";
		tpdm_soccp = "/soc/tpdm@10ba4000";
		tpdm_soccp_out_tn_soccp = "/soc/tpdm@10ba4000/out-ports/port/endpoint";
		tn_soccp = "/soc/traceNoc@10ba0000";
		tn_soccp_in_tpdm_soccp = "/soc/traceNoc@10ba0000/in-ports/port/endpoint";
		tn_soccp_out_tn_ag = "/soc/traceNoc@10ba0000/out-ports/port/endpoint";
		tpdm_turing = "/soc/tpdm@10980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@10980000/out-ports/port/endpoint";
		tpdm_turing_llm = "/soc/tpdm@10981000";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm@10981000/out-ports/port/endpoint";
		funnel_turing = "/soc/funnel@10983000";
		funnel_turing_in_tpdm_turing = "/soc/funnel@10983000/in-ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@10983000/in-ports/port@1/endpoint";
		funnel_turing_in_funnel_turing_dup = "/soc/funnel@10983000/in-ports/port@4/endpoint";
		funnel_turing_out_tpda_dl4_16 = "/soc/funnel@10983000/out-ports/port@0/endpoint";
		funnel_turing_out_tpda_dl4_17 = "/soc/funnel@10983000/out-ports/port@1/endpoint";
		funnel_turing_out_funnel_dl4 = "/soc/funnel@10983000/out-ports/port@2/endpoint";
		tpda_dl4 = "/soc/tpda@10c14000";
		tpda_dl4_16_in_funnel_turing = "/soc/tpda@10c14000/in-ports/port@10/endpoint";
		tpda_dl4_17_in_funnel_turing = "/soc/tpda@10c14000/in-ports/port@11/endpoint";
		tpda_dl4_out_funnel_dl4 = "/soc/tpda@10c14000/out-ports/port/endpoint";
		funnel_dl4 = "/soc/funnel@10c15000";
		funnel_dl4_in_tpda_dl4 = "/soc/funnel@10c15000/in-ports/port@0/endpoint";
		funnel_dl4_in_funnel_turing = "/soc/funnel@10c15000/in-ports/port@4/endpoint";
		funnel_dl4_out_tn_ag = "/soc/funnel@10c15000/out-ports/port@0/endpoint";
		tpdm_modem0 = "/soc/tpdm@10800000";
		tpdm_modem0_out_tpda_modem = "/soc/tpdm@10800000/out-ports/port/endpoint";
		tpdm_modem1 = "/soc/tpdm@10801000";
		tpdm_modem1_out_tpda_modem = "/soc/tpdm@10801000/out-ports/port/endpoint";
		tpdm_modem_rscc = "/soc/tpdm@1080d000";
		tpdm_modem_rscc_out_funnel_modem_q6 = "/soc/tpdm@1080d000/out-ports/port/endpoint";
		qmi_in_turing_etm0 = "/soc/turing-qmi/in-ports/port/endpoint";
		turing_etm0 = "/soc/turing-etm0";
		turing_etm0_out_funnel_turing_dup = "/soc/turing-etm0/out-ports/port@0/endpoint";
		turing_etm0_out_qmi = "/soc/turing-etm0/out-ports/port@1/endpoint";
		wpss_etm = "/soc/wpss_etm0";
		wpss_etm0_out_funnel_wpss = "/soc/wpss_etm0/out-ports/port@0/endpoint";
		wpss_etm0_out_qmi = "/soc/wpss_etm0/out-ports/port@1/endpoint";
		qmi_in_wpss_etm0 = "/soc/wpss-qmi/in-ports/port/endpoint";
		funnel_turing_dup = "/soc/funnel@10940000";
		funnel_turing_dup_in_turing_etm0 = "/soc/funnel@10940000/in-ports/port@5/endpoint";
		funnel_turing_dup_out_funnel_turing = "/soc/funnel@10940000/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6_dup = "/soc/modem-etm0/out-ports/port@0/endpoint";
		modem_etm0_out_qmi = "/soc/modem-etm0/out-ports/port@1/endpoint";
		modem2_etm0_out_funnel_modem = "/soc/modem2-etm0/out-ports/port@0/endpoint";
		modem2_etm0_out_qmi = "/soc/modem2-etm0/out-ports/port@1/endpoint";
		modem_diag = "/soc/modem_diag";
		modem_diag_out_funnel_modem_q6 = "/soc/modem_diag/out-ports/port/endpoint";
		tpda_modem = "/soc/tpda@10803000";
		tpda_modem_in_tpdm_modem0 = "/soc/tpda@10803000/in-ports/port@0/endpoint";
		tpda_modem_in_tpdm_modem1 = "/soc/tpda@10803000/in-ports/port@1/endpoint";
		tpda_modem_out_funnel_modem_dl = "/soc/tpda@10803000/out-ports/port/endpoint";
		funnel_modem_q6_dup = "/soc/funnel@1080d000";
		funnel_modem_q6_dup_in_modem_etm0 = "/soc/funnel@1080d000/in-ports/port@0/endpoint";
		funnel_modem_q6_dup_out_funnel_modem_q6 = "/soc/funnel@1080d000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@1080c000";
		funnel_modem_q6_in_funnel_modem_q6_dup = "/soc/funnel@1080c000/in-ports/port@1/endpoint";
		funnel_modem_q6_in_modem_diag = "/soc/funnel@1080c000/in-ports/port@2/endpoint";
		funnel_modem_q6_in_tpdm_modem_rscc = "/soc/funnel@1080c000/in-ports/port@3/endpoint";
		funnel_modem_q6_out_funnel_modem_dl = "/soc/funnel@1080c000/out-ports/port/endpoint";
		funnel_modem_dl = "/soc/funnel@10804000";
		funnel_modem_dl_in_tpda_modem = "/soc/funnel@10804000/in-ports/port@0/endpoint";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@10804000/in-ports/port@1/endpoint";
		funnel_modem_dl_in_funnel_modem_q6 = "/soc/funnel@10804000/in-ports/port@3/endpoint";
		funnel_modem_dl_out_tn_ag = "/soc/funnel@10804000/out-ports/port/endpoint";
		tpdm_tmess_prng = "/soc/tpdm@10cc9000";
		tpdm_tmess_prng_out_tpda_tmess = "/soc/tpdm@10cc9000/out-ports/port/endpoint";
		tpdm_tmess0 = "/soc/tpdm@10cc0000";
		tpdm_tmess0_out_tpda_tmess = "/soc/tpdm@10cc0000/out-ports/port/endpoint";
		tpdm_tmess1 = "/soc/tpdm@10cc1000";
		tpdm_tmess1_out_tpda_tmess = "/soc/tpdm@10cc1000/out-ports/port/endpoint";
		tpda_tmess = "/soc/tpda@10cc4000";
		tpda_tmess_in_tpdm_tmess_prng = "/soc/tpda@10cc4000/in-ports/port@0/endpoint";
		tpda_tmess_in_tpdm_tmess0 = "/soc/tpda@10cc4000/in-ports/port@1/endpoint";
		tpda_tmess_in_tpdm_tmess1 = "/soc/tpda@10cc4000/in-ports/port@2/endpoint";
		tpda_tmess_out_funnel_tmess = "/soc/tpda@10cc4000/out-ports/port/endpoint";
		funnel_tmess = "/soc/funnel@10cc5000";
		funnel_tmess_in_tpda_tmess = "/soc/funnel@10cc5000/in-ports/port@0/endpoint";
		funnel_tmess_out_tn_ag = "/soc/funnel@10cc5000/out-ports/port@0/endpoint";
		tpdm_titan = "/soc/tpdm@10a04000";
		tpdm_titan_dsb_out_tn_titan = "/soc/tpdm@10a04000/out-ports/port/endpoint";
		tpdm_titan_rscc = "/soc/tpdm@10a0e000";
		tpdm_titan_rscc_out_tpda_titan = "/soc/tpdm@10a0e000/out-ports/port/endpoint";
		tpda_titan = "/soc/tpda@10a0f000";
		tpda_titan_in_tpdm_titan_rscc = "/soc/tpda@10a0f000/in-ports/port@0/endpoint";
		tpda_titan_out_tn_titan = "/soc/tpda@10a0f000/out-ports/port@0/endpoint";
		tn_titan = "/soc/tn@10a00000";
		tn_titan_in_tpda_titan = "/soc/tn@10a00000/in-ports/port@4/endpoint";
		tn_titan_in_tpdm_titan_dsb = "/soc/tn@10a00000/in-ports/port@5/endpoint";
		tn_titan_out_tn_ag = "/soc/tn@10a00000/out-ports/port@0/endpoint";
		tpdm_rscc = "/soc/tpdm@10c70000";
		tpdm_rscc_out_tpda_rscc = "/soc/tpdm@10c70000/out-ports/port/endpoint";
		tpda_pcie_rscc = "/soc/tpda@10c71000";
		tpda_rscc_in_tpdm_rscc = "/soc/tpda@10c71000/in-ports/port@0/endpoint";
		tpda_pcie_out_tn_ag = "/soc/tpda@10c71000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@138a0000";
		tpdm_llm_silver_out_tpda_apss = "/soc/tpdm@138a0000/out-ports/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@138b0000";
		tpdm_llm_gold_out_tpda_apss = "/soc/tpdm@138b0000/out-ports/port/endpoint";
		tpdm_llm_ext = "/soc/tpdm@138c0000";
		tpdm_llm_ext_out_tpda_apss = "/soc/tpdm@138c0000/out-ports/port/endpoint";
		tpdm_llm_apc2 = "/soc/tpdm@13880000";
		tpdm_llm_apc2_out_tpda_apss = "/soc/tpdm@13880000/out-ports/port/endpoint";
		tpdm_apc2 = "/soc/tpdm@13890000";
		tpdm_apc2_out_tpda_apss = "/soc/tpdm@13890000/out-ports/port/endpoint";
		tpdm_int_cmb0 = "/soc/tpdm@13860000";
		tpdm_int_cmb0_out_tpda_apss = "/soc/tpdm@13860000/out-ports/port/endpoint";
		tpdm_int_cmb1 = "/soc/tpdm@13861000";
		tpdm_int_cmb1_out_tpda_apss = "/soc/tpdm@13861000/out-ports/port/endpoint";
		tpdm_int_dsb = "/soc/tpdm@13862000";
		tpdm_int_dsb_out_tpda_apss = "/soc/tpdm@13862000/out-ports/port/endpoint";
		ete0_out_funnel_ete = "/soc/ete0/out-ports/port/endpoint";
		ete1_out_funnel_ete = "/soc/ete1/out-ports/port/endpoint";
		ete2_out_funnel_ete = "/soc/ete2/out-ports/port/endpoint";
		ete3_out_funnel_ete = "/soc/ete3/out-ports/port/endpoint";
		ete4_out_funnel_ete = "/soc/ete4/out-ports/port/endpoint";
		ete5_out_funnel_ete = "/soc/ete5/out-ports/port/endpoint";
		ete6_out_funnel_ete = "/soc/ete6/out-ports/port/endpoint";
		ete7_out_funnel_ete = "/soc/ete7/out-ports/port/endpoint";
		funnel_ete_in_ete0 = "/soc/funnel_ete/in-ports/port@0/endpoint";
		funnel_ete_in_ete1 = "/soc/funnel_ete/in-ports/port@1/endpoint";
		funnel_ete_in_ete2 = "/soc/funnel_ete/in-ports/port@2/endpoint";
		funnel_ete_in_ete3 = "/soc/funnel_ete/in-ports/port@3/endpoint";
		funnel_ete_in_ete4 = "/soc/funnel_ete/in-ports/port@4/endpoint";
		funnel_ete_in_ete5 = "/soc/funnel_ete/in-ports/port@5/endpoint";
		funnel_ete_in_ete6 = "/soc/funnel_ete/in-ports/port@6/endpoint";
		funnel_ete_in_ete7 = "/soc/funnel_ete/in-ports/port@7/endpoint";
		funnel_ete_out_funnel_apss = "/soc/funnel_ete/out-ports/port/endpoint";
		tpda_apss = "/soc/tpda@13864000";
		tpda_apss_in_tpdm_llm_silver = "/soc/tpda@13864000/in-ports/port@0/endpoint";
		tpda_apss_in_tpdm_llm_gold = "/soc/tpda@13864000/in-ports/port@1/endpoint";
		tpda_apss_in_tpdm_llm_ext = "/soc/tpda@13864000/in-ports/port@2/endpoint";
		tpda_apss_in_tpdm_llm_apc2 = "/soc/tpda@13864000/in-ports/port@3/endpoint";
		tpda_apss_in_tpdm_apc2 = "/soc/tpda@13864000/in-ports/port@5/endpoint";
		tpda_apss_in_tpdm_int_cmb0 = "/soc/tpda@13864000/in-ports/port@6/endpoint";
		tpda_apss_in_tpdm_int_cmb1 = "/soc/tpda@13864000/in-ports/port@7/endpoint";
		tpda_apss_in_tpdm_int_dsb = "/soc/tpda@13864000/in-ports/port@8/endpoint";
		tpda_apss_out_funnel_apss = "/soc/tpda@13864000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@13810000";
		funnel_apss_in_funnel_ete = "/soc/funnel@13810000/in-ports/port@0/endpoint";
		funnel_apss_in_tpda_apss = "/soc/funnel@13810000/in-ports/port@3/endpoint";
		funnel_apss_out_tn_ag = "/soc/funnel@13810000/out-ports/port/endpoint";
		tpdm_ddr_lpi = "/soc/tpdm@10b34000";
		tpdm_ddr_lpi_out_funnel_aoss = "/soc/tpdm@10b34000/out-ports/port/endpoint";
		tpdm_ddr_llcc0 = "/soc/tpdm@10f82000";
		tpdm_ddr_llcc0_out_tn_ddr = "/soc/tpdm@10f82000/out-ports/port/endpoint";
		tpdm_ddr_llcc1 = "/soc/tpdm@10f84000";
		tpdm_ddr_llcc1_out_tn_ddr = "/soc/tpdm@10f84000/out-ports/port/endpoint";
		tpdm_ddr_llcc2 = "/soc/tpdm@10f83000";
		tpdm_ddr_llcc2_out_tn_ddr = "/soc/tpdm@10f83000/out-ports/port/endpoint";
		tpdm_ddr_llcc3 = "/soc/tpdm@10f85000";
		tpdm_ddr_llcc3_out_tn_ddr = "/soc/tpdm@10f85000/out-ports/port/endpoint";
		tpdm_ddr_dpm = "/soc/tpdm@10d04000";
		tpdm_ddr_dpm_out_tn_ddr = "/soc/tpdm@10d04000/out-ports/port/endpoint";
		tpdm_ddr_shrm = "/soc/tpdm@10d03000";
		tpdm_ddr_shrm_out_tn_ddr = "/soc/tpdm@10d03000/out-ports/port/endpoint";
		tpdm_ddr_ch02 = "/soc/tpdm@10d06000";
		tpdm_ddr_ch02_out_tn_ddr = "/soc/tpdm@10d06000/out-ports/port/endpoint";
		tpdm_ddr_ch13 = "/soc/tpdm@10d08000";
		tpdm_ddr_ch13_out_tn_ddr = "/soc/tpdm@10d08000/out-ports/port/endpoint";
		gladiator_out_tn_ddr = "/soc/gladiator/out-ports/port/endpoint";
		ddr_tn = "/soc/TN@10d00000";
		tn_ddr_in_gladiator = "/soc/TN@10d00000/in-ports/port@6/endpoint";
		tn_ddr_in_tpdm_ddr_llcc0 = "/soc/TN@10d00000/in-ports/port@9/endpoint";
		tn_ddr_in_tpdm_ddr_llcc1 = "/soc/TN@10d00000/in-ports/port@a/endpoint";
		tn_ddr_in_tpdm_ddr_llcc2 = "/soc/TN@10d00000/in-ports/port@b/endpoint";
		tn_ddr_in_tpdm_ddr_llcc3 = "/soc/TN@10d00000/in-ports/port@c/endpoint";
		tn_ddr_in_tpdm_ddr_shrm = "/soc/TN@10d00000/in-ports/port@d/endpoint";
		tn_ddr_in_tpdm_ddr_dpm = "/soc/TN@10d00000/in-ports/port@e/endpoint";
		tn_ddr_in_tpdm_ddr_ch02 = "/soc/TN@10d00000/in-ports/port@f/endpoint";
		tn_ddr_in_tpdm_ddr_ch13 = "/soc/TN@10d00000/in-ports/port@10/endpoint";
		tn_ddr_out_tn_ag = "/soc/TN@10d00000/out-ports/port/endpoint";
		audio_etm0_out_funnel_lpass_lpi_0 = "/soc/audio_etm0/out-ports/port@0/endpoint";
		audio_etm0_out_qmi = "/soc/audio_etm0/out-ports/port@1/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm@10b46000";
		tpdm_lpass_lpi_out_funnel_lpass_lpi_1 = "/soc/tpdm@10b46000/out-ports/port@0/endpoint";
		lpass_lpi_out_qmi = "/soc/tpdm@10b46000/out-ports/port@1/endpoint";
		tpdm_lpass_rscc = "/soc/tpdm@10b52000";
		tpdm_lpass_rscc_out_funnel_lpass_lpi_1 = "/soc/tpdm@10b52000/out-ports/port@0/endpoint";
		lpass_rscc_out_qmi = "/soc/tpdm@10b52000/out-ports/port@1/endpoint";
		tpdm_lpass_audio = "/soc/tpdm@10b54000";
		tpdm_lpass_audio_out_funnel_lpass_lpi_1 = "/soc/tpdm@10b54000/out-ports/port@0/endpoint";
		lpass_audio_out_qmi = "/soc/tpdm@10b54000/out-ports/port@1/endpoint";
		tpdm_lpass_crdl = "/soc/tpdm@10b84000";
		tpdm_lpass_crdl_out_tn_lpass = "/soc/tpdm@10b84000/out-ports/port/endpoint";
		tn_lpass = "/soc/TN@10b80000";
		tn_lpass_in_tpdm_lpass_crdl = "/soc/TN@10b80000/in-ports/port@0/endpoint";
		tn_lpass_out_tn_ag = "/soc/TN@10b80000/out-ports/port/endpoint";
		lpass_stm = "/soc/lpass-stm";
		lpass_stm_out_funnel_lpass_lpi_1 = "/soc/lpass-stm/out-ports/port@0/endpoint";
		lpass_stm_out_qmi = "/soc/lpass-stm/out-ports/port@1/endpoint";
		funnel_lpass_lpi_1 = "/soc/funnel@10b50000";
		funnel_lpass_lpi_1_in_lpass_stm = "/soc/funnel@10b50000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_1_in_tpdm_lpass_lpi = "/soc/funnel@10b50000/in-ports/port@1/endpoint";
		funnel_lpass_lpi_1_in_tpdm_lpass_rscc = "/soc/funnel@10b50000/in-ports/port@4/endpoint";
		funnel_lpass_lpi_1_in_tpdm_lpass_audio = "/soc/funnel@10b50000/in-ports/port@5/endpoint";
		funnel_lpass_lpi_1_out_funnel_lpass_lpi_0 = "/soc/funnel@10b50000/out-ports/port/endpoint";
		funnel_lpass_lpi_0 = "/soc/funnel@10b44000";
		funnel_lpass_lpi_0_in_audio_etm0 = "/soc/funnel@10b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_0_in_funnel_lpass_lpi_1 = "/soc/funnel@10b44000/in-ports/port@7/endpoint";
		funnel_lpass_lpi_0_out_funnel_aoss = "/soc/funnel@10b44000/out-ports/port/endpoint";
		stm = "/soc/stm@10002000";
		stm_out_funnel_in0 = "/soc/stm@10002000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@10003000";
		tpdm_dcc_out_tpda_qdss = "/soc/tpdm@10003000/out-ports/port/endpoint";
		tpdm_ufs = "/soc/tpdm@10c23000";
		tpdm_ufs_out_tn_ag = "/soc/tpdm@10c23000/out-ports/port/endpoint";
		tpdm_sdcc5_2 = "/soc/tpdm@10c20000";
		tpdm_sdcc5_2_out_tn_ag = "/soc/tpdm@10c20000/out-ports/port/endpoint";
		tpdm_ipa = "/soc/tpdm@10c22000";
		tpdm_ipa_out_tn_ag = "/soc/tpdm@10c22000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@10840000";
		tpdm_vsense_out_tn_ag = "/soc/tpdm@10840000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@109d0000";
		tpdm_qm_out_tn_ag = "/soc/tpdm@109d0000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@10841000";
		tpdm_prng_out_tn_ag = "/soc/tpdm@10841000/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@1082c000";
		tpdm_gcc_out_tn_ag = "/soc/tpdm@1082c000/out-ports/port/endpoint";
		tpdm_dl_mm = "/soc/tpdm@109a4000";
		tpdm_dl_mm_out_tn_ag = "/soc/tpdm@109a4000/out-ports/port/endpoint";
		tpdm_north = "/soc/tpdm@109a6000";
		tpdm_north_dsb_out_tn_ag = "/soc/tpdm@109a6000/out-ports/port/endpoint";
		tpdm_south = "/soc/tpdm@109a5000";
		tpdm_south_dsb_out_tn_ag = "/soc/tpdm@109a5000/out-ports/port/endpoint";
		tpdm_ipcc_cmb = "/soc/tpdm@109ab000";
		tpdm_ipcc_cmb_out_tn_ag = "/soc/tpdm@109ab000/out-ports/port/endpoint";
		tpdm_pmu = "/soc/tpdm@109aa000";
		tpdm_pmu_out_tn_ag = "/soc/tpdm@109aa000/out-ports/port/endpoint";
		tpdm_rdpm_cmb0 = "/soc/tpdm@109a7000";
		tpdm_rdpm_cmb0_out_tn_ag = "/soc/tpdm@109a7000/out-ports/port/endpoint";
		tpdm_rdpm_cmb1 = "/soc/tpdm@109a9000";
		tpdm_rdpm_cmb1_out_tn_ag = "/soc/tpdm@109a9000/out-ports/port/endpoint";
		tpdm_rdpm_cmb2 = "/soc/tpdm@109a8000";
		tpdm_rdpm_cmb2_out_tn_ag = "/soc/tpdm@109a8000/out-ports/port/endpoint";
		tpdm_dch = "/soc/tpdm@109ad000";
		tpdm_dch_out_tn_ag = "/soc/tpdm@109ad000/out-ports/port/endpoint";
		tpdm_channel = "/soc/tpdm@109ae000";
		tpdm_channel_out_tn_ag = "/soc/tpdm@109ae000/out-ports/port/endpoint";
		tn_ag = "/soc/tn@109a0000";
		tn_ag_in_tpda_pcie = "/soc/tn@109a0000/in-ports/port@8/endpoint";
		tn_ag_in_tn_titan = "/soc/tn@109a0000/in-ports/port@b/endpoint";
		tn_ag_in_funnel_tmess = "/soc/tn@109a0000/in-ports/port@c/endpoint";
		tn_ag_in_funnel_modem_dl = "/soc/tn@109a0000/in-ports/port@d/endpoint";
		tn_ag_in_tpdm_gcc = "/soc/tn@109a0000/in-ports/port@11/endpoint";
		tn_ag_in_tpdm_prng = "/soc/tn@109a0000/in-ports/port@12/endpoint";
		tn_ag_in_tpdm_qm = "/soc/tn@109a0000/in-ports/port@13/endpoint";
		tn_ag_in_tpdm_vsense = "/soc/tn@109a0000/in-ports/port@14/endpoint";
		tn_ag_in_tpdm_ipa = "/soc/tn@109a0000/in-ports/port@15/endpoint";
		tn_ag_in_tpdm_sdcc5_2 = "/soc/tn@109a0000/in-ports/port@16/endpoint";
		tn_ag_in_tpdm_ufs = "/soc/tn@109a0000/in-ports/port@18/endpoint";
		tn_ag_in_tpdm_dl_mm = "/soc/tn@109a0000/in-ports/port@19/endpoint";
		tn_ag_in_tpdm_north_dsb = "/soc/tn@109a0000/in-ports/port@1a/endpoint";
		tn_ag_in_tpdm_south_dsb = "/soc/tn@109a0000/in-ports/port@1b/endpoint";
		tn_ag_in_tpdm_ipcc_cmb = "/soc/tn@109a0000/in-ports/port@1c/endpoint";
		tn_ag_in_tpdm_pmu = "/soc/tn@109a0000/in-ports/port@1d/endpoint";
		tn_ag_in_tpdm_rdpm_cmb0 = "/soc/tn@109a0000/in-ports/port@1e/endpoint";
		tn_ag_in_tpdm_rdpm_cmb1 = "/soc/tn@109a0000/in-ports/port@1f/endpoint";
		tn_ag_in_tpdm_rdpm_cmb2 = "/soc/tn@109a0000/in-ports/port@20/endpoint";
		tn_ag_in_funnel_apss = "/soc/tn@109a0000/in-ports/port@21/endpoint";
		tn_ag_in_tpdm_dch = "/soc/tn@109a0000/in-ports/port@23/endpoint";
		tn_ag_in_tpdm_channel = "/soc/tn@109a0000/in-ports/port@24/endpoint";
		tn_ag_in_funnel_dl5 = "/soc/tn@109a0000/in-ports/port@26/endpoint";
		tn_ag_in_funnel_dl2 = "/soc/tn@109a0000/in-ports/port@2c/endpoint";
		tn_ag_in_funnel_dl3 = "/soc/tn@109a0000/in-ports/port@2d/endpoint";
		tn_ag_in_funnel_dl4 = "/soc/tn@109a0000/in-ports/port@2e/endpoint";
		tn_ag_in_tn_ddr = "/soc/tn@109a0000/in-ports/port@4a/endpoint";
		tn_ag_in_tn_lpass = "/soc/tn@109a0000/in-ports/port@5f/endpoint";
		tn_ag_in_tn_soccp = "/soc/tn@109a0000/in-ports/port@61/endpoint";
		tn_ag_out_funnel_in0 = "/soc/tn@109a0000/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@1000f000";
		tpdm_spdm_out_tpda_qdss = "/soc/tpdm@1000f000/out-ports/port/endpoint";
		tpda_qdss = "/soc/tpda@10004000";
		tpda_qdss_in_tpdm_dcc = "/soc/tpda@10004000/in-ports/port@0/endpoint";
		tpda_qdss_in_tpdm_spdm = "/soc/tpda@10004000/in-ports/port@1/endpoint";
		tpda_qdss_out_funnel_in0 = "/soc/tpda@10004000/out-ports/port/endpoint";
		funnel_in0 = "/soc/funnel@10041000";
		funnel_in0_in_tn_ag = "/soc/funnel@10041000/in-ports/port@0/endpoint";
		funnel_in0_in_tpda_qdss = "/soc/funnel@10041000/in-ports/port@6/endpoint";
		funnel_in0_in_stm = "/soc/funnel@10041000/in-ports/port@7/endpoint";
		funnel_in0_out_funnel_aoss = "/soc/funnel@10041000/out-ports/port/endpoint";
		tpdm_swao_prio0 = "/soc/tpdm@10b09000";
		tpdm_swao_prio0_out_tpda_aoss = "/soc/tpdm@10b09000/out-ports/port/endpoint";
		tpdm_swao_prio1 = "/soc/tpdm@10b0a000";
		tpdm_swao_prio1_out_tpda_aoss = "/soc/tpdm@10b0a000/out-ports/port/endpoint";
		tpdm_swao_prio2 = "/soc/tpdm@10b0b000";
		tpdm_swao_prio2_out_tpda_aoss = "/soc/tpdm@10b0b000/out-ports/port/endpoint";
		tpdm_swao_prio3 = "/soc/tpdm@10b0c000";
		tpdm_swao_prio3_out_tpda_aoss = "/soc/tpdm@10b0c000/out-ports/port/endpoint";
		tpdm_swao = "/soc/tpdm@10b0d000";
		tpdm_swao_out_tpda_aoss = "/soc/tpdm@10b0d000/out-ports/port/endpoint";
		tpda_aoss = "/soc/tpda@10b08000";
		tpda_aoss_in_tpdm_swao_prio0 = "/soc/tpda@10b08000/in-ports/port@0/endpoint";
		tpda_aoss_in_tpdm_swao_prio1 = "/soc/tpda@10b08000/in-ports/port@1/endpoint";
		tpda_aoss_in_tpdm_swao_prio2 = "/soc/tpda@10b08000/in-ports/port@2/endpoint";
		tpda_aoss_in_tpdm_swao_prio3 = "/soc/tpda@10b08000/in-ports/port@3/endpoint";
		tpda_aoss_in_tpdm_swao = "/soc/tpda@10b08000/in-ports/port@4/endpoint";
		tpda_aoss_out_funnel_aoss = "/soc/tpda@10b08000/out-ports/port/endpoint";
		funnel_aoss = "/soc/funnel@10b04000";
		funnel_aoss_in_tpdm_ddr_lpi = "/soc/funnel@10b04000/in-ports/port@3/endpoint";
		funnel_aoss_in_funnel_lpass_lpi_0 = "/soc/funnel@10b04000/in-ports/port@5/endpoint";
		funnel_aoss_in_tpda_aoss = "/soc/funnel@10b04000/in-ports/port@6/endpoint";
		funnel_aoss_in_funnel_in0 = "/soc/funnel@10b04000/in-ports/port@7/endpoint";
		funnel_aoss_out_tmc_etf = "/soc/funnel@10b04000/out-ports/port/endpoint";
		tmc_etf = "/soc/tmc@10b05000";
		tmc_etf_in_funnel_aoss = "/soc/tmc@10b05000/in-ports/port/endpoint";
		tmc_etf_out_replicator_swao = "/soc/tmc@10b05000/out-ports/port/endpoint";
		replicator_swao = "/soc/replicator@10b06000";
		replicator_swao_in_tmc_etf = "/soc/replicator@10b06000/in-ports/port/endpoint";
		replicator_swao_out_replicator_qdss = "/soc/replicator@10b06000/out-ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@10b06000/out-ports/port@1/endpoint";
		dummy_eud = "/soc/dummy-eud";
		eud_in_replicator_swao = "/soc/dummy-eud/in-ports/port/endpoint";
		replicator_qdss = "/soc/replicator@10046000";
		replicator_qdss_in_replicator_swao = "/soc/replicator@10046000/in-ports/port/endpoint";
		replicator_qdss_out_replicator_etr = "/soc/replicator@10046000/out-ports/port@0/endpoint";
		replicator_etr = "/soc/replicator@1004e000";
		replicator_etr_in_replicator_qdss = "/soc/replicator@1004e000/in-ports/port/endpoint";
		replicator_etr_out_tmc_etr = "/soc/replicator@1004e000/out-ports/port@0/endpoint";
		replicator_etr_out_replicator_dummy = "/soc/replicator@1004e000/out-ports/port@1/endpoint";
		replicator_dummy_in_replicator_etr = "/soc/etr1-replicator/in-ports/port/endpoint";
		replicator_dummy_out_tmc_modem = "/soc/etr1-replicator/out-ports/port@0/endpoint";
		replicator_dummy_out_tmc_etr1 = "/soc/etr1-replicator/out-ports/port@1/endpoint";
		tmc_modem = "/soc/tmc-modem";
		tmc_modem_in_replicator_dummy = "/soc/tmc-modem/in-ports/port/endpoint";
		tmc_modem_out_qmi = "/soc/tmc-modem/out-ports/port/endpoint";
		tmc_etr = "/soc/tmc@10048000";
		tmc_etr_in_replicator_etr = "/soc/tmc@10048000/in-ports/port/endpoint";
		tmc_etr1 = "/soc/tmc@1004f000";
		tmc_etr1_in_replicator_dummy = "/soc/tmc@1004f000/in-ports/port/endpoint";
		tpdm_wpss = "/soc/tpdm@10880000";
		tpdm_wpss_out_funnel_wpss = "/soc/tpdm@10880000/out-ports/port/endpoint";
		tpdm_wpss1 = "/soc/tpdm@10881000";
		tpdm_wpss1_out_funnel_wpss = "/soc/tpdm@10881000/out-ports/port/endpoint";
		funnel_wpss = "/soc/funnel@10883000";
		funnel_wpss_in_tpdm_wpss = "/soc/funnel@10883000/in-ports/port@0/endpoint";
		funnel_wpss_in_tpdm_wpss1 = "/soc/funnel@10883000/in-ports/port@1/endpoint";
		funnel_wpss_in_wpss_etm0 = "/soc/funnel@10883000/in-ports/port@2/endpoint";
		funnel_wpss_out_tpda_dl2_4 = "/soc/funnel@10883000/out-ports/port@0/endpoint";
		funnel_wpss_out_tpda_dl2_5 = "/soc/funnel@10883000/out-ports/port@1/endpoint";
		funnel_wpss_out_funnel_dl2 = "/soc/funnel@10883000/out-ports/port@2/endpoint";
		tpda_dl2 = "/soc/tpda@10c34000";
		tpda_dl2_4_in_funnel_wpss = "/soc/tpda@10c34000/in-ports/port@4/endpoint";
		tpda_dl2_5_in_funnel_wpss = "/soc/tpda@10c34000/in-ports/port@5/endpoint";
		tpda_dl2_out_funnel_dl2 = "/soc/tpda@10c34000/out-ports/port/endpoint";
		funnel_dl2 = "/soc/funnel@10c35000";
		funnel_dl2_in_tpda_dl2 = "/soc/funnel@10c35000/in-ports/port@0/endpoint";
		funnel_dl2_in_funnel_wpss = "/soc/funnel@10c35000/in-ports/port@2/endpoint";
		funnel_dl2_out_tn_ag = "/soc/funnel@10c35000/out-ports/port/endpoint";
		qmi_in_audio_etm0 = "/soc/audio-qmi/in-ports/port@0/endpoint";
		qmi_in_lpass_stm = "/soc/audio-qmi/in-ports/port@1/endpoint";
		qmi_in_lpass_lpi = "/soc/audio-qmi/in-ports/port@2/endpoint";
		qmi_in_lpass_rscc = "/soc/audio-qmi/in-ports/port@3/endpoint";
		qmi_in_lpass_audio = "/soc/audio-qmi/in-ports/port@4/endpoint";
		qmi_in_modem_etm0 = "/soc/modem0-qmi/in-ports/port@0/endpoint";
		qmi_in_tmc_modem = "/soc/modem0-qmi/in-ports/port@1/endpoint";
		qmi_in_modem2_etm0 = "/soc/modem2-qmi/in-ports/port/endpoint";
		wpss_cti = "/soc/cti@10882000";
		swao_cti = "/soc/cti@10b00000";
		dcc = "/soc/dcc_v2@100ff000";
		usb0 = "/soc/ssusb@a600000";
		dwc3_0 = "/soc/ssusb@a600000/dwc3@a600000";
		usb_port0 = "/soc/ssusb@a600000/port/endpoint";
		dwc3_mem_region = "/soc/dwc3_mem_region";
		eusb2_phy0 = "/soc/hsphy@88e3000";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		qup1_gpi_iommu_region = "/soc/qup1_gpi_iommu_region";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		qup1_se_iommu_region = "/soc/qup1_se_iommu_region";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		qupv3_se0_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a80000";
		qupv3_se0_spi = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a80000";
		qupv3_se1_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a84000";
		qupv3_se1_spi = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a84000";
		qupv3_se2_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a88000";
		qupv3_se2_spi = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a88000";
		qupv3_se3_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a8c000";
		wcd_usbss = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a8c000/wcd939x_i2c@e";
		qupv3_se4_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a90000";
		qupv3_se4_spi = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a90000";
		qupv3_se5_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a94000";
		qupv3_se5_spi = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a94000";
		qupv3_se6_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a98000";
		qupv3_se6_spi = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a98000";
		qupv3_se7_2uart = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,qup_uart@a9c000";
		qup2_gpi_iommu_region = "/soc/qup2_gpi_iommu_region";
		gpi_dma2 = "/soc/qcom,gpi-dma@800000";
		qup2_se_iommu_region = "/soc/qup2_se_iommu_region";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@8c0000";
		qupv3_se8_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@880000";
		qupv3_se8_spi = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@880000";
		qupv3_se9_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@884000";
		qupv3_se10_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@888000";
		qupv3_se10_spi = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@888000";
		qupv3_se11_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@88c000";
		qupv3_se11_spi = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@88c000";
		qupv3_se12_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@890000";
		qupv3_se12_spi = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@890000";
		qupv3_se13_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@894000";
		qupv3_se13_spi = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@894000";
		qupv3_se14_4uart = "/soc/qcom,qupv3_2_geni_se@8c0000/qcom,qup_uart@898000";
		qupv3_se15_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@89c000";
		qupv3_se15_spi = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@89c000";
		tsens0 = "/soc/tsens0@c228000";
		tsens1 = "/soc/tsens1@c229000";
		tsens2 = "/soc/tsens2@c22a000";
		tsens3 = "/soc/tsens3@c22b000";
		cpu0_pause = "/soc/qcom,cpu-pause/cpu0-pause";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		cpu4_pause = "/soc/qcom,cpu-pause/cpu4-pause";
		cpu5_pause = "/soc/qcom,cpu-pause/cpu5-pause";
		cpu6_pause = "/soc/qcom,cpu-pause/cpu6-pause";
		cpu7_pause = "/soc/qcom,cpu-pause/cpu7-pause";
		APC0_MX_CX_PAUSE = "/soc/qcom,cpu-pause/apc0-mx-cx-pause";
		APC1_MX_CX_PAUSE = "/soc/qcom,cpu-pause/apc1-mx-cx-pause";
		cpu0_hotplug = "/soc/qcom,cpu-hotplug/cpu0-hotplug";
		cpu1_hotplug = "/soc/qcom,cpu-hotplug/cpu1-hotplug";
		cpu2_hotplug = "/soc/qcom,cpu-hotplug/cpu2-hotplug";
		cpu3_hotplug = "/soc/qcom,cpu-hotplug/cpu3-hotplug";
		cpu4_hotplug = "/soc/qcom,cpu-hotplug/cpu4-hotplug";
		cpu5_hotplug = "/soc/qcom,cpu-hotplug/cpu5-hotplug";
		cpu6_hotplug = "/soc/qcom,cpu-hotplug/cpu6-hotplug";
		cpu7_hotplug = "/soc/qcom,cpu-hotplug/cpu7-hotplug";
		qmi_tmd = "/soc/qmi-tmd-devices";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		modem_lte_dsc = "/soc/qmi-tmd-devices/modem/modem_lte_dsc";
		modem_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_dsc";
		modem_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_dsc";
		modem_lte_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_lte_sub1_dsc";
		modem_nr_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_sub1_dsc";
		modem_nr_scg_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_sub1_dsc";
		pa_lte_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_dsc";
		pa_nr_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_dsc";
		pa_nr_sdr0_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg_dsc";
		pa_lte_sdr0_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_sub1_dsc";
		pa_nr_sdr0_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_sub1_dsc";
		pa_nr_sdr0_scg_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg_sub1_dsc";
		mmw0_dsc = "/soc/qmi-tmd-devices/modem/mmw0_dsc";
		mmw1_dsc = "/soc/qmi-tmd-devices/modem/mmw1_dsc";
		mmw2_dsc = "/soc/qmi-tmd-devices/modem/mmw2_dsc";
		mmw3_dsc = "/soc/qmi-tmd-devices/modem/mmw3_dsc";
		mmw0_sub1_dsc = "/soc/qmi-tmd-devices/modem/mmw0_sub1_dsc";
		mmw1_sub1_dsc = "/soc/qmi-tmd-devices/modem/mmw1_sub1_dsc";
		mmw2_sub1_dsc = "/soc/qmi-tmd-devices/modem/mmw2_sub1_dsc";
		mmw3_sub1_dsc = "/soc/qmi-tmd-devices/modem/mmw3_sub1_dsc";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		modem_bcl = "/soc/qmi-tmd-devices/modem/modem_bcl";
		display_fps = "/soc/qcom,userspace-cdev/display-fps";
		limits_stat = "/soc/limits-stat";
		qmi_sensor = "/soc/qmi-ts-sensors";
		hypervisor = "/hypervisor";
		gh_watchdog = "/hypervisor/qcom,gh-watchdog";
	};
};
