# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
do startsim_sc1.do
# 1586717348
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/soc_it_capi} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc1_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Loading work.cnn_layer_accel_ce_macc_1
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(404): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc1_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(409): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc1_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(414): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc1_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(204): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(204): [TFMPC] - Missing connection for port 'slv_dbg_rdAddr'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(204): [TFMPC] - Missing connection for port 'slv_dbg_rdAddr_valid'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(204): [TFMPC] - Missing connection for port 'slv_dbg_rdAck'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(204): [TFMPC] - Missing connection for port 'slv_dbg_data'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(241): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(63).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_quad_intf
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(241): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(64).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_quad_intf
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(241): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(65).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_quad_intf
quit -sim
vdel -all -lib work
# ** Warning: (vdel-133) Unable to remove directory "C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work".
# 
# The system cannot find the file specified.
# 
# . (GetLastError() = 2)
do sim_compile.do
# ** Error: (vlib-35) Failed to create directory "work".
# 
# File exists. (errno = EEXIST)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vlog-1933) Unable to create temporary directory C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work/_temp
# 
# Permission denied. (errno = EACCES)
# ** Error: C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): Verilog Compiler exiting
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./sim_compile.do line 5
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv -work work $env(GLBL_PATH)/glbl.v"
do sim_compile.do
# ** Error: (vlib-35) Failed to create directory "work".
# 
# File exists. (errno = EEXIST)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vlog-1933) Unable to create temporary directory C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work/_temp
# 
# Permission denied. (errno = EACCES)
# ** Error: C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): Verilog Compiler exiting
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./sim_compile.do line 5
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv -work work $env(GLBL_PATH)/glbl.v"
do sim_compile.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:\Xilinx\Vivado\2018.3\data\verilog\src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# ** Warning: cnl_sc1_generator.sv(117): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# ** Warning: cnl_sc1_generator.sv(117): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/verification/scenario1/cnl_sc1_generator.sv(117): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc1_monitor_sv_unit
# ** Warning: cnl_sc1_generator.sv(117): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc1_scoreboard_sv_unit
# ** Warning: cnl_sc1_generator.sv(117): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc1_agent_sv_unit
# ** Warning: cnl_sc1_generator.sv(117): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# ** Warning: cnl_sc1_generator.sv(117): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling interface cnn_layer_accel_synch_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] C:\IkennaWorkSpace\/cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
do startsim_sc1.do
# 1586717796
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1
# vsim +notimingchecks +outputDir=C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1 +nowarnTSCALE -L work -L {C:\IkennaWorkSpace\simulation\/verif_lib} -L {C:\IkennaWorkSpace\simulation\/soc_it_common} -L {C:\IkennaWorkSpace\simulation\/soc_it_capi} -L {C:\IkennaWorkSpace\simulation\/secureip} -L {C:\IkennaWorkSpace\simulation\/unisims_ver} -L {C:\IkennaWorkSpace\simulation\/simprims_ver} -L {C:\IkennaWorkSpace\simulation\/unimacro_ver} -L {C:\IkennaWorkSpace\simulation\/unifast_ver} -L {C:\IkennaWorkSpace\simulation\/blk_mem_gen_v8_3_5} -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# Loading C:\IkennaWorkSpace\simulation\/unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'C:\IkennaWorkSpace\simulation\/soc_it_capi' at "C:\IkennaWorkSpace\simulation\/soc_it_capi".
# 
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(404): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc1_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(409): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc1_testbench
# ** Warning: (vsim-PLI-3691) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(414): Expected a system task, not a system function '$value$plusargs'.
# 
#         Region: /cnl_sc1_testbench
# ** Warning: (vsim-3017) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(204): [TFMPC] - Too few port connections. Expected 38, found 34.
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(204): [TFMPC] - Missing connection for port 'slv_dbg_rdAddr'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(204): [TFMPC] - Missing connection for port 'slv_dbg_rdAddr_valid'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(204): [TFMPC] - Missing connection for port 'slv_dbg_rdAck'.
# 
# ** Warning: (vsim-3722) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(204): [TFMPC] - Missing connection for port 'slv_dbg_data'.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(449): [PCDPC] - Port size (48 or 48) does not match connection size (16) for port 'cascade_datain'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(339): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(363): [PCDPC] - Port size (10 or 10) does not match connection size (19) for port 'slv_dbg_rdAddr'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_weight_table_top.v(46).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(418): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(44).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad.v(544): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(241): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(63).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_quad_intf
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(241): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(64).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_quad_intf
# ** Warning: (vsim-3015) C:/IkennaWorkSpace//cnn_layer_accel/verification/scenario1/cnl_sc1_testbench.sv(241): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(65).
# 
#         Region: /cnl_sc1_testbench/QUAD[0]/i0_quad_intf
run -all
# Block Memory Generator module cnl_sc1_testbench.QUAD[0].i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Acl Output Rows:   9
# // Num Acl Output Cols:   10
# // Conv Output Format:    0
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 7  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 2 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 2 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 2 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 2 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 2 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 2 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 2 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 2 ns  Iteration: 1  Region: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[0]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[1]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[2]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 2 ns  Iteration: 2  Instance: /cnl_sc1_testbench/QUAD[0]/i0_cnn_layer_accel_quad/AWE[3]/AWE_DSP/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               110
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 110
# // Test Index: 0
# // Quad Index: 0
# // Sent Job Parameters
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 130
# // Test Index: 0
# // Quad Index: 0
# // Sent Job Parameters
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 130
# // Test Index: 0
# // Quad Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 5260
# // Test Index: 0
# // Quad Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 5260
# // Test Index: 0
# // Quad Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 5302
# // Test Index: 0
# // Quad Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 5302
# // Test Index: 0
# // Quad Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 5330
# // Test Index: 0
# // Quad Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 5330
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 5340
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 5550
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 5590
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 5800
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 5840
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 6050
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 6090
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 6300
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 6560
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 6770
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 6900
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 7110
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 7370
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 7580
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 7710
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 7920
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 8180
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 8390
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 8520
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 8730
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 8990
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 9200
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 9330
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 9540
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 9800
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10010
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10140
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10350
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10610
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10820
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10950
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11160
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11420
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11630
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11970
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12230
# // Test Index: 0
# // Quad Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12440
# // Test Index: 0
# // Quad Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12440
# // Test Index: 0
# // Finished Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12440
# // Test Index: 0
# // Waiting for Job Complete
# // --------------------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // At Time: 12850
# // Test Index: 0
# // Monitor Recieved last output
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // At Time: 12850
# // Test Index: 0
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 242
run -all
# // --------------------------------------------------------------
# // At Time: 13220
# // Test Index: 0
# // Quad Index: 0
# // Recieved Job Complete
# // --------------------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // At Time: 13230
# // Test Index: 0
# // Quad Index: 0
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // At Time: 13230
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
