0.7
2020.2
Oct 14 2022
05:07:14
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_axi_s_dst.v,1689666996,systemVerilog,,,,AESL_axi_s_dst,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_axi_s_src.v,1689666996,systemVerilog,,,,AESL_axi_s_src,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_axi_slave_CTRL.v,1689666996,systemVerilog,,,,AESL_axi_slave_CTRL,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1689666996,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v,1689666996,systemVerilog,,,,AESL_deadlock_idx1_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1689666996,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_fifo.v,1689666996,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/csv_file_dump.svh,1689666996,verilog,,,,,,,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/dataflow_monitor.sv,1689666996,systemVerilog,/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/nodf_module_interface.svh;/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/upc_loop_interface.svh,,/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/dump_file_agent.svh;/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/csv_file_dump.svh;/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/sample_agent.svh;/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/loop_sample_agent.svh;/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/sample_manager.svh;/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/nodf_module_interface.svh;/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/nodf_module_monitor.svh;/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/upc_loop_interface.svh;/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/dump_file_agent.svh,1689666996,verilog,,,,,,,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/fifo_para.vh,1689666996,verilog,,,,,,,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/loop_sample_agent.svh,1689666996,verilog,,,,,,,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/nodf_module_interface.svh,1689666996,verilog,,,,nodf_module_intf,,,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/nodf_module_monitor.svh,1689666996,verilog,,,,,,,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top.autotb.v,1689666996,systemVerilog,,,/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/fifo_para.vh,apatb_rgb2gray_top_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top.v,1689653986,systemVerilog,,,,rgb2gray_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_CTRL_s_axi.v,1689653986,systemVerilog,,,,rgb2gray_top_CTRL_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_flow_control_loop_pipe_sequential_init.v,1689653986,systemVerilog,,,,rgb2gray_top_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1.v,1689653986,systemVerilog,,,,rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1;rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1.v,1689653986,systemVerilog,,,,rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1;rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_mul_32ns_32ns_64_1_1.v,1689653986,systemVerilog,,,,rgb2gray_top_mul_32ns_32ns_64_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_mul_8ns_9ns_16_1_1.v,1689653986,systemVerilog,,,,rgb2gray_top_mul_8ns_9ns_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_regslice_both.v,1689653986,systemVerilog,,,,rgb2gray_top_regslice_both;rgb2gray_top_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.v,1689653986,systemVerilog,,,,rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/sample_agent.svh,1689666996,verilog,,,,,,,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/sample_manager.svh,1689666996,verilog,,,,,,,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/upc_loop_interface.svh,1689666996,verilog,,,,upc_loop_intf,,,,,,,,
/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/upc_loop_monitor.svh,1689666996,verilog,,,,,,,,,,,,
