$date
	Sun Dec  5 21:52:28 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module control_tb $end
$var wire 1 ! reg_write $end
$var wire 2 " reg_dest [1:0] $end
$var wire 2 # reg_data_sel [1:0] $end
$var wire 1 $ mem_write $end
$var wire 1 % mem_read $end
$var wire 1 & lo_sel $end
$var wire 1 ' lo_en $end
$var wire 1 ( hi_sel $end
$var wire 1 ) hi_en $end
$var wire 1 * extend $end
$var wire 1 + PC_write_cond $end
$var wire 1 , PC_write $end
$var wire 2 - PC_src [1:0] $end
$var wire 1 . IoD $end
$var wire 1 / IR_write $end
$var wire 6 0 ALUop [5:0] $end
$var wire 2 1 ALU_srcB [1:0] $end
$var wire 1 2 ALU_srcA $end
$var reg 1 3 clk $end
$var reg 6 4 func [5:0] $end
$var reg 6 5 op [5:0] $end
$var reg 1 6 reset $end
$var reg 5 7 rt [4:0] $end
$scope module dut $end
$var wire 1 3 clk $end
$var wire 6 8 func [5:0] $end
$var wire 6 9 op [5:0] $end
$var wire 1 6 reset $end
$var wire 5 : rt [4:0] $end
$var reg 1 2 ALU_srcA $end
$var reg 2 ; ALU_srcB [1:0] $end
$var reg 6 < ALUop [5:0] $end
$var reg 1 / IR_write $end
$var reg 1 . IoD $end
$var reg 2 = PC_src [1:0] $end
$var reg 1 , PC_write $end
$var reg 1 + PC_write_cond $end
$var reg 1 * extend $end
$var reg 1 ) hi_en $end
$var reg 1 ( hi_sel $end
$var reg 2 > instr_type [1:0] $end
$var reg 1 ' lo_en $end
$var reg 1 & lo_sel $end
$var reg 1 % mem_read $end
$var reg 1 $ mem_write $end
$var reg 2 ? reg_data_sel [1:0] $end
$var reg 2 @ reg_dest [1:0] $end
$var reg 1 ! reg_write $end
$var reg 3 A state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 A
b0 @
b0 ?
b0 >
b1 =
b0 <
b1 ;
bx :
bx 9
bx 8
bx 7
16
bx 5
bx 4
03
02
b1 1
b0 0
1/
0.
b1 -
1,
0+
0*
0)
0(
0'
0&
1%
0$
b0 #
b0 "
0!
$end
#10
13
#15
b10 >
b10001 7
b10001 :
b1 5
b1 9
06
#20
03
#30
0,
b11 1
b11 ;
0/
0%
b1 A
13
#40
03
#50
1+
1,
b0 1
b0 ;
b10000 0
b10000 <
12
b0 -
b0 =
0!
b10 A
13
#60
03
#70
0+
0,
b0 0
b0 <
b1 1
b1 ;
02
1!
b10 "
b10 @
b1 #
b1 ?
b11 A
13
#80
03
#85
b0 1
b0 ;
b0 "
b0 @
b1 >
b100000 5
b100000 9
#90
1,
b1 -
b1 =
b1 1
b1 ;
1/
0!
b0 #
b0 ?
1%
b0 A
13
#100
03
#110
0,
b11 1
b11 ;
0/
0%
b1 A
13
#120
03
#130
1.
1%
b10 1
b10 ;
12
b0 -
b0 =
0!
b10 A
13
#140
03
#150
0.
b0 1
b0 ;
02
1!
b1 #
b1 ?
0%
b11 A
13
#160
03
#170
1,
b1 -
b1 =
b1 1
b1 ;
1/
0!
b0 #
b0 ?
1%
b0 A
13
#180
03
#190
0,
b11 1
b11 ;
0/
0%
b1 A
13
#200
03
