$date
	Fri Oct  6 10:47:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_tb $end
$var wire 1 ! O $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module uut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ( w5 $end
$var wire 1 ) w4 $end
$var wire 1 ! O $end
$scope module agg_module_instance $end
$var wire 1 ! O $end
$var wire 1 ' S $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$var wire 1 , w3 $end
$var wire 1 ( B $end
$var wire 1 ) A $end
$upscope $end
$scope module first_module_instance $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ) O $end
$var wire 1 & S $end
$var wire 1 - w1 $end
$var wire 1 . w2 $end
$var wire 1 / w3 $end
$upscope $end
$scope module second_module_instance $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ( O $end
$var wire 1 & S $end
$var wire 1 0 w1 $end
$var wire 1 1 w2 $end
$var wire 1 2 w3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
11
00
0/
0.
0-
1,
0+
0*
0)
1(
0'
1&
1%
1$
0#
1"
0!
$end
#20
1!
1*
1)
1-
10
1(
1/
12
01
0&
#30
0*
0,
1+
1'
#40
0)
0-
00
0/
02
11
1&
#50
