###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 20:48:00 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.135
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.941
= Slack Time                    0.521
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.201 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.347 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    1.408 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    1.490 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.017 | 0.063 |   1.032 |    1.554 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.488 | 0.318 |   1.350 |    1.872 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1    | 0.087 | 0.128 |   1.478 |    2.000 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1    | 0.066 | 0.090 |   1.569 |    2.090 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1    | 0.081 | 0.098 |   1.667 |    2.188 | 
     | \intadd_0/U2                   | C ^ -> YC ^      | FAX1    | 0.088 | 0.104 |   1.771 |    2.293 | 
     | U547                           | A ^ -> Y ^       | XOR2X1  | 0.071 | 0.064 |   1.835 |    2.356 | 
     | U548                           | A ^ -> Y ^       | XNOR2X1 | 0.074 | 0.063 |   1.898 |    2.419 | 
     | U549                           | B ^ -> Y v       | MUX2X1  | 0.032 | 0.043 |   1.941 |    2.462 | 
     | \wchrsp_fifo/depth_left_reg[5] | D v              | DFFSR   | 0.032 | 0.000 |   1.941 |    2.463 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.521 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.477 | 
     | FECTS_clks_clk___L2_I2         | A v -> Y ^   | INVX4 | 0.096 | 0.084 |   0.128 |   -0.394 | 
     | \wchrsp_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.096 | 0.007 |   0.135 |   -0.387 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.125
- Setup                         0.111
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.873
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                  |        |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+--------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |        | 0.105 |       |   0.679 |    1.271 | 
     | U511                           | A ^ -> Y ^       | AND2X2 | 0.192 | 0.147 |   0.826 |    1.418 | 
     | U267                           | B ^ -> Y ^       | AND2X2 | 0.034 | 0.060 |   0.886 |    1.478 | 
     | U448                           | A ^ -> Y v       | INVX1  | 0.098 | 0.082 |   0.969 |    1.560 | 
     | U234                           | B v -> Y v       | OR2X2  | 0.017 | 0.063 |   1.032 |    1.624 | 
     | U510                           | A v -> Y ^       | INVX1  | 0.488 | 0.318 |   1.350 |    1.942 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1   | 0.087 | 0.128 |   1.478 |    2.070 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1   | 0.066 | 0.090 |   1.569 |    2.161 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1   | 0.081 | 0.098 |   1.667 |    2.259 | 
     | \intadd_0/U2                   | C ^ -> YS v      | FAX1   | 0.014 | 0.090 |   1.757 |    2.348 | 
     | U540                           | B v -> Y ^       | MUX2X1 | 0.072 | 0.068 |   1.824 |    2.416 | 
     | U541                           | A ^ -> Y v       | INVX1  | 0.030 | 0.048 |   1.872 |    2.464 | 
     | \wchrsp_fifo/depth_left_reg[4] | D v              | DFFSR  | 0.030 | 0.000 |   1.873 |    2.464 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.592 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.548 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.473 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.084 | 0.007 |   0.125 |   -0.466 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.125
- Setup                         0.124
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.451
- Arrival Time                  1.817
= Slack Time                    0.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.283 | 
     | U511                           | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.403 | 
     | U267                           | B v -> Y v       | AND2X2  | 0.049 | 0.099 |   0.869 |    1.502 | 
     | U448                           | A v -> Y ^       | INVX1   | 0.130 | 0.109 |   0.978 |    1.611 | 
     | U234                           | B ^ -> Y ^       | OR2X2   | 0.024 | 0.060 |   1.038 |    1.671 | 
     | U510                           | A ^ -> Y v       | INVX1   | 0.310 | 0.214 |   1.252 |    1.885 | 
     | U539                           | C v -> Y ^       | AOI21X1 | 0.052 | 0.116 |   1.368 |    2.002 | 
     | FE_OFCC78_n403                 | A ^ -> Y ^       | BUFX2   | 0.015 | 0.039 |   1.407 |    2.041 | 
     | U452                           | A ^ -> Y ^       | BUFX2   | 0.180 | 0.140 |   1.548 |    2.181 | 
     | U451                           | A ^ -> Y v       | INVX1   | 0.025 | 0.087 |   1.635 |    2.268 | 
     | U379                           | A v -> Y v       | AND2X2  | 0.011 | 0.039 |   1.674 |    2.307 | 
     | U378                           | A v -> Y ^       | INVX1   | 0.478 | 0.006 |   1.680 |    2.313 | 
     | U546                           | C ^ -> Y v       | OAI21X1 | 0.156 | 0.138 |   1.817 |    2.450 | 
     | \wchrsp_fifo/depth_left_reg[1] | D v              | DFFSR   | 0.156 | 0.000 |   1.817 |    2.451 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.633 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.589 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.515 | 
     | \wchrsp_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.084 | 0.006 |   0.125 |   -0.509 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.125
- Setup                         0.109
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.466
- Arrival Time                  1.814
= Slack Time                    0.652
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.331 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.478 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    1.538 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    1.620 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.017 | 0.063 |   1.032 |    1.684 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.488 | 0.318 |   1.350 |    2.002 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.139 | 0.154 |   1.504 |    2.156 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.030 | 0.061 |   1.565 |    2.217 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.107 | 0.103 |   1.668 |    2.320 | 
     | U542                           | S v -> Y ^       | MUX2X1  | 0.099 | 0.100 |   1.768 |    2.420 | 
     | U543                           | A ^ -> Y v       | INVX1   | 0.013 | 0.046 |   1.814 |    2.466 | 
     | \wchrsp_fifo/depth_left_reg[3] | D v              | DFFSR   | 0.013 | 0.000 |   1.814 |    2.466 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.652 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.607 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.533 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.084 | 0.007 |   0.125 |   -0.526 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.125
- Setup                         0.110
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.773
= Slack Time                    0.692
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.371 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.518 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    1.579 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    1.661 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.017 | 0.063 |   1.032 |    1.724 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.488 | 0.318 |   1.350 |    2.042 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.139 | 0.154 |   1.504 |    2.196 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.030 | 0.061 |   1.565 |    2.257 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.107 | 0.103 |   1.668 |    2.360 | 
     | U544                           | S v -> Y ^       | MUX2X1  | 0.054 | 0.071 |   1.739 |    2.431 | 
     | U545                           | A ^ -> Y v       | INVX1   | 0.018 | 0.034 |   1.773 |    2.465 | 
     | \wchrsp_fifo/depth_left_reg[2] | D v              | DFFSR   | 0.018 | 0.000 |   1.773 |    2.465 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.692 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.648 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.574 | 
     | \wchrsp_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.084 | 0.007 |   0.125 |   -0.567 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.125
- Setup                         0.097
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.478
- Arrival Time                  1.749
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.408 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.555 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    1.616 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    1.698 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.017 | 0.063 |   1.032 |    1.761 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.488 | 0.318 |   1.350 |    2.079 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.139 | 0.154 |   1.504 |    2.233 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.030 | 0.061 |   1.565 |    2.294 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.107 | 0.103 |   1.668 |    2.397 | 
     | U550                           | A v -> Y ^       | XNOR2X1 | 0.075 | 0.080 |   1.749 |    2.478 | 
     | \wchrsp_fifo/depth_left_reg[0] | D ^              | DFFSR   | 0.075 | 0.000 |   1.749 |    2.478 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.729 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.685 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.611 | 
     | \wchrsp_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.084 | 0.007 |   0.125 |   -0.604 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.125
- Setup                         0.111
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.711
= Slack Time                    0.753
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.404 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.524 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.614 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.910 |    1.664 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.858 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.030 | 0.100 |   1.205 |    1.959 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.492 | 0.317 |   1.522 |    2.275 | 
     | U525                            | S ^ -> Y ^       | MUX2X1  | 0.087 | 0.136 |   1.658 |    2.411 | 
     | U526                            | A ^ -> Y v       | INVX1   | 0.030 | 0.053 |   1.711 |    2.464 | 
     | \wchaddr_fifo/depth_left_reg[2] | D v              | DFFSR   | 0.030 | 0.000 |   1.711 |    2.464 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.753 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.709 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.635 | 
     | \wchaddr_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.084 | 0.007 |   0.125 |   -0.628 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.130
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.701
= Slack Time                    0.760
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.410 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.530 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.621 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.911 |    1.671 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.865 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.030 | 0.100 |   1.205 |    1.965 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.492 | 0.317 |   1.522 |    2.282 | 
     | U523                            | S ^ -> Y ^       | MUX2X1  | 0.082 | 0.133 |   1.655 |    2.415 | 
     | U524                            | A ^ -> Y v       | INVX1   | 0.022 | 0.046 |   1.701 |    2.461 | 
     | \wchaddr_fifo/depth_left_reg[3] | D v              | DFFSR   | 0.022 | 0.000 |   1.701 |    2.461 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.760 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.716 | 
     | FECTS_clks_clk___L2_I7          | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.636 | 
     | \wchaddr_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.094 | 0.006 |   0.130 |   -0.630 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.133
- Setup                         0.126
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.458
- Arrival Time                  1.691
= Slack Time                    0.767
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.417 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.537 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.628 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.910 |    1.678 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.872 | 
     | \intadd_1/U5                    | C ^ -> YC ^      | FAX1    | 0.072 | 0.129 |   1.234 |    2.001 | 
     | \intadd_1/U4                    | C ^ -> YC ^      | FAX1    | 0.082 | 0.099 |   1.333 |    2.100 | 
     | \intadd_1/U3                    | C ^ -> YC ^      | FAX1    | 0.116 | 0.123 |   1.456 |    2.223 | 
     | \intadd_1/U2                    | C ^ -> YC ^      | FAX1    | 0.051 | 0.083 |   1.539 |    2.306 | 
     | U532                            | A ^ -> Y ^       | XOR2X1  | 0.064 | 0.053 |   1.592 |    2.360 | 
     | U533                            | A ^ -> Y ^       | XNOR2X1 | 0.051 | 0.051 |   1.644 |    2.411 | 
     | U534                            | A ^ -> Y v       | MUX2X1  | 0.098 | 0.046 |   1.690 |    2.457 | 
     | \wchaddr_fifo/depth_left_reg[5] | D v              | DFFSR   | 0.098 | 0.000 |   1.691 |    2.458 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.767 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.723 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.096 | 0.084 |   0.128 |   -0.640 | 
     | \wchaddr_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.096 | 0.006 |   0.133 |   -0.634 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.124
- Setup                         0.109
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.698
= Slack Time                    0.768
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.418 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.538 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.629 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.911 |    1.678 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.872 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.030 | 0.100 |   1.205 |    1.973 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.492 | 0.317 |   1.522 |    2.290 | 
     | U528                            | S ^ -> Y ^       | MUX2X1  | 0.087 | 0.136 |   1.658 |    2.426 | 
     | U529                            | A ^ -> Y v       | INVX1   | 0.011 | 0.040 |   1.698 |    2.465 | 
     | \wchaddr_fifo/depth_left_reg[1] | D v              | DFFSR   | 0.011 | 0.000 |   1.698 |    2.465 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.768 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.724 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.649 | 
     | \wchaddr_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.084 | 0.006 |   0.124 |   -0.643 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.135
- Setup                         0.126
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.460
- Arrival Time                  1.673
= Slack Time                    0.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.437 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.557 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.648 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.910 |    1.697 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.892 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.030 | 0.100 |   1.205 |    1.992 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.492 | 0.317 |   1.522 |    2.309 | 
     | U531                            | A ^ -> Y v       | OAI21X1 | 0.098 | 0.151 |   1.673 |    2.459 | 
     | \wchaddr_fifo/depth_left_reg[4] | D v              | DFFSR   | 0.098 | 0.000 |   1.673 |    2.460 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.787 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.743 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.096 | 0.084 |   0.128 |   -0.659 | 
     | \wchaddr_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.096 | 0.008 |   0.135 |   -0.652 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.125
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.457
- Arrival Time                  1.664
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.443 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.563 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.654 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.911 |    1.703 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.897 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.030 | 0.100 |   1.205 |    1.998 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.492 | 0.317 |   1.522 |    2.315 | 
     | U527                            | A ^ -> Y v       | XOR2X1  | 0.098 | 0.142 |   1.664 |    2.457 | 
     | \wchaddr_fifo/depth_left_reg[0] | D v              | DFFSR   | 0.098 | 0.000 |   1.664 |    2.457 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.793 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.748 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.674 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.084 | 0.007 |   0.125 |   -0.668 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \burst_addr_d_reg[6] /CLK 
Endpoint:   \burst_addr_d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.134
- Setup                         0.094
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.490
- Arrival Time                  1.666
= Slack Time                    0.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                  |         |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                             | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.503 | 
     | U518                        | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.597 | 
     | U304                        | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.658 | 
     | U302                        | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.773 | 
     | U258                        | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.036 | 
     | U626                        | C ^ -> Y v       | OAI21X1 | 0.221 | 0.196 |   1.408 |    2.232 | 
     | U627                        | C v -> Y ^       | AOI21X1 | 0.187 | 0.171 |   1.578 |    2.402 | 
     | FE_OFCC72_burst_addr_nxt_6_ | A ^ -> Y ^       | BUFX4   | 0.035 | 0.026 |   1.605 |    2.429 | 
     | U321                        | A ^ -> Y ^       | BUFX2   | 0.047 | 0.061 |   1.665 |    2.490 | 
     | \burst_addr_d_reg[6]        | D ^              | DFFSR   | 0.047 | 0.001 |   1.666 |    2.490 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.824 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.780 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4 | 0.096 | 0.084 |   0.128 |   -0.696 | 
     | \burst_addr_d_reg[6]   | CLK ^        | DFFSR | 0.096 | 0.007 |   0.134 |   -0.690 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \burst_addr_d_reg[18] /CLK 
Endpoint:   \burst_addr_d_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.131
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.632
= Slack Time                    0.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.508 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.773 |    1.602 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.663 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.778 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.041 | 
     | U640                  | C ^ -> Y v       | OAI21X1 | 0.229 | 0.293 |   1.505 |    2.334 | 
     | U351                  | B v -> Y v       | OR2X2   | 0.060 | 0.096 |   1.602 |    2.431 | 
     | U350                  | A v -> Y ^       | INVX1   | 0.478 | 0.030 |   1.632 |    2.461 | 
     | \burst_addr_d_reg[18] | D ^              | DFFSR   | 0.478 | 0.000 |   1.632 |    2.461 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.829 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.785 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.705 | 
     | \burst_addr_d_reg[18]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.131 |   -0.698 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \burst_addr_d_reg[5] /CLK 
Endpoint:   \burst_addr_d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.137
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.493
- Arrival Time                  1.663
= Slack Time                    0.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                  |         |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                             | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.509 | 
     | U518                        | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.602 | 
     | U304                        | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.664 | 
     | U302                        | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.779 | 
     | U258                        | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.042 | 
     | U416                        | A ^ -> Y ^       | AND2X2  | 0.216 | 0.087 |   1.299 |    2.129 | 
     | U415                        | A ^ -> Y v       | INVX1   | 0.114 | 0.149 |   1.448 |    2.278 | 
     | U625                        | C v -> Y ^       | AOI22X1 | 0.114 | 0.110 |   1.557 |    2.387 | 
     | FE_OFCC73_burst_addr_nxt_5_ | A ^ -> Y ^       | BUFX2   | 0.032 | 0.051 |   1.608 |    2.438 | 
     | U319                        | A ^ -> Y ^       | BUFX2   | 0.039 | 0.055 |   1.663 |    2.493 | 
     | \burst_addr_d_reg[5]        | D ^              | DFFSR   | 0.039 | 0.001 |   1.663 |    2.493 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.830 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.786 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4 | 0.100 | 0.089 |   0.133 |   -0.697 | 
     | \burst_addr_d_reg[5]   | CLK ^        | DFFSR | 0.100 | 0.004 |   0.137 |   -0.694 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \burst_addr_d_reg[15] /CLK 
Endpoint:   \burst_addr_d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.137
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.491
- Arrival Time                  1.657
= Slack Time                    0.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.513 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.606 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.668 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.783 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.046 | 
     | U637                  | C ^ -> Y v       | OAI21X1 | 0.230 | 0.292 |   1.504 |    2.338 | 
     | U345                  | B v -> Y v       | OR2X2   | 0.052 | 0.087 |   1.591 |    2.425 | 
     | U344                  | A v -> Y ^       | INVX1   | 0.060 | 0.066 |   1.656 |    2.490 | 
     | \burst_addr_d_reg[15] | D ^              | DFFSR   | 0.060 | 0.001 |   1.657 |    2.491 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.834 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.790 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -0.705 | 
     | \burst_addr_d_reg[15]  | CLK ^        | DFFSR | 0.101 | 0.008 |   0.137 |   -0.697 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \burst_addr_d_reg[19] /CLK 
Endpoint:   \burst_addr_d_reg[19] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.131
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.627
= Slack Time                    0.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.513 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.773 |    1.607 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.668 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.783 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.046 | 
     | U641                  | C ^ -> Y v       | OAI21X1 | 0.230 | 0.294 |   1.506 |    2.340 | 
     | U353                  | B v -> Y v       | OR2X2   | 0.060 | 0.096 |   1.602 |    2.437 | 
     | U352                  | A v -> Y ^       | INVX1   | 0.478 | 0.024 |   1.627 |    2.461 | 
     | \burst_addr_d_reg[19] | D ^              | DFFSR   | 0.478 | 0.000 |   1.627 |    2.461 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.834 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.790 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.710 | 
     | \burst_addr_d_reg[19]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.131 |   -0.703 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \burst_addr_d_reg[22] /CLK 
Endpoint:   \burst_addr_d_reg[22] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.131
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.621
= Slack Time                    0.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.519 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.612 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.674 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.789 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.052 | 
     | U644                  | C ^ -> Y v       | OAI21X1 | 0.229 | 0.294 |   1.506 |    2.346 | 
     | U359                  | B v -> Y v       | OR2X2   | 0.057 | 0.093 |   1.599 |    2.439 | 
     | U358                  | A v -> Y ^       | INVX1   | 0.478 | 0.022 |   1.621 |    2.461 | 
     | \burst_addr_d_reg[22] | D ^              | DFFSR   | 0.478 | 0.000 |   1.621 |    2.461 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.840 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.796 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.716 | 
     | \burst_addr_d_reg[22]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.131 |   -0.708 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \burst_addr_d_reg[24] /CLK 
Endpoint:   \burst_addr_d_reg[24] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.131
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.615
= Slack Time                    0.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.525 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.618 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.680 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.795 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.058 | 
     | U646                  | C ^ -> Y v       | OAI21X1 | 0.234 | 0.299 |   1.511 |    2.357 | 
     | U363                  | B v -> Y v       | OR2X2   | 0.051 | 0.084 |   1.595 |    2.441 | 
     | U362                  | A v -> Y ^       | INVX1   | 0.478 | 0.020 |   1.615 |    2.461 | 
     | \burst_addr_d_reg[24] | D ^              | DFFSR   | 0.478 | 0.000 |   1.615 |    2.461 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.846 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.802 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.722 | 
     | \burst_addr_d_reg[24]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.131 |   -0.715 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \burst_addr_d_reg[12] /CLK 
Endpoint:   \burst_addr_d_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.136
- Setup                         0.127
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.459
- Arrival Time                  1.612
= Slack Time                    0.847
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.497 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.601 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.814 |    1.660 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.958 |    1.804 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.977 | 
     | U634                  | C v -> Y ^       | OAI21X1 | 0.170 | 0.351 |   1.481 |    2.328 | 
     | U339                  | B ^ -> Y ^       | OR2X2   | 0.061 | 0.087 |   1.569 |    2.415 | 
     | U338                  | A ^ -> Y v       | INVX1   | 0.027 | 0.044 |   1.612 |    2.459 | 
     | \burst_addr_d_reg[12] | D v              | DFFSR   | 0.027 | 0.000 |   1.612 |    2.459 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.847 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.802 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -0.718 | 
     | \burst_addr_d_reg[12]  | CLK ^        | DFFSR | 0.101 | 0.007 |   0.136 |   -0.711 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \burst_addr_d_reg[11] /CLK 
Endpoint:   \burst_addr_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.136
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.618
= Slack Time                    0.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.527 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.773 |    1.620 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.682 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.797 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.060 | 
     | U633                  | C ^ -> Y v       | OAI21X1 | 0.230 | 0.292 |   1.504 |    2.352 | 
     | U337                  | B v -> Y v       | OR2X2   | 0.054 | 0.088 |   1.592 |    2.440 | 
     | U336                  | A v -> Y ^       | INVX1   | 0.478 | 0.026 |   1.618 |    2.465 | 
     | \burst_addr_d_reg[11] | D ^              | DFFSR   | 0.478 | 0.000 |   1.618 |    2.465 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.848 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.803 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -0.719 | 
     | \burst_addr_d_reg[11]  | CLK ^        | DFFSR | 0.101 | 0.007 |   0.136 |   -0.712 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \burst_addr_d_reg[20] /CLK 
Endpoint:   \burst_addr_d_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.131
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.462
- Arrival Time                  1.614
= Slack Time                    0.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.498 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.602 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.662 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.806 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.978 | 
     | U642                  | C v -> Y ^       | OAI21X1 | 0.170 | 0.353 |   1.483 |    2.331 | 
     | U355                  | B ^ -> Y ^       | OR2X2   | 0.065 | 0.090 |   1.574 |    2.422 | 
     | U354                  | A ^ -> Y v       | INVX1   | 0.021 | 0.040 |   1.614 |    2.462 | 
     | \burst_addr_d_reg[20] | D v              | DFFSR   | 0.021 | 0.000 |   1.614 |    2.462 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.848 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.804 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.724 | 
     | \burst_addr_d_reg[20]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.131 |   -0.717 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \burst_addr_d_reg[29] /CLK 
Endpoint:   \burst_addr_d_reg[29] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.136
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.490
- Arrival Time                  1.640
= Slack Time                    0.850
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.529 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.623 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.684 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.799 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.062 | 
     | U651                  | C ^ -> Y v       | OAI21X1 | 0.232 | 0.276 |   1.488 |    2.338 | 
     | U373                  | B v -> Y v       | OR2X2   | 0.051 | 0.084 |   1.572 |    2.422 | 
     | U372                  | A v -> Y ^       | INVX1   | 0.063 | 0.067 |   1.639 |    2.489 | 
     | \burst_addr_d_reg[29] | D ^              | DFFSR   | 0.063 | 0.001 |   1.640 |    2.490 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.850 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.806 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -0.721 | 
     | \burst_addr_d_reg[29]  | CLK ^        | DFFSR | 0.101 | 0.007 |   0.136 |   -0.714 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \burst_addr_d_reg[14] /CLK 
Endpoint:   \burst_addr_d_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.139
- Setup                         0.128
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.462
- Arrival Time                  1.611
= Slack Time                    0.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.501 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.605 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.664 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.809 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.981 | 
     | U636                  | C v -> Y ^       | OAI21X1 | 0.161 | 0.344 |   1.474 |    2.325 | 
     | U343                  | B ^ -> Y ^       | OR2X2   | 0.076 | 0.099 |   1.572 |    2.423 | 
     | U342                  | A ^ -> Y v       | INVX1   | 0.012 | 0.038 |   1.611 |    2.462 | 
     | \burst_addr_d_reg[14] | D v              | DFFSR   | 0.012 | 0.000 |   1.611 |    2.462 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.851 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.807 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -0.718 | 
     | \burst_addr_d_reg[14]  | CLK ^        | DFFSR | 0.102 | 0.007 |   0.139 |   -0.712 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \burst_addr_d_reg[28] /CLK 
Endpoint:   \burst_addr_d_reg[28] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.136
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.612
= Slack Time                    0.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.532 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.773 |    1.625 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.687 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.802 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.065 | 
     | U650                  | C ^ -> Y v       | OAI21X1 | 0.228 | 0.287 |   1.499 |    2.352 | 
     | U371                  | B v -> Y v       | OR2X2   | 0.056 | 0.092 |   1.591 |    2.444 | 
     | U370                  | A v -> Y ^       | INVX1   | 0.478 | 0.021 |   1.612 |    2.465 | 
     | \burst_addr_d_reg[28] | D ^              | DFFSR   | 0.478 | 0.000 |   1.612 |    2.465 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.853 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.809 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -0.724 | 
     | \burst_addr_d_reg[28]  | CLK ^        | DFFSR | 0.101 | 0.007 |   0.136 |   -0.717 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \burst_addr_d_reg[17] /CLK 
Endpoint:   \burst_addr_d_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.136
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.610
= Slack Time                    0.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.534 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.628 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.689 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.804 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.067 | 
     | U639                  | C ^ -> Y v       | OAI21X1 | 0.232 | 0.296 |   1.508 |    2.363 | 
     | U349                  | B v -> Y v       | OR2X2   | 0.046 | 0.078 |   1.586 |    2.441 | 
     | U348                  | A v -> Y ^       | INVX1   | 0.478 | 0.024 |   1.609 |    2.465 | 
     | \burst_addr_d_reg[17] | D ^              | DFFSR   | 0.478 | 0.000 |   1.610 |    2.465 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.855 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.811 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -0.727 | 
     | \burst_addr_d_reg[17]  | CLK ^        | DFFSR | 0.101 | 0.007 |   0.136 |   -0.720 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \burst_addr_d_reg[16] /CLK 
Endpoint:   \burst_addr_d_reg[16] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.131
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.462
- Arrival Time                  1.606
= Slack Time                    0.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.506 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.610 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.814 |    1.670 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.958 |    1.814 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.986 | 
     | U638                  | C v -> Y ^       | OAI21X1 | 0.159 | 0.344 |   1.474 |    2.330 | 
     | U347                  | B ^ -> Y ^       | OR2X2   | 0.064 | 0.090 |   1.564 |    2.420 | 
     | U346                  | A ^ -> Y v       | INVX1   | 0.022 | 0.041 |   1.606 |    2.462 | 
     | \burst_addr_d_reg[16] | D v              | DFFSR   | 0.022 | 0.000 |   1.606 |    2.462 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.856 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.812 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.732 | 
     | \burst_addr_d_reg[16]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.131 |   -0.725 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \burst_addr_d_reg[27] /CLK 
Endpoint:   \burst_addr_d_reg[27] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.133
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.604
= Slack Time                    0.859
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.538 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.632 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.693 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.808 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.071 | 
     | U649                  | C ^ -> Y v       | OAI21X1 | 0.229 | 0.285 |   1.497 |    2.356 | 
     | U369                  | B v -> Y v       | OR2X2   | 0.052 | 0.087 |   1.583 |    2.442 | 
     | U368                  | A v -> Y ^       | INVX1   | 0.478 | 0.021 |   1.604 |    2.463 | 
     | \burst_addr_d_reg[27] | D ^              | DFFSR   | 0.478 | 0.000 |   1.604 |    2.463 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.859 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.815 | 
     | FECTS_clks_clk___L2_I5 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.735 | 
     | \burst_addr_d_reg[27]  | CLK ^        | DFFSR | 0.094 | 0.009 |   0.133 |   -0.726 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \burst_addr_d_reg[23] /CLK 
Endpoint:   \burst_addr_d_reg[23] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.132
- Setup                         0.090
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.491
- Arrival Time                  1.624
= Slack Time                    0.867
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.546 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.639 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.701 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.816 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.079 | 
     | U645                  | C ^ -> Y v       | OAI21X1 | 0.228 | 0.293 |   1.505 |    2.372 | 
     | U361                  | B v -> Y v       | OR2X2   | 0.046 | 0.079 |   1.584 |    2.451 | 
     | U360                  | A v -> Y ^       | INVX1   | 0.023 | 0.040 |   1.624 |    2.491 | 
     | \burst_addr_d_reg[23] | D ^              | DFFSR   | 0.023 | 0.000 |   1.624 |    2.491 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.867 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.823 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.743 | 
     | \burst_addr_d_reg[23]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.132 |   -0.735 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \burst_addr_d_reg[13] /CLK 
Endpoint:   \burst_addr_d_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.135
- Setup                         0.126
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.459
- Arrival Time                  1.587
= Slack Time                    0.872
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.522 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.626 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.686 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.830 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    2.002 | 
     | U635                  | C v -> Y ^       | OAI21X1 | 0.154 | 0.339 |   1.469 |    2.342 | 
     | U341                  | B ^ -> Y ^       | OR2X2   | 0.055 | 0.082 |   1.551 |    2.424 | 
     | U340                  | A ^ -> Y v       | INVX1   | 0.018 | 0.035 |   1.587 |    2.459 | 
     | \burst_addr_d_reg[13] | D v              | DFFSR   | 0.018 | 0.000 |   1.587 |    2.459 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.872 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.828 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -0.743 | 
     | \burst_addr_d_reg[13]  | CLK ^        | DFFSR | 0.101 | 0.007 |   0.135 |   -0.737 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \burst_addr_d_reg[21] /CLK 
Endpoint:   \burst_addr_d_reg[21] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.137
- Setup                         0.126
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.588
= Slack Time                    0.873
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.523 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.627 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.686 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.830 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    2.003 | 
     | U643                  | C v -> Y ^       | OAI21X1 | 0.159 | 0.345 |   1.475 |    2.348 | 
     | U357                  | B ^ -> Y ^       | OR2X2   | 0.049 | 0.077 |   1.553 |    2.425 | 
     | U356                  | A ^ -> Y v       | INVX1   | 0.021 | 0.035 |   1.588 |    2.460 | 
     | \burst_addr_d_reg[21] | D v              | DFFSR   | 0.021 | 0.000 |   1.588 |    2.461 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.873 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.828 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -0.744 | 
     | \burst_addr_d_reg[21]  | CLK ^        | DFFSR | 0.101 | 0.008 |   0.137 |   -0.736 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \burst_addr_d_reg[10] /CLK 
Endpoint:   \burst_addr_d_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.139
- Setup                         0.128
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.576
= Slack Time                    0.886
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.536 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.640 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.699 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.843 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    2.016 | 
     | U632                  | C v -> Y ^       | OAI21X1 | 0.154 | 0.339 |   1.470 |    2.355 | 
     | U335                  | B ^ -> Y ^       | OR2X2   | 0.040 | 0.071 |   1.540 |    2.426 | 
     | U334                  | A ^ -> Y v       | INVX1   | 0.026 | 0.035 |   1.576 |    2.461 | 
     | \burst_addr_d_reg[10] | D v              | DFFSR   | 0.026 | 0.000 |   1.576 |    2.461 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.886 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.841 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -0.753 | 
     | \burst_addr_d_reg[10]  | CLK ^        | DFFSR | 0.102 | 0.007 |   0.140 |   -0.746 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \burst_addr_d_reg[31] /CLK 
Endpoint:   \burst_addr_d_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.139
- Setup                         0.090
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.498
- Arrival Time                  1.600
= Slack Time                    0.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Instance           |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                  |         |       |       |  Time   |   Time   | 
     |------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                              | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.577 | 
     | U518                         | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.773 |    1.670 | 
     | U304                         | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.732 | 
     | U302                         | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.847 | 
     | U258                         | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.110 | 
     | U653                         | C ^ -> Y v       | OAI21X1 | 0.221 | 0.231 |   1.443 |    2.341 | 
     | U654                         | C v -> Y ^       | AOI21X1 | 0.042 | 0.084 |   1.527 |    2.425 | 
     | FE_OFCC71_burst_addr_nxt_31_ | A ^ -> Y ^       | BUFX2   | 0.012 | 0.036 |   1.563 |    2.461 | 
     | U323                         | A ^ -> Y ^       | BUFX2   | 0.013 | 0.037 |   1.600 |    2.498 | 
     | \burst_addr_d_reg[31]        | D ^              | DFFSR   | 0.013 | 0.000 |   1.600 |    2.498 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.898 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.854 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -0.765 | 
     | \burst_addr_d_reg[31]  | CLK ^        | DFFSR | 0.102 | 0.006 |   0.139 |   -0.759 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \burst_addr_d_reg[8] /CLK 
Endpoint:   \burst_addr_d_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.135
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.540
= Slack Time                    0.925
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                  |         |       |       |  Time   |   Time   | 
     |----------------------+------------------+---------+-------+-------+---------+----------| 
     |                      | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.604 | 
     | U518                 | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.697 | 
     | U304                 | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.759 | 
     | U302                 | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.874 | 
     | U258                 | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.137 | 
     | U630                 | C ^ -> Y v       | OAI21X1 | 0.222 | 0.235 |   1.447 |    2.372 | 
     | U331                 | B v -> Y v       | OR2X2   | 0.041 | 0.075 |   1.522 |    2.447 | 
     | U330                 | A v -> Y ^       | INVX1   | 0.478 | 0.017 |   1.539 |    2.464 | 
     | \burst_addr_d_reg[8] | D ^              | DFFSR   | 0.478 | 0.000 |   1.540 |    2.465 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.925 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.881 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -0.792 | 
     | \burst_addr_d_reg[8]   | CLK ^        | DFFSR | 0.102 | 0.002 |   0.135 |   -0.790 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \burst_addr_d_reg[30] /CLK 
Endpoint:   \burst_addr_d_reg[30] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.139
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.496
- Arrival Time                  1.571
= Slack Time                    0.925
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.604 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.773 |    1.698 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.759 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.874 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.137 | 
     | U652                  | C ^ -> Y v       | OAI21X1 | 0.229 | 0.235 |   1.447 |    2.372 | 
     | U375                  | B v -> Y v       | OR2X2   | 0.043 | 0.076 |   1.523 |    2.448 | 
     | U374                  | A v -> Y ^       | INVX1   | 0.036 | 0.048 |   1.570 |    2.495 | 
     | \burst_addr_d_reg[30] | D ^              | DFFSR   | 0.036 | 0.000 |   1.571 |    2.496 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.925 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.881 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -0.792 | 
     | \burst_addr_d_reg[30]  | CLK ^        | DFFSR | 0.102 | 0.006 |   0.139 |   -0.786 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \burst_addr_d_reg[9] /CLK 
Endpoint:   \burst_addr_d_reg[9] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.139
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.469
- Arrival Time                  1.533
= Slack Time                    0.936
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                  |         |       |       |  Time   |   Time   | 
     |----------------------+------------------+---------+-------+-------+---------+----------| 
     |                      | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.615 | 
     | U518                 | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.708 | 
     | U304                 | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.770 | 
     | U302                 | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.885 | 
     | U258                 | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.148 | 
     | U631                 | C ^ -> Y v       | OAI21X1 | 0.220 | 0.234 |   1.446 |    2.382 | 
     | U333                 | B v -> Y v       | OR2X2   | 0.038 | 0.072 |   1.518 |    2.454 | 
     | U332                 | A v -> Y ^       | INVX1   | 0.478 | 0.015 |   1.533 |    2.468 | 
     | \burst_addr_d_reg[9] | D ^              | DFFSR   | 0.478 | 0.000 |   1.533 |    2.469 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.936 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.892 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -0.803 | 
     | \burst_addr_d_reg[9]   | CLK ^        | DFFSR | 0.102 | 0.007 |   0.139 |   -0.796 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \burst_addr_d_reg[26] /CLK 
Endpoint:   \burst_addr_d_reg[26] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.138
- Setup                         0.089
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.499
- Arrival Time                  1.549
= Slack Time                    0.950
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.629 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.773 |    1.722 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.784 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.899 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.162 | 
     | U648                  | C ^ -> Y v       | OAI21X1 | 0.224 | 0.236 |   1.448 |    2.398 | 
     | U367                  | B v -> Y v       | OR2X2   | 0.041 | 0.075 |   1.523 |    2.473 | 
     | U366                  | A v -> Y ^       | INVX1   | 0.004 | 0.026 |   1.549 |    2.499 | 
     | \burst_addr_d_reg[26] | D ^              | DFFSR   | 0.004 | 0.000 |   1.549 |    2.499 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.950 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.906 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -0.817 | 
     | \burst_addr_d_reg[26]  | CLK ^        | DFFSR | 0.102 | 0.005 |   0.138 |   -0.811 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \burst_addr_d_reg[25] /CLK 
Endpoint:   \burst_addr_d_reg[25] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.139
- Setup                         0.089
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.500
- Arrival Time                  1.540
= Slack Time                    0.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.638 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.732 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.794 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.908 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.171 | 
     | U647                  | C ^ -> Y v       | OAI21X1 | 0.220 | 0.232 |   1.444 |    2.404 | 
     | U365                  | B v -> Y v       | OR2X2   | 0.037 | 0.072 |   1.516 |    2.475 | 
     | U364                  | A v -> Y ^       | INVX1   | 0.002 | 0.024 |   1.540 |    2.499 | 
     | \burst_addr_d_reg[25] | D ^              | DFFSR   | 0.002 | 0.000 |   1.540 |    2.500 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.959 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.915 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -0.827 | 
     | \burst_addr_d_reg[25]  | CLK ^        | DFFSR | 0.102 | 0.006 |   0.139 |   -0.821 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \w_dch_cur_state_reg[0] /CLK 
Endpoint:   \w_dch_cur_state_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.138
- Setup                         0.101
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.488
- Arrival Time                  1.476
= Slack Time                    1.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                  |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------+---------+-------+-------+---------+----------| 
     |                         | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.691 | 
     | U518                    | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.773 |    1.785 | 
     | U304                    | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.846 | 
     | U302                    | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.961 | 
     | U258                    | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.224 | 
     | U665                    | A ^ -> Y v       | OAI21X1 | 0.143 | 0.159 |   1.371 |    2.383 | 
     | U666                    | C v -> Y ^       | OAI21X1 | 0.098 | 0.104 |   1.475 |    2.487 | 
     | \w_dch_cur_state_reg[0] | D ^              | DFFSR   | 0.098 | 0.001 |   1.476 |    2.488 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |              |       |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.012 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.968 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4 | 0.100 | 0.089 |   0.133 |   -0.879 | 
     | \w_dch_cur_state_reg[0] | CLK ^        | DFFSR | 0.100 | 0.005 |   0.138 |   -0.874 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.133
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.419
= Slack Time                    1.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                  |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.722 | 
     | U511                      | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.869 | 
     | U558                      | B ^ -> Y v       | AOI21X1 | 0.062 | 0.083 |   0.909 |    1.952 | 
     | FE_OFCC76_n516            | A v -> Y v       | BUFX2   | 0.016 | 0.046 |   0.955 |    1.998 | 
     | U426                      | A v -> Y v       | BUFX2   | 0.018 | 0.045 |   1.000 |    2.043 | 
     | U419                      | B v -> Y v       | AND2X2  | 0.015 | 0.040 |   1.040 |    2.083 | 
     | U418                      | A v -> Y ^       | INVX1   | 0.004 | 0.020 |   1.060 |    2.103 | 
     | U261                      | B ^ -> Y ^       | OR2X2   | 0.016 | 0.048 |   1.108 |    2.151 | 
     | U432                      | A ^ -> Y v       | INVX1   | 0.140 | 0.106 |   1.213 |    2.257 | 
     | U262                      | B v -> Y v       | AND2X2  | 0.049 | 0.094 |   1.307 |    2.350 | 
     | U398                      | A v -> Y v       | AND2X2  | 0.014 | 0.046 |   1.354 |    2.397 | 
     | U397                      | A v -> Y ^       | INVX1   | 0.013 | 0.026 |   1.379 |    2.422 | 
     | U676                      | S ^ -> Y v       | MUX2X1  | 0.026 | 0.040 |   1.419 |    2.463 | 
     | \wchrsp_fifo/r_ptr_reg[4] | D v              | DFFSR   | 0.026 | 0.000 |   1.419 |    2.463 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.043 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.999 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.919 | 
     | \wchrsp_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.094 | 0.009 |   0.133 |   -0.910 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.135
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.392
= Slack Time                    1.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                  |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.724 | 
     | U511                      | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.844 | 
     | U558                      | B v -> Y ^       | AOI21X1 | 0.054 | 0.094 |   0.864 |    1.938 | 
     | FE_OFCC76_n516            | A ^ -> Y ^       | BUFX2   | 0.018 | 0.041 |   0.905 |    1.979 | 
     | U426                      | A ^ -> Y ^       | BUFX2   | 0.032 | 0.050 |   0.955 |    2.029 | 
     | U419                      | B ^ -> Y ^       | AND2X2  | 0.021 | 0.034 |   0.989 |    2.063 | 
     | U418                      | A ^ -> Y v       | INVX1   | 0.027 | 0.030 |   1.019 |    2.093 | 
     | U261                      | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   1.072 |    2.146 | 
     | U432                      | A v -> Y ^       | INVX1   | 0.196 | 0.141 |   1.213 |    2.287 | 
     | U671                      | C ^ -> Y v       | AOI21X1 | 0.054 | 0.097 |   1.310 |    2.384 | 
     | FE_OFCC77_n165            | A v -> Y v       | BUFX2   | 0.013 | 0.044 |   1.354 |    2.428 | 
     | U324                      | A v -> Y v       | BUFX2   | 0.007 | 0.037 |   1.391 |    2.465 | 
     | \wchrsp_fifo/r_ptr_reg[1] | D v              | DFFSR   | 0.007 | 0.000 |   1.392 |    2.465 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.074 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.030 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.095 | 0.089 |   0.133 |   -0.941 | 
     | \wchrsp_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.095 | 0.002 |   0.136 |   -0.938 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.133
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.384
= Slack Time                    1.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                  |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.729 | 
     | U511                      | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.849 | 
     | U558                      | B v -> Y ^       | AOI21X1 | 0.054 | 0.094 |   0.864 |    1.943 | 
     | FE_OFCC76_n516            | A ^ -> Y ^       | BUFX2   | 0.018 | 0.041 |   0.905 |    1.984 | 
     | U426                      | A ^ -> Y ^       | BUFX2   | 0.032 | 0.050 |   0.955 |    2.034 | 
     | U419                      | B ^ -> Y ^       | AND2X2  | 0.021 | 0.034 |   0.989 |    2.068 | 
     | U418                      | A ^ -> Y v       | INVX1   | 0.027 | 0.030 |   1.019 |    2.098 | 
     | U261                      | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   1.072 |    2.151 | 
     | U432                      | A v -> Y ^       | INVX1   | 0.196 | 0.141 |   1.213 |    2.292 | 
     | U262                      | B ^ -> Y ^       | AND2X2  | 0.052 | 0.067 |   1.280 |    2.359 | 
     | U474                      | A ^ -> Y v       | INVX1   | 0.024 | 0.038 |   1.318 |    2.397 | 
     | U672                      | C v -> Y ^       | OAI21X1 | 0.048 | 0.030 |   1.348 |    2.427 | 
     | U673                      | A ^ -> Y v       | INVX1   | 0.024 | 0.036 |   1.384 |    2.463 | 
     | \wchrsp_fifo/r_ptr_reg[2] | D v              | DFFSR   | 0.024 | 0.000 |   1.384 |    2.463 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.079 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.035 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.955 | 
     | \wchrsp_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.094 | 0.009 |   0.133 |   -0.946 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.133
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.368
= Slack Time                    1.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                  |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.774 | 
     | U511                      | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.920 | 
     | U558                      | B ^ -> Y v       | AOI21X1 | 0.062 | 0.083 |   0.909 |    2.003 | 
     | FE_OFCC76_n516            | A v -> Y v       | BUFX2   | 0.016 | 0.046 |   0.955 |    2.050 | 
     | U426                      | A v -> Y v       | BUFX2   | 0.018 | 0.045 |   1.000 |    2.095 | 
     | U419                      | B v -> Y v       | AND2X2  | 0.015 | 0.040 |   1.040 |    2.135 | 
     | U418                      | A v -> Y ^       | INVX1   | 0.004 | 0.020 |   1.060 |    2.155 | 
     | U261                      | B ^ -> Y ^       | OR2X2   | 0.016 | 0.048 |   1.108 |    2.202 | 
     | U432                      | A ^ -> Y v       | INVX1   | 0.140 | 0.106 |   1.213 |    2.308 | 
     | U262                      | B v -> Y v       | AND2X2  | 0.049 | 0.094 |   1.307 |    2.402 | 
     | U474                      | A v -> Y ^       | INVX1   | 0.009 | 0.032 |   1.339 |    2.434 | 
     | U674                      | B ^ -> Y v       | MUX2X1  | 0.029 | 0.029 |   1.368 |    2.462 | 
     | \wchrsp_fifo/r_ptr_reg[3] | D v              | DFFSR   | 0.029 | 0.000 |   1.368 |    2.463 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.050 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.970 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.094 | 0.009 |   0.133 |   -0.961 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.136
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.366
= Slack Time                    1.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                  |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.778 | 
     | U511                       | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.925 | 
     | U266                       | B ^ -> Y ^       | AND2X2  | 0.034 | 0.054 |   0.880 |    1.979 | 
     | U430                       | A ^ -> Y v       | INVX1   | 0.042 | 0.045 |   0.925 |    2.024 | 
     | U301                       | A v -> Y v       | OR2X2   | 0.026 | 0.056 |   0.981 |    2.080 | 
     | U300                       | B v -> Y v       | OR2X2   | 0.035 | 0.071 |   1.052 |    2.151 | 
     | U433                       | B v -> Y v       | OR2X2   | 0.011 | 0.053 |   1.105 |    2.204 | 
     | U434                       | A v -> Y ^       | INVX1   | 0.054 | 0.051 |   1.156 |    2.255 | 
     | U429                       | B ^ -> Y ^       | AND2X2  | 0.045 | 0.054 |   1.210 |    2.309 | 
     | U428                       | A ^ -> Y v       | INVX1   | 0.027 | 0.037 |   1.247 |    2.346 | 
     | U682                       | C v -> Y ^       | OAI21X1 | 0.102 | 0.067 |   1.314 |    2.413 | 
     | U683                       | A ^ -> Y v       | INVX1   | 0.020 | 0.051 |   1.365 |    2.465 | 
     | \wchaddr_fifo/r_ptr_reg[2] | D v              | DFFSR   | 0.020 | 0.000 |   1.366 |    2.465 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.099 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.055 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.095 | 0.089 |   0.133 |   -0.966 | 
     | \wchaddr_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.095 | 0.003 |   0.136 |   -0.964 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.136
- Setup                         0.125
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.335
= Slack Time                    1.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                  |        |       |       |  Time   |   Time   | 
     |---------------------------+------------------+--------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  v |        | 0.072 |       |   0.650 |    1.777 | 
     | U511                      | A v -> Y v       | AND2X2 | 0.160 | 0.120 |   0.770 |    1.897 | 
     | U267                      | B v -> Y v       | AND2X2 | 0.049 | 0.099 |   0.869 |    1.996 | 
     | U448                      | A v -> Y ^       | INVX1  | 0.130 | 0.109 |   0.978 |    2.105 | 
     | U554                      | C ^ -> Y v       | NOR3X1 | 0.110 | 0.113 |   1.091 |    2.218 | 
     | U410                      | B v -> Y v       | AND2X2 | 0.040 | 0.081 |   1.172 |    2.299 | 
     | U409                      | A v -> Y ^       | INVX1  | 0.478 | 0.020 |   1.192 |    2.319 | 
     | U667                      | B ^ -> Y v       | MUX2X1 | 0.100 | 0.142 |   1.334 |    2.461 | 
     | \wchrsp_fifo/w_ptr_reg[3] | D v              | DFFSR  | 0.100 | 0.000 |   1.335 |    2.461 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.127 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.082 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.095 | 0.089 |   0.133 |   -0.994 | 
     | \wchrsp_fifo/w_ptr_reg[3] | CLK ^        | DFFSR | 0.095 | 0.003 |   0.136 |   -0.990 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.133
- Setup                         0.125
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.459
- Arrival Time                  1.330
= Slack Time                    1.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                  |        |       |       |  Time   |   Time   | 
     |----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |        | 0.105 |       |   0.679 |    1.808 | 
     | U511                       | A ^ -> Y ^       | AND2X2 | 0.192 | 0.147 |   0.826 |    1.955 | 
     | U266                       | B ^ -> Y ^       | AND2X2 | 0.034 | 0.054 |   0.880 |    2.009 | 
     | U430                       | A ^ -> Y v       | INVX1  | 0.042 | 0.045 |   0.925 |    2.053 | 
     | U301                       | A v -> Y v       | OR2X2  | 0.026 | 0.056 |   0.981 |    2.110 | 
     | U300                       | B v -> Y v       | OR2X2  | 0.035 | 0.071 |   1.052 |    2.180 | 
     | U433                       | B v -> Y v       | OR2X2  | 0.011 | 0.053 |   1.105 |    2.234 | 
     | U434                       | A v -> Y ^       | INVX1  | 0.054 | 0.051 |   1.156 |    2.284 | 
     | U429                       | B ^ -> Y ^       | AND2X2 | 0.045 | 0.054 |   1.209 |    2.338 | 
     | U402                       | A ^ -> Y ^       | AND2X2 | 0.019 | 0.038 |   1.247 |    2.376 | 
     | U401                       | A ^ -> Y v       | INVX1  | 0.039 | 0.037 |   1.284 |    2.413 | 
     | U686                       | S v -> Y v       | MUX2X1 | 0.098 | 0.045 |   1.330 |    2.458 | 
     | \wchaddr_fifo/r_ptr_reg[4] | D v              | DFFSR  | 0.098 | 0.000 |   1.330 |    2.459 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.129 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.085 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -1.004 | 
     | \wchaddr_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.094 | 0.009 |   0.133 |   -0.996 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.136
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.332
= Slack Time                    1.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                  |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.811 | 
     | U511                       | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.958 | 
     | U266                       | B ^ -> Y ^       | AND2X2  | 0.034 | 0.054 |   0.880 |    2.012 | 
     | U430                       | A ^ -> Y v       | INVX1   | 0.042 | 0.045 |   0.925 |    2.057 | 
     | U301                       | A v -> Y v       | OR2X2   | 0.026 | 0.056 |   0.981 |    2.113 | 
     | U300                       | B v -> Y v       | OR2X2   | 0.035 | 0.071 |   1.052 |    2.184 | 
     | U433                       | B v -> Y v       | OR2X2   | 0.011 | 0.053 |   1.105 |    2.237 | 
     | U434                       | A v -> Y ^       | INVX1   | 0.054 | 0.051 |   1.156 |    2.287 | 
     | U681                       | C ^ -> Y v       | AOI21X1 | 0.252 | 0.029 |   1.185 |    2.316 | 
     | FE_OFCC75_n150             | A v -> Y v       | BUFX2   | 0.088 | 0.082 |   1.267 |    2.399 | 
     | U325                       | A v -> Y v       | BUFX2   | 0.035 | 0.065 |   1.332 |    2.463 | 
     | \wchaddr_fifo/r_ptr_reg[1] | D v              | DFFSR   | 0.035 | 0.001 |   1.332 |    2.464 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.132 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.088 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.095 | 0.089 |   0.133 |   -0.999 | 
     | \wchaddr_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.095 | 0.003 |   0.136 |   -0.996 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.139
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.487
- Arrival Time                  1.346
= Slack Time                    1.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                  |        |       |       |  Time   |   Time   | 
     |----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |        | 0.105 |       |   0.679 |    1.820 | 
     | U511                       | A ^ -> Y ^       | AND2X2 | 0.192 | 0.147 |   0.826 |    1.966 | 
     | U266                       | B ^ -> Y ^       | AND2X2 | 0.034 | 0.054 |   0.880 |    2.021 | 
     | U430                       | A ^ -> Y v       | INVX1  | 0.042 | 0.045 |   0.925 |    2.065 | 
     | U301                       | A v -> Y v       | OR2X2  | 0.026 | 0.056 |   0.981 |    2.122 | 
     | U300                       | B v -> Y v       | OR2X2  | 0.035 | 0.071 |   1.052 |    2.192 | 
     | U433                       | B v -> Y v       | OR2X2  | 0.011 | 0.053 |   1.105 |    2.245 | 
     | U434                       | A v -> Y ^       | INVX1  | 0.054 | 0.051 |   1.156 |    2.296 | 
     | U429                       | B ^ -> Y ^       | AND2X2 | 0.045 | 0.054 |   1.210 |    2.350 | 
     | U428                       | A ^ -> Y v       | INVX1  | 0.027 | 0.037 |   1.247 |    2.388 | 
     | U684                       | B v -> Y ^       | MUX2X1 | 0.112 | 0.099 |   1.345 |    2.486 | 
     | \wchaddr_fifo/r_ptr_reg[3] | D ^              | DFFSR  | 0.112 | 0.001 |   1.346 |    2.487 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.141 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.096 | 
     | FECTS_clks_clk___L2_I6     | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -1.008 | 
     | \wchaddr_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.102 | 0.006 |   0.139 |   -1.002 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.136
- Setup                         0.125
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.285
= Slack Time                    1.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                  |        |       |       |  Time   |   Time   | 
     |---------------------------+------------------+--------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  ^ |        | 0.105 |       |   0.679 |    1.855 | 
     | U511                      | A ^ -> Y ^       | AND2X2 | 0.192 | 0.147 |   0.826 |    2.002 | 
     | U267                      | B ^ -> Y ^       | AND2X2 | 0.034 | 0.060 |   0.886 |    2.063 | 
     | U448                      | A ^ -> Y v       | INVX1  | 0.098 | 0.082 |   0.969 |    2.145 | 
     | U554                      | C v -> Y ^       | NOR3X1 | 0.192 | 0.141 |   1.110 |    2.286 | 
     | U410                      | B ^ -> Y ^       | AND2X2 | 0.046 | 0.061 |   1.171 |    2.347 | 
     | U395                      | A ^ -> Y ^       | AND2X2 | 0.024 | 0.042 |   1.213 |    2.389 | 
     | U396                      | A ^ -> Y v       | INVX1  | 0.028 | 0.031 |   1.245 |    2.421 | 
     | U669                      | S v -> Y v       | MUX2X1 | 0.094 | 0.041 |   1.285 |    2.461 | 
     | \wchrsp_fifo/w_ptr_reg[4] | D v              | DFFSR  | 0.094 | 0.000 |   1.285 |    2.461 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.176 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.132 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.095 | 0.089 |   0.133 |   -1.043 | 
     | \wchrsp_fifo/w_ptr_reg[4] | CLK ^        | DFFSR | 0.095 | 0.003 |   0.136 |   -1.040 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.134
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.260
= Slack Time                    1.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                  |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.884 | 
     | U511                      | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    2.030 | 
     | U267                      | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    2.091 | 
     | U448                      | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    2.173 | 
     | U554                      | C v -> Y ^       | NOR3X1  | 0.192 | 0.141 |   1.110 |    2.314 | 
     | U555                      | C ^ -> Y v       | AOI21X1 | 0.030 | 0.077 |   1.186 |    2.391 | 
     | FE_OFCC74_n170            | A v -> Y v       | BUFX2   | 0.009 | 0.040 |   1.226 |    2.431 | 
     | U320                      | A v -> Y v       | BUFX2   | 0.002 | 0.033 |   1.260 |    2.464 | 
     | \wchrsp_fifo/w_ptr_reg[1] | D v              | DFFSR   | 0.002 | 0.000 |   1.260 |    2.464 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.205 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.160 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.095 | 0.089 |   0.133 |   -1.072 | 
     | \wchrsp_fifo/w_ptr_reg[1] | CLK ^        | DFFSR | 0.095 | 0.001 |   0.134 |   -1.070 | 
     +---------------------------------------------------------------------------------------+ 

