GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\Works\GOWIN FPGA Project\led_testing\src\counter.v'
Undeclared symbol 'count', assumed default net type 'wire'("E:\Works\GOWIN FPGA Project\led_testing\src\counter.v":10)
Undeclared symbol 'reset', assumed default net type 'wire'("E:\Works\GOWIN FPGA Project\led_testing\src\counter.v":11)
Compiling module 'counter'("E:\Works\GOWIN FPGA Project\led_testing\src\counter.v":1)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("E:\Works\GOWIN FPGA Project\led_testing\src\counter.v":16)
NOTE  (EX0101) : Current top module is "counter"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\Works\GOWIN FPGA Project\led_testing\impl\gwsynthesis\led_testing.vg" completed
[100%] Generate report file "E:\Works\GOWIN FPGA Project\led_testing\impl\gwsynthesis\led_testing_syn.rpt.html" completed
GowinSynthesis finish
