<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="clock_cont2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ReconfigurableClockGenerator.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ReconfigurableClockGenerator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ReconfigurableClockGenerator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ReconfigurableClockGenerator.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ReconfigurableClockGenerator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ReconfigurableClockGenerator.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ReconfigurableClockGenerator.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ReconfigurableClockGenerator.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ReconfigurableClockGenerator.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ReconfigurableClockGenerator.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ReconfigurableClockGenerator.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ReconfigurableClockGenerator.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ReconfigurableClockGenerator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ReconfigurableClockGenerator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ReconfigurableClockGenerator.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ReconfigurableClockGenerator.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ReconfigurableClockGenerator.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ReconfigurableClockGenerator.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ReconfigurableClockGenerator.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ReconfigurableClockGenerator.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ReconfigurableClockGeneratorTB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ReconfigurableClockGeneratorTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ReconfigurableClockGeneratorTB_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ReconfigurableClockGeneratorTB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ReconfigurableClockGenerator_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ReconfigurableClockGenerator_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ReconfigurableClockGenerator_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ReconfigurableClockGenerator_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ReconfigurableClockGenerator_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ReconfigurableClockGenerator_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ReconfigurableClockGenerator_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ReconfigurableClockGenerator_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ReconfigurableClockGenerator_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ReconfigurableClockGenerator_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ReconfigurableClockGenerator_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ReconfigurableClockGenerator_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ReconfigurableClockGenerator_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ReconfigurableClockGenerator_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ReconfigurableClockGenerator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="reconfigurableclockgenerator.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="reconfigurableclockgenerator.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="reconfigurableclockgenerator.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1444835489" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1444835489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444839830" xil_pn:in_ck="7301710617170467796" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1444839830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.v"/>
      <outfile xil_pn:name="ReconfigurableClockGeneratorTB.v"/>
    </transform>
    <transform xil_pn:end_ts="1444835491" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4444825584293847368" xil_pn:start_ts="1444835491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444835491" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7355372328467114138" xil_pn:start_ts="1444835491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444835491" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5681775115846803064" xil_pn:start_ts="1444835491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444839830" xil_pn:in_ck="7301710617170467796" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1444839830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.v"/>
      <outfile xil_pn:name="ReconfigurableClockGeneratorTB.v"/>
    </transform>
    <transform xil_pn:end_ts="1444839833" xil_pn:in_ck="7301710617170467796" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3953977108343280641" xil_pn:start_ts="1444839830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ReconfigurableClockGeneratorTB_beh.prj"/>
      <outfile xil_pn:name="ReconfigurableClockGeneratorTB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1444839833" xil_pn:in_ck="-8397790419220224352" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5899441971396842978" xil_pn:start_ts="1444839833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ReconfigurableClockGeneratorTB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1444777413" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1444777413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444777413" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8751678498589772496" xil_pn:start_ts="1444777413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444777413" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5681775115846803064" xil_pn:start_ts="1444777413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444777413" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1444777413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444777413" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3302538362304684558" xil_pn:start_ts="1444777413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444777413" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1444777413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444777413" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7958454778968458750" xil_pn:start_ts="1444777413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444840855" xil_pn:in_ck="-6842430305689531841" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7724898374378698763" xil_pn:start_ts="1444840844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.lso"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.ngc"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.ngr"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.prj"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.stx"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.syr"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.xst"/>
      <outfile xil_pn:name="ReconfigurableClockGeneratorTB_beh.prj"/>
      <outfile xil_pn:name="ReconfigurableClockGeneratorTB_stx_beh.prj"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1444778069" xil_pn:in_ck="1078002882758680295" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4073165033250234467" xil_pn:start_ts="1444778069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444840862" xil_pn:in_ck="3506331102630470792" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7192165364669256407" xil_pn:start_ts="1444840855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.bld"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.ngd"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1444840884" xil_pn:in_ck="5060484337739835529" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1444840862">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.pcf"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator_map.map"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator_map.mrp"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator_map.ncd"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator_map.ngm"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator_map.xrpt"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator_summary.xml"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1444840923" xil_pn:in_ck="5757755832272349218" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1444840884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.ncd"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.pad"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.par"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.ptwx"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.unroutes"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.xpi"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator_pad.csv"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator_pad.txt"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1444840957" xil_pn:in_ck="1078002882758672670" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1444840923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="reconfigurableclockgenerator.bgn"/>
      <outfile xil_pn:name="reconfigurableclockgenerator.bit"/>
      <outfile xil_pn:name="reconfigurableclockgenerator.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1444836015" xil_pn:in_ck="-6360178760638283960" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1444835993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1444840923" xil_pn:in_ck="2826442114108758021" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1444840911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.twr"/>
      <outfile xil_pn:name="ReconfigurableClockGenerator.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
