INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Register_Files/Register_Files.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Register_Files/Register_Files.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
