[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"Fakedata$State",
    "definition":{
      "Idel":0,
      "Send":1,
      "Wait":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Fakedata.Fakedata.StateReg",
    "enumTypeName":"Fakedata$State"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Fakedata|Fakedata>io_WriteHS_bits",
    "sources":[
      "~Fakedata|Fakedata>io_WriteHS_ready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Fakedata|Fakedata>io_WriteHS_valid",
    "sources":[
      "~Fakedata|Fakedata>io_WriteHS_ready"
    ]
  }
]