--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.100 ns
From           : UART_RX2
To             : uartRx:instRX2|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 24.000 ns
From           : uartRx:instRX4|oValid
To             : test2
From Clock     : clk80MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.400 ns
From           : UART_RX3
To             : uartRx:instRX3|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 53.48 MHz ( period = 18.700 ns )
From           : UARTTXBIG:instTX4|serialize[0]
To             : UARTTXBIG:instTX4|state.DIROFF
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 55.87 MHz ( period = 17.900 ns )
From           : romRqAdr:instRomAdr1|lpm_rom:lpm_rom_component|altrom:srom|q[7]
To             : SlowPacker:instSlowPACK1|WrAddr[6]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : answerLCS:instTempRQ|state.DELAY
To             : answerLCS:instTempRQ|cnt[3]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 167

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 167

--------------------------------------------------------------------------------------

