# USB 1.0
SystemVerilog USB 1.0 RX/TX core with AHB-Lite SoC integration and clock-domain crossing.

Includes:
- 100 MHz AHB-Lite subordinate interface
- 12 MHz USB 1.0 receiver + transmitter
- Handshake-controlled dual-clock FIFO  
