NET clk LOC=P129 | IOSTANDARD=LVCMOS33 | PERIOD=12Mhz;//internal clock of fpga chip
NET led LOC=P55 | IOSTANDARD=LVCMOS33 | SLEW=SLOW | DRIVE=12;// D8
