Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 12 19:20:38 2023
| Host         : Adelia-laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file new_top_v3_control_sets_placed.rpt
| Design       : new_top_v3
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |           10 |
| Yes          | No                    | No                     |             170 |           63 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             130 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------+--------------------+------------------+----------------+--------------+
|    Clock Signal    |           Enable Signal           |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-----------------------------------+--------------------+------------------+----------------+--------------+
|  VGA/clock_50      |                                   |                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[0]_i_1_n_0              | reset_light_OBUF   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[6]_i_1_n_0              | reset_light_OBUF   |                1 |              1 |         1.00 |
|  VGA/clock_25_BUFG | sobel/sobelready_OBUF             | VGA/hsync_i_1_n_0  |                1 |              1 |         1.00 |
|  VGA/clock_25_BUFG | sobel/sobelready_OBUF             | VGA/vsync_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[5]_i_1_n_0              | reset_light_OBUF   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[2]_i_1_n_0              | reset_light_OBUF   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[7]_i_1_n_0              | reset_light_OBUF   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | parse1/dimension_received_i_1_n_0 | reset_light_OBUF   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[4]_i_1_n_0              | reset_light_OBUF   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[3]_i_1_n_0              | reset_light_OBUF   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[1]_i_1_n_0              | reset_light_OBUF   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | parse1/height[9]_i_1_n_0          |                    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG     | sobel/data[1][2][6]_i_1_n_0       |                    |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG     | sobel/data                        |                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG     | sobel/data[0][1][6]_i_1_n_0       |                    |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG     | sobel/data[1][0][6]_i_1_n_0       |                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG     | sobel/data[0][0][7]_i_1_n_0       |                    |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG     | sobel/data[2][0][7]_i_1_n_0       |                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG     | sobel/data[0][2][7]_i_1_n_0       |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG     | trans/tx_byte[7]_i_1_n_0          |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG     | Block_Rom/all_loaded_reg_0        |                    |                2 |              8 |         4.00 |
|  VGA/clock_25_BUFG | sobel/sobelready_OBUF             |                    |                4 |             10 |         2.50 |
|  VGA/clock_25_BUFG | VGA/vcount[9]_i_1_n_0             |                    |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG     | trans/current_state[2]            | reset_light_OBUF   |                4 |             11 |         2.75 |
|  VGA/clock_25_BUFG | sobel/sobelready_OBUF             | VGA/red[3]_i_1_n_0 |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG     | recv/E[0]                         |                    |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG     |                                   | reset_light_OBUF   |               10 |             19 |         1.90 |
|  clk_IBUF_BUFG     | sobel/E[0]                        |                    |                9 |             19 |         2.11 |
|  clk_IBUF_BUFG     | Block_Rom/gray_count              |                    |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG     |                                   |                    |               10 |             24 |         2.40 |
|  clk_IBUF_BUFG     | parse1/data_out_r[7]_i_1_n_0      |                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG     | recv/data_valid                   | reset_light_OBUF   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG     | sobel/W_counter[15]_i_1_n_0       | reset_light_OBUF   |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG     | recv/clk_counter[31]_i_1_n_0      | reset_light_OBUF   |               12 |             32 |         2.67 |
+--------------------+-----------------------------------+--------------------+------------------+----------------+--------------+


