{
    "PDK": "sky130A",
    "PDKPATH": "/foss/pdk/sky130A",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    "DESIGN_NAME": "adc_top",
    "VERILOG_FILES": "dir::src/*.v",
    "VERILOG_FILES_BLACKBOX": "dir::macros/*.v",
    "EXTRA_LEFS": "dir::macros/*.lef",
    "EXTRA_GDS_FILES": "dir::macros/*.gds",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
    "CLOCK_PORT": "clk_vcm",
    "CLOCK_NET": "ref::$CLOCK_PORT",
    "RSZ_DONT_TOUCH_RX": ["analog"],
    "CLOCK_PERIOD": 30517,
    "CLOCK_TREE_SYNTH": 1,
    "SYNTH_STRATEGY": "DELAY 4",
    "FP_SIZING": "absolute",
    "DIE_AREA": [0, 0, 424, 403],
    "FP_PDN_VOFFSET": 12,
    "FP_PDN_HOFFSET": 24,
    "FP_PDN_VPITCH": 24,
    "FP_PDN_HPITCH": 24,
    "FP_TAP_HORIZONTAL_HALO": 4,
    "FP_TAP_VERTICAL_HALO": 4,
    "FP_PDN_HORIZONTAL_HALO": 4,
    "FP_PDN_VERTICAL_HALO": 4,
    "GRT_ADJUSTMENT": 0.1,
    "GRT_OBS": ["met1 297 10 397 169, met2 297 10 397 169, met3 297 10 397 169, met4 297 10 397 169, met1 297 228 397 389, met2 297 228 397 389, met3 297 228 397 389, met4 297 228 397 389"],
    "DIODE_INSERTION_STRATEGY": 6,
    "DESIGN_IS_CORE": 1,
    "FP_PDN_CORE_RING": 0,
    "RT_MAX_LAYER": "met4",
    "VDD_NETS": ["VPWR"],
    "GND_NETS": ["VGND"],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.40,
    "PL_ROUTABILITY_DRIVEN": 1,
    "PL_TIME_DRIVEN": 0,
    "GRT_ALLOW_CONGESTION": 0,
    "ROUTING_CORES": 12,
    "MAGIC_EXT_USE_GDS": 0,
    "FP_PDN_MACRO_HOOKS": ["vcm VPWR VGND VPWR VGND, pmat VPWR VGND VPWR VGND, nmat VPWR VGND VPWR VGND, comp VPWR VGND VPWR VGND, cgen VPWR VGND VPWR VGND "]
}