================ Cycle 1 ================ Pc : 1
IF    : Fetching 'mov R1, 10'
ID    : mov R0, 100
EX    : NOP
MEM   : NOP
WB    : NOP

Registers: R0 =0     R1 =0     R2 =0     R3 =0     R4 =0     R5 =0     R6 =0     R7 =0
           R8 =0     R9 =0     R10=0     R11=0     R12=0     R13=0     R14=0     R15=0


================ Cycle 2 ================ Pc : 2
IF    : Fetching 'mov R2, 20'
ID    : mov R1, 10
EX    : mov R0, 100          (imm=100 and result=100)
MEM   : NOP
WB    : NOP

Registers: R0 =0     R1 =0     R2 =0     R3 =0     R4 =0     R5 =0     R6 =0     R7 =0
           R8 =0     R9 =0     R10=0     R11=0     R12=0     R13=0     R14=0     R15=0


================ Cycle 3 ================ Pc : 3
IF    : Fetching 'add R3, R1, R2'
ID    : mov R2, 20
EX    : mov R1, 10           (imm=10 and result=10)
MEM   : mov R0, 100
WB    : NOP

Registers: R0 =0     R1 =0     R2 =0     R3 =0     R4 =0     R5 =0     R6 =0     R7 =0
           R8 =0     R9 =0     R10=0     R11=0     R12=0     R13=0     R14=0     R15=0


================ Cycle 4 ================ Pc : 4
IF    : Fetching 'store R3, 8(R0)'
ID    : add R3, R1, R2
EX    : mov R2, 20           (imm=20 and result=20)
MEM   : mov R1, 10
WB    : mov R0, 100          (write R0=100)

Registers: R0 =100   R1 =0     R2 =0     R3 =0     R4 =0     R5 =0     R6 =0     R7 =0
           R8 =0     R9 =0     R10=0     R11=0     R12=0     R13=0     R14=0     R15=0


================ Cycle 5 ================ Pc : 5
IF    : Fetching 'mov R4, 5'
ID    : store R3, 8(R0)
EX    : add R3, R1, R2       (R1=10[WB], R2=20[MEM]; result=30)
MEM   : mov R2, 20
WB    : mov R1, 10           (write R1=10)

Registers: R0 =100   R1 =10    R2 =0     R3 =0     R4 =0     R5 =0     R6 =0     R7 =0
           R8 =0     R9 =0     R10=0     R11=0     R12=0     R13=0     R14=0     R15=0


================ Cycle 6 ================ Pc : 6
IF    : Fetching 'load R5, 8(R0)'
ID    : mov R4, 5
EX    : store R3, 8(R0)      (data R3=30[MEM], base R0=100[RF], offset=8; addr=38)
MEM   : add R3, R1, R2
WB    : mov R2, 20           (write R2=20)

Registers: R0 =100   R1 =10    R2 =20    R3 =0     R4 =0     R5 =0     R6 =0     R7 =0
           R8 =0     R9 =0     R10=0     R11=0     R12=0     R13=0     R14=0     R15=0

[MEM] STORE: Memory[38] = 30 (from R3)

================ Cycle 7 ================ Pc : 7
IF    : Fetching 'sub R6, R5, R4'
ID    : load R5, 8(R0)
EX    : mov R4, 5            (imm=5 and result=5)
MEM   : store R3, 8(R0)
WB    : add R3, R1, R2       (write R3=30)

Registers: R0 =100   R1 =10    R2 =20    R3 =30    R4 =0     R5 =0     R6 =0     R7 =0
           R8 =0     R9 =0     R10=0     R11=0     R12=0     R13=0     R14=0     R15=0


================ Cycle 8 ================ Pc : 8
IF    : Fetching 'mul R7, R5, R4'
ID    : sub R6, R5, R4
EX    : load R5, 8(R0)       (base R0=100[RF], offset=8; addr=108)
MEM   : mov R4, 5
WB    : store R3, 8(R0)

Registers: R0 =100   R1 =10    R2 =20    R3 =30    R4 =0     R5 =0     R6 =0     R7 =0
           R8 =0     R9 =0     R10=0     R11=0     R12=0     R13=0     R14=0     R15=0

[MEM] LOAD: R5 = 0 (from Memory[108])

================ Cycle 9 ================ Pc : 9
IF    : Done
ID    : mul R7, R5, R4
EX    : sub R6, R5, R4       (R5=0[RF], R4=5[WB]; result=-5)
MEM   : load R5, 8(R0)
WB    : mov R4, 5            (write R4=5)

Registers: R0 =100   R1 =10    R2 =20    R3 =30    R4 =5     R5 =0     R6 =0     R7 =0
           R8 =0     R9 =0     R10=0     R11=0     R12=0     R13=0     R14=0     R15=0


================ Cycle 10 ================ Pc : 9
IF    : Done
ID    : NOP
EX    : mul R7, R5, R4       (R5=108[WB], R4=5[RF]; result=540)
MEM   : sub R6, R5, R4
WB    : load R5, 8(R0)       (write R5=108)

Registers: R0 =100   R1 =10    R2 =20    R3 =30    R4 =5     R5 =108   R6 =0     R7 =0
           R8 =0     R9 =0     R10=0     R11=0     R12=0     R13=0     R14=0     R15=0


================ Cycle 11 ================ Pc : 9
IF    : Done
ID    : NOP
EX    : NOP
MEM   : mul R7, R5, R4
WB    : sub R6, R5, R4       (write R6=-5)

Registers: R0 =100   R1 =10    R2 =20    R3 =30    R4 =5     R5 =108   R6 =-5    R7 =0
           R8 =0     R9 =0     R10=0     R11=0     R12=0     R13=0     R14=0     R15=0


================ Cycle 12 ================ Pc : 9
IF    : Done
ID    : NOP
EX    : NOP
MEM   : NOP
WB    : mul R7, R5, R4       (write R7=540)

Registers: R0 =100   R1 =10    R2 =20    R3 =30    R4 =5     R5 =108   R6 =-5    R7 =540
           R8 =0     R9 =0     R10=0     R11=0     R12=0     R13=0     R14=0     R15=0


=============== FINAL REGISTER STATE ===============
R0 =100   R1 =10    R2 =20    R3 =30    R4 =5     R5 =108   R6 =-5    R7 =540
R8 =0     R9 =0     R10=0     R11=0     R12=0     R13=0     R14=0     R15=0

Total cycles: 12
