

================================================================
== Vivado HLS Report for 'convert_fp_to_8b770'
================================================================
* Date:           Wed Mar 18 11:35:43 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 23.040 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57623|    57623| 2.881 ms | 2.881 ms |  57623|  57623|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- convert_fp_to_8b_label1  |    57600|    57600|         2|          1|          1|  57600|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|    165|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     299|    181|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    177|    -|
|Register         |        -|      -|     143|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     442|    523|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |ip_accel_app_sdivrcU_U203  |ip_accel_app_sdivrcU  |        0|      0|  299|  181|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|      0|  299|  181|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_161_p2                      |     *    |      3|  0|  26|          42|          24|
    |add_ln851_fu_194_p2                |     +    |      0|  0|  15|           1|           8|
    |i_fu_134_p2                        |     +    |      0|  0|  23|          16|           1|
    |ret_V_fu_152_p2                    |     -    |      0|  0|  49|          42|          42|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln59_fu_128_p2                |   icmp   |      0|  0|  13|          16|          14|
    |icmp_ln851_fu_178_p2               |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state24_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |img_out_data_V_din                 |  select  |      0|  0|   8|           1|           8|
    |select_ln851_fu_200_p3             |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      3|  0| 165|         141|         112|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  117|         25|    1|         25|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   15|          3|    1|          3|
    |i_0_i_i_i_reg_97         |    9|          2|   16|         32|
    |img_out_data_V_blk_n     |    9|          2|    1|          2|
    |min_value_V_c17_blk_n    |    9|          2|    1|          2|
    |veg_temp_data_V_blk_n    |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  177|         38|   22|         68|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  24|   0|   24|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_i_i_i_reg_97         |  16|   0|   16|          0|
    |icmp_ln59_reg_232        |   1|   0|    1|          0|
    |sext_ln59_reg_222        |  57|   0|   65|          8|
    |sext_ln703_reg_227       |  42|   0|   42|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 143|   0|  151|          8|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  convert_fp_to_8b770 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  convert_fp_to_8b770 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  convert_fp_to_8b770 | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  convert_fp_to_8b770 | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |  convert_fp_to_8b770 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  convert_fp_to_8b770 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  convert_fp_to_8b770 | return value |
|min_value_V_c17_dout     |  in |   28|   ap_fifo  |    min_value_V_c17   |    pointer   |
|min_value_V_c17_empty_n  |  in |    1|   ap_fifo  |    min_value_V_c17   |    pointer   |
|min_value_V_c17_read     | out |    1|   ap_fifo  |    min_value_V_c17   |    pointer   |
|sub_ln703_cast_loc_c     |  in |   24|   ap_none  | sub_ln703_cast_loc_c |    scalar    |
|veg_temp_data_V_dout     |  in |   32|   ap_fifo  |    veg_temp_data_V   |    pointer   |
|veg_temp_data_V_empty_n  |  in |    1|   ap_fifo  |    veg_temp_data_V   |    pointer   |
|veg_temp_data_V_read     | out |    1|   ap_fifo  |    veg_temp_data_V   |    pointer   |
|img_out_data_V_din       | out |    8|   ap_fifo  |    img_out_data_V    |    pointer   |
|img_out_data_V_full_n    |  in |    1|   ap_fifo  |    img_out_data_V    |    pointer   |
|img_out_data_V_write     | out |    1|   ap_fifo  |    img_out_data_V    |    pointer   |
+-------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 25 24 
24 --> 23 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.91>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sub_ln703_cast_loc_c_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %sub_ln703_cast_loc_c)" [./wd_stage_1.h:101]   --->   Operation 26 'read' 'sub_ln703_cast_loc_c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [22/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 27 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 28 [21/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 28 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.91>
ST_3 : Operation 29 [20/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 29 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.91>
ST_4 : Operation 30 [19/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 30 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.91>
ST_5 : Operation 31 [18/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 31 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.91>
ST_6 : Operation 32 [17/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 32 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.91>
ST_7 : Operation 33 [16/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 33 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.91>
ST_8 : Operation 34 [15/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 34 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.91>
ST_9 : Operation 35 [14/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 35 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.91>
ST_10 : Operation 36 [13/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 36 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.91>
ST_11 : Operation 37 [12/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 37 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.91>
ST_12 : Operation 38 [11/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 38 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.91>
ST_13 : Operation 39 [10/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 39 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.91>
ST_14 : Operation 40 [9/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 40 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.91>
ST_15 : Operation 41 [8/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 41 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.91>
ST_16 : Operation 42 [7/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 42 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.91>
ST_17 : Operation 43 [6/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 43 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.91>
ST_18 : Operation 44 [5/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 44 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.91>
ST_19 : Operation 45 [4/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 45 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.91>
ST_20 : Operation 46 [3/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 46 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.91>
ST_21 : Operation 47 [2/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 47 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.91>
ST_22 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %veg_temp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i28* %min_value_V_c17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 51 [1/1] (3.63ns)   --->   "%min_value_V_c17_read = call i28 @_ssdm_op_Read.ap_fifo.i28P(i28* %min_value_V_c17)" [./wd_stage_1.h:55->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 51 'read' 'min_value_V_c17_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_22 : Operation 52 [1/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 52 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 38> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 53 [1/1] (0.00ns)   --->   "%scalar_V = shl i24 %sdiv_ln1148, 8" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 53 'shl' 'scalar_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i24 %scalar_V to i65" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 54 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i28 %min_value_V_c17_read to i42" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 55 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 56 [1/1] (1.76ns)   --->   "br label %0" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 22> <Delay = 2.42>
ST_23 : Operation 57 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i16 [ 0, %entry ], [ %i, %convert_fp_to_8b_label1 ]"   --->   Operation 57 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 58 [1/1] (2.42ns)   --->   "%icmp_ln59 = icmp eq i16 %i_0_i_i_i, -7936" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 58 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 57600, i64 57600, i64 57600)"   --->   Operation 59 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 60 [1/1] (2.07ns)   --->   "%i = add i16 %i_0_i_i_i, 1" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 60 'add' 'i' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %convert_fp_to_8b770.exit, label %convert_fp_to_8b_label1" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 23.0>
ST_24 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str6) nounwind" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 62 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str6)" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 63 'specregionbegin' 'tmp_i_i_i' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 64 'specpipeline' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 65 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %veg_temp_data_V)" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 65 'read' 'tmp_V' <Predicate = (!icmp_ln59)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_24 : Operation 66 [1/1] (0.00ns)   --->   "%p_Val2_36 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %tmp_V, i8 0)" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 66 'bitconcatenate' 'p_Val2_36' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i40 %p_Val2_36 to i42" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 67 'zext' 'zext_ln703' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 68 [1/1] (2.87ns)   --->   "%ret_V = sub i42 %zext_ln703, %sext_ln703" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 68 'sub' 'ret_V' <Predicate = (!icmp_ln59)> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i42 %ret_V to i65" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 69 'sext' 'sext_ln1116' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 70 [1/1] (9.21ns)   --->   "%r_V = mul i65 %sext_ln1116, %sext_ln59" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 70 'mul' 'r_V' <Predicate = (!icmp_ln59)> <Delay = 9.21> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 9.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %r_V, i32 64)" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 71 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i65 %r_V to i16" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 72 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 73 [1/1] (2.42ns)   --->   "%icmp_ln851 = icmp eq i16 %trunc_ln851, 0" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 73 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln59)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln23_i = call i8 @_ssdm_op_PartSelect.i8.i65.i32.i32(i65 %r_V, i32 16, i32 23)" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 74 'partselect' 'trunc_ln23_i' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 75 [1/1] (1.91ns)   --->   "%add_ln851 = add i8 1, %trunc_ln23_i" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 75 'add' 'add_ln851' <Predicate = (!icmp_ln59)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i8 %trunc_ln23_i, i8 %add_ln851" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 76 'select' 'select_ln851' <Predicate = (!icmp_ln59)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 77 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i8 %select_ln851, i8 %trunc_ln23_i" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 77 'select' 'select_ln850' <Predicate = (!icmp_ln59)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 78 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_V, i8 %select_ln850)" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 78 'write' <Predicate = (!icmp_ln59)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_24 : Operation 79 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str6, i32 %tmp_i_i_i)" [./wd_stage_1.h:61->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 79 'specregionend' 'empty' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 80 [1/1] (0.00ns)   --->   "br label %0" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 80 'br' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 25 <SV = 23> <Delay = 0.00>
ST_25 : Operation 81 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_1.h:101]   --->   Operation 81 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ min_value_V_c17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub_ln703_cast_loc_c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ veg_temp_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sub_ln703_cast_loc_c_1 (read             ) [ 00111111111111111111111000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000]
min_value_V_c17_read   (read             ) [ 00000000000000000000000000]
sdiv_ln1148            (sdiv             ) [ 00000000000000000000000000]
scalar_V               (shl              ) [ 00000000000000000000000000]
sext_ln59              (sext             ) [ 00000000000000000000000110]
sext_ln703             (sext             ) [ 00000000000000000000000110]
br_ln59                (br               ) [ 00000000000000000000001110]
i_0_i_i_i              (phi              ) [ 00000000000000000000000100]
icmp_ln59              (icmp             ) [ 00000000000000000000000110]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000000000000000000]
i                      (add              ) [ 00000000000000000000001110]
br_ln59                (br               ) [ 00000000000000000000000000]
specloopname_ln59      (specloopname     ) [ 00000000000000000000000000]
tmp_i_i_i              (specregionbegin  ) [ 00000000000000000000000000]
specpipeline_ln60      (specpipeline     ) [ 00000000000000000000000000]
tmp_V                  (read             ) [ 00000000000000000000000000]
p_Val2_36              (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln703             (zext             ) [ 00000000000000000000000000]
ret_V                  (sub              ) [ 00000000000000000000000000]
sext_ln1116            (sext             ) [ 00000000000000000000000000]
r_V                    (mul              ) [ 00000000000000000000000000]
p_Result_s             (bitselect        ) [ 00000000000000000000000000]
trunc_ln851            (trunc            ) [ 00000000000000000000000000]
icmp_ln851             (icmp             ) [ 00000000000000000000000000]
trunc_ln23_i           (partselect       ) [ 00000000000000000000000000]
add_ln851              (add              ) [ 00000000000000000000000000]
select_ln851           (select           ) [ 00000000000000000000000000]
select_ln850           (select           ) [ 00000000000000000000000000]
write_ln60             (write            ) [ 00000000000000000000000000]
empty                  (specregionend    ) [ 00000000000000000000000000]
br_ln59                (br               ) [ 00000000000000000000001110]
ret_ln101              (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="min_value_V_c17">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_value_V_c17"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub_ln703_cast_loc_c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln703_cast_loc_c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="veg_temp_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="veg_temp_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_out_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i28P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i65.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="sub_ln703_cast_loc_c_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="24" slack="0"/>
<pin id="74" dir="0" index="1" bw="24" slack="0"/>
<pin id="75" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln703_cast_loc_c_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="min_value_V_c17_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="28" slack="0"/>
<pin id="80" dir="0" index="1" bw="28" slack="0"/>
<pin id="81" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_value_V_c17_read/22 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_V_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/24 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln60_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/24 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_0_i_i_i_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="1"/>
<pin id="99" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_0_i_i_i_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="16" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i/23 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="18" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1148/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="scalar_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="24" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="0"/>
<pin id="117" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="scalar_V/22 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln59_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="1" index="1" bw="65" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/22 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln703_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="28" slack="0"/>
<pin id="126" dir="1" index="1" bw="42" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/22 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln59_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/23 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/23 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_Val2_36_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="40" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_36/24 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln703_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="40" slack="0"/>
<pin id="150" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/24 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ret_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="40" slack="0"/>
<pin id="154" dir="0" index="1" bw="28" slack="2"/>
<pin id="155" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/24 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln1116_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="42" slack="0"/>
<pin id="159" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/24 "/>
</bind>
</comp>

<comp id="161" class="1004" name="r_V_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="42" slack="0"/>
<pin id="163" dir="0" index="1" bw="24" slack="2"/>
<pin id="164" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/24 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Result_s_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="65" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln851_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="65" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/24 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln851_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/24 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln23_i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="65" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_i/24 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln851_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln851/24 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln851_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851/24 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln850_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln850/24 "/>
</bind>
</comp>

<comp id="217" class="1005" name="sub_ln703_cast_loc_c_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="1"/>
<pin id="219" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_cast_loc_c_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="sext_ln59_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="65" slack="2"/>
<pin id="224" dir="1" index="1" bw="65" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln59 "/>
</bind>
</comp>

<comp id="227" class="1005" name="sext_ln703_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="42" slack="2"/>
<pin id="229" dir="1" index="1" bw="42" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln703 "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln59_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="68" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="72" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="78" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="101" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="101" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="84" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="56" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="60" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="161" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="161" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="64" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="184" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="178" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="184" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="194" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="166" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="200" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="184" pin="4"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="220"><net_src comp="72" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="225"><net_src comp="120" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="230"><net_src comp="124" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="235"><net_src comp="128" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="134" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="101" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out_data_V | {24 }
 - Input state : 
	Port: convert_fp_to_8b770 : min_value_V_c17 | {22 }
	Port: convert_fp_to_8b770 : sub_ln703_cast_loc_c | {1 }
	Port: convert_fp_to_8b770 : veg_temp_data_V | {24 }
	Port: convert_fp_to_8b770 : img_out_data_V | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		scalar_V : 1
		sext_ln59 : 1
	State 23
		icmp_ln59 : 1
		i : 1
		br_ln59 : 2
	State 24
		zext_ln703 : 1
		ret_V : 2
		sext_ln1116 : 3
		r_V : 4
		p_Result_s : 5
		trunc_ln851 : 5
		icmp_ln851 : 6
		trunc_ln23_i : 5
		add_ln851 : 6
		select_ln851 : 7
		select_ln850 : 8
		write_ln60 : 9
		empty : 1
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   sdiv   |             grp_fu_108            |    0    |   299   |   181   |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |            ret_V_fu_152           |    0    |    0    |    47   |
|----------|-----------------------------------|---------|---------|---------|
|    add   |              i_fu_134             |    0    |    0    |    23   |
|          |          add_ln851_fu_194         |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             r_V_fu_161            |    3    |    0    |    26   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln59_fu_128         |    0    |    0    |    13   |
|          |         icmp_ln851_fu_178         |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|  select  |        select_ln851_fu_200        |    0    |    0    |    8    |
|          |        select_ln850_fu_208        |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|          | sub_ln703_cast_loc_c_1_read_fu_72 |    0    |    0    |    0    |
|   read   |  min_value_V_c17_read_read_fu_78  |    0    |    0    |    0    |
|          |          tmp_V_read_fu_84         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |       write_ln60_write_fu_90      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|    shl   |          scalar_V_fu_114          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          sext_ln59_fu_120         |    0    |    0    |    0    |
|   sext   |         sext_ln703_fu_124         |    0    |    0    |    0    |
|          |         sext_ln1116_fu_157        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|          p_Val2_36_fu_140         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |         zext_ln703_fu_148         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| bitselect|         p_Result_s_fu_166         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln851_fu_174        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|        trunc_ln23_i_fu_184        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    3    |   299   |   334   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       i_0_i_i_i_reg_97       |   16   |
|           i_reg_236          |   16   |
|       icmp_ln59_reg_232      |    1   |
|       sext_ln59_reg_222      |   65   |
|      sext_ln703_reg_227      |   42   |
|sub_ln703_cast_loc_c_1_reg_217|   24   |
+------------------------------+--------+
|             Total            |   164  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_108 |  p1  |   2  |  24  |   48   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   48   ||  1.769  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   299  |   334  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   164  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   463  |   343  |
+-----------+--------+--------+--------+--------+
