$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module tb_fa $end
  $var wire 1 # a $end
  $var wire 1 $ b $end
  $var wire 1 % cin $end
  $scope module DUT $end
   $var wire 1 # a $end
   $var wire 1 $ b $end
   $var wire 1 % cin $end
   $var wire 1 & sum $end
   $var wire 1 ' co $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
#10000
#20000
1#
1&
#30000
0#
1$
#40000
0$
1%
#50000
1#
1$
0%
0&
1'
#60000
0$
1%
#70000
0#
1$
#80000
1#
1&
#90000
