Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Feb  4 21:59:03 2026
| Host         : Nakano_Miku running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Processor_timing_summary_routed.rpt -pb Processor_timing_summary_routed.pb -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.221        0.000                      0                 1010        0.151        0.000                      0                 1010        4.500        0.000                       0                   383  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             6.221        0.000                      0                 1010        0.151        0.000                      0                 1010        4.500        0.000                       0                   383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 reg_unit/reg_A/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/reg_B/Data_Out_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.704ns (19.306%)  route 2.943ns (80.694%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.791     5.299    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  reg_unit/reg_A/Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.876     7.631    reg_unit/reg_B/Data_Out_reg[7]_8[0]
    SLICE_X8Y131         LUT6 (Prop_lut6_I4_O)        0.124     7.755 r  reg_unit/reg_B/Data_Out[7]_i_3__0/O
                         net (fo=1, routed)           0.529     8.283    reg_unit/reg_B/Data_Out[7]_i_3__0_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I3_O)        0.124     8.407 r  reg_unit/reg_B/Data_Out[7]_i_2__0/O
                         net (fo=2, routed)           0.538     8.946    reg_unit/reg_B/Data_Out[7]_i_2__0_n_0
    SLICE_X3Y127         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.669    14.998    reg_unit/reg_B/Clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[7]_lopt_replica/C
                         clock pessimism              0.266    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X3Y127         FDRE (Setup_fdre_C_D)       -0.062    15.167    reg_unit/reg_B/Data_Out_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 reg_unit/reg_A/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/reg_B/Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.704ns (19.555%)  route 2.896ns (80.445%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.791     5.299    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  reg_unit/reg_A/Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.876     7.631    reg_unit/reg_B/Data_Out_reg[7]_8[0]
    SLICE_X8Y131         LUT6 (Prop_lut6_I4_O)        0.124     7.755 r  reg_unit/reg_B/Data_Out[7]_i_3__0/O
                         net (fo=1, routed)           0.529     8.283    reg_unit/reg_B/Data_Out[7]_i_3__0_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I3_O)        0.124     8.407 r  reg_unit/reg_B/Data_Out[7]_i_2__0/O
                         net (fo=2, routed)           0.492     8.899    reg_unit/reg_B/Data_Out[7]_i_2__0_n_0
    SLICE_X5Y128         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.670    14.999    reg_unit/reg_B/Clk_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[7]/C
                         clock pessimism              0.280    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y128         FDRE (Setup_fdre_C_D)       -0.043    15.201    reg_unit/reg_B/Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 reg_unit/reg_A/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/reg_A/Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.704ns (20.300%)  route 2.764ns (79.700%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.791     5.299    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  reg_unit/reg_A/Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.482     7.237    reg_unit/reg_B/Data_Out_reg[7]_8[0]
    SLICE_X8Y131         LUT3 (Prop_lut3_I2_O)        0.124     7.361 r  reg_unit/reg_B/Data_Out[7]_i_3/O
                         net (fo=1, routed)           0.791     8.152    reg_unit/reg_B/Data_Out[7]_i_3_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I3_O)        0.124     8.276 r  reg_unit/reg_B/Data_Out[7]_i_2/O
                         net (fo=2, routed)           0.491     8.767    reg_unit/reg_A/D[7]
    SLICE_X4Y128         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.670    14.999    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[7]/C
                         clock pessimism              0.280    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y128         FDRE (Setup_fdre_C_D)       -0.061    15.183    reg_unit/reg_A/Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 reg_unit/reg_A/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/reg_A/Data_Out_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.283%)  route 2.767ns (79.717%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.791     5.299    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  reg_unit/reg_A/Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.482     7.237    reg_unit/reg_B/Data_Out_reg[7]_8[0]
    SLICE_X8Y131         LUT3 (Prop_lut3_I2_O)        0.124     7.361 r  reg_unit/reg_B/Data_Out[7]_i_3/O
                         net (fo=1, routed)           0.791     8.152    reg_unit/reg_B/Data_Out[7]_i_3_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I3_O)        0.124     8.276 r  reg_unit/reg_B/Data_Out[7]_i_2/O
                         net (fo=2, routed)           0.494     8.770    reg_unit/reg_A/D[7]
    SLICE_X4Y128         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.670    14.999    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[7]_lopt_replica/C
                         clock pessimism              0.280    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y128         FDRE (Setup_fdre_C_D)       -0.058    15.186    reg_unit/reg_A/Data_Out_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.718ns (24.063%)  route 2.266ns (75.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.794     5.302    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  button_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           1.183     6.904    button_sync[0]/ff1
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.299     7.203 r  button_sync[0]/counter[0]_i_1/O
                         net (fo=16, routed)          1.083     8.286    button_sync[0]/counter[0]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  button_sync[0]/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.671    15.000    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  button_sync[0]/counter_reg[10]/C
                         clock pessimism              0.266    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429    14.802    button_sync[0]/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.718ns (24.063%)  route 2.266ns (75.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.794     5.302    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  button_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           1.183     6.904    button_sync[0]/ff1
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.299     7.203 r  button_sync[0]/counter[0]_i_1/O
                         net (fo=16, routed)          1.083     8.286    button_sync[0]/counter[0]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  button_sync[0]/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.671    15.000    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  button_sync[0]/counter_reg[11]/C
                         clock pessimism              0.266    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429    14.802    button_sync[0]/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.718ns (24.063%)  route 2.266ns (75.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.794     5.302    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  button_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           1.183     6.904    button_sync[0]/ff1
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.299     7.203 r  button_sync[0]/counter[0]_i_1/O
                         net (fo=16, routed)          1.083     8.286    button_sync[0]/counter[0]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  button_sync[0]/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.671    15.000    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  button_sync[0]/counter_reg[8]/C
                         clock pessimism              0.266    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429    14.802    button_sync[0]/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.718ns (24.063%)  route 2.266ns (75.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.794     5.302    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  button_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           1.183     6.904    button_sync[0]/ff1
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.299     7.203 r  button_sync[0]/counter[0]_i_1/O
                         net (fo=16, routed)          1.083     8.286    button_sync[0]/counter[0]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  button_sync[0]/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.671    15.000    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  button_sync[0]/counter_reg[9]/C
                         clock pessimism              0.266    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429    14.802    button_sync[0]/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 Din_sync[5]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[5]/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.773ns (26.884%)  route 2.102ns (73.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.796     5.304    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X6Y130         FDRE                                         r  Din_sync[5]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y130         FDRE (Prop_fdre_C_Q)         0.478     5.782 r  Din_sync[5]/ff1_reg/Q
                         net (fo=3, routed)           1.025     6.807    Din_sync[5]/ff1
    SLICE_X3Y133         LUT2 (Prop_lut2_I0_O)        0.295     7.102 r  Din_sync[5]/counter[0]_i_1__10/O
                         net (fo=16, routed)          1.077     8.180    Din_sync[5]/counter[0]_i_1__10_n_0
    SLICE_X1Y138         FDRE                                         r  Din_sync[5]/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.680    15.009    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X1Y138         FDRE                                         r  Din_sync[5]/counter_reg[10]/C
                         clock pessimism              0.266    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y138         FDRE (Setup_fdre_C_R)       -0.429    14.811    Din_sync[5]/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 Din_sync[5]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[5]/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.773ns (26.884%)  route 2.102ns (73.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.796     5.304    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X6Y130         FDRE                                         r  Din_sync[5]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y130         FDRE (Prop_fdre_C_Q)         0.478     5.782 r  Din_sync[5]/ff1_reg/Q
                         net (fo=3, routed)           1.025     6.807    Din_sync[5]/ff1
    SLICE_X3Y133         LUT2 (Prop_lut2_I0_O)        0.295     7.102 r  Din_sync[5]/counter[0]_i_1__10/O
                         net (fo=16, routed)          1.077     8.180    Din_sync[5]/counter[0]_i_1__10_n_0
    SLICE_X1Y138         FDRE                                         r  Din_sync[5]/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.680    15.009    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X1Y138         FDRE                                         r  Din_sync[5]/counter_reg[11]/C
                         clock pessimism              0.266    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y138         FDRE (Setup_fdre_C_R)       -0.429    14.811    Din_sync[5]/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  6.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Din_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.664     1.533    Din_sync[1]/Clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  Din_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  Din_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.098     1.772    Din_sync[1]/ff2
    SLICE_X6Y128         LUT4 (Prop_lut4_I1_O)        0.045     1.817 r  Din_sync[1]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.817    Din_sync[1]/q_i_1__1_n_0
    SLICE_X6Y128         FDRE                                         r  Din_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.936     2.050    Din_sync[1]/Clk_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  Din_sync[1]/q_reg/C
                         clock pessimism             -0.504     1.546    
    SLICE_X6Y128         FDRE (Hold_fdre_C_D)         0.120     1.666    Din_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.665     1.534    control_unit/Clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  control_unit/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=2, routed)           0.119     1.794    control_unit/FSM_onehot_curr_state_reg_n_0_[1]
    SLICE_X1Y126         FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.935     2.049    control_unit/Clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[2]/C
                         clock pessimism             -0.504     1.545    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.075     1.620    control_unit/FSM_onehot_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.663     1.532    control_unit/Clk_IBUF_BUFG
    SLICE_X1Y126         FDSE                                         r  control_unit/FSM_onehot_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  control_unit/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=20, routed)          0.124     1.797    control_unit/Q[0]
    SLICE_X1Y127         FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.937     2.051    control_unit/Clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism             -0.504     1.547    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.070     1.617    control_unit/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_curr_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.663     1.532    control_unit/Clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  control_unit/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=2, routed)           0.127     1.800    control_unit/FSM_onehot_curr_state_reg_n_0_[5]
    SLICE_X1Y126         FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.935     2.049    control_unit/Clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[6]/C
                         clock pessimism             -0.517     1.532    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.071     1.603    control_unit/FSM_onehot_curr_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Din_sync[6]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[6]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.636     1.505    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X10Y128        FDRE                                         r  Din_sync[6]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.148     1.653 r  Din_sync[6]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.726    Din_sync[6]/ff2
    SLICE_X10Y128        LUT4 (Prop_lut4_I0_O)        0.098     1.824 r  Din_sync[6]/q_i_1__6/O
                         net (fo=1, routed)           0.000     1.824    Din_sync[6]/q_i_1__6_n_0
    SLICE_X10Y128        FDRE                                         r  Din_sync[6]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.909     2.023    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X10Y128        FDRE                                         r  Din_sync[6]/q_reg/C
                         clock pessimism             -0.518     1.505    
    SLICE_X10Y128        FDRE (Hold_fdre_C_D)         0.120     1.625    Din_sync[6]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Din_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.634     1.503    Din_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  Din_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  Din_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.724    Din_sync[0]/ff2
    SLICE_X8Y126         LUT4 (Prop_lut4_I1_O)        0.098     1.822 r  Din_sync[0]/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    Din_sync[0]/q_i_1__0_n_0
    SLICE_X8Y126         FDRE                                         r  Din_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.906     2.020    Din_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  Din_sync[0]/q_reg/C
                         clock pessimism             -0.517     1.503    
    SLICE_X8Y126         FDRE (Hold_fdre_C_D)         0.120     1.623    Din_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Din_sync[4]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[4]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.634     1.503    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X10Y126        FDRE                                         r  Din_sync[4]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.148     1.651 r  Din_sync[4]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.724    Din_sync[4]/ff2
    SLICE_X10Y126        LUT4 (Prop_lut4_I0_O)        0.098     1.822 r  Din_sync[4]/q_i_1__4/O
                         net (fo=1, routed)           0.000     1.822    Din_sync[4]/q_i_1__4_n_0
    SLICE_X10Y126        FDRE                                         r  Din_sync[4]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.906     2.020    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X10Y126        FDRE                                         r  Din_sync[4]/q_reg/C
                         clock pessimism             -0.517     1.503    
    SLICE_X10Y126        FDRE (Hold_fdre_C_D)         0.120     1.623    Din_sync[4]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 R_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.639     1.508    R_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y131         FDRE                                         r  R_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  R_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.075     1.731    R_sync[0]/ff1
    SLICE_X8Y131         LUT4 (Prop_lut4_I0_O)        0.098     1.829 r  R_sync[0]/q_i_1__14/O
                         net (fo=1, routed)           0.000     1.829    R_sync[0]/q_i_1__14_n_0
    SLICE_X8Y131         FDRE                                         r  R_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.912     2.026    R_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y131         FDRE                                         r  R_sync[0]/q_reg/C
                         clock pessimism             -0.518     1.508    
    SLICE_X8Y131         FDRE (Hold_fdre_C_D)         0.120     1.628    R_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_curr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.367%)  route 0.068ns (34.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.663     1.532    control_unit/Clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  control_unit/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=2, routed)           0.068     1.728    control_unit/FSM_onehot_curr_state_reg_n_0_[2]
    SLICE_X1Y126         FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.935     2.049    control_unit/Clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[3]/C
                         clock pessimism             -0.517     1.532    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)        -0.007     1.525    control_unit/FSM_onehot_curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.662     1.531    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  button_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  button_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.728    button_sync[0]/ff2
    SLICE_X1Y125         LUT4 (Prop_lut4_I0_O)        0.099     1.827 r  button_sync[0]/q_i_1__11/O
                         net (fo=1, routed)           0.000     1.827    button_sync[0]/q_i_1__11_n_0
    SLICE_X1Y125         FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.934     2.048    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  button_sync[0]/q_reg/C
                         clock pessimism             -0.517     1.531    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.091     1.622    button_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y129   Din_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y131   Din_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y131   Din_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y132   Din_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y132   Din_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y132   Din_sync[0]/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y132   Din_sync[0]/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y129   Din_sync[0]/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y129   Din_sync[0]/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y129   Din_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y129   Din_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y131   Din_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y131   Din_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y131   Din_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y131   Din_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y132   Din_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y132   Din_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y132   Din_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y132   Din_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y129   Din_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y129   Din_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y131   Din_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y131   Din_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y131   Din_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y131   Din_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y132   Din_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y132   Din_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y132   Din_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y132   Din_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.662ns  (logic 3.717ns (31.873%)  route 7.945ns (68.127%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.788     5.296    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.521     8.273    HexA/LED_OBUF[0]
    SLICE_X12Y124        LUT3 (Prop_lut3_I1_O)        0.150     8.423 r  HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.424    13.847    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.111    16.959 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.959    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.243ns  (logic 3.480ns (30.956%)  route 7.763ns (69.044%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.788     5.296    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.521     8.273    HexA/LED_OBUF[0]
    SLICE_X12Y124        LUT3 (Prop_lut3_I1_O)        0.124     8.397 r  HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.242    13.639    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    16.540 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.540    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.874ns  (logic 3.748ns (34.473%)  route 7.125ns (65.527%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.788     5.296    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.722     8.474    HexA/LED_OBUF[0]
    SLICE_X12Y124        LUT3 (Prop_lut3_I1_O)        0.152     8.626 r  HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.403    13.029    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.140    16.170 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.170    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.683ns  (logic 4.029ns (37.716%)  route 6.654ns (62.284%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.788     5.296    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.117     7.869    reg_unit/reg_B/LED_OBUF[0]
    SLICE_X8Y127         LUT5 (Prop_lut5_I4_O)        0.124     7.993 r  reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.993    reg_unit/reg_A/hex_seg_OBUF[2]_inst_i_1_1
    SLICE_X8Y127         MUXF7 (Prop_muxf7_I1_O)      0.247     8.240 r  reg_unit/reg_A/hex_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.240    reg_unit/reg_A/hex_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X8Y127         MUXF8 (Prop_muxf8_I0_O)      0.098     8.338 r  reg_unit/reg_A/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.537    12.875    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.104    15.979 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.979    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.605ns  (logic 4.031ns (38.012%)  route 6.574ns (61.988%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.788     5.296    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.290     8.042    reg_unit/reg_A/LED_OBUF[0]
    SLICE_X8Y128         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  reg_unit/reg_A/hex_seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.166    reg_unit/reg_A/hex_seg_OBUF[1]_inst_i_4_n_0
    SLICE_X8Y128         MUXF7 (Prop_muxf7_I0_O)      0.241     8.407 r  reg_unit/reg_A/hex_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.407    reg_unit/reg_A/hex_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X8Y128         MUXF8 (Prop_muxf8_I0_O)      0.098     8.505 r  reg_unit/reg_A/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.284    12.789    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.112    15.902 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.902    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.523ns  (logic 3.992ns (37.938%)  route 6.531ns (62.062%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.788     5.296    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.129     7.881    reg_unit/reg_A/LED_OBUF[0]
    SLICE_X9Y127         LUT5 (Prop_lut5_I4_O)        0.124     8.005 r  reg_unit/reg_A/hex_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.005    reg_unit/reg_A/hex_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X9Y127         MUXF7 (Prop_muxf7_I0_O)      0.212     8.217 r  reg_unit/reg_A/hex_seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.217    reg_unit/reg_A/hex_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y127         MUXF8 (Prop_muxf8_I1_O)      0.094     8.311 r  reg_unit/reg_A/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.402    12.713    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.106    15.820 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.820    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.519ns  (logic 3.491ns (33.191%)  route 7.028ns (66.809%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.788     5.296    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.722     8.474    HexA/LED_OBUF[0]
    SLICE_X12Y124        LUT3 (Prop_lut3_I1_O)        0.124     8.598 r  HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.306    12.904    hex_grid_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         2.911    15.816 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.816    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.394ns  (logic 4.022ns (38.692%)  route 6.373ns (61.308%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.788     5.296    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.272     8.024    reg_unit/reg_A/LED_OBUF[0]
    SLICE_X9Y128         LUT5 (Prop_lut5_I4_O)        0.124     8.148 r  reg_unit/reg_A/hex_seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.148    reg_unit/reg_A/hex_seg_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y128         MUXF7 (Prop_muxf7_I0_O)      0.238     8.386 r  reg_unit/reg_A/hex_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.386    reg_unit/reg_A/hex_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y128         MUXF8 (Prop_muxf8_I0_O)      0.104     8.490 r  reg_unit/reg_A/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.101    12.591    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.100    15.690 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.690    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.368ns  (logic 3.977ns (38.354%)  route 6.392ns (61.646%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.788     5.296    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.129     7.882    reg_unit/reg_B/LED_OBUF[0]
    SLICE_X10Y127        LUT5 (Prop_lut5_I4_O)        0.124     8.006 r  reg_unit/reg_B/hex_seg_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.006    reg_unit/reg_A/hex_seg_OBUF[0]_inst_i_1_0
    SLICE_X10Y127        MUXF7 (Prop_muxf7_I1_O)      0.214     8.220 r  reg_unit/reg_A/hex_seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.220    reg_unit/reg_A/hex_seg_OBUF[0]_inst_i_3_n_0
    SLICE_X10Y127        MUXF8 (Prop_muxf8_I1_O)      0.088     8.308 r  reg_unit/reg_A/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.262    12.570    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.095    15.665 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.665    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.069ns  (logic 4.019ns (39.912%)  route 6.050ns (60.088%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.788     5.296    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          1.588     7.341    reg_unit/reg_A/LED_OBUF[0]
    SLICE_X7Y127         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  reg_unit/reg_A/hex_seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.465    reg_unit/reg_A/hex_seg_OBUF[5]_inst_i_4_n_0
    SLICE_X7Y127         MUXF7 (Prop_muxf7_I0_O)      0.238     7.703 r  reg_unit/reg_A/hex_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.703    reg_unit/reg_A/hex_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X7Y127         MUXF8 (Prop_muxf8_I0_O)      0.104     7.807 r  reg_unit/reg_A/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.462    12.268    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.097    15.365 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.365    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.396ns (77.452%)  route 0.406ns (22.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.664     1.533    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  button_sync[1]/q_reg/Q
                         net (fo=11, routed)          0.406     2.080    LED_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         1.255     3.335 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.335    LED[1]
    B11                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.395ns (74.941%)  route 0.466ns (25.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.662     1.531    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  button_sync[0]/q_reg/Q
                         net (fo=4, routed)           0.466     2.138    LED_OBUF[3]
    A11                  OBUF (Prop_obuf_I_O)         1.254     3.392 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.392    LED[3]
    A11                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.390ns (71.964%)  route 0.542ns (28.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.669     1.538    button_sync[2]/Clk_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  button_sync[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  button_sync[2]/q_reg/Q
                         net (fo=11, routed)          0.542     2.220    LED_OBUF[2]
    C10                  OBUF (Prop_obuf_I_O)         1.249     3.470 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.470    LED[2]
    C10                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.393ns (67.693%)  route 0.665ns (32.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.661     1.530    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          0.665     2.336    LED_OBUF[0]
    C9                   OBUF (Prop_obuf_I_O)         1.252     3.588 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.588    LED[0]
    C9                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_A/Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.389ns (60.840%)  route 0.894ns (39.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.663     1.532    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  reg_unit/reg_A/Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.894     2.567    lopt_2
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.814 r  Aval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.814    Aval[2]
    A17                                                               r  Aval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_A/Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.388ns (60.495%)  route 0.907ns (39.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.663     1.532    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  reg_unit/reg_A/Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.907     2.579    lopt_3
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.827 r  Aval_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.827    Aval[3]
    B17                                                               r  Aval[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_B/Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.361ns (58.834%)  route 0.953ns (41.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.665     1.534    reg_unit/reg_B/Clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  reg_unit/reg_B/Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.953     2.627    lopt_8
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.848 r  Bval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.848    Bval[0]
    C13                                                               r  Bval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_B/Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.356ns (58.341%)  route 0.968ns (41.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.665     1.534    reg_unit/reg_B/Clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  reg_unit/reg_B/Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.968     2.643    lopt_9
    C14                  OBUF (Prop_obuf_I_O)         1.215     3.858 r  Bval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.858    Bval[1]
    C14                                                               r  Bval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_A/Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.386ns (58.312%)  route 0.991ns (41.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.664     1.533    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  reg_unit/reg_A/Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.991     2.664    lopt_1
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.909 r  Aval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.909    Aval[1]
    B18                                                               r  Aval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_A/Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.388ns (57.335%)  route 1.033ns (42.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.663     1.532    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  reg_unit/reg_A/Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.033     2.706    lopt
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.953 r  Aval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.953    Aval[0]
    C17                                                               r  Aval[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Din[5]
                            (input port)
  Destination:            Din_sync[5]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.043ns  (logic 1.349ns (22.331%)  route 4.693ns (77.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  Din[5] (IN)
                         net (fo=0)                   0.000     0.000    Din[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  Din_IBUF[5]_inst/O
                         net (fo=1, routed)           4.693     6.043    Din_sync[5]/Din_IBUF[0]
    SLICE_X6Y130         FDRE                                         r  Din_sync[5]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.671     5.000    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X6Y130         FDRE                                         r  Din_sync[5]/ff1_reg/C

Slack:                    inf
  Source:                 LoadA
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.962ns  (logic 1.325ns (22.230%)  route 4.636ns (77.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  LoadA (IN)
                         net (fo=0)                   0.000     0.000    LoadA
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  LoadA_IBUF_inst/O
                         net (fo=1, routed)           4.636     5.962    button_sync[2]/LoadA_IBUF
    SLICE_X1Y132         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.675     5.004    button_sync[2]/Clk_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 Din[2]
                            (input port)
  Destination:            Din_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.952ns  (logic 1.328ns (22.307%)  route 4.624ns (77.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  Din[2] (IN)
                         net (fo=0)                   0.000     0.000    Din[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  Din_IBUF[2]_inst/O
                         net (fo=1, routed)           4.624     5.952    Din_sync[2]/Din_IBUF[0]
    SLICE_X8Y132         FDRE                                         r  Din_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.607     4.936    Din_sync[2]/Clk_IBUF_BUFG
    SLICE_X8Y132         FDRE                                         r  Din_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 Execute
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.900ns  (logic 1.317ns (22.325%)  route 4.583ns (77.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  Execute (IN)
                         net (fo=0)                   0.000     0.000    Execute
    H2                   IBUF (Prop_ibuf_I_O)         1.317     1.317 r  Execute_IBUF_inst/O
                         net (fo=1, routed)           4.583     5.900    button_sync[0]/Execute_IBUF
    SLICE_X5Y121         FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.670     4.999    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 LoadB
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.827ns  (logic 1.322ns (22.679%)  route 4.506ns (77.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LoadB (IN)
                         net (fo=0)                   0.000     0.000    LoadB
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  LoadB_IBUF_inst/O
                         net (fo=1, routed)           4.506     5.827    button_sync[1]/LoadB_IBUF
    SLICE_X6Y118         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.672     5.001    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 Din[1]
                            (input port)
  Destination:            Din_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.612ns  (logic 1.327ns (23.645%)  route 4.285ns (76.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  Din[1] (IN)
                         net (fo=0)                   0.000     0.000    Din[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  Din_IBUF[1]_inst/O
                         net (fo=1, routed)           4.285     5.612    Din_sync[1]/Din_IBUF[0]
    SLICE_X8Y125         FDRE                                         r  Din_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.598     4.927    Din_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  Din_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            button_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.510ns  (logic 1.316ns (23.893%)  route 4.194ns (76.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=1, routed)           4.194     5.510    button_sync[3]/Reset_IBUF
    SLICE_X4Y122         FDRE                                         r  button_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.668     4.997    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  button_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 Din[0]
                            (input port)
  Destination:            Din_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.494ns  (logic 1.325ns (24.126%)  route 4.168ns (75.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Din[0] (IN)
                         net (fo=0)                   0.000     0.000    Din[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  Din_IBUF[0]_inst/O
                         net (fo=1, routed)           4.168     5.494    Din_sync[0]/Din_IBUF[0]
    SLICE_X10Y120        FDRE                                         r  Din_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.604     4.933    Din_sync[0]/Clk_IBUF_BUFG
    SLICE_X10Y120        FDRE                                         r  Din_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 F[0]
                            (input port)
  Destination:            F_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 1.338ns (24.626%)  route 4.096ns (75.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  F[0] (IN)
                         net (fo=0)                   0.000     0.000    F[0]
    B2                   IBUF (Prop_ibuf_I_O)         1.338     1.338 r  F_IBUF[0]_inst/O
                         net (fo=1, routed)           4.096     5.435    F_sync[0]/F_IBUF[0]
    SLICE_X14Y130        FDRE                                         r  F_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.604     4.933    F_sync[0]/Clk_IBUF_BUFG
    SLICE_X14Y130        FDRE                                         r  F_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 Din[4]
                            (input port)
  Destination:            Din_sync[4]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.325ns (24.528%)  route 4.076ns (75.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  Din[4] (IN)
                         net (fo=0)                   0.000     0.000    Din[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  Din_IBUF[4]_inst/O
                         net (fo=1, routed)           4.076     5.401    Din_sync[4]/Din_IBUF[0]
    SLICE_X10Y125        FDRE                                         r  Din_sync[4]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.598     4.927    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X10Y125        FDRE                                         r  Din_sync[4]/ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R[1]
                            (input port)
  Destination:            R_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.918ns  (logic 0.410ns (21.355%)  route 1.508ns (78.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  R[1] (IN)
                         net (fo=0)                   0.000     0.000    R[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  R_IBUF[1]_inst/O
                         net (fo=1, routed)           1.508     1.918    R_sync[1]/R_IBUF[0]
    SLICE_X12Y132        FDRE                                         r  R_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.912     2.026    R_sync[1]/Clk_IBUF_BUFG
    SLICE_X12Y132        FDRE                                         r  R_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 R[0]
                            (input port)
  Destination:            R_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.087ns  (logic 0.420ns (20.140%)  route 1.666ns (79.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  R[0] (IN)
                         net (fo=0)                   0.000     0.000    R[0]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  R_IBUF[0]_inst/O
                         net (fo=1, routed)           1.666     2.087    R_sync[0]/R_IBUF[0]
    SLICE_X8Y131         FDRE                                         r  R_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.912     2.026    R_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y131         FDRE                                         r  R_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 F[1]
                            (input port)
  Destination:            F_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.424ns (20.195%)  route 1.677ns (79.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  F[1] (IN)
                         net (fo=0)                   0.000     0.000    F[1]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  F_IBUF[1]_inst/O
                         net (fo=1, routed)           1.677     2.102    F_sync[1]/F_IBUF[0]
    SLICE_X14Y129        FDRE                                         r  F_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.909     2.023    F_sync[1]/Clk_IBUF_BUFG
    SLICE_X14Y129        FDRE                                         r  F_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 F[2]
                            (input port)
  Destination:            F_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.109ns  (logic 0.425ns (20.153%)  route 1.684ns (79.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  F[2] (IN)
                         net (fo=0)                   0.000     0.000    F[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  F_IBUF[2]_inst/O
                         net (fo=1, routed)           1.684     2.109    F_sync[2]/F_IBUF[0]
    SLICE_X14Y130        FDRE                                         r  F_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.910     2.024    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X14Y130        FDRE                                         r  F_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 Din[6]
                            (input port)
  Destination:            Din_sync[6]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.137ns  (logic 0.403ns (18.835%)  route 1.735ns (81.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  Din[6] (IN)
                         net (fo=0)                   0.000     0.000    Din[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  Din_IBUF[6]_inst/O
                         net (fo=1, routed)           1.735     2.137    Din_sync[6]/Din_IBUF[0]
    SLICE_X12Y125        FDRE                                         r  Din_sync[6]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.904     2.018    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  Din_sync[6]/ff1_reg/C

Slack:                    inf
  Source:                 Din[0]
                            (input port)
  Destination:            Din_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.212ns  (logic 0.402ns (18.193%)  route 1.809ns (81.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Din[0] (IN)
                         net (fo=0)                   0.000     0.000    Din[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  Din_IBUF[0]_inst/O
                         net (fo=1, routed)           1.809     2.212    Din_sync[0]/Din_IBUF[0]
    SLICE_X10Y120        FDRE                                         r  Din_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.910     2.024    Din_sync[0]/Clk_IBUF_BUFG
    SLICE_X10Y120        FDRE                                         r  Din_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 Din[7]
                            (input port)
  Destination:            Din_sync[7]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.212ns  (logic 0.413ns (18.670%)  route 1.799ns (81.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  Din[7] (IN)
                         net (fo=0)                   0.000     0.000    Din[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Din_IBUF[7]_inst/O
                         net (fo=1, routed)           1.799     2.212    Din_sync[7]/Din_IBUF[0]
    SLICE_X8Y130         FDRE                                         r  Din_sync[7]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.911     2.025    Din_sync[7]/Clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  Din_sync[7]/ff1_reg/C

Slack:                    inf
  Source:                 F[0]
                            (input port)
  Destination:            F_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.222ns  (logic 0.415ns (18.691%)  route 1.806ns (81.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  F[0] (IN)
                         net (fo=0)                   0.000     0.000    F[0]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  F_IBUF[0]_inst/O
                         net (fo=1, routed)           1.806     2.222    F_sync[0]/F_IBUF[0]
    SLICE_X14Y130        FDRE                                         r  F_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.910     2.024    F_sync[0]/Clk_IBUF_BUFG
    SLICE_X14Y130        FDRE                                         r  F_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 Din[3]
                            (input port)
  Destination:            Din_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.427ns (19.139%)  route 1.804ns (80.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  Din[3] (IN)
                         net (fo=0)                   0.000     0.000    Din[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  Din_IBUF[3]_inst/O
                         net (fo=1, routed)           1.804     2.231    Din_sync[3]/Din_IBUF[0]
    SLICE_X10Y122        FDRE                                         r  Din_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.908     2.022    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  Din_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            button_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.235ns  (logic 0.394ns (17.608%)  route 1.842ns (82.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=1, routed)           1.842     2.235    button_sync[3]/Reset_IBUF
    SLICE_X4Y122         FDRE                                         r  button_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.935     2.049    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  button_sync[3]/ff1_reg/C





