#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a04f70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a05100 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19f62d0 .functor NOT 1, L_0x1a609a0, C4<0>, C4<0>, C4<0>;
L_0x1a60780 .functor XOR 2, L_0x1a60620, L_0x1a606e0, C4<00>, C4<00>;
L_0x1a60890 .functor XOR 2, L_0x1a60780, L_0x1a607f0, C4<00>, C4<00>;
v0x1a58970_0 .net *"_ivl_10", 1 0, L_0x1a607f0;  1 drivers
v0x1a58a70_0 .net *"_ivl_12", 1 0, L_0x1a60890;  1 drivers
v0x1a58b50_0 .net *"_ivl_2", 1 0, L_0x1a5bd30;  1 drivers
v0x1a58c10_0 .net *"_ivl_4", 1 0, L_0x1a60620;  1 drivers
v0x1a58cf0_0 .net *"_ivl_6", 1 0, L_0x1a606e0;  1 drivers
v0x1a58e20_0 .net *"_ivl_8", 1 0, L_0x1a60780;  1 drivers
v0x1a58f00_0 .net "a", 0 0, v0x1a538d0_0;  1 drivers
v0x1a58fa0_0 .net "b", 0 0, v0x1a53970_0;  1 drivers
v0x1a59040_0 .net "c", 0 0, v0x1a53a10_0;  1 drivers
v0x1a590e0_0 .var "clk", 0 0;
v0x1a59180_0 .net "d", 0 0, v0x1a53b50_0;  1 drivers
v0x1a59220_0 .net "out_pos_dut", 0 0, L_0x1a604a0;  1 drivers
v0x1a592c0_0 .net "out_pos_ref", 0 0, L_0x1a5a7f0;  1 drivers
v0x1a59360_0 .net "out_sop_dut", 0 0, L_0x1a5b750;  1 drivers
v0x1a59400_0 .net "out_sop_ref", 0 0, L_0x1a2e080;  1 drivers
v0x1a594a0_0 .var/2u "stats1", 223 0;
v0x1a59540_0 .var/2u "strobe", 0 0;
v0x1a595e0_0 .net "tb_match", 0 0, L_0x1a609a0;  1 drivers
v0x1a596b0_0 .net "tb_mismatch", 0 0, L_0x19f62d0;  1 drivers
v0x1a59750_0 .net "wavedrom_enable", 0 0, v0x1a53e20_0;  1 drivers
v0x1a59820_0 .net "wavedrom_title", 511 0, v0x1a53ec0_0;  1 drivers
L_0x1a5bd30 .concat [ 1 1 0 0], L_0x1a5a7f0, L_0x1a2e080;
L_0x1a60620 .concat [ 1 1 0 0], L_0x1a5a7f0, L_0x1a2e080;
L_0x1a606e0 .concat [ 1 1 0 0], L_0x1a604a0, L_0x1a5b750;
L_0x1a607f0 .concat [ 1 1 0 0], L_0x1a5a7f0, L_0x1a2e080;
L_0x1a609a0 .cmp/eeq 2, L_0x1a5bd30, L_0x1a60890;
S_0x1a05290 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a05100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19f66b0 .functor AND 1, v0x1a53a10_0, v0x1a53b50_0, C4<1>, C4<1>;
L_0x19f6a90 .functor NOT 1, v0x1a538d0_0, C4<0>, C4<0>, C4<0>;
L_0x19f6e70 .functor NOT 1, v0x1a53970_0, C4<0>, C4<0>, C4<0>;
L_0x19f70f0 .functor AND 1, L_0x19f6a90, L_0x19f6e70, C4<1>, C4<1>;
L_0x1a0fb00 .functor AND 1, L_0x19f70f0, v0x1a53a10_0, C4<1>, C4<1>;
L_0x1a2e080 .functor OR 1, L_0x19f66b0, L_0x1a0fb00, C4<0>, C4<0>;
L_0x1a59c70 .functor NOT 1, v0x1a53970_0, C4<0>, C4<0>, C4<0>;
L_0x1a59ce0 .functor OR 1, L_0x1a59c70, v0x1a53b50_0, C4<0>, C4<0>;
L_0x1a59df0 .functor AND 1, v0x1a53a10_0, L_0x1a59ce0, C4<1>, C4<1>;
L_0x1a59eb0 .functor NOT 1, v0x1a538d0_0, C4<0>, C4<0>, C4<0>;
L_0x1a59f80 .functor OR 1, L_0x1a59eb0, v0x1a53970_0, C4<0>, C4<0>;
L_0x1a59ff0 .functor AND 1, L_0x1a59df0, L_0x1a59f80, C4<1>, C4<1>;
L_0x1a5a170 .functor NOT 1, v0x1a53970_0, C4<0>, C4<0>, C4<0>;
L_0x1a5a1e0 .functor OR 1, L_0x1a5a170, v0x1a53b50_0, C4<0>, C4<0>;
L_0x1a5a100 .functor AND 1, v0x1a53a10_0, L_0x1a5a1e0, C4<1>, C4<1>;
L_0x1a5a370 .functor NOT 1, v0x1a538d0_0, C4<0>, C4<0>, C4<0>;
L_0x1a5a470 .functor OR 1, L_0x1a5a370, v0x1a53b50_0, C4<0>, C4<0>;
L_0x1a5a530 .functor AND 1, L_0x1a5a100, L_0x1a5a470, C4<1>, C4<1>;
L_0x1a5a6e0 .functor XNOR 1, L_0x1a59ff0, L_0x1a5a530, C4<0>, C4<0>;
v0x19f5c00_0 .net *"_ivl_0", 0 0, L_0x19f66b0;  1 drivers
v0x19f6000_0 .net *"_ivl_12", 0 0, L_0x1a59c70;  1 drivers
v0x19f63e0_0 .net *"_ivl_14", 0 0, L_0x1a59ce0;  1 drivers
v0x19f67c0_0 .net *"_ivl_16", 0 0, L_0x1a59df0;  1 drivers
v0x19f6ba0_0 .net *"_ivl_18", 0 0, L_0x1a59eb0;  1 drivers
v0x19f6f80_0 .net *"_ivl_2", 0 0, L_0x19f6a90;  1 drivers
v0x19f7200_0 .net *"_ivl_20", 0 0, L_0x1a59f80;  1 drivers
v0x1a51e40_0 .net *"_ivl_24", 0 0, L_0x1a5a170;  1 drivers
v0x1a51f20_0 .net *"_ivl_26", 0 0, L_0x1a5a1e0;  1 drivers
v0x1a52000_0 .net *"_ivl_28", 0 0, L_0x1a5a100;  1 drivers
v0x1a520e0_0 .net *"_ivl_30", 0 0, L_0x1a5a370;  1 drivers
v0x1a521c0_0 .net *"_ivl_32", 0 0, L_0x1a5a470;  1 drivers
v0x1a522a0_0 .net *"_ivl_36", 0 0, L_0x1a5a6e0;  1 drivers
L_0x7fec96327018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a52360_0 .net *"_ivl_38", 0 0, L_0x7fec96327018;  1 drivers
v0x1a52440_0 .net *"_ivl_4", 0 0, L_0x19f6e70;  1 drivers
v0x1a52520_0 .net *"_ivl_6", 0 0, L_0x19f70f0;  1 drivers
v0x1a52600_0 .net *"_ivl_8", 0 0, L_0x1a0fb00;  1 drivers
v0x1a526e0_0 .net "a", 0 0, v0x1a538d0_0;  alias, 1 drivers
v0x1a527a0_0 .net "b", 0 0, v0x1a53970_0;  alias, 1 drivers
v0x1a52860_0 .net "c", 0 0, v0x1a53a10_0;  alias, 1 drivers
v0x1a52920_0 .net "d", 0 0, v0x1a53b50_0;  alias, 1 drivers
v0x1a529e0_0 .net "out_pos", 0 0, L_0x1a5a7f0;  alias, 1 drivers
v0x1a52aa0_0 .net "out_sop", 0 0, L_0x1a2e080;  alias, 1 drivers
v0x1a52b60_0 .net "pos0", 0 0, L_0x1a59ff0;  1 drivers
v0x1a52c20_0 .net "pos1", 0 0, L_0x1a5a530;  1 drivers
L_0x1a5a7f0 .functor MUXZ 1, L_0x7fec96327018, L_0x1a59ff0, L_0x1a5a6e0, C4<>;
S_0x1a52da0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a05100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a538d0_0 .var "a", 0 0;
v0x1a53970_0 .var "b", 0 0;
v0x1a53a10_0 .var "c", 0 0;
v0x1a53ab0_0 .net "clk", 0 0, v0x1a590e0_0;  1 drivers
v0x1a53b50_0 .var "d", 0 0;
v0x1a53c40_0 .var/2u "fail", 0 0;
v0x1a53ce0_0 .var/2u "fail1", 0 0;
v0x1a53d80_0 .net "tb_match", 0 0, L_0x1a609a0;  alias, 1 drivers
v0x1a53e20_0 .var "wavedrom_enable", 0 0;
v0x1a53ec0_0 .var "wavedrom_title", 511 0;
E_0x1a038e0/0 .event negedge, v0x1a53ab0_0;
E_0x1a038e0/1 .event posedge, v0x1a53ab0_0;
E_0x1a038e0 .event/or E_0x1a038e0/0, E_0x1a038e0/1;
S_0x1a530d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a52da0;
 .timescale -12 -12;
v0x1a53310_0 .var/2s "i", 31 0;
E_0x1a03780 .event posedge, v0x1a53ab0_0;
S_0x1a53410 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a52da0;
 .timescale -12 -12;
v0x1a53610_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a536f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a52da0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a540a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a05100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a5a9a0 .functor NOT 1, v0x1a538d0_0, C4<0>, C4<0>, C4<0>;
L_0x1a5aa30 .functor NOT 1, v0x1a53970_0, C4<0>, C4<0>, C4<0>;
L_0x1a5abd0 .functor AND 1, L_0x1a5a9a0, L_0x1a5aa30, C4<1>, C4<1>;
L_0x1a5ace0 .functor AND 1, L_0x1a5abd0, v0x1a53a10_0, C4<1>, C4<1>;
L_0x1a5aee0 .functor NOT 1, v0x1a53b50_0, C4<0>, C4<0>, C4<0>;
L_0x1a5b060 .functor AND 1, L_0x1a5ace0, L_0x1a5aee0, C4<1>, C4<1>;
L_0x1a5b1b0 .functor AND 1, v0x1a538d0_0, v0x1a53970_0, C4<1>, C4<1>;
L_0x1a5b330 .functor AND 1, L_0x1a5b1b0, v0x1a53a10_0, C4<1>, C4<1>;
L_0x1a5b440 .functor NOT 1, v0x1a53b50_0, C4<0>, C4<0>, C4<0>;
L_0x1a5b4b0 .functor AND 1, L_0x1a5b330, L_0x1a5b440, C4<1>, C4<1>;
L_0x1a5b620 .functor OR 1, L_0x1a5b060, L_0x1a5b4b0, C4<0>, C4<0>;
L_0x1a5b6e0 .functor AND 1, v0x1a538d0_0, v0x1a53970_0, C4<1>, C4<1>;
L_0x1a5b7c0 .functor AND 1, L_0x1a5b6e0, v0x1a53a10_0, C4<1>, C4<1>;
L_0x1a5b880 .functor AND 1, L_0x1a5b7c0, v0x1a53b50_0, C4<1>, C4<1>;
L_0x1a5b750 .functor OR 1, L_0x1a5b620, L_0x1a5b880, C4<0>, C4<0>;
L_0x1a5bab0 .functor OR 1, v0x1a538d0_0, v0x1a53970_0, C4<0>, C4<0>;
L_0x1a5bbb0 .functor OR 1, L_0x1a5bab0, v0x1a53a10_0, C4<0>, C4<0>;
L_0x1a5bc70 .functor OR 1, L_0x1a5bbb0, v0x1a53b50_0, C4<0>, C4<0>;
L_0x1a5bdd0 .functor OR 1, v0x1a538d0_0, v0x1a53970_0, C4<0>, C4<0>;
L_0x1a5be40 .functor OR 1, L_0x1a5bdd0, v0x1a53a10_0, C4<0>, C4<0>;
L_0x1a5bfb0 .functor NOT 1, v0x1a53b50_0, C4<0>, C4<0>, C4<0>;
L_0x1a5c020 .functor OR 1, L_0x1a5be40, L_0x1a5bfb0, C4<0>, C4<0>;
L_0x1a5c1f0 .functor AND 1, L_0x1a5bc70, L_0x1a5c020, C4<1>, C4<1>;
L_0x1a5c300 .functor NOT 1, v0x1a53970_0, C4<0>, C4<0>, C4<0>;
L_0x1a5c440 .functor OR 1, v0x1a538d0_0, L_0x1a5c300, C4<0>, C4<0>;
L_0x1a5c500 .functor OR 1, L_0x1a5c440, v0x1a53a10_0, C4<0>, C4<0>;
L_0x1a5c6a0 .functor OR 1, L_0x1a5c500, v0x1a53b50_0, C4<0>, C4<0>;
L_0x1a5c760 .functor AND 1, L_0x1a5c1f0, L_0x1a5c6a0, C4<1>, C4<1>;
L_0x1a5c960 .functor NOT 1, v0x1a53970_0, C4<0>, C4<0>, C4<0>;
L_0x1a5c9d0 .functor OR 1, v0x1a538d0_0, L_0x1a5c960, C4<0>, C4<0>;
L_0x1a5cb90 .functor OR 1, L_0x1a5c9d0, v0x1a53a10_0, C4<0>, C4<0>;
L_0x1a5cc50 .functor NOT 1, v0x1a53b50_0, C4<0>, C4<0>, C4<0>;
L_0x1a5cdd0 .functor OR 1, L_0x1a5cb90, L_0x1a5cc50, C4<0>, C4<0>;
L_0x1a5cee0 .functor AND 1, L_0x1a5c760, L_0x1a5cdd0, C4<1>, C4<1>;
L_0x1a5d110 .functor NOT 1, v0x1a53970_0, C4<0>, C4<0>, C4<0>;
L_0x1a5d180 .functor OR 1, v0x1a538d0_0, L_0x1a5d110, C4<0>, C4<0>;
L_0x1a5d370 .functor NOT 1, v0x1a53a10_0, C4<0>, C4<0>, C4<0>;
L_0x1a5d3e0 .functor OR 1, L_0x1a5d180, L_0x1a5d370, C4<0>, C4<0>;
L_0x1a5d240 .functor OR 1, L_0x1a5d3e0, v0x1a53b50_0, C4<0>, C4<0>;
L_0x1a5d300 .functor AND 1, L_0x1a5cee0, L_0x1a5d240, C4<1>, C4<1>;
L_0x1a5d820 .functor NOT 1, v0x1a538d0_0, C4<0>, C4<0>, C4<0>;
L_0x1a5d890 .functor OR 1, L_0x1a5d820, v0x1a53970_0, C4<0>, C4<0>;
L_0x1a5dab0 .functor OR 1, L_0x1a5d890, v0x1a53a10_0, C4<0>, C4<0>;
L_0x1a5dd80 .functor NOT 1, v0x1a53b50_0, C4<0>, C4<0>, C4<0>;
L_0x1a5e170 .functor OR 1, L_0x1a5dab0, L_0x1a5dd80, C4<0>, C4<0>;
L_0x1a5e280 .functor AND 1, L_0x1a5d300, L_0x1a5e170, C4<1>, C4<1>;
L_0x1a5e510 .functor NOT 1, v0x1a538d0_0, C4<0>, C4<0>, C4<0>;
L_0x1a5e790 .functor OR 1, L_0x1a5e510, v0x1a53970_0, C4<0>, C4<0>;
L_0x1a5e9e0 .functor NOT 1, v0x1a53a10_0, C4<0>, C4<0>, C4<0>;
L_0x1a5ea50 .functor OR 1, L_0x1a5e790, L_0x1a5e9e0, C4<0>, C4<0>;
L_0x1a5ed00 .functor OR 1, L_0x1a5ea50, v0x1a53b50_0, C4<0>, C4<0>;
L_0x1a5edc0 .functor AND 1, L_0x1a5e280, L_0x1a5ed00, C4<1>, C4<1>;
L_0x1a5f080 .functor NOT 1, v0x1a538d0_0, C4<0>, C4<0>, C4<0>;
L_0x1a5f0f0 .functor NOT 1, v0x1a53970_0, C4<0>, C4<0>, C4<0>;
L_0x1a5f320 .functor OR 1, L_0x1a5f080, L_0x1a5f0f0, C4<0>, C4<0>;
L_0x1a5f430 .functor OR 1, L_0x1a5f320, v0x1a53a10_0, C4<0>, C4<0>;
L_0x1a5f6c0 .functor OR 1, L_0x1a5f430, v0x1a53b50_0, C4<0>, C4<0>;
L_0x1a5f780 .functor AND 1, L_0x1a5edc0, L_0x1a5f6c0, C4<1>, C4<1>;
L_0x1a5fa70 .functor NOT 1, v0x1a538d0_0, C4<0>, C4<0>, C4<0>;
L_0x1a5fae0 .functor NOT 1, v0x1a53970_0, C4<0>, C4<0>, C4<0>;
L_0x1a5fd40 .functor OR 1, L_0x1a5fa70, L_0x1a5fae0, C4<0>, C4<0>;
L_0x1a5fe50 .functor OR 1, L_0x1a5fd40, v0x1a53a10_0, C4<0>, C4<0>;
L_0x1a60110 .functor NOT 1, v0x1a53b50_0, C4<0>, C4<0>, C4<0>;
L_0x1a60180 .functor OR 1, L_0x1a5fe50, L_0x1a60110, C4<0>, C4<0>;
L_0x1a604a0 .functor AND 1, L_0x1a5f780, L_0x1a60180, C4<1>, C4<1>;
v0x1a54260_0 .net *"_ivl_0", 0 0, L_0x1a5a9a0;  1 drivers
v0x1a54340_0 .net *"_ivl_10", 0 0, L_0x1a5b060;  1 drivers
v0x1a54420_0 .net *"_ivl_100", 0 0, L_0x1a5ed00;  1 drivers
v0x1a54510_0 .net *"_ivl_102", 0 0, L_0x1a5edc0;  1 drivers
v0x1a545f0_0 .net *"_ivl_104", 0 0, L_0x1a5f080;  1 drivers
v0x1a54720_0 .net *"_ivl_106", 0 0, L_0x1a5f0f0;  1 drivers
v0x1a54800_0 .net *"_ivl_108", 0 0, L_0x1a5f320;  1 drivers
v0x1a548e0_0 .net *"_ivl_110", 0 0, L_0x1a5f430;  1 drivers
v0x1a549c0_0 .net *"_ivl_112", 0 0, L_0x1a5f6c0;  1 drivers
v0x1a54b30_0 .net *"_ivl_114", 0 0, L_0x1a5f780;  1 drivers
v0x1a54c10_0 .net *"_ivl_116", 0 0, L_0x1a5fa70;  1 drivers
v0x1a54cf0_0 .net *"_ivl_118", 0 0, L_0x1a5fae0;  1 drivers
v0x1a54dd0_0 .net *"_ivl_12", 0 0, L_0x1a5b1b0;  1 drivers
v0x1a54eb0_0 .net *"_ivl_120", 0 0, L_0x1a5fd40;  1 drivers
v0x1a54f90_0 .net *"_ivl_122", 0 0, L_0x1a5fe50;  1 drivers
v0x1a55070_0 .net *"_ivl_124", 0 0, L_0x1a60110;  1 drivers
v0x1a55150_0 .net *"_ivl_126", 0 0, L_0x1a60180;  1 drivers
v0x1a55340_0 .net *"_ivl_14", 0 0, L_0x1a5b330;  1 drivers
v0x1a55420_0 .net *"_ivl_16", 0 0, L_0x1a5b440;  1 drivers
v0x1a55500_0 .net *"_ivl_18", 0 0, L_0x1a5b4b0;  1 drivers
v0x1a555e0_0 .net *"_ivl_2", 0 0, L_0x1a5aa30;  1 drivers
v0x1a556c0_0 .net *"_ivl_20", 0 0, L_0x1a5b620;  1 drivers
v0x1a557a0_0 .net *"_ivl_22", 0 0, L_0x1a5b6e0;  1 drivers
v0x1a55880_0 .net *"_ivl_24", 0 0, L_0x1a5b7c0;  1 drivers
v0x1a55960_0 .net *"_ivl_26", 0 0, L_0x1a5b880;  1 drivers
v0x1a55a40_0 .net *"_ivl_30", 0 0, L_0x1a5bab0;  1 drivers
v0x1a55b20_0 .net *"_ivl_32", 0 0, L_0x1a5bbb0;  1 drivers
v0x1a55c00_0 .net *"_ivl_34", 0 0, L_0x1a5bc70;  1 drivers
v0x1a55ce0_0 .net *"_ivl_36", 0 0, L_0x1a5bdd0;  1 drivers
v0x1a55dc0_0 .net *"_ivl_38", 0 0, L_0x1a5be40;  1 drivers
v0x1a55ea0_0 .net *"_ivl_4", 0 0, L_0x1a5abd0;  1 drivers
v0x1a55f80_0 .net *"_ivl_40", 0 0, L_0x1a5bfb0;  1 drivers
v0x1a56060_0 .net *"_ivl_42", 0 0, L_0x1a5c020;  1 drivers
v0x1a56350_0 .net *"_ivl_44", 0 0, L_0x1a5c1f0;  1 drivers
v0x1a56430_0 .net *"_ivl_46", 0 0, L_0x1a5c300;  1 drivers
v0x1a56510_0 .net *"_ivl_48", 0 0, L_0x1a5c440;  1 drivers
v0x1a565f0_0 .net *"_ivl_50", 0 0, L_0x1a5c500;  1 drivers
v0x1a566d0_0 .net *"_ivl_52", 0 0, L_0x1a5c6a0;  1 drivers
v0x1a567b0_0 .net *"_ivl_54", 0 0, L_0x1a5c760;  1 drivers
v0x1a56890_0 .net *"_ivl_56", 0 0, L_0x1a5c960;  1 drivers
v0x1a56970_0 .net *"_ivl_58", 0 0, L_0x1a5c9d0;  1 drivers
v0x1a56a50_0 .net *"_ivl_6", 0 0, L_0x1a5ace0;  1 drivers
v0x1a56b30_0 .net *"_ivl_60", 0 0, L_0x1a5cb90;  1 drivers
v0x1a56c10_0 .net *"_ivl_62", 0 0, L_0x1a5cc50;  1 drivers
v0x1a56cf0_0 .net *"_ivl_64", 0 0, L_0x1a5cdd0;  1 drivers
v0x1a56dd0_0 .net *"_ivl_66", 0 0, L_0x1a5cee0;  1 drivers
v0x1a56eb0_0 .net *"_ivl_68", 0 0, L_0x1a5d110;  1 drivers
v0x1a56f90_0 .net *"_ivl_70", 0 0, L_0x1a5d180;  1 drivers
v0x1a57070_0 .net *"_ivl_72", 0 0, L_0x1a5d370;  1 drivers
v0x1a57150_0 .net *"_ivl_74", 0 0, L_0x1a5d3e0;  1 drivers
v0x1a57230_0 .net *"_ivl_76", 0 0, L_0x1a5d240;  1 drivers
v0x1a57310_0 .net *"_ivl_78", 0 0, L_0x1a5d300;  1 drivers
v0x1a573f0_0 .net *"_ivl_8", 0 0, L_0x1a5aee0;  1 drivers
v0x1a574d0_0 .net *"_ivl_80", 0 0, L_0x1a5d820;  1 drivers
v0x1a575b0_0 .net *"_ivl_82", 0 0, L_0x1a5d890;  1 drivers
v0x1a57690_0 .net *"_ivl_84", 0 0, L_0x1a5dab0;  1 drivers
v0x1a57770_0 .net *"_ivl_86", 0 0, L_0x1a5dd80;  1 drivers
v0x1a57850_0 .net *"_ivl_88", 0 0, L_0x1a5e170;  1 drivers
v0x1a57930_0 .net *"_ivl_90", 0 0, L_0x1a5e280;  1 drivers
v0x1a57a10_0 .net *"_ivl_92", 0 0, L_0x1a5e510;  1 drivers
v0x1a57af0_0 .net *"_ivl_94", 0 0, L_0x1a5e790;  1 drivers
v0x1a57bd0_0 .net *"_ivl_96", 0 0, L_0x1a5e9e0;  1 drivers
v0x1a57cb0_0 .net *"_ivl_98", 0 0, L_0x1a5ea50;  1 drivers
v0x1a57d90_0 .net "a", 0 0, v0x1a538d0_0;  alias, 1 drivers
v0x1a57e30_0 .net "b", 0 0, v0x1a53970_0;  alias, 1 drivers
v0x1a58330_0 .net "c", 0 0, v0x1a53a10_0;  alias, 1 drivers
v0x1a58420_0 .net "d", 0 0, v0x1a53b50_0;  alias, 1 drivers
v0x1a58510_0 .net "out_pos", 0 0, L_0x1a604a0;  alias, 1 drivers
v0x1a585d0_0 .net "out_sop", 0 0, L_0x1a5b750;  alias, 1 drivers
S_0x1a58750 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a05100;
 .timescale -12 -12;
E_0x19eb9f0 .event anyedge, v0x1a59540_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a59540_0;
    %nor/r;
    %assign/vec4 v0x1a59540_0, 0;
    %wait E_0x19eb9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a52da0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a53c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a53ce0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a52da0;
T_4 ;
    %wait E_0x1a038e0;
    %load/vec4 v0x1a53d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a53c40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a52da0;
T_5 ;
    %wait E_0x1a03780;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
    %wait E_0x1a03780;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
    %wait E_0x1a03780;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
    %wait E_0x1a03780;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
    %wait E_0x1a03780;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
    %wait E_0x1a03780;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
    %wait E_0x1a03780;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
    %wait E_0x1a03780;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
    %wait E_0x1a03780;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
    %wait E_0x1a03780;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
    %wait E_0x1a03780;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
    %wait E_0x1a03780;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
    %wait E_0x1a03780;
    %load/vec4 v0x1a53c40_0;
    %store/vec4 v0x1a53ce0_0, 0, 1;
    %fork t_1, S_0x1a530d0;
    %jmp t_0;
    .scope S_0x1a530d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a53310_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a53310_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a03780;
    %load/vec4 v0x1a53310_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a53310_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a53310_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a52da0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a038e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a53b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a53970_0, 0;
    %assign/vec4 v0x1a538d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a53c40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a53ce0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a05100;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a590e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a59540_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a05100;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a590e0_0;
    %inv;
    %store/vec4 v0x1a590e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a05100;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a53ab0_0, v0x1a596b0_0, v0x1a58f00_0, v0x1a58fa0_0, v0x1a59040_0, v0x1a59180_0, v0x1a59400_0, v0x1a59360_0, v0x1a592c0_0, v0x1a59220_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a05100;
T_9 ;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a05100;
T_10 ;
    %wait E_0x1a038e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a594a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a594a0_0, 4, 32;
    %load/vec4 v0x1a595e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a594a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a594a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a594a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a59400_0;
    %load/vec4 v0x1a59400_0;
    %load/vec4 v0x1a59360_0;
    %xor;
    %load/vec4 v0x1a59400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a594a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a594a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a592c0_0;
    %load/vec4 v0x1a592c0_0;
    %load/vec4 v0x1a59220_0;
    %xor;
    %load/vec4 v0x1a592c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a594a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a594a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a594a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response7/top_module.sv";
