

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Tue Jun 23 00:54:45 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Vivado_Sobel_v3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.295 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      127|      209| 1.270 us | 2.090 us |  127|  209|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_height  |      126|      208|  14 ~ 16 |          -|          -|  9 ~ 13 |    no    |
        | + loop_width  |       11|       13|         3|          1|          1| 10 ~ 12 |    yes   |
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.67>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 7 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 8 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 11 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 12 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.56ns)   --->   "%k_buf_0_val_3 = alloca [10 x i8], align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 19 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_1 : Operation 20 [1/1] (1.56ns)   --->   "%k_buf_0_val_4 = alloca [10 x i8], align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 20 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_1 : Operation 21 [1/1] (1.56ns)   --->   "%k_buf_0_val_5 = alloca [10 x i8], align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 21 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 22 'specinterface' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.07ns)   --->   "%p_src_rows_V_read = call i5 @_ssdm_op_Read.ap_fifo.i5P(i5* %p_src_rows_V)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1303]   --->   Operation 24 'read' 'p_src_rows_V_read' <Predicate = true> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stop_row = sext i5 %p_src_rows_V_read to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1303]   --->   Operation 25 'sext' 'stop_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln243 = sext i5 %p_src_rows_V_read to i6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 26 'sext' 'sext_ln243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.07ns)   --->   "%p_src_cols_V_read = call i5 @_ssdm_op_Read.ap_fifo.i5P(i5* %p_src_cols_V)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1304]   --->   Operation 27 'read' 'p_src_cols_V_read' <Predicate = true> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cols = sext i5 %p_src_cols_V_read to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1304]   --->   Operation 28 'sext' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1304 = sext i5 %p_src_cols_V_read to i6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1304]   --->   Operation 29 'sext' 'sext_ln1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([62 x i8]* @hls_KD_KD_LineBuffe) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 30 'specregionbegin' 'rbegin_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rend_i_i_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([62 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 31 'specregionend' 'rend_i_i_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.52ns)   --->   "%add_ln443 = add i6 2, %sext_ln1304" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 32 'add' 'add_ln443' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln443 = sext i6 %add_ln443 to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 33 'sext' 'sext_ln443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.52ns)   --->   "%add_ln443_1 = add i6 2, %sext_ln243" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 34 'add' 'add_ln443_1' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln443_1 = sext i6 %add_ln443_1 to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 35 'sext' 'sext_ln443_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i5 %p_src_rows_V_read to i2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 36 'trunc' 'trunc_ln506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln458 = trunc i5 %p_src_cols_V_read to i2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 37 'trunc' 'trunc_ln458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.09ns)   --->   "%add_ln507 = add i2 -1, %trunc_ln506" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 38 'add' 'add_ln507' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i5 %p_src_rows_V_read to i1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 39 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln147, i1 false)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 40 'bitconcatenate' 'sext_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.71ns)   --->   "%xor_ln147 = xor i2 %sext_ln, -2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 41 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln147_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %p_src_cols_V_read, i1 false)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 42 'bitconcatenate' 'shl_ln147_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i6 %shl_ln147_1 to i7" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 43 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.60ns)   --->   "%add_ln147 = add i7 -2, %sext_ln147" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 44 'add' 'add_ln147' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i7 %add_ln147 to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 45 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.09ns)   --->   "%add_ln458 = add i2 -1, %trunc_ln458" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 46 'add' 'add_ln458' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.24ns)   --->   "br label %0" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.24>

State 2 <SV = 1> <Delay = 6.35>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %"hls::LineBuffer<6, 10, unsigned char, 0>::LineBuffer.1.region" ], [ %i_V, %loop_height_end ]"   --->   Operation 48 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.86ns)   --->   "%icmp_ln443 = icmp eq i32 %t_V, %sext_ln443_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 49 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 13, i64 0)"   --->   Operation 50 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.00ns)   --->   "%i_V = add i32 %t_V, 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 51 'add' 'i_V' <Predicate = true> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln443, label %.exit, label %loop_height_begin" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str28) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 54 'specregionbegin' 'tmp_5_i' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.86ns)   --->   "%icmp_ln887 = icmp ult i32 %t_V, %stop_row" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 55 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.71ns)   --->   "%xor_ln457 = xor i1 %icmp_ln887, true" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 56 'xor' 'xor_ln457' <Predicate = (!icmp_ln443)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.86ns)   --->   "%icmp_ln899 = icmp ne i31 %tmp, 0" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 58 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.86ns)   --->   "%icmp_ln879 = icmp eq i32 %t_V, 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 59 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.86ns)   --->   "%icmp_ln879_1 = icmp eq i32 %t_V, 0" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 60 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.86ns)   --->   "%icmp_ln899_1 = icmp ugt i32 %t_V, %stop_row" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 61 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln506_1 = trunc i32 %t_V to i2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 62 'trunc' 'trunc_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.00ns)   --->   "%add_ln506 = add i32 -1, %t_V" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 63 'add' 'add_ln506' <Predicate = (!icmp_ln443)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506, i32 31)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 64 'bitselect' 'tmp_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%xor_ln118_1 = xor i1 %tmp_2, true" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 65 'xor' 'xor_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.86ns)   --->   "%icmp_ln118 = icmp slt i32 %add_ln506, %stop_row" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 66 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%and_ln118 = and i1 %icmp_ln118, %xor_ln118_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 67 'and' 'and_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506, i32 31)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 68 'bitselect' 'tmp_9' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.00ns)   --->   "%sub_ln142 = sub i32 1, %t_V" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 69 'sub' 'sub_ln142' <Predicate = (!icmp_ln443)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.66ns)   --->   "%select_ln139 = select i1 %tmp_9, i32 %sub_ln142, i32 %add_ln506" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 70 'select' 'select_ln139' <Predicate = (!icmp_ln443)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.86ns)   --->   "%icmp_ln144 = icmp slt i32 %select_ln139, %stop_row" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 71 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = trunc i32 %select_ln139 to i2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 72 'trunc' 'trunc_ln147_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.00ns)   --->   "%add_ln506_1 = add i32 -3, %t_V" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 73 'add' 'add_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_1, i32 31)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 74 'bitselect' 'tmp_10' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%xor_ln118_2 = xor i1 %tmp_10, true" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 75 'xor' 'xor_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.86ns)   --->   "%icmp_ln118_1 = icmp slt i32 %add_ln506_1, %stop_row" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 76 'icmp' 'icmp_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%and_ln118_1 = and i1 %icmp_ln118_1, %xor_ln118_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 77 'and' 'and_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_1, i32 31)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 78 'bitselect' 'tmp_11' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.00ns)   --->   "%sub_ln142_1 = sub i32 3, %t_V" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 79 'sub' 'sub_ln142_1' <Predicate = (!icmp_ln443)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.66ns)   --->   "%select_ln139_1 = select i1 %tmp_11, i32 %sub_ln142_1, i32 %add_ln506_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 80 'select' 'select_ln139_1' <Predicate = (!icmp_ln443)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.86ns)   --->   "%icmp_ln144_1 = icmp slt i32 %select_ln139_1, %stop_row" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 81 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln147_2 = trunc i32 %select_ln139_1 to i2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 82 'trunc' 'trunc_ln147_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.09ns)   --->   "%sub_ln144 = sub i2 %xor_ln147, %trunc_ln147_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 83 'sub' 'sub_ln144' <Predicate = (!icmp_ln443)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%select_ln144 = select i1 %icmp_ln144, i2 %trunc_ln147_1, i2 %sub_ln144" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 84 'select' 'select_ln144' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.09ns)   --->   "%add_ln118 = add i2 -1, %trunc_ln506_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 85 'add' 'add_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.72ns) (out node of the LUT)   --->   "%select_ln118 = select i1 %and_ln118, i2 %add_ln118, i2 %select_ln144" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 86 'select' 'select_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.09ns) (out node of the LUT)   --->   "%sub_ln493 = sub i2 %add_ln507, %select_ln118" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 87 'sub' 'sub_ln493' <Predicate = (!icmp_ln443)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.09ns)   --->   "%sub_ln144_1 = sub i2 %xor_ln147, %trunc_ln147_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 88 'sub' 'sub_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%select_ln144_1 = select i1 %icmp_ln144_1, i2 %trunc_ln147_2, i2 %sub_ln144_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 89 'select' 'select_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.09ns)   --->   "%add_ln118_1 = add i2 1, %trunc_ln506_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 90 'add' 'add_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.72ns) (out node of the LUT)   --->   "%select_ln118_1 = select i1 %and_ln118_1, i2 %add_ln118_1, i2 %select_ln144_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 91 'select' 'select_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.09ns) (out node of the LUT)   --->   "%sub_ln493_2 = sub i2 %add_ln507, %select_ln118_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 92 'sub' 'sub_ln493_2' <Predicate = (!icmp_ln443)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.24ns)   --->   "br label %1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 93 'br' <Predicate = (!icmp_ln443)> <Delay = 1.24>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 94 'ret' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.47>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_2 = phi i32 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]"   --->   Operation 95 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 96 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.86ns)   --->   "%icmp_ln444 = icmp eq i32 %t_V_2, %sext_ln443" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 97 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 12, i64 0)"   --->   Operation 98 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.00ns)   --->   "%j_V = add i32 %t_V_2, 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 99 'add' 'j_V' <Predicate = true> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_12 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_2, i32 1, i32 31)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 101 'partselect' 'tmp_12' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.86ns)   --->   "%icmp_ln891 = icmp ne i31 %tmp_12, 0" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 102 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln444)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (2.00ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:451->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 103 'add' 'ImagLoc_x' <Predicate = (!icmp_ln444)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 104 'bitselect' 'tmp_13' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln118_2)   --->   "%xor_ln118_3 = xor i1 %tmp_13, true" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 105 'xor' 'xor_ln118_3' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.86ns)   --->   "%icmp_ln118_2 = icmp slt i32 %ImagLoc_x, %cols" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 106 'icmp' 'icmp_ln118_2' <Predicate = (!icmp_ln444)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln118_2 = and i1 %icmp_ln118_2, %xor_ln118_3" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 107 'and' 'and_ln118_2' <Predicate = (!icmp_ln444)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 108 'bitselect' 'tmp_14' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.00ns)   --->   "%sub_ln142_2 = sub i32 1, %t_V_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 109 'sub' 'sub_ln142_2' <Predicate = (!icmp_ln444)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.66ns)   --->   "%select_ln139_2 = select i1 %tmp_14, i32 %sub_ln142_2, i32 %ImagLoc_x" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 110 'select' 'select_ln139_2' <Predicate = (!icmp_ln444)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.86ns)   --->   "%icmp_ln144_2 = icmp slt i32 %select_ln139_2, %cols" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 111 'icmp' 'icmp_ln144_2' <Predicate = (!icmp_ln444)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (2.00ns)   --->   "%sub_ln147 = sub i32 %sext_ln147_1, %select_ln139_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 112 'sub' 'sub_ln147' <Predicate = (!icmp_ln444)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%select_ln118_2 = select i1 %and_ln118_2, i32 %ImagLoc_x, i32 %sub_ln147" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 113 'select' 'select_ln118_2' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%xor_ln118_4 = xor i1 %icmp_ln118_2, true" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 114 'xor' 'xor_ln118_4' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln118 = or i1 %tmp_13, %xor_ln118_4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 115 'or' 'or_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %icmp_ln144_2, %or_ln118" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 116 'and' 'and_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.66ns) (out node of the LUT)   --->   "%x = select i1 %and_ln144, i32 %select_ln139_2, i32 %select_ln118_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 117 'select' 'x' <Predicate = (!icmp_ln444)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln458_1 = trunc i32 %x to i2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 118 'trunc' 'trunc_ln458_1' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.71ns)   --->   "%or_ln457 = or i1 %icmp_ln118_2, %xor_ln457" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 119 'or' 'or_ln457' <Predicate = (!icmp_ln444)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln835 = zext i32 %x to i64" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 120 'zext' 'zext_ln835' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [10 x i8]* %k_buf_0_val_3, i64 0, i64 %zext_ln835" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 121 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 122 [2/2] (1.56ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 122 'load' 'k_buf_0_val_3_load' <Predicate = (!icmp_ln444)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_3 : Operation 123 [1/1] (1.09ns)   --->   "%sub_ln493_1 = sub i2 %add_ln458, %trunc_ln458_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 123 'sub' 'sub_ln493_1' <Predicate = (!icmp_ln444)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [10 x i8]* %k_buf_0_val_4, i64 0, i64 %zext_ln835" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 124 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (1.56ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 125 'load' 'k_buf_0_val_4_load' <Predicate = (!icmp_ln444)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [10 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 126 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (1.56ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 127 'load' 'k_buf_0_val_5_load' <Predicate = (!icmp_ln444)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %and_ln118_2, label %2, label %._crit_edge476.i.i_ifconv" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 128 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %3, label %borderInterpolate.exit493.i.0.i" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 129 'br' <Predicate = (!icmp_ln444 & and_ln118_2)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.0.i", label %._crit_edge478.i.0.i" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 130 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %"operator().exit536.i.1.i", label %._crit_edge478.i.1.i" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 131 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.2.i", label %._crit_edge478.i.2.i" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 132 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i.i_ifconv"   --->   Operation 133 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader460.i.preheader.0.i, label %._crit_edge476.i.i_ifconv" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:475->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 134 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.71ns)   --->   "%and_ln512 = and i1 %icmp_ln899, %icmp_ln891" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 135 'and' 'and_ln512' <Predicate = (!icmp_ln444)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %and_ln512, label %.preheader.0.i, label %loop_width_end" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 136 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.29>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 137 'load' 'right_border_buf_0_7' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 138 'load' 'right_border_buf_0_8' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 139 'load' 'right_border_buf_0_9' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 140 'load' 'right_border_buf_0_10' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 141 'load' 'right_border_buf_0_11' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str29) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 142 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str29)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 143 'specregionbegin' 'tmp_6_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 144 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str30) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 145 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/2] (1.56ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 146 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 147 [1/1] (1.29ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %sub_ln493_1)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 147 'mux' 'tmp_3' <Predicate = (!or_ln457)> <Delay = 1.29> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.95ns)   --->   "%col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_3_load, i8 %tmp_3" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 148 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/2] (1.56ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 149 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 150 [1/1] (1.29ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %sub_ln493_1)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 150 'mux' 'tmp_4' <Predicate = (!or_ln457)> <Delay = 1.29> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.95ns)   --->   "%col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_4_load, i8 %tmp_4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 151 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/2] (1.56ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 152 'load' 'k_buf_0_val_5_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 153 [1/1] (1.29ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %sub_ln493_1)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 153 'mux' 'tmp_5' <Predicate = (!or_ln457)> <Delay = 1.29> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.95ns)   --->   "%col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_5" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 154 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (3.07ns)   --->   "%tmp_19 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:468->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 155 'read' 'tmp_19' <Predicate = (and_ln118_2 & !icmp_ln899)> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_4 : Operation 156 [1/1] (1.56ns)   --->   "store i8 %tmp_19, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 156 'store' <Predicate = (and_ln118_2 & !icmp_ln899 & icmp_ln879)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.0.i" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 157 'br' <Predicate = (and_ln118_2 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.56ns)   --->   "store i8 %tmp_19, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 158 'store' <Predicate = (and_ln118_2 & !icmp_ln899 & icmp_ln879_1)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.1.i" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 159 'br' <Predicate = (and_ln118_2 & !icmp_ln899 & icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (1.56ns)   --->   "store i8 %tmp_19, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 160 'store' <Predicate = (and_ln118_2 & !icmp_ln899 & icmp_ln879)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.2.i" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 161 'br' <Predicate = (and_ln118_2 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 162 'load' 'right_border_buf_0_12' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 163 'load' 'right_border_buf_0_13' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (1.56ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 164 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 165 [1/1] (1.56ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 165 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 166 [1/1] (3.07ns)   --->   "%tmp_16 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 166 'read' 'tmp_16' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_4 : Operation 167 [1/1] (1.56ns)   --->   "store i8 %tmp_16, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 167 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 168 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 169 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 170 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 171 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 172 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 173 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i.i_ifconv" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 174 'br' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (1.29ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %sub_ln493)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 175 'mux' 'tmp_6' <Predicate = (icmp_ln899_1)> <Delay = 1.29> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.95ns)   --->   "%src_kernel_win_0_va_4 = select i1 %icmp_ln899_1, i8 %tmp_6, i8 %col_buf_0_val_0_0" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 176 'select' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (1.29ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %sub_ln493_2)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 177 'mux' 'tmp_7' <Predicate = (icmp_ln899_1)> <Delay = 1.29> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.95ns)   --->   "%src_kernel_win_0_va_5 = select i1 %icmp_ln899_1, i8 %tmp_7, i8 %col_buf_0_val_2_0" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 178 'select' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_6 = load i8* %src_kernel_win_0_va" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 179 'load' 'src_kernel_win_0_va_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_7 = load i8* %src_kernel_win_0_va_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 180 'load' 'src_kernel_win_0_va_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_8 = load i8* %src_kernel_win_0_va_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 181 'load' 'src_kernel_win_0_va_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va_3" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 182 'load' 'src_kernel_win_0_va_9' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %src_kernel_win_0_va_9 to i9" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 183 'zext' 'zext_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_8, i1 false)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 184 'bitconcatenate' 'shl_ln' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i9 %shl_ln to i10" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 185 'zext' 'zext_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln1118 = shl i8 %src_kernel_win_0_va_8, 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 186 'shl' 'shl_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i8 0, %shl_ln1118" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 187 'sub' 'sub_ln703' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %src_kernel_win_0_va_5 to i9" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 188 'zext' 'zext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (2.70ns) (root node of TernaryAdder)   --->   "%sub_ln703_1 = sub i8 %sub_ln703, %src_kernel_win_0_va_9" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 189 'sub' 'sub_ln703_1' <Predicate = (and_ln512)> <Delay = 2.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 190 [1/1] (1.76ns)   --->   "%add_ln703 = add i9 %zext_ln703, %zext_ln1118" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 190 'add' 'add_ln703' <Predicate = (and_ln512)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i9 %add_ln703 to i10" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 191 'zext' 'zext_ln703_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (1.76ns)   --->   "%add_ln703_1 = add i10 %zext_ln1118_1, %zext_ln703_3" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 192 'add' 'add_ln703_1' <Predicate = (and_ln512)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_2 = sub i8 %sub_ln703_1, %src_kernel_win_0_va_5" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 193 'sub' 'sub_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_6, i1 false)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 194 'bitconcatenate' 'shl_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i9 %shl_ln1118_1 to i10" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 195 'zext' 'zext_ln703_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i8 %src_kernel_win_0_va_4 to i10" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 196 'zext' 'zext_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (1.76ns)   --->   "%add_ln703_2 = add i10 %zext_ln703_5, %zext_ln703_4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 197 'add' 'add_ln703_2' <Predicate = (and_ln512)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (2.70ns) (root node of TernaryAdder)   --->   "%add_ln703_4 = add i8 %sub_ln703_2, %src_kernel_win_0_va_7" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 198 'add' 'add_ln703_4' <Predicate = (and_ln512)> <Delay = 2.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 199 'load' 'src_kernel_win_0_va_10' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 200 'load' 'src_kernel_win_0_va_11' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str29, i32 %tmp_6_i)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:518->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 201 'specregionend' 'empty_68' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_11, i8* %src_kernel_win_0_va_3" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 202 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_5, i8* %src_kernel_win_0_va_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 203 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_10, i8* %src_kernel_win_0_va_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 204 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_4, i8* %src_kernel_win_0_va" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 205 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 206 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.72>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i10 %add_ln703_1 to i11" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 207 'zext' 'zext_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i8 %src_kernel_win_0_va_7 to i11" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 208 'zext' 'zext_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_3 = sub i11 %zext_ln703_2, %zext_ln703_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 209 'sub' 'sub_ln703_3' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln703 = shl i8 %src_kernel_win_0_va_6, 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 210 'shl' 'shl_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i10 %add_ln703_2 to i11" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 211 'zext' 'zext_ln703_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (2.80ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i11 %sub_ln703_3, %zext_ln703_6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 212 'add' 'p_Val2_s' <Predicate = (and_ln512)> <Delay = 2.80> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 213 'bitselect' 'p_Result_s' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5 = add i8 %src_kernel_win_0_va_4, %shl_ln703" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 214 'add' 'add_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 215 [1/1] (2.70ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i8 %add_ln703_4, %add_ln703_5" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 215 'add' 'p_Val2_1' <Predicate = (and_ln512)> <Delay = 2.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_8 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_s, i32 8, i32 10)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 216 'partselect' 'tmp_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.71ns)   --->   "%xor_ln785 = xor i1 %p_Result_s, true" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 217 'xor' 'xor_ln785' <Predicate = (and_ln512)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.88ns)   --->   "%icmp_ln785 = icmp ne i3 %tmp_8, 0" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 218 'icmp' 'icmp_ln785' <Predicate = (and_ln512)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%overflow = and i1 %icmp_ln785, %xor_ln785" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 219 'and' 'overflow' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%select_ln340 = select i1 %xor_ln785, i8 -1, i8 0" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 220 'select' 'select_ln340' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%or_ln340 = or i1 %p_Result_s, %overflow" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 221 'or' 'or_ln340' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %or_ln340, i8 %select_ln340, i8 %p_Val2_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 222 'select' 'p_Val2_3' <Predicate = (and_ln512)> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (3.07ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_3)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:515->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 223 'write' <Predicate = (and_ln512)> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "br label %loop_width_end" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 224 'br' <Predicate = (and_ln512)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_5_i)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:519->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 225 'specregionend' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111]
src_kernel_win_0_va_1  (alloca           ) [ 0011111]
src_kernel_win_0_va_2  (alloca           ) [ 0011111]
src_kernel_win_0_va_3  (alloca           ) [ 0011111]
right_border_buf_0_s   (alloca           ) [ 0011111]
right_border_buf_0_1   (alloca           ) [ 0011111]
right_border_buf_0_2   (alloca           ) [ 0011111]
right_border_buf_0_3   (alloca           ) [ 0011111]
right_border_buf_0_4   (alloca           ) [ 0011111]
right_border_buf_0_5   (alloca           ) [ 0011111]
empty                  (specinterface    ) [ 0000000]
empty_63               (specinterface    ) [ 0000000]
k_buf_0_val_3          (alloca           ) [ 0011111]
k_buf_0_val_4          (alloca           ) [ 0011111]
k_buf_0_val_5          (alloca           ) [ 0011111]
empty_64               (specinterface    ) [ 0000000]
empty_65               (specinterface    ) [ 0000000]
p_src_rows_V_read      (read             ) [ 0000000]
stop_row               (sext             ) [ 0011111]
sext_ln243             (sext             ) [ 0000000]
p_src_cols_V_read      (read             ) [ 0000000]
cols                   (sext             ) [ 0011111]
sext_ln1304            (sext             ) [ 0000000]
rbegin_i_i_i           (specregionbegin  ) [ 0000000]
rend_i_i_0_i           (specregionend    ) [ 0000000]
add_ln443              (add              ) [ 0000000]
sext_ln443             (sext             ) [ 0011111]
add_ln443_1            (add              ) [ 0000000]
sext_ln443_1           (sext             ) [ 0011111]
trunc_ln506            (trunc            ) [ 0000000]
trunc_ln458            (trunc            ) [ 0000000]
add_ln507              (add              ) [ 0011111]
trunc_ln147            (trunc            ) [ 0000000]
sext_ln                (bitconcatenate   ) [ 0000000]
xor_ln147              (xor              ) [ 0011111]
shl_ln147_1            (bitconcatenate   ) [ 0000000]
sext_ln147             (sext             ) [ 0000000]
add_ln147              (add              ) [ 0000000]
sext_ln147_1           (sext             ) [ 0011111]
add_ln458              (add              ) [ 0011111]
br_ln443               (br               ) [ 0111111]
t_V                    (phi              ) [ 0010000]
icmp_ln443             (icmp             ) [ 0011111]
empty_66               (speclooptripcount) [ 0000000]
i_V                    (add              ) [ 0111111]
br_ln443               (br               ) [ 0000000]
specloopname_ln443     (specloopname     ) [ 0000000]
tmp_5_i                (specregionbegin  ) [ 0001111]
icmp_ln887             (icmp             ) [ 0001110]
xor_ln457              (xor              ) [ 0001110]
tmp                    (partselect       ) [ 0000000]
icmp_ln899             (icmp             ) [ 0001110]
icmp_ln879             (icmp             ) [ 0001110]
icmp_ln879_1           (icmp             ) [ 0001110]
icmp_ln899_1           (icmp             ) [ 0001110]
trunc_ln506_1          (trunc            ) [ 0000000]
add_ln506              (add              ) [ 0000000]
tmp_2                  (bitselect        ) [ 0000000]
xor_ln118_1            (xor              ) [ 0000000]
icmp_ln118             (icmp             ) [ 0000000]
and_ln118              (and              ) [ 0000000]
tmp_9                  (bitselect        ) [ 0000000]
sub_ln142              (sub              ) [ 0000000]
select_ln139           (select           ) [ 0000000]
icmp_ln144             (icmp             ) [ 0000000]
trunc_ln147_1          (trunc            ) [ 0000000]
add_ln506_1            (add              ) [ 0000000]
tmp_10                 (bitselect        ) [ 0000000]
xor_ln118_2            (xor              ) [ 0000000]
icmp_ln118_1           (icmp             ) [ 0000000]
and_ln118_1            (and              ) [ 0000000]
tmp_11                 (bitselect        ) [ 0000000]
sub_ln142_1            (sub              ) [ 0000000]
select_ln139_1         (select           ) [ 0000000]
icmp_ln144_1           (icmp             ) [ 0000000]
trunc_ln147_2          (trunc            ) [ 0000000]
sub_ln144              (sub              ) [ 0000000]
select_ln144           (select           ) [ 0000000]
add_ln118              (add              ) [ 0000000]
select_ln118           (select           ) [ 0000000]
sub_ln493              (sub              ) [ 0001110]
sub_ln144_1            (sub              ) [ 0000000]
select_ln144_1         (select           ) [ 0000000]
add_ln118_1            (add              ) [ 0000000]
select_ln118_1         (select           ) [ 0000000]
sub_ln493_2            (sub              ) [ 0001110]
br_ln444               (br               ) [ 0011111]
ret_ln0                (ret              ) [ 0000000]
t_V_2                  (phi              ) [ 0001010]
right_border_buf_0_6   (load             ) [ 0001100]
icmp_ln444             (icmp             ) [ 0011111]
empty_67               (speclooptripcount) [ 0000000]
j_V                    (add              ) [ 0011111]
br_ln444               (br               ) [ 0000000]
tmp_12                 (partselect       ) [ 0000000]
icmp_ln891             (icmp             ) [ 0000000]
ImagLoc_x              (add              ) [ 0000000]
tmp_13                 (bitselect        ) [ 0000000]
xor_ln118_3            (xor              ) [ 0000000]
icmp_ln118_2           (icmp             ) [ 0000000]
and_ln118_2            (and              ) [ 0011111]
tmp_14                 (bitselect        ) [ 0000000]
sub_ln142_2            (sub              ) [ 0000000]
select_ln139_2         (select           ) [ 0000000]
icmp_ln144_2           (icmp             ) [ 0000000]
sub_ln147              (sub              ) [ 0000000]
select_ln118_2         (select           ) [ 0000000]
xor_ln118_4            (xor              ) [ 0000000]
or_ln118               (or               ) [ 0000000]
and_ln144              (and              ) [ 0000000]
x                      (select           ) [ 0000000]
trunc_ln458_1          (trunc            ) [ 0000000]
or_ln457               (or               ) [ 0001100]
zext_ln835             (zext             ) [ 0000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001100]
sub_ln493_1            (sub              ) [ 0001100]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001100]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001100]
br_ln465               (br               ) [ 0000000]
br_ln466               (br               ) [ 0000000]
br_ln471               (br               ) [ 0000000]
br_ln471               (br               ) [ 0000000]
br_ln471               (br               ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
br_ln475               (br               ) [ 0000000]
and_ln512              (and              ) [ 0001110]
br_ln512               (br               ) [ 0000000]
right_border_buf_0_7   (load             ) [ 0000000]
right_border_buf_0_8   (load             ) [ 0000000]
right_border_buf_0_9   (load             ) [ 0000000]
right_border_buf_0_10  (load             ) [ 0000000]
right_border_buf_0_11  (load             ) [ 0000000]
specloopname_ln444     (specloopname     ) [ 0000000]
tmp_6_i                (specregionbegin  ) [ 0000000]
specpipeline_ln448     (specpipeline     ) [ 0000000]
specloopname_ln450     (specloopname     ) [ 0000000]
k_buf_0_val_3_load     (load             ) [ 0000000]
tmp_3                  (mux              ) [ 0000000]
col_buf_0_val_0_0      (select           ) [ 0000000]
k_buf_0_val_4_load     (load             ) [ 0000000]
tmp_4                  (mux              ) [ 0000000]
col_buf_0_val_1_0      (select           ) [ 0000000]
k_buf_0_val_5_load     (load             ) [ 0000000]
tmp_5                  (mux              ) [ 0000000]
col_buf_0_val_2_0      (select           ) [ 0000000]
tmp_19                 (read             ) [ 0000000]
store_ln472            (store            ) [ 0000000]
br_ln473               (br               ) [ 0000000]
store_ln472            (store            ) [ 0000000]
br_ln473               (br               ) [ 0000000]
store_ln472            (store            ) [ 0000000]
br_ln473               (br               ) [ 0000000]
right_border_buf_0_12  (load             ) [ 0000000]
right_border_buf_0_13  (load             ) [ 0000000]
store_ln489            (store            ) [ 0000000]
store_ln489            (store            ) [ 0000000]
tmp_16                 (read             ) [ 0000000]
store_ln493            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
br_ln495               (br               ) [ 0000000]
tmp_6                  (mux              ) [ 0000000]
src_kernel_win_0_va_4  (select           ) [ 0001010]
tmp_7                  (mux              ) [ 0000000]
src_kernel_win_0_va_5  (select           ) [ 0000000]
src_kernel_win_0_va_6  (load             ) [ 0001010]
src_kernel_win_0_va_7  (load             ) [ 0001010]
src_kernel_win_0_va_8  (load             ) [ 0000000]
src_kernel_win_0_va_9  (load             ) [ 0000000]
zext_ln1118            (zext             ) [ 0000000]
shl_ln                 (bitconcatenate   ) [ 0000000]
zext_ln1118_1          (zext             ) [ 0000000]
shl_ln1118             (shl              ) [ 0000000]
sub_ln703              (sub              ) [ 0000000]
zext_ln703             (zext             ) [ 0000000]
sub_ln703_1            (sub              ) [ 0000000]
add_ln703              (add              ) [ 0000000]
zext_ln703_3           (zext             ) [ 0000000]
add_ln703_1            (add              ) [ 0001010]
sub_ln703_2            (sub              ) [ 0000000]
shl_ln1118_1           (bitconcatenate   ) [ 0000000]
zext_ln703_4           (zext             ) [ 0000000]
zext_ln703_5           (zext             ) [ 0000000]
add_ln703_2            (add              ) [ 0001010]
add_ln703_4            (add              ) [ 0001010]
src_kernel_win_0_va_10 (load             ) [ 0000000]
src_kernel_win_0_va_11 (load             ) [ 0000000]
empty_68               (specregionend    ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
br_ln444               (br               ) [ 0011111]
zext_ln703_1           (zext             ) [ 0000000]
zext_ln703_2           (zext             ) [ 0000000]
sub_ln703_3            (sub              ) [ 0000000]
shl_ln703              (shl              ) [ 0000000]
zext_ln703_6           (zext             ) [ 0000000]
p_Val2_s               (add              ) [ 0000000]
p_Result_s             (bitselect        ) [ 0000000]
add_ln703_5            (add              ) [ 0000000]
p_Val2_1               (add              ) [ 0000000]
tmp_8                  (partselect       ) [ 0000000]
xor_ln785              (xor              ) [ 0000000]
icmp_ln785             (icmp             ) [ 0000000]
overflow               (and              ) [ 0000000]
select_ln340           (select           ) [ 0000000]
or_ln340               (or               ) [ 0000000]
p_Val2_3               (select           ) [ 0000000]
write_ln515            (write            ) [ 0000000]
br_ln516               (br               ) [ 0000000]
empty_69               (specregionend    ) [ 0000000]
br_ln443               (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i5P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="src_kernel_win_0_va_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="src_kernel_win_0_va_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="src_kernel_win_0_va_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="src_kernel_win_0_va_3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="right_border_buf_0_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="right_border_buf_0_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="right_border_buf_0_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="right_border_buf_0_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="right_border_buf_0_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="right_border_buf_0_5_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="k_buf_0_val_3_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="k_buf_0_val_4_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="k_buf_0_val_5_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_src_rows_V_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_src_cols_V_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_19/4 tmp_16/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln515_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln515/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="k_buf_0_val_3_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="1"/>
<pin id="237" dir="0" index="4" bw="4" slack="0"/>
<pin id="238" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
<pin id="240" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/3 store_ln472/4 store_ln493/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="k_buf_0_val_4_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="1"/>
<pin id="232" dir="0" index="4" bw="4" slack="0"/>
<pin id="233" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="234" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
<pin id="235" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/3 store_ln472/4 store_ln489/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="k_buf_0_val_5_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="1"/>
<pin id="227" dir="0" index="4" bw="4" slack="0"/>
<pin id="228" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
<pin id="230" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/3 store_ln472/4 store_ln489/4 "/>
</bind>
</comp>

<comp id="244" class="1005" name="t_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="t_V_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="t_V_2_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="t_V_2_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="stop_row_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="stop_row/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln243_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln243/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="cols_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln1304_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1304/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln443_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln443/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln443_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln443/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln443_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="5" slack="0"/>
<pin id="295" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln443_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sext_ln443_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln443_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln506_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln506/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln458_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln507_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="2" slack="0"/>
<pin id="313" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln507/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln147_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="xor_ln147_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="shl_ln147_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln147_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sext_ln147_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln147_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="0"/>
<pin id="349" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln147_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln458_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="2" slack="0"/>
<pin id="359" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln458/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln443_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="6" slack="1"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="i_V_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln887_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="5" slack="1"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="xor_ln457_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln457/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="31" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="0" index="3" bw="6" slack="0"/>
<pin id="389" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln899_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="31" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln879_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln879_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln899_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="5" slack="1"/>
<pin id="415" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln506_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln506_1/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln506_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="6" slack="0"/>
<pin id="431" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="xor_ln118_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_1/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln118_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="1"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="and_ln118_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_9_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="6" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sub_ln142_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln139_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="0" index="2" bw="32" slack="0"/>
<pin id="470" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln144_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="1"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln147_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147_1/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln506_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="3" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_1/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_10_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="0" index="2" bw="6" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="xor_ln118_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_2/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln118_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="5" slack="1"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_1/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="and_ln118_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_11_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sub_ln142_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_1/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln139_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="0" index="2" bw="32" slack="0"/>
<pin id="532" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_1/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln144_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="5" slack="1"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln147_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147_2/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sub_ln144_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="2" slack="1"/>
<pin id="547" dir="0" index="1" bw="2" slack="0"/>
<pin id="548" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln144_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="2" slack="0"/>
<pin id="553" dir="0" index="2" bw="2" slack="0"/>
<pin id="554" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln118_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="2" slack="0"/>
<pin id="561" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln118_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="2" slack="0"/>
<pin id="567" dir="0" index="2" bw="2" slack="0"/>
<pin id="568" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sub_ln493_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="1"/>
<pin id="574" dir="0" index="1" bw="2" slack="0"/>
<pin id="575" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln493/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sub_ln144_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="1"/>
<pin id="579" dir="0" index="1" bw="2" slack="0"/>
<pin id="580" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144_1/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln144_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="0" index="2" bw="2" slack="0"/>
<pin id="586" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144_1/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln118_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="select_ln118_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="2" slack="0"/>
<pin id="599" dir="0" index="2" bw="2" slack="0"/>
<pin id="600" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sub_ln493_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="1"/>
<pin id="606" dir="0" index="1" bw="2" slack="0"/>
<pin id="607" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln493_2/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="right_border_buf_0_6_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="2"/>
<pin id="611" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln444_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="6" slack="2"/>
<pin id="615" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="j_V_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_12_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="31" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="0" index="3" bw="6" slack="0"/>
<pin id="628" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="icmp_ln891_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="31" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="ImagLoc_x_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_13_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="0" index="2" bw="6" slack="0"/>
<pin id="649" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="xor_ln118_3_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_3/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp_ln118_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="5" slack="2"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_2/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="and_ln118_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_2/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_14_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="0" index="2" bw="6" slack="0"/>
<pin id="674" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sub_ln142_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_2/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln139_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="0" index="2" bw="32" slack="0"/>
<pin id="688" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_2/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="icmp_ln144_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="5" slack="2"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_2/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sub_ln147_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="7" slack="2"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="select_ln118_2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="0" index="2" bw="32" slack="0"/>
<pin id="706" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_2/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="xor_ln118_4_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_4/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="or_ln118_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="and_ln144_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="x_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="32" slack="0"/>
<pin id="732" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="trunc_ln458_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458_1/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="or_ln457_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="1"/>
<pin id="743" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln457/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln835_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln835/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sub_ln493_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="2" slack="2"/>
<pin id="754" dir="0" index="1" bw="2" slack="0"/>
<pin id="755" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln493_1/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="and_ln512_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln512/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="right_border_buf_0_7_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="3"/>
<pin id="764" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="right_border_buf_0_8_load_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="3"/>
<pin id="767" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="right_border_buf_0_9_load_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="3"/>
<pin id="770" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="right_border_buf_0_10_load_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="3"/>
<pin id="773" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="right_border_buf_0_11_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="3"/>
<pin id="776" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="0" index="2" bw="8" slack="0"/>
<pin id="781" dir="0" index="3" bw="1" slack="0"/>
<pin id="782" dir="0" index="4" bw="2" slack="1"/>
<pin id="783" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="col_buf_0_val_0_0_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="0" index="1" bw="8" slack="0"/>
<pin id="791" dir="0" index="2" bw="8" slack="0"/>
<pin id="792" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_4_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="0" index="2" bw="8" slack="0"/>
<pin id="799" dir="0" index="3" bw="1" slack="0"/>
<pin id="800" dir="0" index="4" bw="2" slack="1"/>
<pin id="801" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="col_buf_0_val_1_0_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="0" index="2" bw="8" slack="0"/>
<pin id="810" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_5_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="1"/>
<pin id="816" dir="0" index="2" bw="8" slack="0"/>
<pin id="817" dir="0" index="3" bw="1" slack="0"/>
<pin id="818" dir="0" index="4" bw="2" slack="1"/>
<pin id="819" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="823" class="1004" name="col_buf_0_val_2_0_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="0" index="1" bw="8" slack="0"/>
<pin id="826" dir="0" index="2" bw="8" slack="0"/>
<pin id="827" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="right_border_buf_0_12_load_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="3"/>
<pin id="832" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/4 "/>
</bind>
</comp>

<comp id="833" class="1004" name="right_border_buf_0_13_load_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="3"/>
<pin id="835" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="store_ln495_store_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="0" index="1" bw="8" slack="3"/>
<pin id="839" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="841" class="1004" name="store_ln495_store_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="0"/>
<pin id="843" dir="0" index="1" bw="8" slack="3"/>
<pin id="844" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="store_ln495_store_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="8" slack="3"/>
<pin id="849" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="store_ln495_store_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="1"/>
<pin id="853" dir="0" index="1" bw="8" slack="3"/>
<pin id="854" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="855" class="1004" name="store_ln495_store_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="3"/>
<pin id="858" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="860" class="1004" name="store_ln495_store_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="0"/>
<pin id="862" dir="0" index="1" bw="8" slack="3"/>
<pin id="863" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_6_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="8" slack="0"/>
<pin id="868" dir="0" index="2" bw="8" slack="0"/>
<pin id="869" dir="0" index="3" bw="8" slack="0"/>
<pin id="870" dir="0" index="4" bw="2" slack="2"/>
<pin id="871" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="src_kernel_win_0_va_4_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="2"/>
<pin id="878" dir="0" index="1" bw="8" slack="0"/>
<pin id="879" dir="0" index="2" bw="8" slack="0"/>
<pin id="880" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_4/4 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_7_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="0" index="2" bw="8" slack="0"/>
<pin id="887" dir="0" index="3" bw="8" slack="0"/>
<pin id="888" dir="0" index="4" bw="2" slack="2"/>
<pin id="889" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="894" class="1004" name="src_kernel_win_0_va_5_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="2"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="0" index="2" bw="8" slack="0"/>
<pin id="898" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_5/4 "/>
</bind>
</comp>

<comp id="901" class="1004" name="src_kernel_win_0_va_6_load_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="3"/>
<pin id="903" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_6/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="src_kernel_win_0_va_7_load_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="3"/>
<pin id="906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_7/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="src_kernel_win_0_va_8_load_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="3"/>
<pin id="909" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_8/4 "/>
</bind>
</comp>

<comp id="910" class="1004" name="src_kernel_win_0_va_9_load_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="3"/>
<pin id="912" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/4 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln1118_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/4 "/>
</bind>
</comp>

<comp id="917" class="1004" name="shl_ln_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="9" slack="0"/>
<pin id="919" dir="0" index="1" bw="8" slack="0"/>
<pin id="920" dir="0" index="2" bw="1" slack="0"/>
<pin id="921" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="925" class="1004" name="zext_ln1118_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="9" slack="0"/>
<pin id="927" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/4 "/>
</bind>
</comp>

<comp id="929" class="1004" name="shl_ln1118_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118/4 "/>
</bind>
</comp>

<comp id="935" class="1004" name="sub_ln703_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="8" slack="0"/>
<pin id="938" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/4 "/>
</bind>
</comp>

<comp id="941" class="1004" name="zext_ln703_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/4 "/>
</bind>
</comp>

<comp id="945" class="1004" name="sub_ln703_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="0"/>
<pin id="947" dir="0" index="1" bw="8" slack="0"/>
<pin id="948" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/4 "/>
</bind>
</comp>

<comp id="951" class="1004" name="add_ln703_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="0" index="1" bw="8" slack="0"/>
<pin id="954" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/4 "/>
</bind>
</comp>

<comp id="957" class="1004" name="zext_ln703_3_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="9" slack="0"/>
<pin id="959" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_3/4 "/>
</bind>
</comp>

<comp id="961" class="1004" name="add_ln703_1_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="9" slack="0"/>
<pin id="963" dir="0" index="1" bw="9" slack="0"/>
<pin id="964" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/4 "/>
</bind>
</comp>

<comp id="967" class="1004" name="sub_ln703_2_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="0"/>
<pin id="969" dir="0" index="1" bw="8" slack="0"/>
<pin id="970" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/4 "/>
</bind>
</comp>

<comp id="973" class="1004" name="shl_ln1118_1_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="9" slack="0"/>
<pin id="975" dir="0" index="1" bw="8" slack="0"/>
<pin id="976" dir="0" index="2" bw="1" slack="0"/>
<pin id="977" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/4 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln703_4_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="9" slack="0"/>
<pin id="983" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_4/4 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln703_5_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="0"/>
<pin id="987" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_5/4 "/>
</bind>
</comp>

<comp id="989" class="1004" name="add_ln703_2_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="0"/>
<pin id="991" dir="0" index="1" bw="9" slack="0"/>
<pin id="992" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/4 "/>
</bind>
</comp>

<comp id="995" class="1004" name="add_ln703_4_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="0"/>
<pin id="997" dir="0" index="1" bw="8" slack="0"/>
<pin id="998" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/4 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="src_kernel_win_0_va_10_load_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="3"/>
<pin id="1003" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/4 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="src_kernel_win_0_va_11_load_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="3"/>
<pin id="1006" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/4 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="store_ln444_store_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="0"/>
<pin id="1009" dir="0" index="1" bw="8" slack="3"/>
<pin id="1010" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="store_ln444_store_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="0"/>
<pin id="1014" dir="0" index="1" bw="8" slack="3"/>
<pin id="1015" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="store_ln444_store_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="0"/>
<pin id="1019" dir="0" index="1" bw="8" slack="3"/>
<pin id="1020" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="store_ln444_store_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="0"/>
<pin id="1024" dir="0" index="1" bw="8" slack="3"/>
<pin id="1025" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="zext_ln703_1_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="10" slack="1"/>
<pin id="1029" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/5 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="zext_ln703_2_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="1"/>
<pin id="1032" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/5 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="sub_ln703_3_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="0"/>
<pin id="1035" dir="0" index="1" bw="10" slack="0"/>
<pin id="1036" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_3/5 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="shl_ln703_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="1"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln703/5 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="zext_ln703_6_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="10" slack="1"/>
<pin id="1046" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_6/5 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="p_Val2_s_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="11" slack="0"/>
<pin id="1049" dir="0" index="1" bw="10" slack="0"/>
<pin id="1050" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="p_Result_s_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="11" slack="0"/>
<pin id="1056" dir="0" index="2" bw="5" slack="0"/>
<pin id="1057" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="add_ln703_5_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="8" slack="1"/>
<pin id="1063" dir="0" index="1" bw="8" slack="0"/>
<pin id="1064" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/5 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="p_Val2_1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="1"/>
<pin id="1068" dir="0" index="1" bw="8" slack="0"/>
<pin id="1069" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_8_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="3" slack="0"/>
<pin id="1073" dir="0" index="1" bw="11" slack="0"/>
<pin id="1074" dir="0" index="2" bw="5" slack="0"/>
<pin id="1075" dir="0" index="3" bw="5" slack="0"/>
<pin id="1076" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="xor_ln785_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/5 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="icmp_ln785_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="3" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/5 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="overflow_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/5 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="select_ln340_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="1" slack="0"/>
<pin id="1102" dir="0" index="2" bw="1" slack="0"/>
<pin id="1103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/5 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="or_ln340_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/5 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="p_Val2_3_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="8" slack="0"/>
<pin id="1116" dir="0" index="2" bw="8" slack="0"/>
<pin id="1117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="src_kernel_win_0_va_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="3"/>
<pin id="1124" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1129" class="1005" name="src_kernel_win_0_va_1_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="8" slack="3"/>
<pin id="1131" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="src_kernel_win_0_va_2_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="3"/>
<pin id="1137" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="src_kernel_win_0_va_3_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="3"/>
<pin id="1144" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="right_border_buf_0_s_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="3"/>
<pin id="1150" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1155" class="1005" name="right_border_buf_0_1_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="3"/>
<pin id="1157" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="right_border_buf_0_2_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="3"/>
<pin id="1163" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="right_border_buf_0_3_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="3"/>
<pin id="1169" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="right_border_buf_0_4_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="3"/>
<pin id="1176" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="right_border_buf_0_5_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="2"/>
<pin id="1182" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="stop_row_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="1"/>
<pin id="1188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stop_row "/>
</bind>
</comp>

<comp id="1196" class="1005" name="cols_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="2"/>
<pin id="1198" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="1202" class="1005" name="sext_ln443_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="2"/>
<pin id="1204" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln443 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="sext_ln443_1_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="1"/>
<pin id="1209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln443_1 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="add_ln507_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="2" slack="1"/>
<pin id="1214" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln507 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="xor_ln147_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="2" slack="1"/>
<pin id="1220" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln147 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="sext_ln147_1_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="2"/>
<pin id="1226" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln147_1 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="add_ln458_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="2" slack="2"/>
<pin id="1231" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="add_ln458 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="icmp_ln443_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="1"/>
<pin id="1236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln443 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="i_V_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="0"/>
<pin id="1240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1243" class="1005" name="icmp_ln887_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="xor_ln457_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="1"/>
<pin id="1249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln457 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="icmp_ln899_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="icmp_ln879_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="1"/>
<pin id="1259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="icmp_ln879_1_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="1"/>
<pin id="1263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="icmp_ln899_1_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="2"/>
<pin id="1267" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln899_1 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="sub_ln493_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="2" slack="2"/>
<pin id="1273" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln493 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="sub_ln493_2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="2" slack="2"/>
<pin id="1278" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln493_2 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="right_border_buf_0_6_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="1"/>
<pin id="1283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_border_buf_0_6 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="icmp_ln444_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="1"/>
<pin id="1289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln444 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="j_V_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="0"/>
<pin id="1293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1296" class="1005" name="and_ln118_2_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln118_2 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="or_ln457_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="1"/>
<pin id="1302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln457 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="k_buf_0_val_3_addr_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="4" slack="1"/>
<pin id="1309" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1313" class="1005" name="sub_ln493_1_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="2" slack="1"/>
<pin id="1315" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln493_1 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="k_buf_0_val_4_addr_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="4" slack="1"/>
<pin id="1322" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1326" class="1005" name="k_buf_0_val_5_addr_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="4" slack="1"/>
<pin id="1328" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1332" class="1005" name="and_ln512_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="1"/>
<pin id="1334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln512 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="src_kernel_win_0_va_4_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="8" slack="1"/>
<pin id="1338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="src_kernel_win_0_va_6_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="8" slack="1"/>
<pin id="1343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="src_kernel_win_0_va_7_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="1"/>
<pin id="1348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="add_ln703_1_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="10" slack="1"/>
<pin id="1353" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="add_ln703_2_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="10" slack="1"/>
<pin id="1358" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="add_ln703_4_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="8" slack="1"/>
<pin id="1363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="92" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="112" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="178" pin="2"/><net_sink comp="221" pin=4"/></net>

<net id="236"><net_src comp="178" pin="2"/><net_sink comp="209" pin=4"/></net>

<net id="241"><net_src comp="178" pin="2"/><net_sink comp="197" pin=4"/></net>

<net id="242"><net_src comp="209" pin="3"/><net_sink comp="221" pin=4"/></net>

<net id="243"><net_src comp="197" pin="3"/><net_sink comp="209" pin=4"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="166" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="166" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="172" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="172" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="270" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="166" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="172" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="302" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="166" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="172" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="36" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="306" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="248" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="248" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="8" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="248" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="60" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="62" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="248" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="8" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="64" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="398"><net_src comp="384" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="66" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="248" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="8" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="248" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="14" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="248" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="248" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="68" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="248" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="70" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="421" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="64" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="60" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="421" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="435" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="70" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="421" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="8" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="248" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="452" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="421" pin="2"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="466" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="72" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="248" pin="4"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="70" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="64" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="489" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="483" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="497" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="70" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="483" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="64" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="74" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="248" pin="4"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="514" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="522" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="483" pin="2"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="528" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="528" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="479" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="474" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="479" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="545" pin="2"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="36" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="417" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="446" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="550" pin="3"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="564" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="541" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="536" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="541" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="577" pin="2"/><net_sink comp="582" pin=2"/></net>

<net id="594"><net_src comp="76" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="417" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="508" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="590" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="582" pin="3"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="596" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="616"><net_src comp="259" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="259" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="8" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="629"><net_src comp="62" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="259" pin="4"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="8" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="632"><net_src comp="64" pin="0"/><net_sink comp="623" pin=3"/></net>

<net id="637"><net_src comp="623" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="66" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="68" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="259" pin="4"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="70" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="64" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="60" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="639" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="659" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="653" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="70" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="639" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="64" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="8" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="259" pin="4"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="670" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="678" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="639" pin="2"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="684" pin="3"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="664" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="639" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="697" pin="2"/><net_sink comp="702" pin=2"/></net>

<net id="714"><net_src comp="659" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="60" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="645" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="710" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="692" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="716" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="684" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="702" pin="3"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="728" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="659" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="728" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="756"><net_src comp="736" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="633" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="784"><net_src comp="88" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="762" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="765" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="787"><net_src comp="90" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="793"><net_src comp="197" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="794"><net_src comp="777" pin="5"/><net_sink comp="788" pin=2"/></net>

<net id="802"><net_src comp="88" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="771" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="774" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="805"><net_src comp="90" pin="0"/><net_sink comp="795" pin=3"/></net>

<net id="811"><net_src comp="209" pin="3"/><net_sink comp="806" pin=1"/></net>

<net id="812"><net_src comp="795" pin="5"/><net_sink comp="806" pin=2"/></net>

<net id="820"><net_src comp="88" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="768" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="822"><net_src comp="90" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="828"><net_src comp="221" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="829"><net_src comp="813" pin="5"/><net_sink comp="823" pin=2"/></net>

<net id="840"><net_src comp="823" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="845"><net_src comp="833" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="850"><net_src comp="806" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="859"><net_src comp="830" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="864"><net_src comp="788" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="872"><net_src comp="88" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="788" pin="3"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="806" pin="3"/><net_sink comp="865" pin=2"/></net>

<net id="875"><net_src comp="823" pin="3"/><net_sink comp="865" pin=3"/></net>

<net id="881"><net_src comp="865" pin="5"/><net_sink comp="876" pin=1"/></net>

<net id="882"><net_src comp="788" pin="3"/><net_sink comp="876" pin=2"/></net>

<net id="890"><net_src comp="88" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="788" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="806" pin="3"/><net_sink comp="883" pin=2"/></net>

<net id="893"><net_src comp="823" pin="3"/><net_sink comp="883" pin=3"/></net>

<net id="899"><net_src comp="883" pin="5"/><net_sink comp="894" pin=1"/></net>

<net id="900"><net_src comp="823" pin="3"/><net_sink comp="894" pin=2"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="922"><net_src comp="94" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="907" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="40" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="928"><net_src comp="917" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="907" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="96" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="98" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="929" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="944"><net_src comp="894" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="949"><net_src comp="935" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="910" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="941" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="913" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="960"><net_src comp="951" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="965"><net_src comp="925" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="957" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="945" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="894" pin="3"/><net_sink comp="967" pin=1"/></net>

<net id="978"><net_src comp="94" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="901" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="40" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="984"><net_src comp="973" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="876" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="985" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="981" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="999"><net_src comp="967" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="904" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1011"><net_src comp="1004" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1016"><net_src comp="894" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1021"><net_src comp="1001" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1026"><net_src comp="876" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1037"><net_src comp="1030" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1027" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="96" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1051"><net_src comp="1033" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1044" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1058"><net_src comp="100" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1059"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1060"><net_src comp="102" pin="0"/><net_sink comp="1053" pin=2"/></net>

<net id="1065"><net_src comp="1039" pin="2"/><net_sink comp="1061" pin=1"/></net>

<net id="1070"><net_src comp="1061" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1077"><net_src comp="104" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="1047" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1079"><net_src comp="106" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1080"><net_src comp="102" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1085"><net_src comp="1053" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="60" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="1071" pin="4"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="108" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1097"><net_src comp="1087" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1081" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1104"><net_src comp="1081" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="110" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1106"><net_src comp="98" pin="0"/><net_sink comp="1099" pin=2"/></net>

<net id="1111"><net_src comp="1053" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1093" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1118"><net_src comp="1107" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1119"><net_src comp="1099" pin="3"/><net_sink comp="1113" pin=1"/></net>

<net id="1120"><net_src comp="1066" pin="2"/><net_sink comp="1113" pin=2"/></net>

<net id="1121"><net_src comp="1113" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="1125"><net_src comp="114" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1128"><net_src comp="1122" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1132"><net_src comp="118" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1138"><net_src comp="122" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1141"><net_src comp="1135" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1145"><net_src comp="126" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1151"><net_src comp="130" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1154"><net_src comp="1148" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1158"><net_src comp="134" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1164"><net_src comp="138" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1170"><net_src comp="142" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1173"><net_src comp="1167" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1177"><net_src comp="146" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1183"><net_src comp="150" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1189"><net_src comp="266" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="1192"><net_src comp="1186" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1193"><net_src comp="1186" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="1194"><net_src comp="1186" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="1195"><net_src comp="1186" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1199"><net_src comp="274" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1205"><net_src comp="288" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1210"><net_src comp="298" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="1215"><net_src comp="310" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1217"><net_src comp="1212" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1221"><net_src comp="328" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1227"><net_src comp="352" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1232"><net_src comp="356" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1237"><net_src comp="362" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1241"><net_src comp="367" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1246"><net_src comp="373" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="378" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1255"><net_src comp="394" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1260"><net_src comp="400" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1264"><net_src comp="406" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1268"><net_src comp="412" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1274"><net_src comp="572" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="865" pin=4"/></net>

<net id="1279"><net_src comp="604" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="883" pin=4"/></net>

<net id="1284"><net_src comp="609" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1290"><net_src comp="612" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1294"><net_src comp="617" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1299"><net_src comp="664" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1303"><net_src comp="740" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1305"><net_src comp="1300" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1306"><net_src comp="1300" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1310"><net_src comp="191" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1316"><net_src comp="752" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="777" pin=4"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="795" pin=4"/></net>

<net id="1319"><net_src comp="1313" pin="1"/><net_sink comp="813" pin=4"/></net>

<net id="1323"><net_src comp="203" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1329"><net_src comp="215" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1335"><net_src comp="757" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1339"><net_src comp="876" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1344"><net_src comp="901" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1349"><net_src comp="904" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1354"><net_src comp="961" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1359"><net_src comp="989" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1364"><net_src comp="995" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1066" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {5 }
 - Input state : 
	Port: Filter2D : p_src_rows_V | {1 }
	Port: Filter2D : p_src_cols_V | {1 }
	Port: Filter2D : p_src_data_stream_V | {4 }
  - Chain level:
	State 1
		rend_i_i_0_i : 1
		add_ln443 : 1
		sext_ln443 : 2
		add_ln443_1 : 1
		sext_ln443_1 : 2
		add_ln507 : 1
		sext_ln : 1
		xor_ln147 : 2
		sext_ln147 : 1
		add_ln147 : 2
		sext_ln147_1 : 3
		add_ln458 : 1
	State 2
		icmp_ln443 : 1
		i_V : 1
		br_ln443 : 2
		icmp_ln887 : 1
		xor_ln457 : 2
		tmp : 1
		icmp_ln899 : 2
		icmp_ln879 : 1
		icmp_ln879_1 : 1
		icmp_ln899_1 : 1
		trunc_ln506_1 : 1
		add_ln506 : 1
		tmp_2 : 2
		xor_ln118_1 : 3
		icmp_ln118 : 2
		and_ln118 : 3
		tmp_9 : 2
		sub_ln142 : 1
		select_ln139 : 3
		icmp_ln144 : 4
		trunc_ln147_1 : 4
		add_ln506_1 : 1
		tmp_10 : 2
		xor_ln118_2 : 3
		icmp_ln118_1 : 2
		and_ln118_1 : 3
		tmp_11 : 2
		sub_ln142_1 : 1
		select_ln139_1 : 3
		icmp_ln144_1 : 4
		trunc_ln147_2 : 4
		sub_ln144 : 5
		select_ln144 : 6
		add_ln118 : 2
		select_ln118 : 7
		sub_ln493 : 8
		sub_ln144_1 : 5
		select_ln144_1 : 6
		add_ln118_1 : 2
		select_ln118_1 : 7
		sub_ln493_2 : 8
	State 3
		icmp_ln444 : 1
		j_V : 1
		br_ln444 : 2
		tmp_12 : 1
		icmp_ln891 : 2
		ImagLoc_x : 1
		tmp_13 : 2
		xor_ln118_3 : 3
		icmp_ln118_2 : 2
		and_ln118_2 : 3
		tmp_14 : 2
		sub_ln142_2 : 1
		select_ln139_2 : 3
		icmp_ln144_2 : 4
		sub_ln147 : 4
		select_ln118_2 : 5
		xor_ln118_4 : 3
		or_ln118 : 3
		and_ln144 : 5
		x : 6
		trunc_ln458_1 : 7
		or_ln457 : 3
		zext_ln835 : 7
		k_buf_0_val_3_addr : 8
		k_buf_0_val_3_load : 9
		sub_ln493_1 : 8
		k_buf_0_val_4_addr : 8
		k_buf_0_val_4_load : 9
		k_buf_0_val_5_addr : 8
		k_buf_0_val_5_load : 9
		br_ln465 : 3
		and_ln512 : 3
		br_ln512 : 3
	State 4
		tmp_3 : 1
		col_buf_0_val_0_0 : 2
		tmp_4 : 1
		col_buf_0_val_1_0 : 2
		tmp_5 : 1
		col_buf_0_val_2_0 : 2
		store_ln489 : 1
		store_ln489 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		tmp_6 : 3
		src_kernel_win_0_va_4 : 4
		tmp_7 : 3
		src_kernel_win_0_va_5 : 4
		zext_ln1118 : 1
		shl_ln : 1
		zext_ln1118_1 : 2
		shl_ln1118 : 1
		sub_ln703 : 1
		zext_ln703 : 5
		sub_ln703_1 : 2
		add_ln703 : 6
		zext_ln703_3 : 7
		add_ln703_1 : 8
		sub_ln703_2 : 5
		shl_ln1118_1 : 1
		zext_ln703_4 : 2
		zext_ln703_5 : 5
		add_ln703_2 : 6
		add_ln703_4 : 6
		empty_68 : 1
		store_ln444 : 1
		store_ln444 : 5
		store_ln444 : 1
		store_ln444 : 5
	State 5
		sub_ln703_3 : 1
		p_Val2_s : 2
		p_Result_s : 3
		p_Val2_1 : 1
		tmp_8 : 3
		xor_ln785 : 4
		icmp_ln785 : 4
		overflow : 5
		select_ln340 : 4
		or_ln340 : 5
		p_Val2_3 : 5
		write_ln515 : 6
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln443_fu_282       |    0    |    15   |
|          |       add_ln443_1_fu_292      |    0    |    15   |
|          |        add_ln507_fu_310       |    0    |    10   |
|          |        add_ln147_fu_346       |    0    |    15   |
|          |        add_ln458_fu_356       |    0    |    10   |
|          |           i_V_fu_367          |    0    |    39   |
|          |        add_ln506_fu_421       |    0    |    39   |
|          |       add_ln506_1_fu_483      |    0    |    39   |
|          |        add_ln118_fu_558       |    0    |    10   |
|    add   |       add_ln118_1_fu_590      |    0    |    10   |
|          |           j_V_fu_617          |    0    |    39   |
|          |        ImagLoc_x_fu_639       |    0    |    39   |
|          |        add_ln703_fu_951       |    0    |    15   |
|          |       add_ln703_1_fu_961      |    0    |    16   |
|          |       add_ln703_2_fu_989      |    0    |    16   |
|          |       add_ln703_4_fu_995      |    0    |    8    |
|          |        p_Val2_s_fu_1047       |    0    |    8    |
|          |      add_ln703_5_fu_1061      |    0    |    8    |
|          |        p_Val2_1_fu_1066       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln443_fu_362       |    0    |    18   |
|          |       icmp_ln887_fu_373       |    0    |    18   |
|          |       icmp_ln899_fu_394       |    0    |    18   |
|          |       icmp_ln879_fu_400       |    0    |    18   |
|          |      icmp_ln879_1_fu_406      |    0    |    18   |
|          |      icmp_ln899_1_fu_412      |    0    |    18   |
|          |       icmp_ln118_fu_441       |    0    |    18   |
|   icmp   |       icmp_ln144_fu_474       |    0    |    18   |
|          |      icmp_ln118_1_fu_503      |    0    |    18   |
|          |      icmp_ln144_1_fu_536      |    0    |    18   |
|          |       icmp_ln444_fu_612       |    0    |    18   |
|          |       icmp_ln891_fu_633       |    0    |    18   |
|          |      icmp_ln118_2_fu_659      |    0    |    18   |
|          |      icmp_ln144_2_fu_692      |    0    |    18   |
|          |       icmp_ln785_fu_1087      |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |        sub_ln142_fu_460       |    0    |    39   |
|          |       sub_ln142_1_fu_522      |    0    |    39   |
|          |        sub_ln144_fu_545       |    0    |    10   |
|          |        sub_ln493_fu_572       |    0    |    10   |
|          |       sub_ln144_1_fu_577      |    0    |    10   |
|          |       sub_ln493_2_fu_604      |    0    |    10   |
|    sub   |       sub_ln142_2_fu_678      |    0    |    39   |
|          |        sub_ln147_fu_697       |    0    |    39   |
|          |       sub_ln493_1_fu_752      |    0    |    10   |
|          |        sub_ln703_fu_935       |    0    |    8    |
|          |       sub_ln703_1_fu_945      |    0    |    8    |
|          |       sub_ln703_2_fu_967      |    0    |    8    |
|          |      sub_ln703_3_fu_1033      |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |      select_ln139_fu_466      |    0    |    32   |
|          |     select_ln139_1_fu_528     |    0    |    32   |
|          |      select_ln144_fu_550      |    0    |    2    |
|          |      select_ln118_fu_564      |    0    |    2    |
|          |     select_ln144_1_fu_582     |    0    |    2    |
|          |     select_ln118_1_fu_596     |    0    |    2    |
|          |     select_ln139_2_fu_684     |    0    |    32   |
|  select  |     select_ln118_2_fu_702     |    0    |    32   |
|          |            x_fu_728           |    0    |    32   |
|          |    col_buf_0_val_0_0_fu_788   |    0    |    8    |
|          |    col_buf_0_val_1_0_fu_806   |    0    |    8    |
|          |    col_buf_0_val_2_0_fu_823   |    0    |    8    |
|          |  src_kernel_win_0_va_4_fu_876 |    0    |    8    |
|          |  src_kernel_win_0_va_5_fu_894 |    0    |    8    |
|          |      select_ln340_fu_1099     |    0    |    2    |
|          |        p_Val2_3_fu_1113       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |          tmp_3_fu_777         |    0    |    15   |
|          |          tmp_4_fu_795         |    0    |    15   |
|    mux   |          tmp_5_fu_813         |    0    |    15   |
|          |          tmp_6_fu_865         |    0    |    15   |
|          |          tmp_7_fu_883         |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |        xor_ln147_fu_328       |    0    |    2    |
|          |        xor_ln457_fu_378       |    0    |    2    |
|          |       xor_ln118_1_fu_435      |    0    |    2    |
|    xor   |       xor_ln118_2_fu_497      |    0    |    2    |
|          |       xor_ln118_3_fu_653      |    0    |    2    |
|          |       xor_ln118_4_fu_710      |    0    |    2    |
|          |       xor_ln785_fu_1081       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |        and_ln118_fu_446       |    0    |    2    |
|          |       and_ln118_1_fu_508      |    0    |    2    |
|    and   |       and_ln118_2_fu_664      |    0    |    2    |
|          |        and_ln144_fu_722       |    0    |    2    |
|          |        and_ln512_fu_757       |    0    |    2    |
|          |        overflow_fu_1093       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |        or_ln118_fu_716        |    0    |    2    |
|    or    |        or_ln457_fu_740        |    0    |    2    |
|          |        or_ln340_fu_1107       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          | p_src_rows_V_read_read_fu_166 |    0    |    0    |
|   read   | p_src_cols_V_read_read_fu_172 |    0    |    0    |
|          |        grp_read_fu_178        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln515_write_fu_184   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        stop_row_fu_266        |    0    |    0    |
|          |       sext_ln243_fu_270       |    0    |    0    |
|          |          cols_fu_274          |    0    |    0    |
|   sext   |       sext_ln1304_fu_278      |    0    |    0    |
|          |       sext_ln443_fu_288       |    0    |    0    |
|          |      sext_ln443_1_fu_298      |    0    |    0    |
|          |       sext_ln147_fu_342       |    0    |    0    |
|          |      sext_ln147_1_fu_352      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln506_fu_302      |    0    |    0    |
|          |       trunc_ln458_fu_306      |    0    |    0    |
|          |       trunc_ln147_fu_316      |    0    |    0    |
|   trunc  |      trunc_ln506_1_fu_417     |    0    |    0    |
|          |      trunc_ln147_1_fu_479     |    0    |    0    |
|          |      trunc_ln147_2_fu_541     |    0    |    0    |
|          |      trunc_ln458_1_fu_736     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         sext_ln_fu_320        |    0    |    0    |
|bitconcatenate|       shl_ln147_1_fu_334      |    0    |    0    |
|          |         shl_ln_fu_917         |    0    |    0    |
|          |      shl_ln1118_1_fu_973      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_384          |    0    |    0    |
|partselect|         tmp_12_fu_623         |    0    |    0    |
|          |         tmp_8_fu_1071         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_2_fu_427         |    0    |    0    |
|          |          tmp_9_fu_452         |    0    |    0    |
|          |         tmp_10_fu_489         |    0    |    0    |
| bitselect|         tmp_11_fu_514         |    0    |    0    |
|          |         tmp_13_fu_645         |    0    |    0    |
|          |         tmp_14_fu_670         |    0    |    0    |
|          |       p_Result_s_fu_1053      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln835_fu_745       |    0    |    0    |
|          |       zext_ln1118_fu_913      |    0    |    0    |
|          |      zext_ln1118_1_fu_925     |    0    |    0    |
|          |       zext_ln703_fu_941       |    0    |    0    |
|   zext   |      zext_ln703_3_fu_957      |    0    |    0    |
|          |      zext_ln703_4_fu_981      |    0    |    0    |
|          |      zext_ln703_5_fu_985      |    0    |    0    |
|          |      zext_ln703_1_fu_1027     |    0    |    0    |
|          |      zext_ln703_2_fu_1030     |    0    |    0    |
|          |      zext_ln703_6_fu_1044     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    shl   |       shl_ln1118_fu_929       |    0    |    0    |
|          |       shl_ln703_fu_1039       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   1183  |
|----------|-------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|k_buf_0_val_3|    0   |   16   |    2   |    0   |
|k_buf_0_val_4|    0   |   16   |    2   |    0   |
|k_buf_0_val_5|    0   |   16   |    2   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    0   |   48   |    6   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln458_reg_1229      |    2   |
|      add_ln507_reg_1212      |    2   |
|     add_ln703_1_reg_1351     |   10   |
|     add_ln703_2_reg_1356     |   10   |
|     add_ln703_4_reg_1361     |    8   |
|     and_ln118_2_reg_1296     |    1   |
|      and_ln512_reg_1332      |    1   |
|         cols_reg_1196        |   32   |
|         i_V_reg_1238         |   32   |
|      icmp_ln443_reg_1234     |    1   |
|      icmp_ln444_reg_1287     |    1   |
|     icmp_ln879_1_reg_1261    |    1   |
|      icmp_ln879_reg_1257     |    1   |
|      icmp_ln887_reg_1243     |    1   |
|     icmp_ln899_1_reg_1265    |    1   |
|      icmp_ln899_reg_1252     |    1   |
|         j_V_reg_1291         |   32   |
|  k_buf_0_val_3_addr_reg_1307 |    4   |
|  k_buf_0_val_4_addr_reg_1320 |    4   |
|  k_buf_0_val_5_addr_reg_1326 |    4   |
|       or_ln457_reg_1300      |    1   |
| right_border_buf_0_1_reg_1155|    8   |
| right_border_buf_0_2_reg_1161|    8   |
| right_border_buf_0_3_reg_1167|    8   |
| right_border_buf_0_4_reg_1174|    8   |
| right_border_buf_0_5_reg_1180|    8   |
| right_border_buf_0_6_reg_1281|    8   |
| right_border_buf_0_s_reg_1148|    8   |
|     sext_ln147_1_reg_1224    |   32   |
|     sext_ln443_1_reg_1207    |   32   |
|      sext_ln443_reg_1202     |   32   |
|src_kernel_win_0_va_1_reg_1129|    8   |
|src_kernel_win_0_va_2_reg_1135|    8   |
|src_kernel_win_0_va_3_reg_1142|    8   |
|src_kernel_win_0_va_4_reg_1336|    8   |
|src_kernel_win_0_va_6_reg_1341|    8   |
|src_kernel_win_0_va_7_reg_1346|    8   |
| src_kernel_win_0_va_reg_1122 |    8   |
|       stop_row_reg_1186      |   32   |
|     sub_ln493_1_reg_1313     |    2   |
|     sub_ln493_2_reg_1276     |    2   |
|      sub_ln493_reg_1271      |    2   |
|         t_V_2_reg_255        |   32   |
|          t_V_reg_244         |   32   |
|      xor_ln147_reg_1218      |    2   |
|      xor_ln457_reg_1247      |    1   |
+------------------------------+--------+
|             Total            |   463  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_197 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_209 |  p4  |   2  |   4  |    8   ||    9    |
| grp_access_fu_221 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_221 |  p4  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||   6.24  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1183  |    -   |
|   Memory  |    0   |    -   |   48   |    6   |    0   |
|Multiplexer|    -   |    6   |    -   |   45   |    -   |
|  Register |    -   |    -   |   463  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   511  |  1234  |    0   |
+-----------+--------+--------+--------+--------+--------+
