Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Sep  6 21:17:13 2019
| Host         : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file zedboard_base_wrapper_timing_summary_routed.rpt -pb zedboard_base_wrapper_timing_summary_routed.pb -rpx zedboard_base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zedboard_base_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.269       -6.097                     46               103289        0.021        0.000                      0               102703        1.116        0.000                       0                 35518  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.500}        5.000           200.000         
clk_fpga_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.269       -6.097                     46                39183        0.024        0.000                      0                39183        1.116        0.000                       0                 13840  
clk_fpga_1          0.686        0.000                      0                63520        0.021        0.000                      0                63520        3.750        0.000                       0                 21678  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          7.994        0.000                      0                  274                                                                        
clk_fpga_0    clk_fpga_1          3.268        0.000                      0                  312                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           46  Failing Endpoints,  Worst Slack       -0.269ns,  Total Violation       -6.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_4_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.214ns (25.652%)  route 3.519ns (74.348%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 7.738 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.733     3.027    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_5ns_clk
    SLICE_X69Y4          FDSE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDSE (Prop_fdse_C_Q)         0.419     3.446 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.735     4.181    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm_reg[5][0]
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.299     4.480 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.433     4.912    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_D6_fu_130_ap_start_reg_reg
    SLICE_X68Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.036 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/count[0]_i_2__0/O
                         net (fo=78, routed)          0.759     5.796    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/func15_U0_ap_done
    SLICE_X69Y3          LUT5 (Prop_lut5_I4_O)        0.124     5.920 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.453     6.373    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_C_mid_5_reg
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.570     7.067    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4
    SLICE_X71Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.191 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.568     7.760    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0_n_7
    SLICE_X70Y2          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.559     7.739    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_5ns_clk
    SLICE_X70Y2          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_4_reg/C
                         clock pessimism              0.265     8.003    
                         clock uncertainty           -0.083     7.920    
    SLICE_X70Y2          FDRE (Setup_fdre_C_R)       -0.429     7.491    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_4_reg
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_5_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.214ns (25.652%)  route 3.519ns (74.348%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 7.738 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.733     3.027    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_5ns_clk
    SLICE_X69Y4          FDSE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDSE (Prop_fdse_C_Q)         0.419     3.446 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.735     4.181    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm_reg[5][0]
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.299     4.480 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.433     4.912    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_D6_fu_130_ap_start_reg_reg
    SLICE_X68Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.036 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/count[0]_i_2__0/O
                         net (fo=78, routed)          0.759     5.796    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/func15_U0_ap_done
    SLICE_X69Y3          LUT5 (Prop_lut5_I4_O)        0.124     5.920 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.453     6.373    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_C_mid_5_reg
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.570     7.067    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4
    SLICE_X71Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.191 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.568     7.760    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0_n_7
    SLICE_X70Y2          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_5_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.559     7.739    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_5ns_clk
    SLICE_X70Y2          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_5_reg/C
                         clock pessimism              0.265     8.003    
                         clock uncertainty           -0.083     7.920    
    SLICE_X70Y2          FDRE (Setup_fdre_C_R)       -0.429     7.491    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_5_reg
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.214ns (25.675%)  route 3.514ns (74.325%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 7.738 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.733     3.027    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_5ns_clk
    SLICE_X69Y4          FDSE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDSE (Prop_fdse_C_Q)         0.419     3.446 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.735     4.181    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm_reg[5][0]
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.299     4.480 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.433     4.912    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_D6_fu_130_ap_start_reg_reg
    SLICE_X68Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.036 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/count[0]_i_2__0/O
                         net (fo=78, routed)          0.759     5.796    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/func15_U0_ap_done
    SLICE_X69Y3          LUT5 (Prop_lut5_I4_O)        0.124     5.920 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.453     6.373    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_C_mid_5_reg
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.570     7.067    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4
    SLICE_X71Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.191 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.564     7.755    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0_n_7
    SLICE_X71Y0          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.559     7.739    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_5ns_clk
    SLICE_X71Y0          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_0_reg/C
                         clock pessimism              0.265     8.003    
                         clock uncertainty           -0.083     7.920    
    SLICE_X71Y0          FDRE (Setup_fdre_C_R)       -0.429     7.491    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_0_reg
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_7_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.214ns (25.675%)  route 3.514ns (74.325%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 7.738 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.733     3.027    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_5ns_clk
    SLICE_X69Y4          FDSE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDSE (Prop_fdse_C_Q)         0.419     3.446 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.735     4.181    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm_reg[5][0]
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.299     4.480 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.433     4.912    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_D6_fu_130_ap_start_reg_reg
    SLICE_X68Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.036 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/count[0]_i_2__0/O
                         net (fo=78, routed)          0.759     5.796    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/func15_U0_ap_done
    SLICE_X69Y3          LUT5 (Prop_lut5_I4_O)        0.124     5.920 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.453     6.373    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_C_mid_5_reg
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.570     7.067    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4
    SLICE_X71Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.191 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.564     7.755    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0_n_7
    SLICE_X71Y0          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_7_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.559     7.739    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_5ns_clk
    SLICE_X71Y0          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_7_reg/C
                         clock pessimism              0.265     8.003    
                         clock uncertainty           -0.083     7.920    
    SLICE_X71Y0          FDRE (Setup_fdre_C_R)       -0.429     7.491    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_7_reg
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_D_mid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.214ns (25.675%)  route 3.514ns (74.325%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 7.738 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.733     3.027    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_5ns_clk
    SLICE_X69Y4          FDSE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDSE (Prop_fdse_C_Q)         0.419     3.446 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.735     4.181    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm_reg[5][0]
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.299     4.480 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.433     4.912    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_D6_fu_130_ap_start_reg_reg
    SLICE_X68Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.036 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/count[0]_i_2__0/O
                         net (fo=78, routed)          0.759     5.796    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/func15_U0_ap_done
    SLICE_X69Y3          LUT5 (Prop_lut5_I4_O)        0.124     5.920 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.453     6.373    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_C_mid_5_reg
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.570     7.067    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4
    SLICE_X71Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.191 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.564     7.755    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0_n_7
    SLICE_X71Y0          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_D_mid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.559     7.739    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_5ns_clk
    SLICE_X71Y0          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_D_mid_reg/C
                         clock pessimism              0.265     8.003    
                         clock uncertainty           -0.083     7.920    
    SLICE_X71Y0          FDRE (Setup_fdre_C_R)       -0.429     7.491    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_D_mid_reg
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.214ns (25.675%)  route 3.514ns (74.325%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 7.738 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.733     3.027    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_5ns_clk
    SLICE_X69Y4          FDSE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDSE (Prop_fdse_C_Q)         0.419     3.446 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.735     4.181    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm_reg[5][0]
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.299     4.480 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.433     4.912    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_D6_fu_130_ap_start_reg_reg
    SLICE_X68Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.036 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/count[0]_i_2__0/O
                         net (fo=78, routed)          0.759     5.796    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/func15_U0_ap_done
    SLICE_X69Y3          LUT5 (Prop_lut5_I4_O)        0.124     5.920 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.453     6.373    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_C_mid_5_reg
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.570     7.067    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4
    SLICE_X71Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.191 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.564     7.755    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0_n_7
    SLICE_X71Y0          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.559     7.739    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_5ns_clk
    SLICE_X71Y0          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_0_reg/C
                         clock pessimism              0.265     8.003    
                         clock uncertainty           -0.083     7.920    
    SLICE_X71Y0          FDRE (Setup_fdre_C_R)       -0.429     7.491    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_0_reg
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.214ns (25.675%)  route 3.514ns (74.325%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 7.738 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.733     3.027    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_5ns_clk
    SLICE_X69Y4          FDSE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDSE (Prop_fdse_C_Q)         0.419     3.446 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.735     4.181    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm_reg[5][0]
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.299     4.480 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.433     4.912    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_D6_fu_130_ap_start_reg_reg
    SLICE_X68Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.036 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/count[0]_i_2__0/O
                         net (fo=78, routed)          0.759     5.796    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/func15_U0_ap_done
    SLICE_X69Y3          LUT5 (Prop_lut5_I4_O)        0.124     5.920 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.453     6.373    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_C_mid_5_reg
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.570     7.067    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4
    SLICE_X71Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.191 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.564     7.755    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0_n_7
    SLICE_X71Y0          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.559     7.739    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_5ns_clk
    SLICE_X71Y0          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_1_reg/C
                         clock pessimism              0.265     8.003    
                         clock uncertainty           -0.083     7.920    
    SLICE_X71Y0          FDRE (Setup_fdre_C_R)       -0.429     7.491    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_1_reg
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_5_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.214ns (25.675%)  route 3.514ns (74.325%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 7.738 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.733     3.027    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_5ns_clk
    SLICE_X69Y4          FDSE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDSE (Prop_fdse_C_Q)         0.419     3.446 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.735     4.181    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm_reg[5][0]
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.299     4.480 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.433     4.912    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_D6_fu_130_ap_start_reg_reg
    SLICE_X68Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.036 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/count[0]_i_2__0/O
                         net (fo=78, routed)          0.759     5.796    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/func15_U0_ap_done
    SLICE_X69Y3          LUT5 (Prop_lut5_I4_O)        0.124     5.920 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.453     6.373    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_C_mid_5_reg
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.570     7.067    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4
    SLICE_X71Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.191 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.564     7.755    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0_n_7
    SLICE_X71Y0          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_5_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.559     7.739    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_5ns_clk
    SLICE_X71Y0          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_5_reg/C
                         clock pessimism              0.265     8.003    
                         clock uncertainty           -0.083     7.920    
    SLICE_X71Y0          FDRE (Setup_fdre_C_R)       -0.429     7.491    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_5_reg
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.257ns  (required time - arrival time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.214ns (25.714%)  route 3.507ns (74.286%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 7.738 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.733     3.027    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_5ns_clk
    SLICE_X69Y4          FDSE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDSE (Prop_fdse_C_Q)         0.419     3.446 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.735     4.181    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm_reg[5][0]
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.299     4.480 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.433     4.912    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_D6_fu_130_ap_start_reg_reg
    SLICE_X68Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.036 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/count[0]_i_2__0/O
                         net (fo=78, routed)          0.759     5.796    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/func15_U0_ap_done
    SLICE_X69Y3          LUT5 (Prop_lut5_I4_O)        0.124     5.920 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.453     6.373    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_C_mid_5_reg
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.570     7.067    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4
    SLICE_X71Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.191 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.557     7.748    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0_n_7
    SLICE_X69Y1          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.559     7.739    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_5ns_clk
    SLICE_X69Y1          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_1_reg/C
                         clock pessimism              0.265     8.003    
                         clock uncertainty           -0.083     7.920    
    SLICE_X69Y1          FDRE (Setup_fdre_C_R)       -0.429     7.491    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_1_reg
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                 -0.257    

Slack (VIOLATED) :        -0.257ns  (required time - arrival time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.214ns (25.714%)  route 3.507ns (74.286%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 7.738 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.733     3.027    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_5ns_clk
    SLICE_X69Y4          FDSE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDSE (Prop_fdse_C_Q)         0.419     3.446 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.735     4.181    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm_reg[5][0]
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.299     4.480 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_D6_fu_130/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.433     4.912    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_D6_fu_130_ap_start_reg_reg
    SLICE_X68Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.036 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/count[0]_i_2__0/O
                         net (fo=78, routed)          0.759     5.796    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/func15_U0_ap_done
    SLICE_X69Y3          LUT5 (Prop_lut5_I4_O)        0.124     5.920 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/C_mid_5_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.453     6.373    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_C_mid_5_reg
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.570     7.067    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4
    SLICE_X71Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.191 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.557     7.748    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0_n_7
    SLICE_X69Y1          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       1.559     7.739    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_5ns_clk
    SLICE_X69Y1          FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_2_reg/C
                         clock pessimism              0.265     8.003    
                         clock uncertainty           -0.083     7.920    
    SLICE_X69Y1          FDRE (Setup_fdre_C_R)       -0.429     7.491    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_2_reg
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                 -0.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/sect_addr_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.820%)  route 0.195ns (51.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.551     0.887    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/ap_5ns_clk
    SLICE_X51Y18         FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/sect_addr_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/sect_addr_buf_reg[2]/Q
                         net (fo=1, routed)           0.195     1.222    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/sect_addr_buf_reg_n_4_[2]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.267 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     1.267    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/awaddr_tmp[2]
    SLICE_X48Y17         FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.821     1.187    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/ap_5ns_clk
    SLICE_X48Y17         FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.092     1.244    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_pp2_iter1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.424%)  route 0.164ns (52.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.556     0.891    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/ap_5ns_clk
    SLICE_X50Y10         FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_reg[2]/Q
                         net (fo=1, routed)           0.164     1.204    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380[2]
    SLICE_X48Y10         FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_pp2_iter1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.827     1.193    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/ap_5ns_clk
    SLICE_X48Y10         FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_pp2_iter1_reg_reg[2]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X48Y10         FDRE (Hold_fdre_C_D)         0.022     1.180    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_pp2_iter1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_pp2_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.317%)  route 0.158ns (51.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.556     0.891    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/ap_5ns_clk
    SLICE_X50Y10         FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_reg[0]/Q
                         net (fo=1, routed)           0.158     1.198    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380[0]
    SLICE_X48Y10         FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_pp2_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.827     1.193    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/ap_5ns_clk
    SLICE_X48Y10         FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_pp2_iter1_reg_reg[0]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X48Y10         FDRE (Hold_fdre_C_D)         0.016     1.174    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/readData32_U0/tmp_7_reg_1380_pp2_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.549     0.885    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y24         FDRE                                         r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=88, routed)          0.218     1.244    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y24         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.813     1.179    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y24         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.281     0.898    
    SLICE_X42Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.549     0.885    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y24         FDRE                                         r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=88, routed)          0.218     1.244    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y24         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.813     1.179    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y24         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
                         clock pessimism             -0.281     0.898    
    SLICE_X42Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.549     0.885    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y24         FDRE                                         r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=88, routed)          0.218     1.244    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y24         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.813     1.179    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y24         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
                         clock pessimism             -0.281     0.898    
    SLICE_X42Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.549     0.885    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y24         FDRE                                         r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=88, routed)          0.218     1.244    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y24         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.813     1.179    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y24         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
                         clock pessimism             -0.281     0.898    
    SLICE_X42Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.549     0.885    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y24         FDRE                                         r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=88, routed)          0.218     1.244    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y24         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.813     1.179    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y24         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
                         clock pessimism             -0.281     0.898    
    SLICE_X42Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.549     0.885    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y24         FDRE                                         r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=88, routed)          0.218     1.244    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y24         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.813     1.179    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y24         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
                         clock pessimism             -0.281     0.898    
    SLICE_X42Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.549     0.885    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y24         FDRE                                         r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=88, routed)          0.218     1.244    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/ADDRD0
    SLICE_X42Y24         RAMS32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13839, routed)       0.813     1.179    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y24         RAMS32                                       r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
                         clock pessimism             -0.281     0.898    
    SLICE_X42Y24         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.208    zedboard_base_i/axi_smc/inst/s09_nodes/s09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         5.000       1.116      DSP48_X4Y2    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         5.000       1.116      DSP48_X3Y8    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U47/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         5.000       1.116      DSP48_X3Y5    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         5.000       1.116      DSP48_X2Y3    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         5.000       1.116      DSP48_X1Y0    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         5.000       1.116      DSP48_X2Y0    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U99/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         5.000       1.116      DSP48_X4Y5    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U46/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         5.000       1.116      DSP48_X2Y9    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         5.000       1.116      DSP48_X1Y3    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         5.000       1.116      DSP48_X3Y2    zedboard_base_i/Zynq_2mm_clockChange_1/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X2Y38   zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X2Y38   zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X2Y38   zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X2Y38   zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X2Y38   zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X2Y38   zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X2Y38   zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X2Y38   zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X2Y39   zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X2Y39   zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X94Y44  zedboard_base_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X94Y44  zedboard_base_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X94Y44  zedboard_base_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X94Y44  zedboard_base_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X94Y44  zedboard_base_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X94Y44  zedboard_base_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X94Y44  zedboard_base_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X94Y44  zedboard_base_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X96Y47  zedboard_base_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         2.500       1.250      SLICE_X96Y47  zedboard_base_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 0.605ns (7.000%)  route 8.038ns (93.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.846     3.140    zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X106Y72        FDRE                                         r  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     3.596 f  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          7.415    11.011    zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/s_sc_aresetn
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.149    11.160 r  zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r_i_1/O
                         net (fo=2, routed)           0.622    11.783    zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler_n_2
    SLICE_X9Y3           FDRE                                         r  zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.580    12.759    zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_aclk
    SLICE_X9Y3           FDRE                                         r  zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)       -0.251    12.469    zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 0.580ns (6.527%)  route 8.307ns (93.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.846     3.140    zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X106Y72        FDRE                                         r  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     3.596 f  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          7.805    11.401    zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/s_sc_aresetn
    SLICE_X4Y40          LUT1 (Prop_lut1_I0_O)        0.124    11.525 r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r_i_1/O
                         net (fo=2, routed)           0.502    12.027    zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/s_sc_areset_pipe
    SLICE_X4Y40          FDRE                                         r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.656    12.835    zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X4Y40          FDRE                                         r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r_reg/C
                         clock pessimism              0.115    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X4Y40          FDRE (Setup_fdre_C_D)       -0.043    12.753    zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r_reg
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -12.027    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 0.580ns (6.586%)  route 8.226ns (93.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.846     3.140    zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X106Y72        FDRE                                         r  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     3.596 f  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          7.835    11.431    zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/s_sc_aresetn
    SLICE_X8Y3           LUT1 (Prop_lut1_I0_O)        0.124    11.555 r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_i_1/O
                         net (fo=2, routed)           0.391    11.946    zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler_n_2
    SLICE_X8Y3           FDRE                                         r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.580    12.759    zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_aclk
    SLICE_X8Y3           FDRE                                         r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X8Y3           FDRE (Setup_fdre_C_D)       -0.013    12.707    zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 0.580ns (6.623%)  route 8.178ns (93.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.846     3.140    zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X106Y72        FDRE                                         r  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     3.596 f  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          7.835    11.431    zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/s_sc_aresetn
    SLICE_X8Y3           LUT1 (Prop_lut1_I0_O)        0.124    11.555 r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_i_1/O
                         net (fo=2, routed)           0.343    11.898    zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg_0
    SLICE_X8Y3           FDRE                                         r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.580    12.759    zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X8Y3           FDRE                                         r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X8Y3           FDRE (Setup_fdre_C_D)       -0.016    12.704    zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 0.580ns (6.674%)  route 8.110ns (93.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.846     3.140    zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X106Y72        FDRE                                         r  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     3.596 f  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          7.490    11.086    zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/s_sc_aresetn
    SLICE_X12Y28         LUT1 (Prop_lut1_I0_O)        0.124    11.210 r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r_i_1/O
                         net (fo=2, routed)           0.620    11.830    zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe
    SLICE_X12Y28         FDRE                                         r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.568    12.747    zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_aclk
    SLICE_X12Y28         FDRE                                         r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.115    12.862    
                         clock uncertainty           -0.154    12.708    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)       -0.028    12.680    zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 0.580ns (6.651%)  route 8.141ns (93.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.846     3.140    zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X106Y72        FDRE                                         r  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     3.596 f  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          7.800    11.396    zedboard_base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/s_sc_aresetn
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  zedboard_base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r_i_1/O
                         net (fo=2, routed)           0.340    11.861    zedboard_base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/s_sc_areset_pipe
    SLICE_X1Y30          FDRE                                         r  zedboard_base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.648    12.827    zedboard_base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X1Y30          FDRE                                         r  zedboard_base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r_reg/C
                         clock pessimism              0.115    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)       -0.047    12.741    zedboard_base_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r_reg
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 0.580ns (6.731%)  route 8.037ns (93.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.846     3.140    zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X106Y72        FDRE                                         r  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     3.596 f  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          7.658    11.254    zedboard_base_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/s_sc_aresetn
    SLICE_X24Y1          LUT1 (Prop_lut1_I0_O)        0.124    11.378 r  zedboard_base_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r_i_1/O
                         net (fo=2, routed)           0.379    11.757    zedboard_base_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r_reg_0
    SLICE_X24Y1          FDRE                                         r  zedboard_base_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.573    12.752    zedboard_base_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X24Y1          FDRE                                         r  zedboard_base_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r_reg/C
                         clock pessimism              0.115    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X24Y1          FDRE (Setup_fdre_C_D)       -0.062    12.651    zedboard_base_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r_reg
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 0.580ns (6.647%)  route 8.145ns (93.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.846     3.140    zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X106Y72        FDRE                                         r  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     3.596 f  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          7.805    11.401    zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/s_sc_aresetn
    SLICE_X4Y40          LUT1 (Prop_lut1_I0_O)        0.124    11.525 r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r_i_1/O
                         net (fo=2, routed)           0.340    11.865    zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe
    SLICE_X4Y40          FDRE                                         r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.656    12.835    zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_aclk
    SLICE_X4Y40          FDRE                                         r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.115    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X4Y40          FDRE (Setup_fdre_C_D)       -0.028    12.768    zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -11.865    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.605ns (7.187%)  route 7.813ns (92.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.846     3.140    zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X106Y72        FDRE                                         r  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     3.596 f  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          7.415    11.011    zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/s_sc_aresetn
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.149    11.160 r  zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r_i_1/O
                         net (fo=2, routed)           0.398    11.558    zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r_reg_0
    SLICE_X9Y3           FDRE                                         r  zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.580    12.759    zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X9Y3           FDRE                                         r  zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r_reg/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)       -0.255    12.465    zedboard_base_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r_reg
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.578ns  (logic 0.580ns (6.762%)  route 7.998ns (93.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.846     3.140    zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X106Y72        FDRE                                         r  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     3.596 f  zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          7.509    11.105    zedboard_base_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/s_sc_aresetn
    SLICE_X14Y0          LUT1 (Prop_lut1_I0_O)        0.124    11.229 r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r_i_1/O
                         net (fo=2, routed)           0.489    11.718    zedboard_base_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r_reg_0
    SLICE_X16Y0          FDRE                                         r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       1.581    12.760    zedboard_base_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X16Y0          FDRE                                         r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r_reg/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X16Y0          FDRE (Setup_fdre_C_D)       -0.031    12.690    zedboard_base_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r_reg
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  0.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.107%)  route 0.211ns (59.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.591     0.927    zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X31Y49         FDRE                                         r  zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][18]/Q
                         net (fo=2, routed)           0.211     1.278    zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_accum_mesg[90]
    SLICE_X30Y50         FDRE                                         r  zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.845     1.211    zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X30Y50         FDRE                                         r  zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][18]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.076     1.257    zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][18]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rdata/data_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.132%)  route 0.270ns (67.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.608     0.944    zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/ap_5ns_clk
    SLICE_X105Y96        FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDRE (Prop_fdre_C_Q)         0.128     1.072 r  zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[7]/Q
                         net (fo=2, routed)           0.270     1.342    zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rdata/Q[7]
    SLICE_X105Y100       FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rdata/data_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.966     1.332    zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rdata/ap_5ns_clk
    SLICE_X105Y100       FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rdata/data_p2_reg[7]/C
                         clock pessimism             -0.035     1.297    
    SLICE_X105Y100       FDRE (Hold_fdre_C_D)         0.018     1.315    zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rdata/data_p2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1066]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.246ns (62.579%)  route 0.147ns (37.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.557     0.893    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X46Y51         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1066]/Q
                         net (fo=1, routed)           0.147     1.188    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1092][5]
    SLICE_X47Y49         LUT6 (Prop_lut6_I4_O)        0.098     1.286 r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/m_vector_i[1066]_i_1__2/O
                         net (fo=1, routed)           0.000     1.286    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/next_mi_addr_reg[31][5]
    SLICE_X47Y49         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1066]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.830     1.196    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X47Y49         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1066]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.091     1.257    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1066]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AUSER_Q_reg[182]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.607%)  route 0.231ns (64.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.552     0.888    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X52Y53         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AUSER_Q_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AUSER_Q_reg[182]/Q
                         net (fo=2, routed)           0.231     1.247    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/Q[0]
    SLICE_X46Y54         SRLC32E                                      r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.824     1.190    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/aclk
    SLICE_X46Y54         SRLC32E                                      r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.217    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_for_control_s_axi_U/int_D_input_AXI_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/readData32_U0/sext1_cast_i_i_reg_1428_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.789%)  route 0.223ns (61.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.551     0.887    zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_for_control_s_axi_U/ap_5ns_clk
    SLICE_X49Y85         FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_for_control_s_axi_U/int_D_input_AXI_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_wrapper_for_control_s_axi_U/int_D_input_AXI_reg[27]/Q
                         net (fo=3, routed)           0.223     1.250    zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/readData32_U0/D_input_AXI_offset[25]
    SLICE_X52Y85         FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/readData32_U0/sext1_cast_i_i_reg_1428_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.815     1.181    zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/readData32_U0/ap_5ns_clk
    SLICE_X52Y85         FDRE                                         r  zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/readData32_U0/sext1_cast_i_i_reg_1428_reg[25]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.071     1.217    zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/readData32_U0/sext1_cast_i_i_reg_1428_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[74].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.691%)  route 0.252ns (66.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.576     0.912    zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X31Y53         FDRE                                         r  zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][2]/Q
                         net (fo=1, routed)           0.252     1.292    zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[74].srl_nx1/w_accum_mesg[0]
    SLICE_X26Y47         SRLC32E                                      r  zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[74].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.860     1.226    zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[74].srl_nx1/aclk
    SLICE_X26Y47         SRLC32E                                      r  zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[74].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.030     1.196    
    SLICE_X26Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.257    zedboard_base_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[74].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.548     0.884    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y69         FDRE                                         r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.217     1.242    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD0
    SLICE_X46Y69         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.814     1.180    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X46Y69         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X46Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.207    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.548     0.884    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y69         FDRE                                         r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.217     1.242    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD0
    SLICE_X46Y69         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.814     1.180    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X46Y69         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X46Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.207    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.548     0.884    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y69         FDRE                                         r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.217     1.242    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD0
    SLICE_X46Y69         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.814     1.180    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X46Y69         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X46Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.207    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.548     0.884    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y69         FDRE                                         r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.217     1.242    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD0
    SLICE_X46Y69         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21679, routed)       0.814     1.180    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X46Y69         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X46Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.207    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y26   zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y35   zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U47/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y37   zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y44   zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y39   zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y40   zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U99/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y31   zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U46/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y38   zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y41   zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y46   zedboard_base_i/Zynq_2mm_clockChange_0/inst/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y74  zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y74  zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y74  zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y74  zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y74  zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y74  zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y74  zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y74  zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y67  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y67  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y51  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y51  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y51  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y51  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y51  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y51  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y51  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y51  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y55  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y55  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.994ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.775ns  (logic 0.419ns (23.602%)  route 1.356ns (76.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22                                       0.000     0.000 r  zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.356     1.775    zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X0Y28          FDRE                                         r  zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)       -0.231     9.769    zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             8.083ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.637ns  (logic 0.419ns (25.589%)  route 1.218ns (74.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19                                       0.000     0.000 r  zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.218     1.637    zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X5Y20          FDRE                                         r  zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)       -0.280     9.720    zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                  8.083    

Slack (MET) :             8.218ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.505ns  (logic 0.419ns (27.832%)  route 1.086ns (72.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42                                      0.000     0.000 r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.086     1.505    zedboard_base_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X52Y41         FDRE                                         r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y41         FDRE (Setup_fdre_C_D)       -0.277     9.723    zedboard_base_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  8.218    

Slack (MET) :             8.218ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.504ns  (logic 0.419ns (27.865%)  route 1.085ns (72.135%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45                                       0.000     0.000 r  zedboard_base_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zedboard_base_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.085     1.504    zedboard_base_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X3Y46          FDRE                                         r  zedboard_base_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)       -0.278     9.722    zedboard_base_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  8.218    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s09_nodes/s09_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s09_nodes/s09_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.676ns  (logic 0.456ns (27.207%)  route 1.220ns (72.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23                                      0.000     0.000 r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.220     1.676    zedboard_base_i/axi_smc/inst/s09_nodes/s09_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X24Y22         FDRE                                         r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y22         FDRE (Setup_fdre_C_D)       -0.105     9.895    zedboard_base_i/axi_smc/inst/s09_nodes/s09_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.497ns  (logic 0.419ns (27.998%)  route 1.078ns (72.002%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28                                      0.000     0.000 r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.078     1.497    zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X45Y27         FDRE                                         r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y27         FDRE (Setup_fdre_C_D)       -0.280     9.720    zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.442ns  (logic 0.478ns (33.148%)  route 0.964ns (66.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y20                                      0.000     0.000 r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X16Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.964     1.442    zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X15Y20         FDRE                                         r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y20         FDRE (Setup_fdre_C_D)       -0.279     9.721    zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.721    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.439ns  (logic 0.419ns (29.111%)  route 1.020ns (70.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18                                      0.000     0.000 r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X23Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.020     1.439    zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X24Y18         FDRE                                         r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y18         FDRE (Setup_fdre_C_D)       -0.277     9.723    zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.302ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.420ns  (logic 0.419ns (29.504%)  route 1.001ns (70.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23                                      0.000     0.000 r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.001     1.420    zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X17Y18         FDRE                                         r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y18         FDRE (Setup_fdre_C_D)       -0.278     9.722    zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -1.420    
  -------------------------------------------------------------------
                         slack                                  8.302    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.591ns  (logic 0.518ns (32.560%)  route 1.073ns (67.440%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28                                      0.000     0.000 r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.073     1.591    zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X47Y27         FDRE                                         r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)       -0.105     9.895    zedboard_base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  8.304    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.268ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s09_nodes/s09_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s09_nodes/s09_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.503ns  (logic 0.419ns (27.881%)  route 1.084ns (72.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y61                                      0.000     0.000 r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X99Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.084     1.503    zedboard_base_i/axi_smc/inst/s09_nodes/s09_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X100Y64        FDRE                                         r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)       -0.229     4.771    zedboard_base_i/axi_smc/inst/s09_nodes/s09_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.771    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.389ns  (logic 0.419ns (30.157%)  route 0.970ns (69.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18                                      0.000     0.000 r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.970     1.389    zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X21Y17         FDRE                                         r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X21Y17         FDRE (Setup_fdre_C_D)       -0.280     4.720    zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.720    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.426ns  (logic 0.478ns (33.519%)  route 0.948ns (66.481%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y2                                       0.000     0.000 r  zedboard_base_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X86Y2          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zedboard_base_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.948     1.426    zedboard_base_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X86Y1          FDRE                                         r  zedboard_base_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X86Y1          FDRE (Setup_fdre_C_D)       -0.231     4.769    zedboard_base_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.769    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.593ns  (logic 0.456ns (28.623%)  route 1.137ns (71.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22                                       0.000     0.000 r  zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.137     1.593    zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X4Y26          FDRE                                         r  zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)       -0.058     4.942    zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.942    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.361ns  (logic 0.419ns (30.777%)  route 0.942ns (69.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22                                       0.000     0.000 r  zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.942     1.361    zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X1Y22          FDRE                                         r  zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)       -0.277     4.723    zedboard_base_i/axi_smc/inst/s08_nodes/s08_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.723    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s09_nodes/s09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s09_nodes/s09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.395ns  (logic 0.478ns (34.269%)  route 0.917ns (65.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1                                       0.000     0.000 r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.917     1.395    zedboard_base_i/axi_smc/inst/s09_nodes/s09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X22Y1          FDRE                                         r  zedboard_base_i/axi_smc/inst/s09_nodes/s09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)       -0.227     4.773    zedboard_base_i/axi_smc/inst/s09_nodes/s09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.773    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.331ns  (logic 0.419ns (31.490%)  route 0.912ns (68.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46                                      0.000     0.000 r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X87Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.912     1.331    zedboard_base_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X88Y46         FDRE                                         r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X88Y46         FDRE (Setup_fdre_C_D)       -0.267     4.733    zedboard_base_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.318ns  (logic 0.419ns (31.790%)  route 0.899ns (68.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16                                      0.000     0.000 r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.899     1.318    zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X21Y17         FDRE                                         r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X21Y17         FDRE (Setup_fdre_C_D)       -0.276     4.724    zedboard_base_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.724    
                         arrival time                          -1.318    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.293ns  (logic 0.419ns (32.401%)  route 0.874ns (67.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y4                                       0.000     0.000 r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X79Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.874     1.293    zedboard_base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X81Y2          FDRE                                         r  zedboard_base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X81Y2          FDRE (Setup_fdre_C_D)       -0.278     4.722    zedboard_base_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.722    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.516ns  (logic 0.518ns (34.175%)  route 0.998ns (65.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42                                       0.000     0.000 r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.998     1.516    zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X0Y43          FDRE                                         r  zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)       -0.054     4.946    zedboard_base_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.946    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  3.430    





