#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ec5750 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ebeb30 .scope module, "tb" "tb" 3 107;
 .timescale -12 -12;
L_0x1ec3910 .functor NOT 1, L_0x1f0d070, C4<0>, C4<0>, C4<0>;
L_0x1ec42b0 .functor XOR 2, L_0x1f0ccd0, L_0x1f0ce90, C4<00>, C4<00>;
L_0x1e7a3d0 .functor XOR 2, L_0x1ec42b0, L_0x1f0cf30, C4<00>, C4<00>;
v0x1efad10_0 .net *"_ivl_10", 1 0, L_0x1f0cf30;  1 drivers
v0x1efae10_0 .net *"_ivl_12", 1 0, L_0x1e7a3d0;  1 drivers
v0x1efaef0_0 .net *"_ivl_2", 1 0, L_0x1f0cc30;  1 drivers
v0x1efafb0_0 .net *"_ivl_4", 1 0, L_0x1f0ccd0;  1 drivers
v0x1efb090_0 .net *"_ivl_6", 1 0, L_0x1f0ce90;  1 drivers
v0x1efb1c0_0 .net *"_ivl_8", 1 0, L_0x1ec42b0;  1 drivers
v0x1efb2a0_0 .net "areset", 0 0, L_0x1ec3b70;  1 drivers
v0x1efb340_0 .net "bump_left", 0 0, v0x1ef90c0_0;  1 drivers
v0x1efb3e0_0 .net "bump_right", 0 0, v0x1ef9190_0;  1 drivers
v0x1efb480_0 .var "clk", 0 0;
v0x1efb520_0 .var/2u "stats1", 223 0;
v0x1efb600_0 .var/2u "strobe", 0 0;
v0x1efb6c0_0 .net "tb_match", 0 0, L_0x1f0d070;  1 drivers
v0x1efb760_0 .net "tb_mismatch", 0 0, L_0x1ec3910;  1 drivers
v0x1efb800_0 .net "walk_left_dut", 0 0, L_0x1f0c630;  1 drivers
v0x1efb8a0_0 .net "walk_left_ref", 0 0, L_0x1f0bed0;  1 drivers
v0x1efb940_0 .net "walk_right_dut", 0 0, L_0x1f0cab0;  1 drivers
v0x1efbaf0_0 .net "walk_right_ref", 0 0, L_0x1f0c1a0;  1 drivers
v0x1efbb90_0 .net "wavedrom_enable", 0 0, v0x1ef94f0_0;  1 drivers
v0x1efbc60_0 .net "wavedrom_title", 511 0, v0x1ef9590_0;  1 drivers
L_0x1f0cc30 .concat [ 1 1 0 0], L_0x1f0c1a0, L_0x1f0bed0;
L_0x1f0ccd0 .concat [ 1 1 0 0], L_0x1f0c1a0, L_0x1f0bed0;
L_0x1f0ce90 .concat [ 1 1 0 0], L_0x1f0cab0, L_0x1f0c630;
L_0x1f0cf30 .concat [ 1 1 0 0], L_0x1f0c1a0, L_0x1f0bed0;
L_0x1f0d070 .cmp/eeq 2, L_0x1f0cc30, L_0x1e7a3d0;
S_0x1eaa5e0 .scope module, "good1" "reference_module" 3 154, 3 4 0, S_0x1ebeb30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "walk_left";
    .port_info 5 /OUTPUT 1 "walk_right";
P_0x1ed2c20 .param/l "WL" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1ed2c60 .param/l "WR" 0 3 12, +C4<00000000000000000000000000000001>;
v0x1ec74b0_0 .net *"_ivl_0", 31 0, L_0x1efbd60;  1 drivers
L_0x7f24f84bf0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ec7930_0 .net *"_ivl_11", 30 0, L_0x7f24f84bf0a8;  1 drivers
L_0x7f24f84bf0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1ec7bc0_0 .net/2u *"_ivl_12", 31 0, L_0x7f24f84bf0f0;  1 drivers
L_0x7f24f84bf018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ec3740_0 .net *"_ivl_3", 30 0, L_0x7f24f84bf018;  1 drivers
L_0x7f24f84bf060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ec3980_0 .net/2u *"_ivl_4", 31 0, L_0x7f24f84bf060;  1 drivers
v0x1ec3c40_0 .net *"_ivl_8", 31 0, L_0x1f0c060;  1 drivers
v0x1ec4400_0 .net "areset", 0 0, L_0x1ec3b70;  alias, 1 drivers
v0x1ef7d00_0 .net "bump_left", 0 0, v0x1ef90c0_0;  alias, 1 drivers
v0x1ef7dc0_0 .net "bump_right", 0 0, v0x1ef9190_0;  alias, 1 drivers
v0x1ef7e80_0 .net "clk", 0 0, v0x1efb480_0;  1 drivers
v0x1ef7f40_0 .var "next", 0 0;
v0x1ef8000_0 .var "state", 0 0;
v0x1ef80c0_0 .net "walk_left", 0 0, L_0x1f0bed0;  alias, 1 drivers
v0x1ef8180_0 .net "walk_right", 0 0, L_0x1f0c1a0;  alias, 1 drivers
E_0x1ea80b0 .event posedge, v0x1ec4400_0, v0x1ef7e80_0;
E_0x1ea80f0 .event anyedge, v0x1ef8000_0, v0x1ef7d00_0, v0x1ef7dc0_0;
L_0x1efbd60 .concat [ 1 31 0 0], v0x1ef8000_0, L_0x7f24f84bf018;
L_0x1f0bed0 .cmp/eq 32, L_0x1efbd60, L_0x7f24f84bf060;
L_0x1f0c060 .concat [ 1 31 0 0], v0x1ef8000_0, L_0x7f24f84bf0a8;
L_0x1f0c1a0 .cmp/eq 32, L_0x1f0c060, L_0x7f24f84bf0f0;
S_0x1ef8300 .scope module, "stim1" "stimulus_gen" 3 148, 3 35 0, S_0x1ebeb30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
L_0x1ec3b70 .functor BUFZ 1, v0x1ef9360_0, C4<0>, C4<0>, C4<0>;
v0x1ef9020_0 .net "areset", 0 0, L_0x1ec3b70;  alias, 1 drivers
v0x1ef90c0_0 .var "bump_left", 0 0;
v0x1ef9190_0 .var "bump_right", 0 0;
v0x1ef9290_0 .net "clk", 0 0, v0x1efb480_0;  alias, 1 drivers
v0x1ef9360_0 .var "reset", 0 0;
v0x1ef9450_0 .net "tb_match", 0 0, L_0x1f0d070;  alias, 1 drivers
v0x1ef94f0_0 .var "wavedrom_enable", 0 0;
v0x1ef9590_0 .var "wavedrom_title", 511 0;
E_0x1eda590/0 .event negedge, v0x1ef7e80_0;
E_0x1eda590/1 .event posedge, v0x1ef7e80_0;
E_0x1eda590 .event/or E_0x1eda590/0, E_0x1eda590/1;
S_0x1ef85c0 .scope task, "reset_test" "reset_test" 3 47, 3 47 0, S_0x1ef8300;
 .timescale -12 -12;
v0x1ef8860_0 .var/2u "arfail", 0 0;
v0x1ef8940_0 .var "async", 0 0;
v0x1ef8a00_0 .var/2u "datafail", 0 0;
v0x1ef8aa0_0 .var/2u "srfail", 0 0;
E_0x1eda8b0 .event posedge, v0x1ef7e80_0;
E_0x1ef8800 .event negedge, v0x1ef7e80_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1eda8b0;
    %wait E_0x1eda8b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef9360_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eda8b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1ef8800;
    %load/vec4 v0x1ef9450_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ef8a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef9360_0, 0;
    %wait E_0x1eda8b0;
    %load/vec4 v0x1ef9450_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ef8860_0, 0, 1;
    %wait E_0x1eda8b0;
    %load/vec4 v0x1ef9450_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ef8aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef9360_0, 0;
    %load/vec4 v0x1ef8aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 61 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1ef8860_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1ef8940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1ef8a00_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1ef8940_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 63 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1ef8b60 .scope task, "wavedrom_start" "wavedrom_start" 3 74, 3 74 0, S_0x1ef8300;
 .timescale -12 -12;
v0x1ef8d60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ef8e40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 77, 3 77 0, S_0x1ef8300;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ef9750 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1ebeb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "walk_left";
    .port_info 5 /OUTPUT 1 "walk_right";
enum0x1e90a90 .enum4 (2)
   "WALK_LEFT" 2'b00,
   "WALK_RIGHT" 2'b01
 ;
L_0x7f24f84bf138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ef99b0_0 .net/2u *"_ivl_0", 1 0, L_0x7f24f84bf138;  1 drivers
L_0x7f24f84bf210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1ef9ab0_0 .net/2u *"_ivl_12", 1 0, L_0x7f24f84bf210;  1 drivers
v0x1ef9b90_0 .net *"_ivl_14", 0 0, L_0x1f0c770;  1 drivers
L_0x7f24f84bf258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1ef9c60_0 .net/2s *"_ivl_16", 1 0, L_0x7f24f84bf258;  1 drivers
L_0x7f24f84bf2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ef9d40_0 .net/2s *"_ivl_18", 1 0, L_0x7f24f84bf2a0;  1 drivers
v0x1ef9e70_0 .net *"_ivl_2", 0 0, L_0x1f0c3b0;  1 drivers
v0x1ef9f30_0 .net *"_ivl_20", 1 0, L_0x1f0c970;  1 drivers
L_0x7f24f84bf180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1efa010_0 .net/2s *"_ivl_4", 1 0, L_0x7f24f84bf180;  1 drivers
L_0x7f24f84bf1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1efa0f0_0 .net/2s *"_ivl_6", 1 0, L_0x7f24f84bf1c8;  1 drivers
v0x1efa260_0 .net *"_ivl_8", 1 0, L_0x1f0c4a0;  1 drivers
v0x1efa340_0 .net "areset", 0 0, L_0x1ec3b70;  alias, 1 drivers
v0x1efa3e0_0 .net "bump_left", 0 0, v0x1ef90c0_0;  alias, 1 drivers
v0x1efa4d0_0 .net "bump_right", 0 0, v0x1ef9190_0;  alias, 1 drivers
v0x1efa5c0_0 .net "clk", 0 0, v0x1efb480_0;  alias, 1 drivers
v0x1efa6b0_0 .var "next_state", 1 0;
v0x1efa790_0 .var "state", 1 0;
v0x1efa870_0 .net "walk_left", 0 0, L_0x1f0c630;  alias, 1 drivers
v0x1efa930_0 .net "walk_right", 0 0, L_0x1f0cab0;  alias, 1 drivers
E_0x1ef9930 .event anyedge, v0x1ef7dc0_0, v0x1ef7d00_0, v0x1efa790_0;
L_0x1f0c3b0 .cmp/eq 2, v0x1efa790_0, L_0x7f24f84bf138;
L_0x1f0c4a0 .functor MUXZ 2, L_0x7f24f84bf1c8, L_0x7f24f84bf180, L_0x1f0c3b0, C4<>;
L_0x1f0c630 .part L_0x1f0c4a0, 0, 1;
L_0x1f0c770 .cmp/eq 2, v0x1efa790_0, L_0x7f24f84bf210;
L_0x1f0c970 .functor MUXZ 2, L_0x7f24f84bf2a0, L_0x7f24f84bf258, L_0x1f0c770, C4<>;
L_0x1f0cab0 .part L_0x1f0c970, 0, 1;
S_0x1efaaf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 172, 3 172 0, S_0x1ebeb30;
 .timescale -12 -12;
E_0x1ea7e40 .event anyedge, v0x1efb600_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1efb600_0;
    %nor/r;
    %assign/vec4 v0x1efb600_0, 0;
    %wait E_0x1ea7e40;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ef8300;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef9360_0, 0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1ef90c0_0, 0;
    %assign/vec4 v0x1ef9190_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8940_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1ef85c0;
    %join;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eda8b0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1ef90c0_0, 0;
    %assign/vec4 v0x1ef9190_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eda8b0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1ef90c0_0, 0;
    %assign/vec4 v0x1ef9190_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eda8b0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ef8e40;
    %join;
    %wait E_0x1eda8b0;
    %pushi/vec4 200, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eda590;
    %vpi_func 3 98 "$random" 32 {0 0 0};
    %vpi_func 3 98 "$random" 32 {0 0 0};
    %and;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1ef90c0_0, 0;
    %assign/vec4 v0x1ef9190_0, 0;
    %vpi_func 3 99 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1ef9360_0, 0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 102 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1eaa5e0;
T_5 ;
Ewait_0 .event/or E_0x1ea80f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1ef8000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x1ef7d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %pad/s 1;
    %store/vec4 v0x1ef7f40_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x1ef7dc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v0x1ef7f40_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1eaa5e0;
T_6 ;
    %wait E_0x1ea80b0;
    %load/vec4 v0x1ec4400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef8000_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1ef7f40_0;
    %assign/vec4 v0x1ef8000_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1ef9750;
T_7 ;
    %wait E_0x1ea80b0;
    %load/vec4 v0x1efa340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1efa790_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1efa6b0_0;
    %assign/vec4 v0x1efa790_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1ef9750;
T_8 ;
    %wait E_0x1ef9930;
    %load/vec4 v0x1efa790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x1efa4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1efa6b0_0, 0, 2;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x1efa3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1efa6b0_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1efa6b0_0, 0, 2;
T_8.6 ;
T_8.4 ;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x1efa3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1efa6b0_0, 0, 2;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x1efa4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1efa6b0_0, 0, 2;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1efa6b0_0, 0, 2;
T_8.10 ;
T_8.8 ;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1ebeb30;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1efb480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1efb600_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1ebeb30;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x1efb480_0;
    %inv;
    %store/vec4 v0x1efb480_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1ebeb30;
T_11 ;
    %vpi_call/w 3 140 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 141 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ef9290_0, v0x1efb760_0, v0x1efb480_0, v0x1efb2a0_0, v0x1efb340_0, v0x1efb3e0_0, v0x1efb8a0_0, v0x1efb800_0, v0x1efbaf0_0, v0x1efb940_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1ebeb30;
T_12 ;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 181 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 182 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_12.1 ;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 183 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 184 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_12.3 ;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 186 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 187 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 188 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1ebeb30;
T_13 ;
    %wait E_0x1eda590;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1efb520_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efb520_0, 4, 32;
    %load/vec4 v0x1efb6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 199 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efb520_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1efb520_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efb520_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x1efb8a0_0;
    %load/vec4 v0x1efb8a0_0;
    %load/vec4 v0x1efb800_0;
    %xor;
    %load/vec4 v0x1efb8a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 203 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efb520_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efb520_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x1efbaf0_0;
    %load/vec4 v0x1efbaf0_0;
    %load/vec4 v0x1efb940_0;
    %xor;
    %load/vec4 v0x1efbaf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 206 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efb520_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x1efb520_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efb520_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings1/lemmings1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/lemmings1/iter1/response0/top_module.sv";
