// Seed: 1715318298
`define pp_1 0
module module_0 (
    input reg id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    input id_6,
    output id_7
);
  assign id_4 = id_7;
  always @(1)
    if (id_1 >= !{id_5, id_3#(.id_5(1'b0))} && 1 == 1) begin
      if (1'h0 | 1) begin
        id_1 <= 1;
      end
    end
  logic id_8;
  assign id_2 = 1;
endmodule
