5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd generate10.1.vcd -o generate10.1.cdd -v generate10.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" generate10.1.v 1 29 1
2 1 17 d0011 1 3d 5002 0 0 1 26 2 $u1
1 a 6 830009 1 0 0 0 1 25 1102
1 b 7 830009 1 0 0 0 1 25 2
1 c 8 830009 1 0 0 0 1 25 2
4 1 1 0 0
3 1 main.$u0 "main.$u0" generate10.1.v 0 16 1
3 1 main.$u1 "main.$u1" generate10.1.v 0 25 1
2 2 18 110014 1 0 21004 0 0 1 16 0
2 3 18 d000d 0 1 1410 0 0 1 9 a
2 4 18 d0014 1 37 16 2 3
2 5 19 110014 1 0 21008 0 0 1 20 1
2 6 19 d000d 0 1 1410 0 0 1 9 b
2 7 19 d0014 1 37 1a 5 6
2 8 20 110014 1 0 21004 0 0 1 16 0
2 9 20 d000d 0 1 1410 0 0 1 9 c
2 10 20 d0014 1 37 16 8 9
2 11 21 e000f 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 12 21 d000f 2 2c 900a 11 0 32 26 aa aa aa aa aa aa aa aa
2 13 22 150015 1 1 1004 0 0 1 9 c
2 14 22 110011 1 1 1008 0 0 1 9 b
2 15 22 110015 1 9 1108 13 14 1 26 102
2 16 22 d000d 0 1 1410 0 0 1 9 a
2 17 22 d0015 1 37 1a 15 16
2 18 23 e000f 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 19 23 d000f 2 2c 900a 18 0 32 26 aa aa aa aa aa aa aa aa
2 20 24 150015 1 1 1004 0 0 1 9 c
2 21 24 110011 1 1 1008 0 0 1 9 b
2 22 24 110015 1 8 1104 20 21 1 26 1002
2 23 24 d000d 0 1 1410 0 0 1 9 a
2 24 24 d0015 1 37 16 22 23
4 24 0 0 0
4 19 0 24 0
4 17 0 19 19
4 12 0 17 0
4 10 0 12 12
4 7 0 10 10
4 4 11 7 7
