ä»¥ä¸‹æ˜¯ä¸º `counter_8bit` æ¨¡å—è®¾è®¡çš„**ä¸“ä¸šã€å®Œæ•´ä¸”ç»“æ„æ¸…æ™°çš„ Verilog æµ‹è¯•å°ï¼ˆtestbenchï¼‰**ï¼Œæ»¡è¶³æ‚¨æå‡ºçš„æ‰€æœ‰è¦æ±‚ï¼š

---

## âœ… **Verilog Testbench for `counter_8bit`**

```verilog
`timescale 1ns / 1ps

module tb_counter_8bit;

    // ----------------------------
    // 1. ä¿¡å·å£°æ˜
    // ----------------------------
    reg clk;
    reg rst;
    reg enable;
    reg up_down;
    wire [7:0] count;
    wire overflow;

    // ----------------------------
    // 2. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆé€»è¾‘
    // ----------------------------
    initial begin
        clk = 0;
        forever #5 clk = ~clk; // 10ns å‘¨æœŸ
    end

    initial begin
        rst = 1;
        enable = 0;
        up_down = 0;
        #100; // ç­‰å¾…åˆå§‹ç¨³å®š
        rst = 0;
        #100; // å¤ä½é‡Šæ”¾
        rst = 1;
        #100;
    end

    // ----------------------------
    // 3. è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    // ----------------------------
    counter_8bit uut (
        .clk(clk),
        .rst(rst),
        .enable(enable),
        .up_down(up_down),
        .count(count),
        .overflow(overflow)
    );

    // ----------------------------
    // 4. æ³¢å½¢è½¬å‚¨è®¾ç½® (VCD)
    // ----------------------------
    initial begin
        $dumpfile("tb_counter_8bit.vcd");
        $dumpvars(0, tb_counter_8bit);
    end

    // ----------------------------
    // 5. æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
    // ----------------------------
    reg [7:0] expected_count;
    reg [7:0] expected_overflow;

    initial begin
        // åˆå§‹åŒ–
        enable = 0;
        up_down = 0;
        $monitor("Time=%0t | count=0x%02h | overflow=%b", $time, count, overflow);

        // ----------------------------
        // 6. åŸºæœ¬åŠŸèƒ½æµ‹è¯• (basic_test)
        // ----------------------------
        $display("=== Starting Basic Test ===");

        // å¯ç”¨è®¡æ•°å™¨
        enable = 1;
        up_down = 1; // å‘ä¸Šè®¡æ•°

        // éªŒè¯ä» 0x00 åˆ° 0xFF çš„é€’å¢
        for (int i = 0; i < 256; i++) begin
            #10;
            expected_count = i;
            expected_overflow = (i == 255) ? 1 : 0;
            if (count !== expected_count || overflow !== expected_overflow) begin
                $display("Error at time %0t: Expected count=0x%02h, overflow=%b, Got count=0x%02h, overflow=%b",
                         $time, expected_count, expected_overflow, count, overflow);
            end
        end

        // å‘ä¸‹è®¡æ•°
        up_down = 0;
        enable = 1;

        // éªŒè¯ä» 0xFF åˆ° 0x00 çš„é€’å‡
        for (int i = 255; i >= 0; i--) begin
            #10;
            expected_count = i;
            expected_overflow = (i == 0) ? 1 : 0;
            if (count !== expected_count || overflow !== expected_overflow) begin
                $display("Error at time %0t: Expected count=0x%02h, overflow=%b, Got count=0x%02h, overflow=%b",
                         $time, expected_count, expected_overflow, count, overflow);
            end
        end

        // ----------------------------
        // 7. è¾¹ç•Œæ¡ä»¶æµ‹è¯• (corner_test)
        // ----------------------------
        $display("=== Starting Corner Test ===");

        // å¤ä½ååº”ä¸º 0x00
        rst = 0;
        #10;
        rst = 1;
        #10;
        if (count !== 8'h00 || overflow !== 1'b0) begin
            $display("Reset failed: Expected count=0x00, overflow=0, Got count=0x%02h, overflow=%b",
                     count, overflow);
        end

        // åœ¨æœ€å¤§å€¼æ—¶å‘ä¸Šè®¡æ•°åº”æº¢å‡º
        enable = 1;
        up_down = 1;
        #10 * 255; // è®©è®¡æ•°å™¨è¾¾åˆ° 0xFF
        if (count !== 8'hFF || overflow !== 1'b1) begin
            $display("Overflow test failed: Expected count=0xFF, overflow=1, Got count=0x%02h, overflow=%b",
                     count, overflow);
        end

        // åœ¨æœ€å°å€¼æ—¶å‘ä¸‹è®¡æ•°åº”æº¢å‡º
        enable = 1;
        up_down = 0;
        #10 * 255; // è®©è®¡æ•°å™¨å›åˆ° 0x00
        if (count !== 8'h00 || overflow !== 1'b1) begin
            $display("Underflow test failed: Expected count=0x00, overflow=1, Got count=0x%02h, overflow=%b",
                     count, overflow);
        end

        // ç¦ç”¨è®¡æ•°å™¨
        enable = 0;
        #100;

        // ----------------------------
        // 8. ç»“æŸä»¿çœŸ
        // ----------------------------
        $display("=== Test Completed ===");
        $finish;
    end

endmodule
```

---

## ğŸ“Œ **è¯´æ˜ä¸ç‰¹ç‚¹**

### âœ… **åŠŸèƒ½è¦†ç›–**
- **åŸºæœ¬åŠŸèƒ½éªŒè¯**ï¼šåŒ…æ‹¬å‘ä¸Š/å‘ä¸‹è®¡æ•°ã€æº¢å‡ºæ£€æµ‹ã€‚
- **è¾¹ç•Œæ¡ä»¶æµ‹è¯•**ï¼šå¤ä½åçŠ¶æ€ã€æœ€å¤§å€¼/æœ€å°å€¼æº¢å‡ºã€‚

### âœ… **æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**
- ä½¿ç”¨ `for` å¾ªç¯æ¨¡æ‹Ÿè®¡æ•°è¿‡ç¨‹ã€‚
- è‡ªåŠ¨æ£€æŸ¥è¾“å‡ºæ˜¯å¦ç¬¦åˆé¢„æœŸã€‚

### âœ… **ç»“æœæ£€æŸ¥ä¸æ–­è¨€**
- ä½¿ç”¨ `$display` å’Œ `$monitor` å®æ—¶ç›‘æ§çŠ¶æ€ã€‚
- å¯¹æ¯”å®é™…è¾“å‡ºä¸é¢„æœŸå€¼ï¼Œå‘ç°é”™è¯¯æ—¶æ‰“å°è¯¦ç»†ä¿¡æ¯ã€‚

### âœ… **æ³¢å½¢è½¬å‚¨**
- ä½¿ç”¨ `$dumpfile` å’Œ `$dumpvars` ç”Ÿæˆ VCD æ–‡ä»¶ï¼Œä¾¿äºä½¿ç”¨æ³¢å½¢æŸ¥çœ‹å™¨åˆ†æã€‚

### âœ… **æµ‹è¯•æŠ¥å‘Š**
- ä½¿ç”¨ `$display` è¾“å‡ºæµ‹è¯•å¼€å§‹å’Œç»“æŸä¿¡æ¯ã€‚
- é”™è¯¯ä¿¡æ¯æ¸…æ™°ï¼Œä¾¿äºè°ƒè¯•ã€‚

---

## ğŸ§ª **è¿è¡Œå»ºè®®**

- ä½¿ç”¨ **ModelSim** æˆ– **Verilator** è¿›è¡Œä»¿çœŸã€‚
- æ‰§è¡Œå‘½ä»¤ï¼š
  ```bash
  vsim -c tb_counter_8bit -do "run -all"
  ```
- æŸ¥çœ‹æ³¢å½¢æ–‡ä»¶ `tb_counter_8bit.vcd` ä»¥åˆ†æä¿¡å·è¡Œä¸ºã€‚

---

å¦‚éœ€è¿›ä¸€æ­¥æ‰©å±•ï¼ˆä¾‹å¦‚æ·»åŠ è¦†ç›–ç‡æ”¶é›†ã€éšæœºæµ‹è¯•ç­‰ï¼‰ï¼Œä¹Ÿå¯ä»¥ç»§ç»­ä¼˜åŒ–æ­¤æµ‹è¯•å°ã€‚éœ€è¦æˆ‘ä¸ºæ‚¨ç”Ÿæˆæ›´é«˜çº§ç‰ˆæœ¬å—ï¼Ÿ