/*
 * HWA Core Register Field Definitions
 * Assembled from various HWA top, common and blocks reg_defs.h files
 *
 *  reg_defs.h                       regs_defs.h timestamp       regs.txt
 *
 *  hwa_top_reg_defs.h               Thu Jul 13 23:01:16 2017    4601ab6
 *  hwa_common_reg_defs.h            Sun Aug 27 17:51:25 2017    d738a28
 *  hwa_bm_reg_defs.h                Wed Aug 23 17:58:12 2017    1010c13
 *  hwa_tx_reg_defs.h                Sun Aug 27 17:51:22 2017    324283d
 *  hwa_txdma_reg_defs.h             Sun Aug 27 17:51:21 2017    3ff0b65
 *  hwa_tx_status_reg_defs.h         Wed Aug 23 17:58:04 2017    2ee6c00
 *  hwa_rx_reg_defs.h                Wed Aug 23 17:58:10 2017    7b3a5e6
 *  hwa_cpl_reg_defs.h               Thu Jul 13 23:01:02 2017    cc1ef1f
 *  hwa_dma_reg_defs.h               Thu Jul 13 23:01:12 2017    34374a5
 *
 *  hc_hin_reg_defs.h                Thu Aug 24 17:42:31 2017    Unknown
 *
 * Copyright 2018 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *
 * $Id: $
 *
 * vim: set ts=4 noet sw=4 tw=80:
 * -*- Mode: C; tab-width: 4; indent-tabs-mode: nil; c-basic-offset: 4 -*-
 */

#ifndef _HWA_REG_DEFS_H
#define _HWA_REG_DEFS_H

/*
 * -----------------------------------------------------------------------------
 * HWA_TOP MACROS: hwa_top_reg_defs.h Thu Jul 13 23:01:16 2017
 * -----------------------------------------------------------------------------
 */
#define hwa_top_base                                0x100
#define hwa_top_last                                0x1ff

/* hwa_top registers */
#define hwa_top_debug_fifobase                      0x004
#define hwa_top_debug_fifodatalow                   0x008
#define hwa_top_debug_fifodatahigh                  0x00c
#define hwa_top_clkctlstatus                        0x0e0
#define hwa_top_workaround                          0x0e4
#define hwa_top_powercontrol                        0x0e8
#define hwa_top_hwahwcap1                           0x0ec
#define hwa_top_hwahwcap2                           0x0f0

/* Bits in hwa_top_debug_fifobase */
#define HWA_TOP_DEBUG_FIFOBASE_FIFOADDRESS_SHIFT      0
#define HWA_TOP_DEBUG_FIFOBASE_FIFOADDRESS_MASK \
	(0xffff << HWA_TOP_DEBUG_FIFOBASE_FIFOADDRESS_SHIFT)
#define HWA_TOP_DEBUG_FIFOBASE_FIFOOFFSET_SHIFT      16
#define HWA_TOP_DEBUG_FIFOBASE_FIFOOFFSET_MASK \
	(0xffff << HWA_TOP_DEBUG_FIFOBASE_FIFOOFFSET_SHIFT)

/* Bits in hwa_top_debug_fifodatalow */
#define HWA_TOP_DEBUG_FIFODATALOW_FIFODATALOW_SHIFT      0
#define HWA_TOP_DEBUG_FIFODATALOW_FIFODATALOW_MASK \
	(0xffffffff << HWA_TOP_DEBUG_FIFODATALOW_FIFODATALOW_SHIFT)

/* Bits in hwa_top_debug_fifodatahigh */
#define HWA_TOP_DEBUG_FIFODATAHIGH_FIFODATAHIGH_SHIFT      0
#define HWA_TOP_DEBUG_FIFODATAHIGH_FIFODATAHIGH_MASK \
	(0xffffffff << HWA_TOP_DEBUG_FIFODATAHIGH_FIFODATAHIGH_SHIFT)

/* Bits in hwa_top_clkctlstatus */
#define HWA_TOP_CLKCTLSTATUS_FORCEALPREQUEST_SHIFT      0
#define HWA_TOP_CLKCTLSTATUS_FORCEALPREQUEST_MASK \
	(0x1 << HWA_TOP_CLKCTLSTATUS_FORCEALPREQUEST_SHIFT)
#define HWA_TOP_CLKCTLSTATUS_FORCEHTREQUEST_SHIFT      1
#define HWA_TOP_CLKCTLSTATUS_FORCEHTREQUEST_MASK \
	(0x1 << HWA_TOP_CLKCTLSTATUS_FORCEHTREQUEST_SHIFT)
#define HWA_TOP_CLKCTLSTATUS_FORCEILPREQUEST_SHIFT      2
#define HWA_TOP_CLKCTLSTATUS_FORCEILPREQUEST_MASK \
	(0x1 << HWA_TOP_CLKCTLSTATUS_FORCEILPREQUEST_SHIFT)
#define HWA_TOP_CLKCTLSTATUS_ALPAVAILREQUEST_SHIFT      3
#define HWA_TOP_CLKCTLSTATUS_ALPAVAILREQUEST_MASK \
	(0x1 << HWA_TOP_CLKCTLSTATUS_ALPAVAILREQUEST_SHIFT)
#define HWA_TOP_CLKCTLSTATUS_HTAVAILREQUEST_SHIFT      4
#define HWA_TOP_CLKCTLSTATUS_HTAVAILREQUEST_MASK \
	(0x1 << HWA_TOP_CLKCTLSTATUS_HTAVAILREQUEST_SHIFT)
#define HWA_TOP_CLKCTLSTATUS_FORCEHWCLOCKREQOFF_SHIFT      5
#define HWA_TOP_CLKCTLSTATUS_FORCEHWCLOCKREQOFF_MASK \
	(0x1 << HWA_TOP_CLKCTLSTATUS_FORCEHWCLOCKREQOFF_SHIFT)
#define HWA_TOP_CLKCTLSTATUS_HQCLOCKREQUIRED_SHIFT      6
#define HWA_TOP_CLKCTLSTATUS_HQCLOCKREQUIRED_MASK \
	(0x1 << HWA_TOP_CLKCTLSTATUS_HQCLOCKREQUIRED_SHIFT)
#define HWA_TOP_CLKCTLSTATUS_HWACLOCKREQ_SHIFT      8
#define HWA_TOP_CLKCTLSTATUS_HWACLOCKREQ_MASK \
	(0x1 << HWA_TOP_CLKCTLSTATUS_HWACLOCKREQ_SHIFT)
#define HWA_TOP_CLKCTLSTATUS_ALPCLOCKAVAILABLE_SHIFT      16
#define HWA_TOP_CLKCTLSTATUS_ALPCLOCKAVAILABLE_MASK \
	(0x1 << HWA_TOP_CLKCTLSTATUS_ALPCLOCKAVAILABLE_SHIFT)
#define HWA_TOP_CLKCTLSTATUS_HTCLOCKAVAILABLE_SHIFT      17
#define HWA_TOP_CLKCTLSTATUS_HTCLOCKAVAILABLE_MASK \
	(0x1 << HWA_TOP_CLKCTLSTATUS_HTCLOCKAVAILABLE_SHIFT)
#define HWA_TOP_CLKCTLSTATUS_BPONALP_SHIFT      18
#define HWA_TOP_CLKCTLSTATUS_BPONALP_MASK \
	(0x1 << HWA_TOP_CLKCTLSTATUS_BPONALP_SHIFT)
#define HWA_TOP_CLKCTLSTATUS_BPONHT_SHIFT      19
#define HWA_TOP_CLKCTLSTATUS_BPONHT_MASK \
	(0x1 << HWA_TOP_CLKCTLSTATUS_BPONHT_SHIFT)
#define HWA_TOP_CLKCTLSTATUS_HWACLOCKAVAILABLE_SHIFT      24
#define HWA_TOP_CLKCTLSTATUS_HWACLOCKAVAILABLE_MASK \
	(0x1 << HWA_TOP_CLKCTLSTATUS_HWACLOCKAVAILABLE_SHIFT)

/* Bits in hwa_top_workaround */
#define HWA_TOP_WORKAROUND_WORKAROUNDHI_SHIFT      0
#define HWA_TOP_WORKAROUND_WORKAROUNDHI_MASK \
	(0xffff << HWA_TOP_WORKAROUND_WORKAROUNDHI_SHIFT)
#define HWA_TOP_WORKAROUND_WORKAROUNDLO_SHIFT      16
#define HWA_TOP_WORKAROUND_WORKAROUNDLO_MASK \
	(0xffff << HWA_TOP_WORKAROUND_WORKAROUNDLO_SHIFT)

/* Bits in hwa_top_powercontrol */
#define HWA_TOP_POWERCONTROL_ENABLE_MEM_CLK_GATING_SHIFT      5
#define HWA_TOP_POWERCONTROL_ENABLE_MEM_CLK_GATING_MASK \
	(0x1 << HWA_TOP_POWERCONTROL_ENABLE_MEM_CLK_GATING_SHIFT)
#define HWA_TOP_POWERCONTROL_POWERCTL_SHIFT      8
#define HWA_TOP_POWERCONTROL_POWERCTL_MASK \
	(0xf << HWA_TOP_POWERCONTROL_POWERCTL_SHIFT)
#define HWA_TOP_POWERCONTROL_POWERSTATUS_SHIFT      16
#define HWA_TOP_POWERCONTROL_POWERSTATUS_MASK \
	(0xf << HWA_TOP_POWERCONTROL_POWERSTATUS_SHIFT)
#define HWA_TOP_POWERCONTROL_POWERDOMAIN_SHIFT      28
#define HWA_TOP_POWERCONTROL_POWERDOMAIN_MASK \
	(0xf << HWA_TOP_POWERCONTROL_POWERDOMAIN_SHIFT)

/* Bits in hwa_top_hwahwcap1 */
#define HWA_TOP_HWAHWCAP1_RXPFIFOSZ_SHIFT      0
#define HWA_TOP_HWAHWCAP1_RXPFIFOSZ_MASK \
	(0x1f << HWA_TOP_HWAHWCAP1_RXPFIFOSZ_SHIFT)
#define HWA_TOP_HWAHWCAP1_RXNUMBUF_SHIFT      5
#define HWA_TOP_HWAHWCAP1_RXNUMBUF_MASK \
	(0xf << HWA_TOP_HWAHWCAP1_RXNUMBUF_SHIFT)
#define HWA_TOP_HWAHWCAP1_MAXSEGCNT3A3B_SHIFT      9
#define HWA_TOP_HWAHWCAP1_MAXSEGCNT3A3B_MASK \
	(0xf << HWA_TOP_HWAHWCAP1_MAXSEGCNT3A3B_SHIFT)
#define HWA_TOP_HWAHWCAP1_MAXRINGINFO3B_SHIFT      13
#define HWA_TOP_HWAHWCAP1_MAXRINGINFO3B_MASK \
	(0x7 << HWA_TOP_HWAHWCAP1_MAXRINGINFO3B_SHIFT)
#define HWA_TOP_HWAHWCAP1_MAXHOSTRINGS2B4B_SHIFT      16
#define HWA_TOP_HWAHWCAP1_MAXHOSTRINGS2B4B_MASK \
	(0xf << HWA_TOP_HWAHWCAP1_MAXHOSTRINGS2B4B_SHIFT)
#if HWA_REVISION_EQ_128
#define HWA_TOP_HWAHWCAP1_NUMBUF3A_SHIFT      20
#define HWA_TOP_HWAHWCAP1_NUMBUF3A_MASK \
	(0xf << HWA_TOP_HWAHWCAP1_NUMBUF3A_SHIFT)
#define HWA_TOP_HWAHWCAP1_NUMTXPOSTLOCALBUF3A_SHIFT      24
#define HWA_TOP_HWAHWCAP1_NUMTXPOSTLOCALBUF3A_MASK \
	(0xff << HWA_TOP_HWAHWCAP1_NUMTXPOSTLOCALBUF3A_SHIFT)
#else  /* HWA_REVISION_GE_129 */
#define HWA_TOP_HWAHWCAP1_NUMBUF3A_SHIFT      24
#define HWA_TOP_HWAHWCAP1_NUMBUF3A_MASK \
	(0xff << HWA_TOP_HWAHWCAP1_NUMBUF3A_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_top_hwahwcap2 */
#define HWA_TOP_HWAHWCAP2_HWABLKSPRESENT_SHIFT      0
#define HWA_TOP_HWAHWCAP2_HWABLKSPRESENT_MASK \
	(0x3ff << HWA_TOP_HWAHWCAP2_HWABLKSPRESENT_SHIFT)
#define HWA_TOP_HWAHWCAP2_NUMMACTXFIFOQ_SHIFT      10
#define HWA_TOP_HWAHWCAP2_NUMMACTXFIFOQ_MASK \
	(0x7f << HWA_TOP_HWAHWCAP2_NUMMACTXFIFOQ_SHIFT)
#define HWA_TOP_HWAHWCAP2_TOP2REGS_RINFO_CAP_SHIFT      17
#define HWA_TOP_HWAHWCAP2_TOP2REGS_RINFO_CAP_MASK \
	(0x1 << HWA_TOP_HWAHWCAP2_TOP2REGS_RINFO_CAP_SHIFT)
#define HWA_TOP_HWAHWCAP2_TOP2REGS_PKTINFO_CAP_SHIFT      18
#define HWA_TOP_HWAHWCAP2_TOP2REGS_PKTINFO_CAP_MASK \
	(0x1 << HWA_TOP_HWAHWCAP2_TOP2REGS_PKTINFO_CAP_SHIFT)
#define HWA_TOP_HWAHWCAP2_TOP2REGS_CACHEINFO_CAP_SHIFT      19
#define HWA_TOP_HWAHWCAP2_TOP2REGS_CACHEINFO_CAP_MASK \
	(0x1 << HWA_TOP_HWAHWCAP2_TOP2REGS_CACHEINFO_CAP_SHIFT)
#define HWA_TOP_HWAHWCAP2_TOP2REGS_OVFLOWQ_PRESENT_SHIFT      20
#define HWA_TOP_HWAHWCAP2_TOP2REGS_OVFLOWQ_PRESENT_MASK \
	(0x1 << HWA_TOP_HWAHWCAP2_TOP2REGS_OVFLOWQ_PRESENT_SHIFT)
#if HWA_REVISION_EQ_128
#define HWA_TOP_HWAHWCAP2_NUMBUF3A_HN_SHIFT      24
#define HWA_TOP_HWAHWCAP2_NUMBUF3A_HN_MASK \
	(0xf << HWA_TOP_HWAHWCAP2_NUMBUF3A_HN_SHIFT)
#endif /* HWA_REVISION_EQ_128 */

/*
 * -----------------------------------------------------------------------------
 * HWA_COMMON MACROS: hwa_common_reg_defs.h Sun Aug 27 17:51:25 2017
 * -----------------------------------------------------------------------------
 */
#define hwa_common_base                             0x200
#define hwa_common_last                             0x3ff

/* hwa_common registers */
#define hwa_common_rxpost_wridx_r0                  0x000
#define hwa_common_rxpost_wridx_r1                  0x004
#define hwa_common_intstatus                        0x080
#define hwa_common_intmask                          0x084
#define hwa_common_statscontrolreg                  0x088
#define hwa_common_statdonglreaddressreg            0x08c
#define hwa_common_statminbusytimereg               0x090
#define hwa_common_errorstatusreg                   0x094
#define hwa_common_directaxierrorstatus             0x098
#define hwa_common_statdonglreaddresshireg          0x09c
#define hwa_common_txintraddrlo                     0x0a0
#define hwa_common_txintraddrhi                     0x0a4
#define hwa_common_txintrval                        0x0a8
#define hwa_common_rxintraddrlo                     0x0ac
#define hwa_common_rxintraddrhi                     0x0b0
#define hwa_common_rxintrval                        0x0b4
#if HWA_REVISION_EQ_128
#define hwa_common_cplintraddrlo                    0x0b8
#define hwa_common_cplintraddrhi                    0x0bc
#define hwa_common_cplintrval                       0x0c0
#else  /* HWA_REVISION_GE_129 */
#define hwa_common_cplintr_tx_addrlo                0x0b8
#define hwa_common_cplintr_tx_addrhi                0x0bc
#define hwa_common_cplintr_tx_val                   0x0c0
#endif /* HWA_REVISION_GE_129 */
#define hwa_common_intr_control                     0x0c4
#define hwa_common_module_clk_enable                0x0d0
#define hwa_common_module_clkgating_enable          0x0d4
#define hwa_common_module_reset                     0x0d8
#define hwa_common_module_clkavail                  0x0dc
#define hwa_common_module_clkext                    0x0e0
#define hwa_common_module_enable                    0x0e4
#define hwa_common_module_idle                      0x0e8
#define hwa_common_gpiomuxcfg                       0x100
#define hwa_common_gpioout                          0x104
#define hwa_common_gpiooe                           0x108
#define hwa_common_mac_base_addr_core0              0x10c
#define hwa_common_mac_base_addr_core1              0x110
#define hwa_common_mac_frmtxstatus                  0x114
#define hwa_common_mac_dma_ptr                      0x118
#define hwa_common_mac_ind_xmtptr                   0x11c
#define hwa_common_mac_ind_qsel                     0x120
#define hwa_common_hwa2hwcap                        0x130
#define hwa_common_hwa2swpkt_high32_pa              0x134
#define hwa_common_hwa2pciepc_pkt_high32_pa         0x138
#if HWA_REVISION_GE_129
#define hwa_common_cplintr_rx0_addrlo               0x160
#define hwa_common_cplintr_rx0_addrhi               0x164
#define hwa_common_cplintr_rx0_val                  0x168
#define hwa_common_cplintr_rx1_addrlo               0x170
#define hwa_common_cplintr_rx1_addrhi               0x174
#define hwa_common_cplintr_rx1_val                  0x178
#define hwa_common_cplintr_rx2_addrlo               0x180
#define hwa_common_cplintr_rx2_addrhi               0x184
#define hwa_common_cplintr_rx2_val                  0x188
#define hwa_common_cplintr_rx3_addrlo               0x190
#define hwa_common_cplintr_rx3_addrhi               0x194
#define hwa_common_cplintr_rx3_val                  0x198
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_common_rxpost_wridx_r */
#define HWA_COMMON_RXPOST_WRIDX_R_WRINDEX_SHIFT      0
#define HWA_COMMON_RXPOST_WRIDX_R_WRINDEX_MASK \
	(0xffff << HWA_COMMON_RXPOST_WRIDX_R_WRINDEX_SHIFT)

/* Bits in hwa_common_rxpost_wridx_r0 */
#define HWA_COMMON_RXPOST_WRIDX_R0_WRINDEX_SHIFT      0
#define HWA_COMMON_RXPOST_WRIDX_R0_WRINDEX_MASK \
	(0xffff << HWA_COMMON_RXPOST_WRIDX_R0_WRINDEX_SHIFT)

/* Bits in hwa_common_rxpost_wridx_r1 */
#define HWA_COMMON_RXPOST_WRIDX_R1_WRINDEX_SHIFT      0
#define HWA_COMMON_RXPOST_WRIDX_R1_WRINDEX_MASK \
	(0xffff << HWA_COMMON_RXPOST_WRIDX_R1_WRINDEX_SHIFT)

/* Bits in hwa_common_intstatus */
#define HWA_COMMON_INTSTATUS_RXPSRC0_INT_SHIFT      0
#define HWA_COMMON_INTSTATUS_RXPSRC0_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_RXPSRC0_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_RXPDEST0_INT_SHIFT      1
#define HWA_COMMON_INTSTATUS_RXPDEST0_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_RXPDEST0_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_D11BDEST0_INT_SHIFT      2
#define HWA_COMMON_INTSTATUS_D11BDEST0_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_D11BDEST0_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_FREEIDXSRC0_INT_SHIFT      3
#define HWA_COMMON_INTSTATUS_FREEIDXSRC0_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_FREEIDXSRC0_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_RXPSRC1_INT_SHIFT      4
#define HWA_COMMON_INTSTATUS_RXPSRC1_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_RXPSRC1_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_RXPDEST1_INT_SHIFT      5
#define HWA_COMMON_INTSTATUS_RXPDEST1_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_RXPDEST1_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_D11BDEST1_INT_SHIFT      6
#define HWA_COMMON_INTSTATUS_D11BDEST1_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_D11BDEST1_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_FREEIDXSRC1_INT_SHIFT      7
#define HWA_COMMON_INTSTATUS_FREEIDXSRC1_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_FREEIDXSRC1_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_FWALERT0_INT_SHIFT      8
#define HWA_COMMON_INTSTATUS_FWALERT0_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_FWALERT0_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_FWALERT1_INT_SHIFT      9
#define HWA_COMMON_INTSTATUS_FWALERT1_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_FWALERT1_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_ERROR_INT_SHIFT      10
#define HWA_COMMON_INTSTATUS_ERROR_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_ERROR_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_TXDMA_PKTCHN_RD_INDEX_INTR_SHIFT      11
#define HWA_COMMON_INTSTATUS_TXDMA_PKTCHN_RD_INDEX_INTR_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_TXDMA_PKTCHN_RD_INDEX_INTR_SHIFT)
#define HWA_COMMON_INTSTATUS_TXSQUEUEFULL_INT_CORE0_SHIFT      16
#define HWA_COMMON_INTSTATUS_TXSQUEUEFULL_INT_CORE0_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_TXSQUEUEFULL_INT_CORE0_SHIFT)
#define HWA_COMMON_INTSTATUS_TXSWRINDUPD_INT_CORE0_SHIFT      17
#define HWA_COMMON_INTSTATUS_TXSWRINDUPD_INT_CORE0_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_TXSWRINDUPD_INT_CORE0_SHIFT)
#define HWA_COMMON_INTSTATUS_TXPKTCHN_INT_SHIFT      18
#define HWA_COMMON_INTSTATUS_TXPKTCHN_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_TXPKTCHN_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_NEW_RPH_AVAIL0_INT_SHIFT      19
#define HWA_COMMON_INTSTATUS_NEW_RPH_AVAIL0_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_NEW_RPH_AVAIL0_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_NEW_RPH_AVAIL1_INT_SHIFT      20
#define HWA_COMMON_INTSTATUS_NEW_RPH_AVAIL1_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_NEW_RPH_AVAIL1_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_RPHDONE0_INT_SHIFT      21
#define HWA_COMMON_INTSTATUS_RPHDONE0_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_RPHDONE0_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_RPHDONE1_INT_SHIFT      22
#define HWA_COMMON_INTSTATUS_RPHDONE1_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_RPHDONE1_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_CE2REG_INVALID_IND_UPDATE_SHIFT      23
#define HWA_COMMON_INTSTATUS_CE2REG_INVALID_IND_UPDATE_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_CE2REG_INVALID_IND_UPDATE_SHIFT)
#define HWA_COMMON_INTSTATUS_CE2FW_INTR_SHIFT      24
#define HWA_COMMON_INTSTATUS_CE2FW_INTR_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_CE2FW_INTR_SHIFT)
#define HWA_COMMON_INTSTATUS_TXPRDIDX_INT_SHIFT      25
#define HWA_COMMON_INTSTATUS_TXPRDIDX_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_TXPRDIDX_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_DMA_INT_SHIFT      26
#define HWA_COMMON_INTSTATUS_DMA_INT_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_DMA_INT_SHIFT)
#define HWA_COMMON_INTSTATUS_TXSQUEUEFULL_INT_CORE1_SHIFT      27
#define HWA_COMMON_INTSTATUS_TXSQUEUEFULL_INT_CORE1_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_TXSQUEUEFULL_INT_CORE1_SHIFT)
#define HWA_COMMON_INTSTATUS_TXSWRINDUPD_INT_CORE1_SHIFT      28
#define HWA_COMMON_INTSTATUS_TXSWRINDUPD_INT_CORE1_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_TXSWRINDUPD_INT_CORE1_SHIFT)
#define HWA_COMMON_INTSTATUS_CMDQ_RD_INTR_SHIFT      29
#define HWA_COMMON_INTSTATUS_CMDQ_RD_INTR_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_CMDQ_RD_INTR_SHIFT)
#if HWA_REVISION_GE_129
#define HWA_COMMON_INTSTATUS_TXP_PKTDEALLOC_RD_INTR_SHIFT      30
#define HWA_COMMON_INTSTATUS_TXP_PKTDEALLOC_RD_INTR_MASK \
	(0x1 << HWA_COMMON_INTSTATUS_TXP_PKTDEALLOC_RD_INTR_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_common_intmask */
#define HWA_COMMON_INTMASK_RXPSRC0_INTMASK_SHIFT      0
#define HWA_COMMON_INTMASK_RXPSRC0_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_RXPSRC0_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_RXPDEST0_INTMASK_SHIFT      1
#define HWA_COMMON_INTMASK_RXPDEST0_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_RXPDEST0_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_D11BDEST0_INTMASK_SHIFT      2
#define HWA_COMMON_INTMASK_D11BDEST0_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_D11BDEST0_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_FREEIDXSRC0_INTMASK_SHIFT      3
#define HWA_COMMON_INTMASK_FREEIDXSRC0_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_FREEIDXSRC0_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_RXPSRC1_INTMASK_SHIFT      4
#define HWA_COMMON_INTMASK_RXPSRC1_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_RXPSRC1_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_RXPDEST1_INTMASK_SHIFT      5
#define HWA_COMMON_INTMASK_RXPDEST1_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_RXPDEST1_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_D11BDEST1_INTMASK_SHIFT      6
#define HWA_COMMON_INTMASK_D11BDEST1_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_D11BDEST1_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_FREEIDXSRC1_INTMASK_SHIFT      7
#define HWA_COMMON_INTMASK_FREEIDXSRC1_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_FREEIDXSRC1_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_FWALERT0_INTMASK_SHIFT      8
#define HWA_COMMON_INTMASK_FWALERT0_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_FWALERT0_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_FWALERT1_INTMASK_SHIFT      9
#define HWA_COMMON_INTMASK_FWALERT1_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_FWALERT1_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_ERROR_INTMASK_SHIFT      10
#define HWA_COMMON_INTMASK_ERROR_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_ERROR_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_PKTCHN_RD_INTMASK_SHIFT      11
#define HWA_COMMON_INTMASK_PKTCHN_RD_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_PKTCHN_RD_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_TXSQUEUEFULL_INTMASK_CORE0_SHIFT      16
#define HWA_COMMON_INTMASK_TXSQUEUEFULL_INTMASK_CORE0_MASK \
	(0x1 << HWA_COMMON_INTMASK_TXSQUEUEFULL_INTMASK_CORE0_SHIFT)
#define HWA_COMMON_INTMASK_TXSWRINDUPD_INTMASK_CORE0_SHIFT      17
#define HWA_COMMON_INTMASK_TXSWRINDUPD_INTMASK_CORE0_MASK \
	(0x1 << HWA_COMMON_INTMASK_TXSWRINDUPD_INTMASK_CORE0_SHIFT)
#define HWA_COMMON_INTMASK_TXPKTCHN_INTMASK_SHIFT      18
#define HWA_COMMON_INTMASK_TXPKTCHN_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_TXPKTCHN_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_NEW_RPH_AVAIL0_INTMASK_SHIFT      19
#define HWA_COMMON_INTMASK_NEW_RPH_AVAIL0_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_NEW_RPH_AVAIL0_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_NEW_RPH_AVAIL1_INTMASK_SHIFT      20
#define HWA_COMMON_INTMASK_NEW_RPH_AVAIL1_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_NEW_RPH_AVAIL1_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_RPHDONE0_INTMASK_SHIFT      21
#define HWA_COMMON_INTMASK_RPHDONE0_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_RPHDONE0_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_RPHDONE1_INTMASK_SHIFT      22
#define HWA_COMMON_INTMASK_RPHDONE1_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_RPHDONE1_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_CE_INVALID_IND_UPDATE_INTMASK_SHIFT      23
#define HWA_COMMON_INTMASK_CE_INVALID_IND_UPDATE_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_CE_INVALID_IND_UPDATE_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_CE2FW_INTR_INTMASK_SHIFT      24
#define HWA_COMMON_INTMASK_CE2FW_INTR_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_CE2FW_INTR_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_TXPRDIDX_INTMASK_SHIFT      25
#define HWA_COMMON_INTMASK_TXPRDIDX_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_TXPRDIDX_INTMASK_SHIFT)
#define HWA_COMMON_INTMASK_DMA_INT_SHIFT      26
#define HWA_COMMON_INTMASK_DMA_INT_MASK \
	(0x1 << HWA_COMMON_INTMASK_DMA_INT_SHIFT)
#define HWA_COMMON_INTMASK_TXSQUEUEFULL_INTMASK_CORE1_SHIFT      27
#define HWA_COMMON_INTMASK_TXSQUEUEFULL_INTMASK_CORE1_MASK \
	(0x1 << HWA_COMMON_INTMASK_TXSQUEUEFULL_INTMASK_CORE1_SHIFT)
#define HWA_COMMON_INTMASK_TXSWRINDUPD_INTMASK_CORE1_SHIFT      28
#define HWA_COMMON_INTMASK_TXSWRINDUPD_INTMASK_CORE1_MASK \
	(0x1 << HWA_COMMON_INTMASK_TXSWRINDUPD_INTMASK_CORE1_SHIFT)
#define HWA_COMMON_INTMASK_CMDQRD_INTMASK_SHIFT      29
#define HWA_COMMON_INTMASK_CMDQRD_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_CMDQRD_INTMASK_SHIFT)
#if HWA_REVISION_GE_129
#define HWA_COMMON_INTMASK_TXP_PKTDEALLOC_RD_INTMASK_SHIFT      30
#define HWA_COMMON_INTMASK_TXP_PKTDEALLOC_RD_INTMASK_MASK \
	(0x1 << HWA_COMMON_INTMASK_TXP_PKTDEALLOC_RD_INTMASK_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_common_statscontrolreg */
#define HWA_COMMON_STATSCONTROLREG_STATSSETIDX_SHIFT      0
#define HWA_COMMON_STATSCONTROLREG_STATSSETIDX_MASK \
	(0x3ff << HWA_COMMON_STATSCONTROLREG_STATSSETIDX_SHIFT)
#define HWA_COMMON_STATSCONTROLREG_CLEARSTATSSET_SHIFT      10
#define HWA_COMMON_STATSCONTROLREG_CLEARSTATSSET_MASK \
	(0x1 << HWA_COMMON_STATSCONTROLREG_CLEARSTATSSET_SHIFT)
#define HWA_COMMON_STATSCONTROLREG_COPYSTATSSET_SHIFT      11
#define HWA_COMMON_STATSCONTROLREG_COPYSTATSSET_MASK \
	(0x1 << HWA_COMMON_STATSCONTROLREG_COPYSTATSSET_SHIFT)
#define HWA_COMMON_STATSCONTROLREG_NUMSETS_SHIFT      12
#define HWA_COMMON_STATSCONTROLREG_NUMSETS_MASK \
	(0x3ff << HWA_COMMON_STATSCONTROLREG_NUMSETS_SHIFT)
#define HWA_COMMON_STATSCONTROLREG_STARTBUSY_SHIFT      22
#define HWA_COMMON_STATSCONTROLREG_STARTBUSY_MASK \
	(0x1 << HWA_COMMON_STATSCONTROLREG_STARTBUSY_SHIFT)
#define HWA_COMMON_STATSCONTROLREG_UPDATESTATINDEX_SHIFT      23
#define HWA_COMMON_STATSCONTROLREG_UPDATESTATINDEX_MASK \
	(0x1 << HWA_COMMON_STATSCONTROLREG_UPDATESTATINDEX_SHIFT)
#define HWA_COMMON_STATSCONTROLREG_DMAPCIEDESCTEMPLATENOTPCIE_SHIFT      24
#define HWA_COMMON_STATSCONTROLREG_DMAPCIEDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_COMMON_STATSCONTROLREG_DMAPCIEDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_COMMON_STATSCONTROLREG_DMAPCIEDESCTEMPLATECOHERENT_SHIFT      25
#define HWA_COMMON_STATSCONTROLREG_DMAPCIEDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_COMMON_STATSCONTROLREG_DMAPCIEDESCTEMPLATECOHERENT_SHIFT)
#define HWA_COMMON_STATSCONTROLREG_DMAPCIEDESCTEMPLATEADDREXT_SHIFT      26
#define HWA_COMMON_STATSCONTROLREG_DMAPCIEDESCTEMPLATEADDREXT_MASK \
	(0x3 << HWA_COMMON_STATSCONTROLREG_DMAPCIEDESCTEMPLATEADDREXT_SHIFT)
#define HWA_COMMON_STATSCONTROLREG_DMAHWADESCTEMPLATENOTPCIE_SHIFT      28
#define HWA_COMMON_STATSCONTROLREG_DMAHWADESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_COMMON_STATSCONTROLREG_DMAHWADESCTEMPLATENOTPCIE_SHIFT)

/* Bits in hwa_common_statdonglreaddressreg */
#define HWA_COMMON_STATDONGLREADDRESSREG_STATSDONGLEADDR_SHIFT      0
#define HWA_COMMON_STATDONGLREADDRESSREG_STATSDONGLEADDR_MASK \
	(0xffffffff << HWA_COMMON_STATDONGLREADDRESSREG_STATSDONGLEADDR_SHIFT)

/* Bits in hwa_common_statminbusytimereg */
#define HWA_COMMON_STATMINBUSYTIMEREG_STATSMINBUSYTIME_SHIFT      0
#define HWA_COMMON_STATMINBUSYTIMEREG_STATSMINBUSYTIME_MASK \
	(0xffff << HWA_COMMON_STATMINBUSYTIMEREG_STATSMINBUSYTIME_SHIFT)

/* Bits in hwa_common_errorstatusreg */
#define HWA_COMMON_ERRORSTATUSREG_RX0_IN_ERROR_SHIFT      0
#define HWA_COMMON_ERRORSTATUSREG_RX0_IN_ERROR_MASK \
	(0x1 << HWA_COMMON_ERRORSTATUSREG_RX0_IN_ERROR_SHIFT)
#define HWA_COMMON_ERRORSTATUSREG_RX1_IN_ERROR_SHIFT      1
#define HWA_COMMON_ERRORSTATUSREG_RX1_IN_ERROR_MASK \
	(0x1 << HWA_COMMON_ERRORSTATUSREG_RX1_IN_ERROR_SHIFT)
#define HWA_COMMON_ERRORSTATUSREG_RXBM_IN_ERROR_SHIFT      2
#define HWA_COMMON_ERRORSTATUSREG_RXBM_IN_ERROR_MASK \
	(0x1 << HWA_COMMON_ERRORSTATUSREG_RXBM_IN_ERROR_SHIFT)
#define HWA_COMMON_ERRORSTATUSREG_TXS_IN_ERROR_SHIFT      3
#define HWA_COMMON_ERRORSTATUSREG_TXS_IN_ERROR_MASK \
	(0x1 << HWA_COMMON_ERRORSTATUSREG_TXS_IN_ERROR_SHIFT)
#define HWA_COMMON_ERRORSTATUSREG_CORE1TXS_IN_ERROR_SHIFT      4
#define HWA_COMMON_ERRORSTATUSREG_CORE1TXS_IN_ERROR_MASK \
	(0x1 << HWA_COMMON_ERRORSTATUSREG_CORE1TXS_IN_ERROR_SHIFT)

/* Bits in hwa_common_directaxierrorstatus */
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_TXS_ERRORRESP_SHIFT      0
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_TXS_ERRORRESP_MASK \
	(0x1 << HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_TXS_ERRORRESP_SHIFT)
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CORE1TXS_ERRORRESP_SHIFT      1
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CORE1TXS_ERRORRESP_MASK \
	(0x1 << HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CORE1TXS_ERRORRESP_SHIFT)
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CORE0RX_ERRORRESP_SHIFT      2
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CORE0RX_ERRORRESP_MASK \
	(0x1 << HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CORE0RX_ERRORRESP_SHIFT)
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CORE1RX_ERRORRESP_SHIFT      3
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CORE1RX_ERRORRESP_MASK \
	(0x1 << HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CORE1RX_ERRORRESP_SHIFT)
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CMDQ_ERRORRESP_SHIFT      4
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CMDQ_ERRORRESP_MASK \
	(0x1 << HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CMDQ_ERRORRESP_SHIFT)
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_TXPLAVG_ERRORRESP_SHIFT      5
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_TXPLAVG_ERRORRESP_MASK \
	(0x1 << HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_TXPLAVG_ERRORRESP_SHIFT)
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_INTR_ERRORRESP_SHIFT      6
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_INTR_ERRORRESP_MASK \
	(0x1 << HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_INTR_ERRORRESP_SHIFT)
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CPL_ERRORRESP_SHIFT      7
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CPL_ERRORRESP_MASK \
	(0x1 << HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_CPL_ERRORRESP_SHIFT)
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_TXDMA_ERRORRESP_SHIFT      8
#define HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_TXDMA_ERRORRESP_MASK \
	(0x1 << HWA_COMMON_DIRECTAXIERRORSTATUS_DAXI_TXDMA_ERRORRESP_SHIFT)

/* Bits in hwa_common_statdonglreaddresshireg */
#define HWA_COMMON_STATDONGLREADDRESSHIREG_STATSDONGLEADDRHI_SHIFT      0
#define HWA_COMMON_STATDONGLREADDRESSHIREG_STATSDONGLEADDRHI_MASK \
	(0xffffffff << HWA_COMMON_STATDONGLREADDRESSHIREG_STATSDONGLEADDRHI_SHIFT)

/* Bits in hwa_common_txintraddrlo */
#define HWA_COMMON_TXINTRADDRLO_TXINTR_ADDRLO_SHIFT      0
#define HWA_COMMON_TXINTRADDRLO_TXINTR_ADDRLO_MASK \
	(0xffffffff << HWA_COMMON_TXINTRADDRLO_TXINTR_ADDRLO_SHIFT)

/* Bits in hwa_common_txintraddrhi */
#define HWA_COMMON_TXINTRADDRHI_TXINTR_ADDRHI_SHIFT      0
#define HWA_COMMON_TXINTRADDRHI_TXINTR_ADDRHI_MASK \
	(0xffffffff << HWA_COMMON_TXINTRADDRHI_TXINTR_ADDRHI_SHIFT)

/* Bits in hwa_common_txintrval */
#define HWA_COMMON_TXINTRVAL_TXINTR_VALUE_SHIFT      0
#define HWA_COMMON_TXINTRVAL_TXINTR_VALUE_MASK \
	(0xffffffff << HWA_COMMON_TXINTRVAL_TXINTR_VALUE_SHIFT)

/* Bits in hwa_common_rxintraddrlo */
#define HWA_COMMON_RXINTRADDRLO_RXINTR_ADDRLO_SHIFT      0
#define HWA_COMMON_RXINTRADDRLO_RXINTR_ADDRLO_MASK \
	(0xffffffff << HWA_COMMON_RXINTRADDRLO_RXINTR_ADDRLO_SHIFT)

/* Bits in hwa_common_rxintraddrhi */
#define HWA_COMMON_RXINTRADDRHI_RXINTR_ADDRHI_SHIFT      0
#define HWA_COMMON_RXINTRADDRHI_RXINTR_ADDRHI_MASK \
	(0xffffffff << HWA_COMMON_RXINTRADDRHI_RXINTR_ADDRHI_SHIFT)

/* Bits in hwa_common_rxintrval */
#define HWA_COMMON_RXINTRVAL_RXINTR_VALUE_SHIFT      0
#define HWA_COMMON_RXINTRVAL_RXINTR_VALUE_MASK \
	(0xffffffff << HWA_COMMON_RXINTRVAL_RXINTR_VALUE_SHIFT)

#if HWA_REVISION_EQ_128
/* Bits in hwa_common_cplintraddrlo */
#define HWA_COMMON_CPLINTRADDRLO_CPLINTR_ADDRLO_SHIFT      0
#define HWA_COMMON_CPLINTRADDRLO_CPLINTR_ADDRLO_MASK \
	(0xffffffff << HWA_COMMON_CPLINTRADDRLO_CPLINTR_ADDRLO_SHIFT)

/* Bits in hwa_common_cplintraddrhi */
#define HWA_COMMON_CPLINTRADDRHI_CPLINTR_ADDRHI_SHIFT      0
#define HWA_COMMON_CPLINTRADDRHI_CPLINTR_ADDRHI_MASK \
	(0xffffffff << HWA_COMMON_CPLINTRADDRHI_CPLINTR_ADDRHI_SHIFT)

/* Bits in hwa_common_cplintrval */
#define HWA_COMMON_CPLINTRVAL_CPLINTR_VALUE_SHIFT      0
#define HWA_COMMON_CPLINTRVAL_CPLINTR_VALUE_MASK \
	(0xffffffff << HWA_COMMON_CPLINTRVAL_CPLINTR_VALUE_SHIFT)
#else /* HWA_REVISION_GE_129 */
/* Bits in hwa_common_cplintr_tx_addrlo */
#define HWA_COMMON_CPLINTR_TX_ADDRLO_CPLINTR_ADDRLO_SHIFT      0
#define HWA_COMMON_CPLINTR_TX_ADDRLO_CPLINTR_ADDRLO_MASK \
	(0xffffffff << HWA_COMMON_CPLINTR_TX_ADDRLO_CPLINTR_ADDRLO_SHIFT)

/* Bits in hwa_common_cplintr_tx_addrhi */
#define HWA_COMMON_CPLINTR_TX_ADDRHI_CPLINTR_ADDRHI_SHIFT      0
#define HWA_COMMON_CPLINTR_TX_ADDRHI_CPLINTR_ADDRHI_MASK \
	(0xffffffff << HWA_COMMON_CPLINTR_TX_ADDRHI_CPLINTR_ADDRHI_SHIFT)

/* Bits in hwa_common_cplintr_tx_val */
#define HWA_COMMON_CPLINTR_TX_VAL_CPLINTR_VALUE_SHIFT      0
#define HWA_COMMON_CPLINTR_TX_VAL_CPLINTR_VALUE_MASK \
	(0xffffffff << HWA_COMMON_CPLINTR_TX_VAL_CPLINTR_VALUE_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_common_intr_control */
#if HWA_REVISION_EQ_128
#define HWA_COMMON_INTR_CONTROL_USEVAL_SHIFT      0
#define HWA_COMMON_INTR_CONTROL_USEVAL_MASK \
	(0x1 << HWA_COMMON_INTR_CONTROL_USEVAL_SHIFT)
#endif /* HWA_REVISION_EQ_128 */
#define HWA_COMMON_INTR_CONTROL_TXHOSTINTR_EN_SHIFT      1
#define HWA_COMMON_INTR_CONTROL_TXHOSTINTR_EN_MASK \
	(0x1 << HWA_COMMON_INTR_CONTROL_TXHOSTINTR_EN_SHIFT)
#define HWA_COMMON_INTR_CONTROL_RXHOSTINTR_EN_SHIFT      2
#define HWA_COMMON_INTR_CONTROL_RXHOSTINTR_EN_MASK \
	(0x1 << HWA_COMMON_INTR_CONTROL_RXHOSTINTR_EN_SHIFT)
#define HWA_COMMON_INTR_CONTROL_CPLHOSTINTR_EN_SHIFT      3
#define HWA_COMMON_INTR_CONTROL_CPLHOSTINTR_EN_MASK \
	(0x1 << HWA_COMMON_INTR_CONTROL_CPLHOSTINTR_EN_SHIFT)
#define HWA_COMMON_INTR_CONTROL_TEMPLATE_COHERENT_SHIFT      4
#define HWA_COMMON_INTR_CONTROL_TEMPLATE_COHERENT_MASK \
	(0x1 << HWA_COMMON_INTR_CONTROL_TEMPLATE_COHERENT_SHIFT)
#define HWA_COMMON_INTR_CONTROL_HOST_2BYTE_INDEX_SHIFT      5
#define HWA_COMMON_INTR_CONTROL_HOST_2BYTE_INDEX_MASK \
	(0x1 << HWA_COMMON_INTR_CONTROL_HOST_2BYTE_INDEX_SHIFT)
#if HWA_REVISION_GE_129
#define HWA_COMMON_INTR_CONTROL_USEVAL_TX_SHIFT      8
#define HWA_COMMON_INTR_CONTROL_USEVAL_TX_MASK \
	(0x1 << HWA_COMMON_INTR_CONTROL_USEVAL_TX_SHIFT)
#define HWA_COMMON_INTR_CONTROL_USEVAL_RX_SHIFT      9
#define HWA_COMMON_INTR_CONTROL_USEVAL_RX_MASK \
	(0x1 << HWA_COMMON_INTR_CONTROL_USEVAL_RX_SHIFT)
#define HWA_COMMON_INTR_CONTROL_USEVAL_CPLTX_SHIFT      10
#define HWA_COMMON_INTR_CONTROL_USEVAL_CPLTX_MASK \
	(0x1 << HWA_COMMON_INTR_CONTROL_USEVAL_CPLTX_SHIFT)
#define HWA_COMMON_INTR_CONTROL_USEVAL_CPLRX_SHIFT      11
#define HWA_COMMON_INTR_CONTROL_USEVAL_CPLRX_MASK \
	(0xf << HWA_COMMON_INTR_CONTROL_USEVAL_CPLRX_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_common_module_clk_enable */
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKRXCORE0_CLKENABLE_SHIFT      0
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKRXCORE0_CLKENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLK_ENABLE_BLOCKRXCORE0_CLKENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKRXCORE1_CLKENABLE_SHIFT      1
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKRXCORE1_CLKENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLK_ENABLE_BLOCKRXCORE1_CLKENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKRXBM_CLKENABLE_SHIFT      2
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKRXBM_CLKENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLK_ENABLE_BLOCKRXBM_CLKENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKCPL_CLKENABLE_SHIFT      3
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKCPL_CLKENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLK_ENABLE_BLOCKCPL_CLKENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKTXSTS_CLKENABLE_SHIFT      4
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKTXSTS_CLKENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLK_ENABLE_BLOCKTXSTS_CLKENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCK3A_CLKENABLE_SHIFT      5
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCK3A_CLKENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLK_ENABLE_BLOCK3A_CLKENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCK3B_CLKENABLE_SHIFT      6
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCK3B_CLKENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLK_ENABLE_BLOCK3B_CLKENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKTXSTS1_CLKENABLE_SHIFT      7
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKTXSTS1_CLKENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLK_ENABLE_BLOCKTXSTS1_CLKENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKSTATISTICS_CLKENABLE_SHIFT      8
#define HWA_COMMON_MODULE_CLK_ENABLE_BLOCKSTATISTICS_CLKENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLK_ENABLE_BLOCKSTATISTICS_CLKENABLE_SHIFT)

/* Bits in hwa_common_module_clkgating_enable */
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKRXCORE0_CLKGATINGENABLE_SHIFT      0
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKRXCORE0_CLKGATINGENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKRXCORE0_CLKGATINGENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKRXCORE1_CLKGATINGENABLE_SHIFT      1
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKRXCORE1_CLKGATINGENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKRXCORE1_CLKGATINGENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKRXBM_CLKGATINGENABLE_SHIFT      2
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKRXBM_CLKGATINGENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKRXBM_CLKGATINGENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKCPL_CLKGATINGENABLE_SHIFT      3
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKCPL_CLKGATINGENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKCPL_CLKGATINGENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKTXSTS_CLKGATINGENABLE_SHIFT      4
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKTXSTS_CLKGATINGENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKTXSTS_CLKGATINGENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCK3A_CLKGATINGENABLE_SHIFT      5
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCK3A_CLKGATINGENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCK3A_CLKGATINGENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCK3B_CLKGATINGENABLE_SHIFT      6
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCK3B_CLKGATINGENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCK3B_CLKGATINGENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKTXSTS1_CLKGATINGENABLE_SHIFT      7
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKTXSTS1_CLKGATINGENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKTXSTS1_CLKGATINGENABLE_SHIFT)
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKSTATISTICS_CLKGATINGENABLE_SHIFT      8
#define HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKSTATISTICS_CLKGATINGENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKGATING_ENABLE_BLOCKSTATISTICS_CLKGATINGENABLE_SHIFT)

/* Bits in hwa_common_module_reset */
#define HWA_COMMON_MODULE_RESET_BLOCKRXCORE0_RESET_SHIFT      0
#define HWA_COMMON_MODULE_RESET_BLOCKRXCORE0_RESET_MASK \
	(0x1 << HWA_COMMON_MODULE_RESET_BLOCKRXCORE0_RESET_SHIFT)
#define HWA_COMMON_MODULE_RESET_BLOCKRXCORE1_RESET_SHIFT      1
#define HWA_COMMON_MODULE_RESET_BLOCKRXCORE1_RESET_MASK \
	(0x1 << HWA_COMMON_MODULE_RESET_BLOCKRXCORE1_RESET_SHIFT)
#define HWA_COMMON_MODULE_RESET_BLOCKRXBM_RESET_SHIFT      2
#define HWA_COMMON_MODULE_RESET_BLOCKRXBM_RESET_MASK \
	(0x1 << HWA_COMMON_MODULE_RESET_BLOCKRXBM_RESET_SHIFT)
#define HWA_COMMON_MODULE_RESET_BLOCKCPL_RESET_SHIFT      3
#define HWA_COMMON_MODULE_RESET_BLOCKCPL_RESET_MASK \
	(0x1 << HWA_COMMON_MODULE_RESET_BLOCKCPL_RESET_SHIFT)
#define HWA_COMMON_MODULE_RESET_BLOCKTXSTS_RESET_SHIFT      4
#define HWA_COMMON_MODULE_RESET_BLOCKTXSTS_RESET_MASK \
	(0x1 << HWA_COMMON_MODULE_RESET_BLOCKTXSTS_RESET_SHIFT)
#define HWA_COMMON_MODULE_RESET_BLOCK3A_RESET_SHIFT      5
#define HWA_COMMON_MODULE_RESET_BLOCK3A_RESET_MASK \
	(0x1 << HWA_COMMON_MODULE_RESET_BLOCK3A_RESET_SHIFT)
#define HWA_COMMON_MODULE_RESET_BLOCK3B_RESET_SHIFT      6
#define HWA_COMMON_MODULE_RESET_BLOCK3B_RESET_MASK \
	(0x1 << HWA_COMMON_MODULE_RESET_BLOCK3B_RESET_SHIFT)
#define HWA_COMMON_MODULE_RESET_BLOCKTXSTS1_RESET_SHIFT      7
#define HWA_COMMON_MODULE_RESET_BLOCKTXSTS1_RESET_MASK \
	(0x1 << HWA_COMMON_MODULE_RESET_BLOCKTXSTS1_RESET_SHIFT)
#define HWA_COMMON_MODULE_RESET_BLOCKSTATISTICS_RESET_SHIFT      8
#define HWA_COMMON_MODULE_RESET_BLOCKSTATISTICS_RESET_MASK \
	(0x1 << HWA_COMMON_MODULE_RESET_BLOCKSTATISTICS_RESET_SHIFT)

/* Bits in hwa_common_module_clkavail */
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKRXCORE0_CLKAVAIL_SHIFT      0
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKRXCORE0_CLKAVAIL_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKAVAIL_BLOCKRXCORE0_CLKAVAIL_SHIFT)
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKRXCORE1_CLKAVAIL_SHIFT      1
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKRXCORE1_CLKAVAIL_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKAVAIL_BLOCKRXCORE1_CLKAVAIL_SHIFT)
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKRXBM_CLKAVAIL_SHIFT      2
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKRXBM_CLKAVAIL_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKAVAIL_BLOCKRXBM_CLKAVAIL_SHIFT)
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKCPL_CLKAVAIL_SHIFT      3
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKCPL_CLKAVAIL_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKAVAIL_BLOCKCPL_CLKAVAIL_SHIFT)
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKTXSTS_CLKAVAIL_SHIFT      4
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKTXSTS_CLKAVAIL_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKAVAIL_BLOCKTXSTS_CLKAVAIL_SHIFT)
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCK3A_CLKAVAIL_SHIFT      5
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCK3A_CLKAVAIL_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKAVAIL_BLOCK3A_CLKAVAIL_SHIFT)
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCK3B_CLKAVAIL_SHIFT      6
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCK3B_CLKAVAIL_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKAVAIL_BLOCK3B_CLKAVAIL_SHIFT)
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKTXSTS1_CLKAVAIL_SHIFT      7
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKTXSTS1_CLKAVAIL_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKAVAIL_BLOCKTXSTS1_CLKAVAIL_SHIFT)
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKSTATISTICS_CLKAVAIL_SHIFT      8
#define HWA_COMMON_MODULE_CLKAVAIL_BLOCKSTATISTICS_CLKAVAIL_MASK \
	(0x1 << HWA_COMMON_MODULE_CLKAVAIL_BLOCKSTATISTICS_CLKAVAIL_SHIFT)

/* Bits in hwa_common_module_clkext */
#define HWA_COMMON_MODULE_CLKEXT_CLK_EXT_VAL_SHIFT      0
#define HWA_COMMON_MODULE_CLKEXT_CLK_EXT_VAL_MASK \
	(0xff << HWA_COMMON_MODULE_CLKEXT_CLK_EXT_VAL_SHIFT)

/* Bits in hwa_common_module_enable */
#define HWA_COMMON_MODULE_ENABLE_BLOCKRXCORE0_ENABLE_SHIFT      0
#define HWA_COMMON_MODULE_ENABLE_BLOCKRXCORE0_ENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_ENABLE_BLOCKRXCORE0_ENABLE_SHIFT)
#define HWA_COMMON_MODULE_ENABLE_BLOCKRXCORE1_ENABLE_SHIFT      1
#define HWA_COMMON_MODULE_ENABLE_BLOCKRXCORE1_ENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_ENABLE_BLOCKRXCORE1_ENABLE_SHIFT)
#define HWA_COMMON_MODULE_ENABLE_BLOCKRXBM_ENABLE_SHIFT      2
#define HWA_COMMON_MODULE_ENABLE_BLOCKRXBM_ENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_ENABLE_BLOCKRXBM_ENABLE_SHIFT)
#define HWA_COMMON_MODULE_ENABLE_BLOCKCPL_ENABLE_SHIFT      3
#define HWA_COMMON_MODULE_ENABLE_BLOCKCPL_ENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_ENABLE_BLOCKCPL_ENABLE_SHIFT)
#define HWA_COMMON_MODULE_ENABLE_BLOCKTXSTS_ENABLE_SHIFT      4
#define HWA_COMMON_MODULE_ENABLE_BLOCKTXSTS_ENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_ENABLE_BLOCKTXSTS_ENABLE_SHIFT)
#define HWA_COMMON_MODULE_ENABLE_BLOCK3A_ENABLE_SHIFT      5
#define HWA_COMMON_MODULE_ENABLE_BLOCK3A_ENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_ENABLE_BLOCK3A_ENABLE_SHIFT)
#define HWA_COMMON_MODULE_ENABLE_BLOCK3B_ENABLE_SHIFT      6
#define HWA_COMMON_MODULE_ENABLE_BLOCK3B_ENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_ENABLE_BLOCK3B_ENABLE_SHIFT)
#define HWA_COMMON_MODULE_ENABLE_BLOCKTXSTS1_ENABLE_SHIFT      7
#define HWA_COMMON_MODULE_ENABLE_BLOCKTXSTS1_ENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_ENABLE_BLOCKTXSTS1_ENABLE_SHIFT)
#define HWA_COMMON_MODULE_ENABLE_BLOCKSTATISTICS_ENABLE_SHIFT      8
#define HWA_COMMON_MODULE_ENABLE_BLOCKSTATISTICS_ENABLE_MASK \
	(0x1 << HWA_COMMON_MODULE_ENABLE_BLOCKSTATISTICS_ENABLE_SHIFT)

/* Bits in hwa_common_module_idle */
#define HWA_COMMON_MODULE_IDLE_BLOCKRXCORE0_IDLE_SHIFT      0
#define HWA_COMMON_MODULE_IDLE_BLOCKRXCORE0_IDLE_MASK \
	(0x1 << HWA_COMMON_MODULE_IDLE_BLOCKRXCORE0_IDLE_SHIFT)
#define HWA_COMMON_MODULE_IDLE_BLOCKRXCORE1_IDLE_SHIFT      1
#define HWA_COMMON_MODULE_IDLE_BLOCKRXCORE1_IDLE_MASK \
	(0x1 << HWA_COMMON_MODULE_IDLE_BLOCKRXCORE1_IDLE_SHIFT)
#define HWA_COMMON_MODULE_IDLE_BLOCKRXBM_IDLE_SHIFT      2
#define HWA_COMMON_MODULE_IDLE_BLOCKRXBM_IDLE_MASK \
	(0x1 << HWA_COMMON_MODULE_IDLE_BLOCKRXBM_IDLE_SHIFT)
#define HWA_COMMON_MODULE_IDLE_BLOCKCPL_IDLE_SHIFT      3
#define HWA_COMMON_MODULE_IDLE_BLOCKCPL_IDLE_MASK \
	(0x1 << HWA_COMMON_MODULE_IDLE_BLOCKCPL_IDLE_SHIFT)
#define HWA_COMMON_MODULE_IDLE_BLOCKTXSTS_IDLE_SHIFT      4
#define HWA_COMMON_MODULE_IDLE_BLOCKTXSTS_IDLE_MASK \
	(0x1 << HWA_COMMON_MODULE_IDLE_BLOCKTXSTS_IDLE_SHIFT)
#define HWA_COMMON_MODULE_IDLE_BLOCK3A_IDLE_SHIFT      5
#define HWA_COMMON_MODULE_IDLE_BLOCK3A_IDLE_MASK \
	(0x1 << HWA_COMMON_MODULE_IDLE_BLOCK3A_IDLE_SHIFT)
#define HWA_COMMON_MODULE_IDLE_BLOCK3B_IDLE_SHIFT      6
#define HWA_COMMON_MODULE_IDLE_BLOCK3B_IDLE_MASK \
	(0x1 << HWA_COMMON_MODULE_IDLE_BLOCK3B_IDLE_SHIFT)
#define HWA_COMMON_MODULE_IDLE_BLOCKTXSTS1_IDLE_SHIFT      7
#define HWA_COMMON_MODULE_IDLE_BLOCKTXSTS1_IDLE_MASK \
	(0x1 << HWA_COMMON_MODULE_IDLE_BLOCKTXSTS1_IDLE_SHIFT)

/* Bits in hwa_common_gpiomuxcfg */
#define HWA_COMMON_GPIOMUXCFG_GPIOSEL_SHIFT      0
#define HWA_COMMON_GPIOMUXCFG_GPIOSEL_MASK \
	(0x7f << HWA_COMMON_GPIOMUXCFG_GPIOSEL_SHIFT)
#define HWA_COMMON_GPIOMUXCFG_GPIOLANESEL_SHIFT      16
#define HWA_COMMON_GPIOMUXCFG_GPIOLANESEL_MASK \
	(0x1 << HWA_COMMON_GPIOMUXCFG_GPIOLANESEL_SHIFT)
#define HWA_COMMON_GPIOMUXCFG_GPIOSWAP_SHIFT      17
#define HWA_COMMON_GPIOMUXCFG_GPIOSWAP_MASK \
	(0x1 << HWA_COMMON_GPIOMUXCFG_GPIOSWAP_SHIFT)
#define HWA_COMMON_GPIOMUXCFG_GPIOSWIZZLE_SHIFT      18
#define HWA_COMMON_GPIOMUXCFG_GPIOSWIZZLE_MASK \
	(0x3 << HWA_COMMON_GPIOMUXCFG_GPIOSWIZZLE_SHIFT)

/* Bits in hwa_common_gpioout */
#define HWA_COMMON_GPIOOUT_GPIOOUT_SHIFT      0
#define HWA_COMMON_GPIOOUT_GPIOOUT_MASK \
	(0xffffffff << HWA_COMMON_GPIOOUT_GPIOOUT_SHIFT)

/* Bits in hwa_common_gpiooe */
#define HWA_COMMON_GPIOOE_GPIOOE_SHIFT      0
#define HWA_COMMON_GPIOOE_GPIOOE_MASK \
	(0xffff << HWA_COMMON_GPIOOE_GPIOOE_SHIFT)

/* Bits in hwa_common_mac_base_addr_core */
#define HWA_COMMON_MAC_BASE_ADDR_CORE_MAC_REG_BASE_ADDR_SHIFT      0
#define HWA_COMMON_MAC_BASE_ADDR_CORE_MAC_REG_BASE_ADDR_MASK \
	(0xffffffff << HWA_COMMON_MAC_BASE_ADDR_CORE_MAC_REG_BASE_ADDR_SHIFT)

/* Bits in hwa_common_mac_base_addr_core0 */
#define HWA_COMMON_MAC_BASE_ADDR_CORE0_MAC_REG_BASE_ADDR_SHIFT      0
#define HWA_COMMON_MAC_BASE_ADDR_CORE0_MAC_REG_BASE_ADDR_MASK \
	(0xffffffff << HWA_COMMON_MAC_BASE_ADDR_CORE0_MAC_REG_BASE_ADDR_SHIFT)

/* Bits in hwa_common_mac_base_addr_core1 */
#define HWA_COMMON_MAC_BASE_ADDR_CORE1_MAC_REG_BASE_ADDR_SHIFT      0
#define HWA_COMMON_MAC_BASE_ADDR_CORE1_MAC_REG_BASE_ADDR_MASK \
	(0xffffffff << HWA_COMMON_MAC_BASE_ADDR_CORE1_MAC_REG_BASE_ADDR_SHIFT)

/* Bits in hwa_common_mac_frmtxstatus */
#define HWA_COMMON_MAC_FRMTXSTATUS_MAC_FRMTXSTATUS_CORE0_SHIFT      0
#define HWA_COMMON_MAC_FRMTXSTATUS_MAC_FRMTXSTATUS_CORE0_MASK \
	(0xffff << HWA_COMMON_MAC_FRMTXSTATUS_MAC_FRMTXSTATUS_CORE0_SHIFT)
#define HWA_COMMON_MAC_FRMTXSTATUS_MAC_FRMTXSTATUS_CORE1_SHIFT      16
#define HWA_COMMON_MAC_FRMTXSTATUS_MAC_FRMTXSTATUS_CORE1_MASK \
	(0xffff << HWA_COMMON_MAC_FRMTXSTATUS_MAC_FRMTXSTATUS_CORE1_SHIFT)

/* Bits in hwa_common_mac_dma_ptr */
#define HWA_COMMON_MAC_DMA_PTR_MAC_DMA_PTR_CORE0_SHIFT      0
#define HWA_COMMON_MAC_DMA_PTR_MAC_DMA_PTR_CORE0_MASK \
	(0xffff << HWA_COMMON_MAC_DMA_PTR_MAC_DMA_PTR_CORE0_SHIFT)
#define HWA_COMMON_MAC_DMA_PTR_MAC_DMA_PTR_CORE1_SHIFT      16
#define HWA_COMMON_MAC_DMA_PTR_MAC_DMA_PTR_CORE1_MASK \
	(0xffff << HWA_COMMON_MAC_DMA_PTR_MAC_DMA_PTR_CORE1_SHIFT)

/* Bits in hwa_common_mac_ind_xmtptr */
#define HWA_COMMON_MAC_IND_XMTPTR_MAC_XMT_PTR_CORE0_SHIFT      0
#define HWA_COMMON_MAC_IND_XMTPTR_MAC_XMT_PTR_CORE0_MASK \
	(0xffff << HWA_COMMON_MAC_IND_XMTPTR_MAC_XMT_PTR_CORE0_SHIFT)
#define HWA_COMMON_MAC_IND_XMTPTR_MAC_XMT_PTR_CORE1_SHIFT      16
#define HWA_COMMON_MAC_IND_XMTPTR_MAC_XMT_PTR_CORE1_MASK \
	(0xffff << HWA_COMMON_MAC_IND_XMTPTR_MAC_XMT_PTR_CORE1_SHIFT)

/* Bits in hwa_common_mac_ind_qsel */
#define HWA_COMMON_MAC_IND_QSEL_MAC_INDQSEL_CORE0_SHIFT      0
#define HWA_COMMON_MAC_IND_QSEL_MAC_INDQSEL_CORE0_MASK \
	(0xffff << HWA_COMMON_MAC_IND_QSEL_MAC_INDQSEL_CORE0_SHIFT)
#define HWA_COMMON_MAC_IND_QSEL_MAC_INDQSEL_CORE1_SHIFT      16
#define HWA_COMMON_MAC_IND_QSEL_MAC_INDQSEL_CORE1_MASK \
	(0xffff << HWA_COMMON_MAC_IND_QSEL_MAC_INDQSEL_CORE1_SHIFT)

/* Bits in hwa_common_hwa2hwcap */
#define HWA_COMMON_HWA2HWCAP_DATA_BUF_CAP_SHIFT      0
#define HWA_COMMON_HWA2HWCAP_DATA_BUF_CAP_MASK \
	(0x1 << HWA_COMMON_HWA2HWCAP_DATA_BUF_CAP_SHIFT)
#define HWA_COMMON_HWA2HWCAP_PCIE_IPC_PKT_ADDR32_CAP_SHIFT      1
#define HWA_COMMON_HWA2HWCAP_PCIE_IPC_PKT_ADDR32_CAP_MASK \
	(0x1 << HWA_COMMON_HWA2HWCAP_PCIE_IPC_PKT_ADDR32_CAP_SHIFT)
#define HWA_COMMON_HWA2HWCAP_SWPKT_ADDR32_CAP_SHIFT      2
#define HWA_COMMON_HWA2HWCAP_SWPKT_ADDR32_CAP_MASK \
	(0x1 << HWA_COMMON_HWA2HWCAP_SWPKT_ADDR32_CAP_SHIFT)

/* Bits in hwa_common_hwa2swpkt_high32_pa */
#define HWA_COMMON_HWA2SWPKT_HIGH32_PA_SWPKT_HIGH32_PA_SHIFT      0
#define HWA_COMMON_HWA2SWPKT_HIGH32_PA_SWPKT_HIGH32_PA_MASK \
	(0xffffffff << HWA_COMMON_HWA2SWPKT_HIGH32_PA_SWPKT_HIGH32_PA_SHIFT)

/* Bits in hwa_common_hwa2pciepc_pkt_high32_pa */
#define HWA_COMMON_HWA2PCIEPC_PKT_HIGH32_PA_PCIEPC_PKT_HIGH32_PA_SHIFT      0
#define HWA_COMMON_HWA2PCIEPC_PKT_HIGH32_PA_PCIEPC_PKT_HIGH32_PA_MASK \
	(0xffffffff << HWA_COMMON_HWA2PCIEPC_PKT_HIGH32_PA_PCIEPC_PKT_HIGH32_PA_SHIFT)

#if HWA_REVISION_GE_129
/* Bits in hwa_common_cplintr_rx#_addrlo, # = 0..3 */
#define HWA_COMMON_CPLINTR_RX_ADDRLO_CPLINTR_RX_ADDRLO_SHIFT      0
#define HWA_COMMON_CPLINTR_RX_ADDRLO_CPLINTR_RX_ADDRLO_MASK \
	(0xffffffff << HWA_COMMON_CPLINTR_RX_ADDRLO_CPLINTR_RX_ADDRLO_SHIFT)

/* Bits in hwa_common_cplintr_rx#_addrhi, # = 0..3 */
#define HWA_COMMON_CPLINTR_RX_ADDRHI_CPLINTR_RX_ADDRHI_SHIFT      0
#define HWA_COMMON_CPLINTR_RX_ADDRHI_CPLINTR_RX_ADDRHI_MASK \
	(0xffffffff << HWA_COMMON_CPLINTR_RX_ADDRHI_CPLINTR_RX_ADDRHI_SHIFT)

/* Bits in hwa_common_cplintr_rx#_val, # = 0..3 */
#define HWA_COMMON_CPLINTR_RX_VAL_CPLINTR_RX_VALUE_SHIFT      0
#define HWA_COMMON_CPLINTR_RX_VAL_CPLINTR_RX_VALUE_MASK \
	(0xffffffff << HWA_COMMON_CPLINTR_RX_VAL_CPLINTR_RX_VALUE_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/*
 * -----------------------------------------------------------------------------
 * HWA_BM MACROS: hwa_bm_reg_defs.h Wed Aug 23 17:58:12 2017
 * -----------------------------------------------------------------------------
 */
#define hwa_tx_bm_base                              0x400
#define hwa_tx_bm_last                              0x43f

#define hwa_rx_bm_base                              0x800
#define hwa_rx_bm_last                              0x83f

/* hwa_bm registers */
#define hwa_bm_alloc_index                          0x000
#define hwa_bm_alloc_addrlo                         0x004
#define hwa_bm_alloc_addrhi                         0x008
#define hwa_bm_dealloc_index                        0x00c
#define hwa_bm_dealloc_status                       0x010
#define hwa_bm_buffer_config                        0x014
#define hwa_bm_pool_start_addrlo                    0x018
#define hwa_bm_pool_start_addrhi                    0x01c
#define hwa_bm_bm_ctrl                              0x020

/* Bits in hwa_bm_alloc_index */
#define HWA_BM_ALLOC_INDEX_ALLOCINDEX_SHIFT      0
#define HWA_BM_ALLOC_INDEX_ALLOCINDEX_MASK \
	(0xffff << HWA_BM_ALLOC_INDEX_ALLOCINDEX_SHIFT)
#define HWA_BM_ALLOC_INDEX_ALLOCSTATUS_SHIFT      30
#define HWA_BM_ALLOC_INDEX_ALLOCSTATUS_MASK \
	(0x3 << HWA_BM_ALLOC_INDEX_ALLOCSTATUS_SHIFT)

/* Bits in hwa_bm_alloc_addrlo */
#define HWA_BM_ALLOC_ADDRLO_ALLOCADDRLO_SHIFT      0
#define HWA_BM_ALLOC_ADDRLO_ALLOCADDRLO_MASK \
	(0xffffffff << HWA_BM_ALLOC_ADDRLO_ALLOCADDRLO_SHIFT)

/* Bits in hwa_bm_alloc_addrhi */
#define HWA_BM_ALLOC_ADDRHI_ALLOCADDRHI_SHIFT      0
#define HWA_BM_ALLOC_ADDRHI_ALLOCADDRHI_MASK \
	(0xffffffff << HWA_BM_ALLOC_ADDRHI_ALLOCADDRHI_SHIFT)

/* Bits in hwa_bm_dealloc_index */
#define HWA_BM_DEALLOC_INDEX_DEALLOCINDEX_SHIFT      0
#define HWA_BM_DEALLOC_INDEX_DEALLOCINDEX_MASK \
	(0xffff << HWA_BM_DEALLOC_INDEX_DEALLOCINDEX_SHIFT)

/* Bits in hwa_bm_dealloc_status */
#define HWA_BM_DEALLOC_STATUS_DEALLOCSTATUS_SHIFT      0
#define HWA_BM_DEALLOC_STATUS_DEALLOCSTATUS_MASK \
	(0x3 << HWA_BM_DEALLOC_STATUS_DEALLOCSTATUS_SHIFT)

/* Bits in hwa_bm_buffer_config */
#define HWA_BM_BUFFER_CONFIG_NUMBUFS_SHIFT      0
#define HWA_BM_BUFFER_CONFIG_NUMBUFS_MASK \
	(0xffff << HWA_BM_BUFFER_CONFIG_NUMBUFS_SHIFT)
#define HWA_BM_BUFFER_CONFIG_BUFSIZE_SHIFT      16
#define HWA_BM_BUFFER_CONFIG_BUFSIZE_MASK \
	(0xffff << HWA_BM_BUFFER_CONFIG_BUFSIZE_SHIFT)

/* Bits in hwa_bm_pool_start_addrlo */
#define HWA_BM_POOL_START_ADDRLO_ADDRLO_SHIFT      0
#define HWA_BM_POOL_START_ADDRLO_ADDRLO_MASK \
	(0xffffffff << HWA_BM_POOL_START_ADDRLO_ADDRLO_SHIFT)

/* Bits in hwa_bm_pool_start_addrhi */
#define HWA_BM_POOL_START_ADDRHI_ADDRHI_SHIFT      0
#define HWA_BM_POOL_START_ADDRHI_ADDRHI_MASK \
	(0xffffffff << HWA_BM_POOL_START_ADDRHI_ADDRHI_SHIFT)

/* Bits in hwa_bm_bm_ctrl */
#define HWA_BM_BM_CTRL_ENABLE_SHIFT      0
#define HWA_BM_BM_CTRL_ENABLE_MASK \
	(0x1 << HWA_BM_BM_CTRL_ENABLE_SHIFT)
#define HWA_BM_BM_CTRL_AVAILCNT_SHIFT      16
#define HWA_BM_BM_CTRL_AVAILCNT_MASK \
	(0xffff << HWA_BM_BM_CTRL_AVAILCNT_SHIFT)

/*
 * -----------------------------------------------------------------------------
 * HWA_TX MACROS: hwa_tx_reg_defs.h Sun Aug 27 17:51:22 2017
 * -----------------------------------------------------------------------------
 */
#define hwa_tx_base                                 0x440
#define hwa_tx_last                                 0x5ff

/* hwa_tx registers */
#define hwa_tx_txpost_config                        0x000
#define hwa_tx_txpost_wi_ctrl                       0x004
#define hwa_tx_fw_cmdq_lazy_intr                    0x008
#define hwa_tx_txpost_ethr_type                     0x00c
#define hwa_tx_fw_cmdq_base_addr                    0x010
#define hwa_tx_fw_cmdq_wr_idx                       0x014
#define hwa_tx_fw_cmdq_rd_idx                       0x018
#define hwa_tx_fw_cmdq_ctrl                         0x01c
#define hwa_tx_pkt_ch1_head_ptr                     0x020
#define hwa_tx_pkt_ch1_tail_ptr                     0x024
#define hwa_tx_pkt_ch1_octet_count                  0x028
#define hwa_tx_pkt_ch1_ctrl                         0x02c
#define hwa_tx_pkt_ch1_timestamp                    0x030
#define hwa_tx_pkt_ch2_head_ptr                     0x034
#define hwa_tx_pkt_ch2_tail_ptr                     0x038
#define hwa_tx_pkt_ch2_octet_count                  0x03c
#define hwa_tx_pkt_ch2_ctrl                         0x040
#define hwa_tx_pkt_ch2_timestamp                    0x044
#define hwa_tx_pkt_ch3_head_ptr                     0x048
#define hwa_tx_pkt_ch3_tail_ptr                     0x04c
#define hwa_tx_pkt_ch3_octet_count                  0x050
#define hwa_tx_pkt_ch3_ctrl                         0x054
#define hwa_tx_pkt_ch3_timestamp                    0x058
#define hwa_tx_pkt_ch4_head_ptr                     0x05c
#define hwa_tx_pkt_ch4_tail_ptr                     0x060
#define hwa_tx_pkt_ch4_octet_count                  0x064
#define hwa_tx_pkt_ch4_ctrl                         0x068
#define hwa_tx_pkt_ch4_timestamp                    0x06c
#define hwa_tx_pkt_ch5_head_ptr                     0x070
#define hwa_tx_pkt_ch5_tail_ptr                     0x074
#define hwa_tx_pkt_ch5_octet_count                  0x078
#define hwa_tx_pkt_ch5_ctrl                         0x07c
#define hwa_tx_pkt_ch5_timestamp                    0x080
#define hwa_tx_pkt_ch6_head_ptr                     0x084
#define hwa_tx_pkt_ch6_tail_ptr                     0x088
#define hwa_tx_pkt_ch6_octet_count                  0x08c
#define hwa_tx_pkt_ch6_ctrl                         0x090
#define hwa_tx_pkt_ch6_timestamp                    0x094
#define hwa_tx_pkt_ch7_head_ptr                     0x098
#define hwa_tx_pkt_ch7_tail_ptr                     0x09c
#define hwa_tx_pkt_ch7_octet_count                  0x0a0
#define hwa_tx_pkt_ch7_ctrl                         0x0a4
#define hwa_tx_pkt_ch7_timestamp                    0x0a8
#define hwa_tx_pkt_ch8_head_ptr                     0x0ac
#define hwa_tx_pkt_ch8_tail_ptr                     0x0b0
#define hwa_tx_pkt_ch8_octet_count                  0x0b4
#define hwa_tx_pkt_ch8_ctrl                         0x0b8
#define hwa_tx_pkt_ch8_timestamp                    0x0bc
#define hwa_tx_pkt_chq_base_addr                    0x0c0
#define hwa_tx_pkt_chq_wr_idx                       0x0c4
#define hwa_tx_pkt_chq_rd_idx                       0x0c8
#define hwa_tx_pkt_chq_ctrl                         0x0cc
#define hwa_tx_txpost_frc_base_addr                 0x0d0
#if HWA_REVISION_GE_129
#define hwa_tx_pktdealloc_ring_addr                 0x0d4
#define hwa_tx_pktdealloc_ring_wrindex              0x0d8
#define hwa_tx_pktdealloc_ring_rdindex              0x0dc
#define hwa_tx_pktdealloc_ring_depth                0x0e0
#define hwa_tx_pktdealloc_ring_lazyintrconfig       0x0e4
#endif /* HWA_REVISION_GE_129 */
#define hwa_tx_pkt_ch_valid                         0x0e8
#define hwa_tx_pkt_ch_flowid_reg1                   0x0ec
#define hwa_tx_pkt_ch_flowid_reg2                   0x0f0
#define hwa_tx_pkt_ch_flowid_reg3                   0x0f4
#define hwa_tx_pkt_ch_flowid_reg4                   0x0f8
#define hwa_tx_dma_desc_template                    0x0fc
#define hwa_tx_h2d_wr_ind_array_base_addr           0x100
#define hwa_tx_h2d_rd_ind_array_base_addr           0x104
#define hwa_tx_h2d_rd_ind_array_host_base_addr_lo   0x108
#define hwa_tx_h2d_rd_ind_array_host_base_addr_hi   0x10c
#define hwa_tx_txplavg_weights_reg                  0x110
#define hwa_tx_txp_host_rdidx_update_reg            0x114
#define hwa_tx_txpost_status_reg                    0x118
#define hwa_tx_txpost_status_reg2                   0x11c
#if HWA_REVISION_EQ_128
#define hwa_tx_txpost_cfg1                          0x120
#else  /* HWA_REVISION_GE_129 */
#define hwa_tx_pktdeallocmgr_tfrstatus              0x120
#define hwa_tx_pktdealloc_localfifo_cfg_status      0x124
#define hwa_tx_txpost_cfg1                          0x128
#define hwa_tx_txpost_aggr_config                   0x130
#define hwa_tx_txpost_aggr_wi_ctrl                  0x134
#define hwa_tx_txpost_debug_reg                     0x140
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_tx_txpost_config */
#define HWA_TX_TXPOST_CONFIG_TXPOSTLOCALMEMDEPTH_SHIFT      0
#define HWA_TX_TXPOST_CONFIG_TXPOSTLOCALMEMDEPTH_MASK \
	(0xffff << HWA_TX_TXPOST_CONFIG_TXPOSTLOCALMEMDEPTH_SHIFT)
#if HWA_REVISION_EQ_128
#define HWA_TX_TXPOST_CONFIG_TXPOSTBLOCKENABLE_SHIFT      16
#define HWA_TX_TXPOST_CONFIG_TXPOSTBLOCKENABLE_MASK \
	(0x1 << HWA_TX_TXPOST_CONFIG_TXPOSTBLOCKENABLE_SHIFT)
#define HWA_TX_TXPOST_CONFIG_SEQNUMENABLE_SHIFT      17
#define HWA_TX_TXPOST_CONFIG_SEQNUMENABLE_MASK \
	(0x1 << HWA_TX_TXPOST_CONFIG_SEQNUMENABLE_SHIFT)
#define HWA_TX_TXPOST_CONFIG_NUMSTATISTICSREGSET_SHIFT      18
#define HWA_TX_TXPOST_CONFIG_NUMSTATISTICSREGSET_MASK \
	(0x1ff << HWA_TX_TXPOST_CONFIG_NUMSTATISTICSREGSET_SHIFT)
#else  /* HWA_REVISION_GE_129 */
#define HWA_TX_TXPOST_CONFIG_MIN_FETCH_THRESH_TXPPKTDEALLOC_SHIFT      16
#define HWA_TX_TXPOST_CONFIG_MIN_FETCH_THRESH_TXPPKTDEALLOC_MASK \
	(0x7 << HWA_TX_TXPOST_CONFIG_MIN_FETCH_THRESH_TXPPKTDEALLOC_SHIFT)
#define HWA_TX_TXPOST_CONFIG_SWTXPKTDEALLOCIFENABLE_SHIFT      19
#define HWA_TX_TXPOST_CONFIG_SWTXPKTDEALLOCIFENABLE_MASK \
	(0x1 << HWA_TX_TXPOST_CONFIG_SWTXPKTDEALLOCIFENABLE_SHIFT)
#endif /* HWA_REVISION_GE_129 */
#define HWA_TX_TXPOST_CONFIG_AUTOSTARTNEXTEMPYLOCDISABLE_SHIFT      27
#define HWA_TX_TXPOST_CONFIG_AUTOSTARTNEXTEMPYLOCDISABLE_MASK \
	(0x1 << HWA_TX_TXPOST_CONFIG_AUTOSTARTNEXTEMPYLOCDISABLE_SHIFT)
#define HWA_TX_TXPOST_CONFIG_FINDNEXTEMPTYLOC_SHIFT      28
#define HWA_TX_TXPOST_CONFIG_FINDNEXTEMPTYLOC_MASK \
	(0x1 << HWA_TX_TXPOST_CONFIG_FINDNEXTEMPTYLOC_SHIFT)
#define HWA_TX_TXPOST_CONFIG_TXPKTPKTNEXTDEALLOCHW_SHIFT      29
#define HWA_TX_TXPOST_CONFIG_TXPKTPKTNEXTDEALLOCHW_MASK \
	(0x1 << HWA_TX_TXPOST_CONFIG_TXPKTPKTNEXTDEALLOCHW_SHIFT)
#if HWA_REVISION_GE_129
#define HWA_TX_TXPOST_CONFIG_TXPOSTLOCALMEMMODE_SHIFT      30
#define HWA_TX_TXPOST_CONFIG_TXPOSTLOCALMEMMODE_MASK \
	(0x3 << HWA_TX_TXPOST_CONFIG_TXPOSTLOCALMEMMODE_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_tx_txpost_wi_ctrl */
#define HWA_TX_TXPOST_WI_CTRL_WORKITEMSIZE_SHIFT      0
#define HWA_TX_TXPOST_WI_CTRL_WORKITEMSIZE_MASK \
	(0xffff << HWA_TX_TXPOST_WI_CTRL_WORKITEMSIZE_SHIFT)
#define HWA_TX_TXPOST_WI_CTRL_WORKITEMOFFSET_SHIFT      16
#define HWA_TX_TXPOST_WI_CTRL_WORKITEMOFFSET_MASK \
	(0xff << HWA_TX_TXPOST_WI_CTRL_WORKITEMOFFSET_SHIFT)
#define HWA_TX_TXPOST_WI_CTRL_WORKITEMSIZECOPY_SHIFT      24
#define HWA_TX_TXPOST_WI_CTRL_WORKITEMSIZECOPY_MASK \
	(0xff << HWA_TX_TXPOST_WI_CTRL_WORKITEMSIZECOPY_SHIFT)

/* Bits in hwa_tx_fw_cmdq_lazy_intr */
#define HWA_TX_FW_CMDQ_LAZY_INTR_LAZYCOUNT_SHIFT      0
#define HWA_TX_FW_CMDQ_LAZY_INTR_LAZYCOUNT_MASK \
	(0x3f << HWA_TX_FW_CMDQ_LAZY_INTR_LAZYCOUNT_SHIFT)
#define HWA_TX_FW_CMDQ_LAZY_INTR_LAZYINTRTIMEOUT_SHIFT      6
#define HWA_TX_FW_CMDQ_LAZY_INTR_LAZYINTRTIMEOUT_MASK \
	(0x3fff << HWA_TX_FW_CMDQ_LAZY_INTR_LAZYINTRTIMEOUT_SHIFT)

/* Bits in hwa_tx_txpost_ethr_type */
#define HWA_TX_TXPOST_ETHR_TYPE_ETHERNETTYPE1_SHIFT      0
#define HWA_TX_TXPOST_ETHR_TYPE_ETHERNETTYPE1_MASK \
	(0xffff << HWA_TX_TXPOST_ETHR_TYPE_ETHERNETTYPE1_SHIFT)
#define HWA_TX_TXPOST_ETHR_TYPE_ETHERNETTYPE2_SHIFT      16
#define HWA_TX_TXPOST_ETHR_TYPE_ETHERNETTYPE2_MASK \
	(0xffff << HWA_TX_TXPOST_ETHR_TYPE_ETHERNETTYPE2_SHIFT)

/* Bits in hwa_tx_fw_cmdq_base_addr */
#define HWA_TX_FW_CMDQ_BASE_ADDR_FWCMDQUEUEADDR_SHIFT      0
#define HWA_TX_FW_CMDQ_BASE_ADDR_FWCMDQUEUEADDR_MASK \
	(0xffffffff << HWA_TX_FW_CMDQ_BASE_ADDR_FWCMDQUEUEADDR_SHIFT)

/* Bits in hwa_tx_fw_cmdq_wr_idx */
#define HWA_TX_FW_CMDQ_WR_IDX_FWCMDQUEUEWRIND_SHIFT      0
#define HWA_TX_FW_CMDQ_WR_IDX_FWCMDQUEUEWRIND_MASK \
	(0xffff << HWA_TX_FW_CMDQ_WR_IDX_FWCMDQUEUEWRIND_SHIFT)

/* Bits in hwa_tx_fw_cmdq_rd_idx */
#define HWA_TX_FW_CMDQ_RD_IDX_FWCMDQUEUERDIND_SHIFT      0
#define HWA_TX_FW_CMDQ_RD_IDX_FWCMDQUEUERDIND_MASK \
	(0xffff << HWA_TX_FW_CMDQ_RD_IDX_FWCMDQUEUERDIND_SHIFT)

/* Bits in hwa_tx_fw_cmdq_ctrl */
#define HWA_TX_FW_CMDQ_CTRL_FWCMDQUEUEDEPTH_SHIFT      0
#define HWA_TX_FW_CMDQ_CTRL_FWCMDQUEUEDEPTH_MASK \
	(0xffff << HWA_TX_FW_CMDQ_CTRL_FWCMDQUEUEDEPTH_SHIFT)

/* Bits in hwa_tx_pkt_ch_head_ptr */
#define HWA_TX_PKT_CH_HEAD_PTR_TXPKTCHHEADPTR_SHIFT      0
#define HWA_TX_PKT_CH_HEAD_PTR_TXPKTCHHEADPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH_HEAD_PTR_TXPKTCHHEADPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch_tail_ptr */
#define HWA_TX_PKT_CH_TAIL_PTR_TXPKTCHTAILPTR_SHIFT      0
#define HWA_TX_PKT_CH_TAIL_PTR_TXPKTCHTAILPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH_TAIL_PTR_TXPKTCHTAILPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch_octet_count */
#define HWA_TX_PKT_CH_OCTET_COUNT_TXPKTCHOCTETCOUNT_SHIFT      0
#define HWA_TX_PKT_CH_OCTET_COUNT_TXPKTCHOCTETCOUNT_MASK \
	(0xffffff << HWA_TX_PKT_CH_OCTET_COUNT_TXPKTCHOCTETCOUNT_SHIFT)
#define HWA_TX_PKT_CH_OCTET_COUNT_TXPKTCHTRANSID_SHIFT      24
#define HWA_TX_PKT_CH_OCTET_COUNT_TXPKTCHTRANSID_MASK \
	(0xff << HWA_TX_PKT_CH_OCTET_COUNT_TXPKTCHTRANSID_SHIFT)

/* Bits in hwa_tx_pkt_ch_ctrl */
#define HWA_TX_PKT_CH_CTRL_TXPKTCHPKTCOUNT_SHIFT      0
#define HWA_TX_PKT_CH_CTRL_TXPKTCHPKTCOUNT_MASK \
	(0xffff << HWA_TX_PKT_CH_CTRL_TXPKTCHPKTCOUNT_SHIFT)
#define HWA_TX_PKT_CH_CTRL_TIMESTAMPMS16_SHIFT      16
#define HWA_TX_PKT_CH_CTRL_TIMESTAMPMS16_MASK \
	(0xffff << HWA_TX_PKT_CH_CTRL_TIMESTAMPMS16_SHIFT)

/* Bits in hwa_tx_pkt_ch_timestamp */
#define HWA_TX_PKT_CH_TIMESTAMP_TIMESTAMPLS32_SHIFT      0
#define HWA_TX_PKT_CH_TIMESTAMP_TIMESTAMPLS32_MASK \
	(0xffffffff << HWA_TX_PKT_CH_TIMESTAMP_TIMESTAMPLS32_SHIFT)

/* Bits in hwa_tx_pkt_ch1_head_ptr */
#define HWA_TX_PKT_CH1_HEAD_PTR_TXPKTCH1HEADPTR_SHIFT      0
#define HWA_TX_PKT_CH1_HEAD_PTR_TXPKTCH1HEADPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH1_HEAD_PTR_TXPKTCH1HEADPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch1_tail_ptr */
#define HWA_TX_PKT_CH1_TAIL_PTR_TXPKTCH1TAILPTR_SHIFT      0
#define HWA_TX_PKT_CH1_TAIL_PTR_TXPKTCH1TAILPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH1_TAIL_PTR_TXPKTCH1TAILPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch1_octet_count */
#define HWA_TX_PKT_CH1_OCTET_COUNT_TXPKTCH1OCTETCOUNT_SHIFT      0
#define HWA_TX_PKT_CH1_OCTET_COUNT_TXPKTCH1OCTETCOUNT_MASK \
	(0xffffff << HWA_TX_PKT_CH1_OCTET_COUNT_TXPKTCH1OCTETCOUNT_SHIFT)
#define HWA_TX_PKT_CH1_OCTET_COUNT_TXPKTCH1TRANSID_SHIFT      24
#define HWA_TX_PKT_CH1_OCTET_COUNT_TXPKTCH1TRANSID_MASK \
	(0xff << HWA_TX_PKT_CH1_OCTET_COUNT_TXPKTCH1TRANSID_SHIFT)

/* Bits in hwa_tx_pkt_ch1_ctrl */
#define HWA_TX_PKT_CH1_CTRL_TXPKTCH1PKTCOUNT_SHIFT      0
#define HWA_TX_PKT_CH1_CTRL_TXPKTCH1PKTCOUNT_MASK \
	(0xffff << HWA_TX_PKT_CH1_CTRL_TXPKTCH1PKTCOUNT_SHIFT)
#define HWA_TX_PKT_CH1_CTRL_TIMESTAMPMS16_SHIFT      16
#define HWA_TX_PKT_CH1_CTRL_TIMESTAMPMS16_MASK \
	(0xffff << HWA_TX_PKT_CH1_CTRL_TIMESTAMPMS16_SHIFT)

/* Bits in hwa_tx_pkt_ch1_timestamp */
#define HWA_TX_PKT_CH1_TIMESTAMP_TIMESTAMPLS32_SHIFT      0
#define HWA_TX_PKT_CH1_TIMESTAMP_TIMESTAMPLS32_MASK \
	(0xffffffff << HWA_TX_PKT_CH1_TIMESTAMP_TIMESTAMPLS32_SHIFT)

/* Bits in hwa_tx_pkt_ch2_head_ptr */
#define HWA_TX_PKT_CH2_HEAD_PTR_TXPKTCH2HEADPTR_SHIFT      0
#define HWA_TX_PKT_CH2_HEAD_PTR_TXPKTCH2HEADPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH2_HEAD_PTR_TXPKTCH2HEADPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch2_tail_ptr */
#define HWA_TX_PKT_CH2_TAIL_PTR_TXPKTCH2TAILPTR_SHIFT      0
#define HWA_TX_PKT_CH2_TAIL_PTR_TXPKTCH2TAILPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH2_TAIL_PTR_TXPKTCH2TAILPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch2_octet_count */
#define HWA_TX_PKT_CH2_OCTET_COUNT_TXPKTCH2OCTETCOUNT_SHIFT      0
#define HWA_TX_PKT_CH2_OCTET_COUNT_TXPKTCH2OCTETCOUNT_MASK \
	(0xffffff << HWA_TX_PKT_CH2_OCTET_COUNT_TXPKTCH2OCTETCOUNT_SHIFT)
#define HWA_TX_PKT_CH2_OCTET_COUNT_TXPKTCH2TRANSID_SHIFT      24
#define HWA_TX_PKT_CH2_OCTET_COUNT_TXPKTCH2TRANSID_MASK \
	(0xff << HWA_TX_PKT_CH2_OCTET_COUNT_TXPKTCH2TRANSID_SHIFT)

/* Bits in hwa_tx_pkt_ch2_ctrl */
#define HWA_TX_PKT_CH2_CTRL_TXPKTCH2PKTCOUNT_SHIFT      0
#define HWA_TX_PKT_CH2_CTRL_TXPKTCH2PKTCOUNT_MASK \
	(0xffff << HWA_TX_PKT_CH2_CTRL_TXPKTCH2PKTCOUNT_SHIFT)
#define HWA_TX_PKT_CH2_CTRL_TIMESTAMPMS16_SHIFT      16
#define HWA_TX_PKT_CH2_CTRL_TIMESTAMPMS16_MASK \
	(0xffff << HWA_TX_PKT_CH2_CTRL_TIMESTAMPMS16_SHIFT)

/* Bits in hwa_tx_pkt_ch2_timestamp */
#define HWA_TX_PKT_CH2_TIMESTAMP_TIMESTAMPLS32_SHIFT      0
#define HWA_TX_PKT_CH2_TIMESTAMP_TIMESTAMPLS32_MASK \
	(0xffffffff << HWA_TX_PKT_CH2_TIMESTAMP_TIMESTAMPLS32_SHIFT)

/* Bits in hwa_tx_pkt_ch3_head_ptr */
#define HWA_TX_PKT_CH3_HEAD_PTR_TXPKTCH3HEADPTR_SHIFT      0
#define HWA_TX_PKT_CH3_HEAD_PTR_TXPKTCH3HEADPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH3_HEAD_PTR_TXPKTCH3HEADPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch3_tail_ptr */
#define HWA_TX_PKT_CH3_TAIL_PTR_TXPKTCH3TAILPTR_SHIFT      0
#define HWA_TX_PKT_CH3_TAIL_PTR_TXPKTCH3TAILPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH3_TAIL_PTR_TXPKTCH3TAILPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch3_octet_count */
#define HWA_TX_PKT_CH3_OCTET_COUNT_TXPKTCH3OCTETCOUNT_SHIFT      0
#define HWA_TX_PKT_CH3_OCTET_COUNT_TXPKTCH3OCTETCOUNT_MASK \
	(0xffffff << HWA_TX_PKT_CH3_OCTET_COUNT_TXPKTCH3OCTETCOUNT_SHIFT)
#define HWA_TX_PKT_CH3_OCTET_COUNT_TXPKTCH3TRANSID_SHIFT      24
#define HWA_TX_PKT_CH3_OCTET_COUNT_TXPKTCH3TRANSID_MASK \
	(0xff << HWA_TX_PKT_CH3_OCTET_COUNT_TXPKTCH3TRANSID_SHIFT)

/* Bits in hwa_tx_pkt_ch3_ctrl */
#define HWA_TX_PKT_CH3_CTRL_TXPKTCH3PKTCOUNT_SHIFT      0
#define HWA_TX_PKT_CH3_CTRL_TXPKTCH3PKTCOUNT_MASK \
	(0xffff << HWA_TX_PKT_CH3_CTRL_TXPKTCH3PKTCOUNT_SHIFT)
#define HWA_TX_PKT_CH3_CTRL_TIMESTAMPMS16_SHIFT      16
#define HWA_TX_PKT_CH3_CTRL_TIMESTAMPMS16_MASK \
	(0xffff << HWA_TX_PKT_CH3_CTRL_TIMESTAMPMS16_SHIFT)

/* Bits in hwa_tx_pkt_ch3_timestamp */
#define HWA_TX_PKT_CH3_TIMESTAMP_TIMESTAMPLS32_SHIFT      0
#define HWA_TX_PKT_CH3_TIMESTAMP_TIMESTAMPLS32_MASK \
	(0xffffffff << HWA_TX_PKT_CH3_TIMESTAMP_TIMESTAMPLS32_SHIFT)

/* Bits in hwa_tx_pkt_ch4_head_ptr */
#define HWA_TX_PKT_CH4_HEAD_PTR_TXPKTCH4HEADPTR_SHIFT      0
#define HWA_TX_PKT_CH4_HEAD_PTR_TXPKTCH4HEADPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH4_HEAD_PTR_TXPKTCH4HEADPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch4_tail_ptr */
#define HWA_TX_PKT_CH4_TAIL_PTR_TXPKTCH4TAILPTR_SHIFT      0
#define HWA_TX_PKT_CH4_TAIL_PTR_TXPKTCH4TAILPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH4_TAIL_PTR_TXPKTCH4TAILPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch4_octet_count */
#define HWA_TX_PKT_CH4_OCTET_COUNT_TXPKTCH4OCTETCOUNT_SHIFT      0
#define HWA_TX_PKT_CH4_OCTET_COUNT_TXPKTCH4OCTETCOUNT_MASK \
	(0xffffff << HWA_TX_PKT_CH4_OCTET_COUNT_TXPKTCH4OCTETCOUNT_SHIFT)
#define HWA_TX_PKT_CH4_OCTET_COUNT_TXPKTCH4TRANSID_SHIFT      24
#define HWA_TX_PKT_CH4_OCTET_COUNT_TXPKTCH4TRANSID_MASK \
	(0xff << HWA_TX_PKT_CH4_OCTET_COUNT_TXPKTCH4TRANSID_SHIFT)

/* Bits in hwa_tx_pkt_ch4_ctrl */
#define HWA_TX_PKT_CH4_CTRL_TXPKTCH4PKTCOUNT_SHIFT      0
#define HWA_TX_PKT_CH4_CTRL_TXPKTCH4PKTCOUNT_MASK \
	(0xffff << HWA_TX_PKT_CH4_CTRL_TXPKTCH4PKTCOUNT_SHIFT)
#define HWA_TX_PKT_CH4_CTRL_TIMESTAMPMS16_SHIFT      16
#define HWA_TX_PKT_CH4_CTRL_TIMESTAMPMS16_MASK \
	(0xffff << HWA_TX_PKT_CH4_CTRL_TIMESTAMPMS16_SHIFT)

/* Bits in hwa_tx_pkt_ch4_timestamp */
#define HWA_TX_PKT_CH4_TIMESTAMP_TIMESTAMPLS32_SHIFT      0
#define HWA_TX_PKT_CH4_TIMESTAMP_TIMESTAMPLS32_MASK \
	(0xffffffff << HWA_TX_PKT_CH4_TIMESTAMP_TIMESTAMPLS32_SHIFT)

/* Bits in hwa_tx_pkt_ch5_head_ptr */
#define HWA_TX_PKT_CH5_HEAD_PTR_TXPKTCH5HEADPTR_SHIFT      0
#define HWA_TX_PKT_CH5_HEAD_PTR_TXPKTCH5HEADPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH5_HEAD_PTR_TXPKTCH5HEADPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch5_tail_ptr */
#define HWA_TX_PKT_CH5_TAIL_PTR_TXPKTCH5TAILPTR_SHIFT      0
#define HWA_TX_PKT_CH5_TAIL_PTR_TXPKTCH5TAILPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH5_TAIL_PTR_TXPKTCH5TAILPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch5_octet_count */
#define HWA_TX_PKT_CH5_OCTET_COUNT_TXPKTCH5OCTETCOUNT_SHIFT      0
#define HWA_TX_PKT_CH5_OCTET_COUNT_TXPKTCH5OCTETCOUNT_MASK \
	(0xffffff << HWA_TX_PKT_CH5_OCTET_COUNT_TXPKTCH5OCTETCOUNT_SHIFT)
#define HWA_TX_PKT_CH5_OCTET_COUNT_TXPKTCH5TRANSID_SHIFT      24
#define HWA_TX_PKT_CH5_OCTET_COUNT_TXPKTCH5TRANSID_MASK \
	(0xff << HWA_TX_PKT_CH5_OCTET_COUNT_TXPKTCH5TRANSID_SHIFT)

/* Bits in hwa_tx_pkt_ch5_ctrl */
#define HWA_TX_PKT_CH5_CTRL_TXPKTCH5PKTCOUNT_SHIFT      0
#define HWA_TX_PKT_CH5_CTRL_TXPKTCH5PKTCOUNT_MASK \
	(0xffff << HWA_TX_PKT_CH5_CTRL_TXPKTCH5PKTCOUNT_SHIFT)
#define HWA_TX_PKT_CH5_CTRL_TIMESTAMPMS16_SHIFT      16
#define HWA_TX_PKT_CH5_CTRL_TIMESTAMPMS16_MASK \
	(0xffff << HWA_TX_PKT_CH5_CTRL_TIMESTAMPMS16_SHIFT)

/* Bits in hwa_tx_pkt_ch5_timestamp */
#define HWA_TX_PKT_CH5_TIMESTAMP_TIMESTAMPLS32_SHIFT      0
#define HWA_TX_PKT_CH5_TIMESTAMP_TIMESTAMPLS32_MASK \
	(0xffffffff << HWA_TX_PKT_CH5_TIMESTAMP_TIMESTAMPLS32_SHIFT)

/* Bits in hwa_tx_pkt_ch6_head_ptr */
#define HWA_TX_PKT_CH6_HEAD_PTR_TXPKTCH6HEADPTR_SHIFT      0
#define HWA_TX_PKT_CH6_HEAD_PTR_TXPKTCH6HEADPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH6_HEAD_PTR_TXPKTCH6HEADPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch6_tail_ptr */
#define HWA_TX_PKT_CH6_TAIL_PTR_TXPKTCH6TAILPTR_SHIFT      0
#define HWA_TX_PKT_CH6_TAIL_PTR_TXPKTCH6TAILPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH6_TAIL_PTR_TXPKTCH6TAILPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch6_octet_count */
#define HWA_TX_PKT_CH6_OCTET_COUNT_TXPKTCH6OCTETCOUNT_SHIFT      0
#define HWA_TX_PKT_CH6_OCTET_COUNT_TXPKTCH6OCTETCOUNT_MASK \
	(0xffffff << HWA_TX_PKT_CH6_OCTET_COUNT_TXPKTCH6OCTETCOUNT_SHIFT)
#define HWA_TX_PKT_CH6_OCTET_COUNT_TXPKTCH6TRANSID_SHIFT      24
#define HWA_TX_PKT_CH6_OCTET_COUNT_TXPKTCH6TRANSID_MASK \
	(0xff << HWA_TX_PKT_CH6_OCTET_COUNT_TXPKTCH6TRANSID_SHIFT)

/* Bits in hwa_tx_pkt_ch6_ctrl */
#define HWA_TX_PKT_CH6_CTRL_TXPKTCH6PKTCOUNT_SHIFT      0
#define HWA_TX_PKT_CH6_CTRL_TXPKTCH6PKTCOUNT_MASK \
	(0xffff << HWA_TX_PKT_CH6_CTRL_TXPKTCH6PKTCOUNT_SHIFT)
#define HWA_TX_PKT_CH6_CTRL_TIMESTAMPMS16_SHIFT      16
#define HWA_TX_PKT_CH6_CTRL_TIMESTAMPMS16_MASK \
	(0xffff << HWA_TX_PKT_CH6_CTRL_TIMESTAMPMS16_SHIFT)

/* Bits in hwa_tx_pkt_ch6_timestamp */
#define HWA_TX_PKT_CH6_TIMESTAMP_TIMESTAMPLS32_SHIFT      0
#define HWA_TX_PKT_CH6_TIMESTAMP_TIMESTAMPLS32_MASK \
	(0xffffffff << HWA_TX_PKT_CH6_TIMESTAMP_TIMESTAMPLS32_SHIFT)

/* Bits in hwa_tx_pkt_ch7_head_ptr */
#define HWA_TX_PKT_CH7_HEAD_PTR_TXPKTCH7HEADPTR_SHIFT      0
#define HWA_TX_PKT_CH7_HEAD_PTR_TXPKTCH7HEADPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH7_HEAD_PTR_TXPKTCH7HEADPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch7_tail_ptr */
#define HWA_TX_PKT_CH7_TAIL_PTR_TXPKTCH7TAILPTR_SHIFT      0
#define HWA_TX_PKT_CH7_TAIL_PTR_TXPKTCH7TAILPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH7_TAIL_PTR_TXPKTCH7TAILPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch7_octet_count */
#define HWA_TX_PKT_CH7_OCTET_COUNT_TXPKTCH7OCTETCOUNT_SHIFT      0
#define HWA_TX_PKT_CH7_OCTET_COUNT_TXPKTCH7OCTETCOUNT_MASK \
	(0xffffff << HWA_TX_PKT_CH7_OCTET_COUNT_TXPKTCH7OCTETCOUNT_SHIFT)
#define HWA_TX_PKT_CH7_OCTET_COUNT_TXPKTCH7TRANSID_SHIFT      24
#define HWA_TX_PKT_CH7_OCTET_COUNT_TXPKTCH7TRANSID_MASK \
	(0xff << HWA_TX_PKT_CH7_OCTET_COUNT_TXPKTCH7TRANSID_SHIFT)

/* Bits in hwa_tx_pkt_ch7_ctrl */
#define HWA_TX_PKT_CH7_CTRL_TXPKTCH7PKTCOUNT_SHIFT      0
#define HWA_TX_PKT_CH7_CTRL_TXPKTCH7PKTCOUNT_MASK \
	(0xffff << HWA_TX_PKT_CH7_CTRL_TXPKTCH7PKTCOUNT_SHIFT)
#define HWA_TX_PKT_CH7_CTRL_TIMESTAMPMS16_SHIFT      16
#define HWA_TX_PKT_CH7_CTRL_TIMESTAMPMS16_MASK \
	(0xffff << HWA_TX_PKT_CH7_CTRL_TIMESTAMPMS16_SHIFT)

/* Bits in hwa_tx_pkt_ch7_timestamp */
#define HWA_TX_PKT_CH7_TIMESTAMP_TIMESTAMPLS32_SHIFT      0
#define HWA_TX_PKT_CH7_TIMESTAMP_TIMESTAMPLS32_MASK \
	(0xffffffff << HWA_TX_PKT_CH7_TIMESTAMP_TIMESTAMPLS32_SHIFT)

/* Bits in hwa_tx_pkt_ch8_head_ptr */
#define HWA_TX_PKT_CH8_HEAD_PTR_TXPKTCH8HEADPTR_SHIFT      0
#define HWA_TX_PKT_CH8_HEAD_PTR_TXPKTCH8HEADPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH8_HEAD_PTR_TXPKTCH8HEADPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch8_tail_ptr */
#define HWA_TX_PKT_CH8_TAIL_PTR_TXPKTCH8TAILPTR_SHIFT      0
#define HWA_TX_PKT_CH8_TAIL_PTR_TXPKTCH8TAILPTR_MASK \
	(0xffffffff << HWA_TX_PKT_CH8_TAIL_PTR_TXPKTCH8TAILPTR_SHIFT)

/* Bits in hwa_tx_pkt_ch8_octet_count */
#define HWA_TX_PKT_CH8_OCTET_COUNT_TXPKTCH8OCTETCOUNT_SHIFT      0
#define HWA_TX_PKT_CH8_OCTET_COUNT_TXPKTCH8OCTETCOUNT_MASK \
	(0xffffff << HWA_TX_PKT_CH8_OCTET_COUNT_TXPKTCH8OCTETCOUNT_SHIFT)
#define HWA_TX_PKT_CH8_OCTET_COUNT_TXPKTCH8TRANSID_SHIFT      24
#define HWA_TX_PKT_CH8_OCTET_COUNT_TXPKTCH8TRANSID_MASK \
	(0xff << HWA_TX_PKT_CH8_OCTET_COUNT_TXPKTCH8TRANSID_SHIFT)

/* Bits in hwa_tx_pkt_ch8_ctrl */
#define HWA_TX_PKT_CH8_CTRL_TXPKTCH8PKTCOUNT_SHIFT      0
#define HWA_TX_PKT_CH8_CTRL_TXPKTCH8PKTCOUNT_MASK \
	(0xffff << HWA_TX_PKT_CH8_CTRL_TXPKTCH8PKTCOUNT_SHIFT)
#define HWA_TX_PKT_CH8_CTRL_TIMESTAMPMS16_SHIFT      16
#define HWA_TX_PKT_CH8_CTRL_TIMESTAMPMS16_MASK \
	(0xffff << HWA_TX_PKT_CH8_CTRL_TIMESTAMPMS16_SHIFT)

/* Bits in hwa_tx_pkt_ch8_timestamp */
#define HWA_TX_PKT_CH8_TIMESTAMP_TIMESTAMPLS32_SHIFT      0
#define HWA_TX_PKT_CH8_TIMESTAMP_TIMESTAMPLS32_MASK \
	(0xffffffff << HWA_TX_PKT_CH8_TIMESTAMP_TIMESTAMPLS32_SHIFT)

/* Bits in hwa_tx_pkt_chq_base_addr */
#define HWA_TX_PKT_CHQ_BASE_ADDR_PKTCHAINQUEUEBASEADDR_SHIFT      0
#define HWA_TX_PKT_CHQ_BASE_ADDR_PKTCHAINQUEUEBASEADDR_MASK \
	(0xffffffff << HWA_TX_PKT_CHQ_BASE_ADDR_PKTCHAINQUEUEBASEADDR_SHIFT)

/* Bits in hwa_tx_pkt_chq_wr_idx */
#define HWA_TX_PKT_CHQ_WR_IDX_PKTCHAINQUEUEWRIDX_SHIFT      0
#define HWA_TX_PKT_CHQ_WR_IDX_PKTCHAINQUEUEWRIDX_MASK \
	(0xffff << HWA_TX_PKT_CHQ_WR_IDX_PKTCHAINQUEUEWRIDX_SHIFT)

/* Bits in hwa_tx_pkt_chq_rd_idx */
#define HWA_TX_PKT_CHQ_RD_IDX_PKTCHAINQUEUERDIDX_SHIFT      0
#define HWA_TX_PKT_CHQ_RD_IDX_PKTCHAINQUEUERDIDX_MASK \
	(0xffff << HWA_TX_PKT_CHQ_RD_IDX_PKTCHAINQUEUERDIDX_SHIFT)

/* Bits in hwa_tx_pkt_chq_ctrl */
#define HWA_TX_PKT_CHQ_CTRL_PKTCHAINQUEUEDEPTH_SHIFT      0
#define HWA_TX_PKT_CHQ_CTRL_PKTCHAINQUEUEDEPTH_MASK \
	(0xfff << HWA_TX_PKT_CHQ_CTRL_PKTCHAINQUEUEDEPTH_SHIFT)
#define HWA_TX_PKT_CHQ_CTRL_PKTCHAINLAZYCOUNT_SHIFT      12
#define HWA_TX_PKT_CHQ_CTRL_PKTCHAINLAZYCOUNT_MASK \
	(0x3f << HWA_TX_PKT_CHQ_CTRL_PKTCHAINLAZYCOUNT_SHIFT)
#define HWA_TX_PKT_CHQ_CTRL_PKTCHAINLAZYINTRTIMEOUT_SHIFT      18
#define HWA_TX_PKT_CHQ_CTRL_PKTCHAINLAZYINTRTIMEOUT_MASK \
	(0x3fff << HWA_TX_PKT_CHQ_CTRL_PKTCHAINLAZYINTRTIMEOUT_SHIFT)

/* Bits in hwa_tx_txpost_frc_base_addr */
#define HWA_TX_TXPOST_FRC_BASE_ADDR_FLOWCONTEXTBASEADDR_SHIFT      0
#define HWA_TX_TXPOST_FRC_BASE_ADDR_FLOWCONTEXTBASEADDR_MASK \
	(0xffffffff << HWA_TX_TXPOST_FRC_BASE_ADDR_FLOWCONTEXTBASEADDR_SHIFT)

#if HWA_REVISION_GE_129
/* Bits in hwa_tx_pktdealloc_ring_addr */
#define HWA_TX_PKTDEALLOC_RING_ADDR_PKTDEALLOCRINGADDR_SHIFT      0
#define HWA_TX_PKTDEALLOC_RING_ADDR_PKTDEALLOCRINGADDR_MASK \
	(0xffffffff << HWA_TX_PKTDEALLOC_RING_ADDR_PKTDEALLOCRINGADDR_SHIFT)

/* Bits in hwa_tx_pktdealloc_ring_wrindex */
#define HWA_TX_PKTDEALLOC_RING_WRINDEX_PKTDEALLOCRINGWRINDEX_SHIFT      0
#define HWA_TX_PKTDEALLOC_RING_WRINDEX_PKTDEALLOCRINGWRINDEX_MASK \
	(0xffff << HWA_TX_PKTDEALLOC_RING_WRINDEX_PKTDEALLOCRINGWRINDEX_SHIFT)

/* Bits in hwa_tx_pktdealloc_ring_rdindex */
#define HWA_TX_PKTDEALLOC_RING_RDINDEX_PKTDEALLOCRINGRDINDEX_SHIFT      0
#define HWA_TX_PKTDEALLOC_RING_RDINDEX_PKTDEALLOCRINGRDINDEX_MASK \
	(0xffff << HWA_TX_PKTDEALLOC_RING_RDINDEX_PKTDEALLOCRINGRDINDEX_SHIFT)

/* Bits in hwa_tx_pktdealloc_ring_depth */
#define HWA_TX_PKTDEALLOC_RING_DEPTH_PKTDEALLOCRINGRDDEPTH_SHIFT      0
#define HWA_TX_PKTDEALLOC_RING_DEPTH_PKTDEALLOCRINGRDDEPTH_MASK \
	(0xffff << HWA_TX_PKTDEALLOC_RING_DEPTH_PKTDEALLOCRINGRDDEPTH_SHIFT)

/* Bits in hwa_tx_pktdealloc_ring_lazyintrconfig */
#define HWA_TX_PKTDEALLOC_RING_LAZYINTRCONFIG_PKTDEALLOCRINGINTRAGGRCOUNT_SHIFT      0
#define HWA_TX_PKTDEALLOC_RING_LAZYINTRCONFIG_PKTDEALLOCRINGINTRAGGRCOUNT_MASK \
	(0xff << HWA_TX_PKTDEALLOC_RING_LAZYINTRCONFIG_PKTDEALLOCRINGINTRAGGRCOUNT_SHIFT)
#define HWA_TX_PKTDEALLOC_RING_LAZYINTRCONFIG_PKTDEALLOCRINGINTRAGGRTIMER_SHIFT      16
#define HWA_TX_PKTDEALLOC_RING_LAZYINTRCONFIG_PKTDEALLOCRINGINTRAGGRTIMER_MASK \
	(0xffff << HWA_TX_PKTDEALLOC_RING_LAZYINTRCONFIG_PKTDEALLOCRINGINTRAGGRTIMER_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_tx_pkt_ch_valid */
#define HWA_TX_PKT_CH_VALID_CHAIN1VALID_SHIFT      0
#define HWA_TX_PKT_CH_VALID_CHAIN1VALID_MASK \
	(0x1 << HWA_TX_PKT_CH_VALID_CHAIN1VALID_SHIFT)
#define HWA_TX_PKT_CH_VALID_CHAIN2VALID_SHIFT      1
#define HWA_TX_PKT_CH_VALID_CHAIN2VALID_MASK \
	(0x1 << HWA_TX_PKT_CH_VALID_CHAIN2VALID_SHIFT)
#define HWA_TX_PKT_CH_VALID_CHAIN3VALID_SHIFT      2
#define HWA_TX_PKT_CH_VALID_CHAIN3VALID_MASK \
	(0x1 << HWA_TX_PKT_CH_VALID_CHAIN3VALID_SHIFT)
#define HWA_TX_PKT_CH_VALID_CHAIN4VALID_SHIFT      3
#define HWA_TX_PKT_CH_VALID_CHAIN4VALID_MASK \
	(0x1 << HWA_TX_PKT_CH_VALID_CHAIN4VALID_SHIFT)
#define HWA_TX_PKT_CH_VALID_CHAIN5VALID_SHIFT      4
#define HWA_TX_PKT_CH_VALID_CHAIN5VALID_MASK \
	(0x1 << HWA_TX_PKT_CH_VALID_CHAIN5VALID_SHIFT)
#define HWA_TX_PKT_CH_VALID_CHAIN6VALID_SHIFT      5
#define HWA_TX_PKT_CH_VALID_CHAIN6VALID_MASK \
	(0x1 << HWA_TX_PKT_CH_VALID_CHAIN6VALID_SHIFT)
#define HWA_TX_PKT_CH_VALID_CHAIN7VALID_SHIFT      6
#define HWA_TX_PKT_CH_VALID_CHAIN7VALID_MASK \
	(0x1 << HWA_TX_PKT_CH_VALID_CHAIN7VALID_SHIFT)
#define HWA_TX_PKT_CH_VALID_CHAIN8VALID_SHIFT      7
#define HWA_TX_PKT_CH_VALID_CHAIN8VALID_MASK \
	(0x1 << HWA_TX_PKT_CH_VALID_CHAIN8VALID_SHIFT)

/* Bits in hwa_tx_pkt_ch_flowid_reg */
#define HWA_TX_PKT_CH_FLOWID_REG_CH1FLOWID_SHIFT      0
#define HWA_TX_PKT_CH_FLOWID_REG_CH1FLOWID_MASK \
	(0xfff << HWA_TX_PKT_CH_FLOWID_REG_CH1FLOWID_SHIFT)
#define HWA_TX_PKT_CH_FLOWID_REG_CH2FLOWID_SHIFT      12
#define HWA_TX_PKT_CH_FLOWID_REG_CH2FLOWID_MASK \
	(0xfff << HWA_TX_PKT_CH_FLOWID_REG1_CH2FLOWID_SHIFT)

/* Bits in hwa_tx_pkt_ch_flowid_reg1 */
#define HWA_TX_PKT_CH_FLOWID_REG1_CH1FLOWID_SHIFT      0
#define HWA_TX_PKT_CH_FLOWID_REG1_CH1FLOWID_MASK \
	(0xfff << HWA_TX_PKT_CH_FLOWID_REG1_CH1FLOWID_SHIFT)
#define HWA_TX_PKT_CH_FLOWID_REG1_CH2FLOWID_SHIFT      12
#define HWA_TX_PKT_CH_FLOWID_REG1_CH2FLOWID_MASK \
	(0xfff << HWA_TX_PKT_CH_FLOWID_REG1_CH2FLOWID_SHIFT)

/* Bits in hwa_tx_pkt_ch_flowid_reg2 */
#define HWA_TX_PKT_CH_FLOWID_REG2_CH3FLOWID_SHIFT      0
#define HWA_TX_PKT_CH_FLOWID_REG2_CH3FLOWID_MASK \
	(0xfff << HWA_TX_PKT_CH_FLOWID_REG2_CH3FLOWID_SHIFT)
#define HWA_TX_PKT_CH_FLOWID_REG2_CH4FLOWID_SHIFT      12
#define HWA_TX_PKT_CH_FLOWID_REG2_CH4FLOWID_MASK \
	(0xfff << HWA_TX_PKT_CH_FLOWID_REG2_CH4FLOWID_SHIFT)

/* Bits in hwa_tx_pkt_ch_flowid_reg3 */
#define HWA_TX_PKT_CH_FLOWID_REG3_CH5FLOWID_SHIFT      0
#define HWA_TX_PKT_CH_FLOWID_REG3_CH5FLOWID_MASK \
	(0xfff << HWA_TX_PKT_CH_FLOWID_REG3_CH5FLOWID_SHIFT)
#define HWA_TX_PKT_CH_FLOWID_REG3_CH6FLOWID_SHIFT      12
#define HWA_TX_PKT_CH_FLOWID_REG3_CH6FLOWID_MASK \
	(0xfff << HWA_TX_PKT_CH_FLOWID_REG3_CH6FLOWID_SHIFT)

/* Bits in hwa_tx_pkt_ch_flowid_reg4 */
#define HWA_TX_PKT_CH_FLOWID_REG4_CH7FLOWID_SHIFT      0
#define HWA_TX_PKT_CH_FLOWID_REG4_CH7FLOWID_MASK \
	(0xfff << HWA_TX_PKT_CH_FLOWID_REG4_CH7FLOWID_SHIFT)
#define HWA_TX_PKT_CH_FLOWID_REG4_CH8FLOWID_SHIFT      12
#define HWA_TX_PKT_CH_FLOWID_REG4_CH8FLOWID_MASK \
	(0xfff << HWA_TX_PKT_CH_FLOWID_REG4_CH8FLOWID_SHIFT)

/* Bits in hwa_tx_dma_desc_template */
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPCIEDESCTEMPLATENOTPCIE_SHIFT      0
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPCIEDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMAPCIEDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPCIEDESCTEMPLATECOHERENT_SHIFT      1
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPCIEDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMAPCIEDESCTEMPLATECOHERENT_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPCIEDESCTEMPLATEADDREXT_SHIFT      2
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPCIEDESCTEMPLATEADDREXT_MASK \
	(0x3 << HWA_TX_DMA_DESC_TEMPLATE_DMAPCIEDESCTEMPLATEADDREXT_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPCIERDIDXDESCTEMPLATENOTPCIE_SHIFT      4
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPCIERDIDXDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMAPCIERDIDXDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPCIERDIDXDESCTEMPLATECOHERENT_SHIFT      5
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPCIERDIDXDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMAPCIERDIDXDESCTEMPLATECOHERENT_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPCIERDIDXDESCTEMPLATEADDREXT_SHIFT      6
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPCIERDIDXDESCTEMPLATEADDREXT_MASK \
	(0x3 << HWA_TX_DMA_DESC_TEMPLATE_DMAPCIERDIDXDESCTEMPLATEADDREXT_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMARDIDXDESCTEMPLATENOTPCIE_SHIFT      8
#define HWA_TX_DMA_DESC_TEMPLATE_DMARDIDXDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMARDIDXDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMARDIDXDESCTEMPLATECOHERENT_SHIFT      9
#define HWA_TX_DMA_DESC_TEMPLATE_DMARDIDXDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMARDIDXDESCTEMPLATECOHERENT_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMACMDQDESCTEMPLATENOTPCIE_SHIFT      10
#define HWA_TX_DMA_DESC_TEMPLATE_DMACMDQDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMACMDQDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMACMDQDESCTEMPLATECOHERENT_SHIFT      11
#define HWA_TX_DMA_DESC_TEMPLATE_DMACMDQDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMACMDQDESCTEMPLATECOHERENT_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMAFRCDESCTEMPLATENOTPCIE_SHIFT      12
#define HWA_TX_DMA_DESC_TEMPLATE_DMAFRCDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMAFRCDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMAFRCDESCTEMPLATECOHERENT_SHIFT      13
#define HWA_TX_DMA_DESC_TEMPLATE_DMAFRCDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMAFRCDESCTEMPLATECOHERENT_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMATXPKTDESCTEMPLATENOTPCIE_SHIFT      14
#define HWA_TX_DMA_DESC_TEMPLATE_DMATXPKTDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMATXPKTDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMATXPKTDESCTEMPLATECOHERENT_SHIFT      15
#define HWA_TX_DMA_DESC_TEMPLATE_DMATXPKTDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMATXPKTDESCTEMPLATECOHERENT_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPKTCHQDESCTEMPLATENOTPCIE_SHIFT      16
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPKTCHQDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMAPKTCHQDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPKTCHQDESCTEMPLATECOHERENT_SHIFT      17
#define HWA_TX_DMA_DESC_TEMPLATE_DMAPKTCHQDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMAPKTCHQDESCTEMPLATECOHERENT_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMAHWADESCTEMPLATENOTPCIE_SHIFT      18
#define HWA_TX_DMA_DESC_TEMPLATE_DMAHWADESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMAHWADESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_NONDMAFRCREADTEMPLATECOHERENT_SHIFT      19
#define HWA_TX_DMA_DESC_TEMPLATE_NONDMAFRCREADTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_NONDMAFRCREADTEMPLATECOHERENT_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_NONDMAPLAVGFRCWRTEMPLATECOHERENT_SHIFT      20
#define HWA_TX_DMA_DESC_TEMPLATE_NONDMAPLAVGFRCWRTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_NONDMAPLAVGFRCWRTEMPLATECOHERENT_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_NONDMAPKTTAGWRTEMPLATECOHERENT_SHIFT      21
#define HWA_TX_DMA_DESC_TEMPLATE_NONDMAPKTTAGWRTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_NONDMAPKTTAGWRTEMPLATECOHERENT_SHIFT)
#if HWA_REVISION_GE_129
#define HWA_TX_DMA_DESC_TEMPLATE_DMASWTXPKTDEALLOCDESCTEMPLATEADDREXT_SHIFT      22
#define HWA_TX_DMA_DESC_TEMPLATE_DMASWTXPKTDEALLOCDESCTEMPLATEADDREXT_MASK \
	(0x3 << HWA_TX_DMA_DESC_TEMPLATE_DMASWTXPKTDEALLOCDESCTEMPLATEADDREXT_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMASWTXPKTDEALLOCDESCTEMPLATENOTPCIE_SHIFT      24
#define HWA_TX_DMA_DESC_TEMPLATE_DMASWTXPKTDEALLOCDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMASWTXPKTDEALLOCDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TX_DMA_DESC_TEMPLATE_DMASWTXPKTDEALLOCDESCTEMPLATECOHERENT_SHIFT      25
#define HWA_TX_DMA_DESC_TEMPLATE_DMASWTXPKTDEALLOCDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_DMA_DESC_TEMPLATE_DMASWTXPKTDEALLOCDESCTEMPLATECOHERENT_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_tx_h2d_wr_ind_array_base_addr */
#define HWA_TX_H2D_WR_IND_ARRAY_BASE_ADDR_H2DWRIDXARRAYBASEADDR_SHIFT      0
#define HWA_TX_H2D_WR_IND_ARRAY_BASE_ADDR_H2DWRIDXARRAYBASEADDR_MASK \
	(0xffffffff << HWA_TX_H2D_WR_IND_ARRAY_BASE_ADDR_H2DWRIDXARRAYBASEADDR_SHIFT)

/* Bits in hwa_tx_h2d_rd_ind_array_base_addr */
#define HWA_TX_H2D_RD_IND_ARRAY_BASE_ADDR_H2DRDIDXARRAYBASEADDR_SHIFT      0
#define HWA_TX_H2D_RD_IND_ARRAY_BASE_ADDR_H2DRDIDXARRAYBASEADDR_MASK \
	(0xffffffff << HWA_TX_H2D_RD_IND_ARRAY_BASE_ADDR_H2DRDIDXARRAYBASEADDR_SHIFT)

/* Bits in hwa_tx_h2d_rd_ind_array_host_base_addr_lo */
#define HWA_TX_H2D_RD_IND_ARRAY_HOST_BASE_ADDR_LO_H2DRDIDXARRAYHOSTBASEADDRLO_SHIFT      0
#define HWA_TX_H2D_RD_IND_ARRAY_HOST_BASE_ADDR_LO_H2DRDIDXARRAYHOSTBASEADDRLO_MASK \
	(0xffffffff << HWA_TX_H2D_RD_IND_ARRAY_HOST_BASE_ADDR_LO_H2DRDIDXARRAYHOSTBASEADDRLO_SHIFT)

/* Bits in hwa_tx_h2d_rd_ind_array_host_base_addr_hi */
#define HWA_TX_H2D_RD_IND_ARRAY_HOST_BASE_ADDR_HI_H2DRDIDXARRAYHOSTBASEADDRHI_SHIFT      0
#define HWA_TX_H2D_RD_IND_ARRAY_HOST_BASE_ADDR_HI_H2DRDIDXARRAYHOSTBASEADDRHI_MASK \
	(0xffffffff << HWA_TX_H2D_RD_IND_ARRAY_HOST_BASE_ADDR_HI_H2DRDIDXARRAYHOSTBASEADDRHI_SHIFT)

/* Bits in hwa_tx_txplavg_weights_reg */
#define HWA_TX_TXPLAVG_WEIGHTS_REG_TXPLAVGWGHT1_SHIFT      0
#define HWA_TX_TXPLAVG_WEIGHTS_REG_TXPLAVGWGHT1_MASK \
	(0xffff << HWA_TX_TXPLAVG_WEIGHTS_REG_TXPLAVGWGHT1_SHIFT)
#define HWA_TX_TXPLAVG_WEIGHTS_REG_TXPLAVGWGHT2_SHIFT      16
#define HWA_TX_TXPLAVG_WEIGHTS_REG_TXPLAVGWGHT2_MASK \
	(0xffff << HWA_TX_TXPLAVG_WEIGHTS_REG_TXPLAVGWGHT2_SHIFT)

/* Bits in hwa_tx_txp_host_rdidx_update_reg */
#define HWA_TX_TXP_HOST_RDIDX_UPDATE_REG_TXPHOSTRDIDXARRAYOFFSET_SHIFT      0
#define HWA_TX_TXP_HOST_RDIDX_UPDATE_REG_TXPHOSTRDIDXARRAYOFFSET_MASK \
	(0xffff << HWA_TX_TXP_HOST_RDIDX_UPDATE_REG_TXPHOSTRDIDXARRAYOFFSET_SHIFT)
#define HWA_TX_TXP_HOST_RDIDX_UPDATE_REG_TXPHOSTRDIDXUPDATECOUNT_SHIFT      16
#define HWA_TX_TXP_HOST_RDIDX_UPDATE_REG_TXPHOSTRDIDXUPDATECOUNT_MASK \
	(0x7fff << HWA_TX_TXP_HOST_RDIDX_UPDATE_REG_TXPHOSTRDIDXUPDATECOUNT_SHIFT)
#define HWA_TX_TXP_HOST_RDIDX_UPDATE_REG_TXPHOSTRDIDXTRANSFERBUSY_SHIFT      31
#define HWA_TX_TXP_HOST_RDIDX_UPDATE_REG_TXPHOSTRDIDXTRANSFERBUSY_MASK \
	(0x1 << HWA_TX_TXP_HOST_RDIDX_UPDATE_REG_TXPHOSTRDIDXTRANSFERBUSY_SHIFT)

/* Bits in hwa_tx_txpost_status_reg */
#define HWA_TX_TXPOST_STATUS_REG_AUDITFAILETHRTYPE_SHIFT      0
#define HWA_TX_TXPOST_STATUS_REG_AUDITFAILETHRTYPE_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG_AUDITFAILETHRTYPE_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG_AUDITFAILPLLEN_SHIFT      1
#define HWA_TX_TXPOST_STATUS_REG_AUDITFAILPLLEN_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG_AUDITFAILPLLEN_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG_AUDITFAILPKTADDR_SHIFT      2
#define HWA_TX_TXPOST_STATUS_REG_AUDITFAILPKTADDR_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG_AUDITFAILPKTADDR_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG_AUDITFAILMETADATA_SHIFT      3
#define HWA_TX_TXPOST_STATUS_REG_AUDITFAILMETADATA_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG_AUDITFAILMETADATA_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG_AUDITFAILIFID_SHIFT      4
#define HWA_TX_TXPOST_STATUS_REG_AUDITFAILIFID_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG_AUDITFAILIFID_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG_AUDITFAILPHBIT_SHIFT      5
#define HWA_TX_TXPOST_STATUS_REG_AUDITFAILPHBIT_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG_AUDITFAILPHBIT_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG_MESSAGETYPECHECK_SHIFT      6
#define HWA_TX_TXPOST_STATUS_REG_MESSAGETYPECHECK_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG_MESSAGETYPECHECK_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG_SADALOOKUPMISS_SHIFT      7
#define HWA_TX_TXPOST_STATUS_REG_SADALOOKUPMISS_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG_SADALOOKUPMISS_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG_FLOWIDLOOKUPMISS_SHIFT      8
#define HWA_TX_TXPOST_STATUS_REG_FLOWIDLOOKUPMISS_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG_FLOWIDLOOKUPMISS_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG_FLOWIDLOOKUPMEMFULL_SHIFT      9
#define HWA_TX_TXPOST_STATUS_REG_FLOWIDLOOKUPMEMFULL_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG_FLOWIDLOOKUPMEMFULL_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG_FLOWIDEMPTYLOCVALID_SHIFT      10
#define HWA_TX_TXPOST_STATUS_REG_FLOWIDEMPTYLOCVALID_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG_FLOWIDEMPTYLOCVALID_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG_FLOWIDLOOKUPEMPLOC_SHIFT      16
#define HWA_TX_TXPOST_STATUS_REG_FLOWIDLOOKUPEMPLOC_MASK \
	(0xfff << HWA_TX_TXPOST_STATUS_REG_FLOWIDLOOKUPEMPLOC_SHIFT)

/* Bits in hwa_tx_txpost_status_reg2 */
#define HWA_TX_TXPOST_STATUS_REG2_CMDFRCDMAFSM_SHIFT      0
#define HWA_TX_TXPOST_STATUS_REG2_CMDFRCDMAFSM_MASK \
	(0xf << HWA_TX_TXPOST_STATUS_REG2_CMDFRCDMAFSM_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG2_TXPDMAFSM_SHIFT      4
#define HWA_TX_TXPOST_STATUS_REG2_TXPDMAFSM_MASK \
	(0x7 << HWA_TX_TXPOST_STATUS_REG2_TXPDMAFSM_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG2_SWTXPKTPROCFSM_SHIFT      7
#define HWA_TX_TXPOST_STATUS_REG2_SWTXPKTPROCFSM_MASK \
	(0x1f << HWA_TX_TXPOST_STATUS_REG2_SWTXPKTPROCFSM_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG2_PKTTRANSFERDONE_SHIFT      12
#define HWA_TX_TXPOST_STATUS_REG2_PKTTRANSFERDONE_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG2_PKTTRANSFERDONE_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG2_EVICTALLCHAINS_SHIFT      13
#define HWA_TX_TXPOST_STATUS_REG2_EVICTALLCHAINS_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG2_EVICTALLCHAINS_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG2_PKTCHAININTR_SHIFT      14
#define HWA_TX_TXPOST_STATUS_REG2_PKTCHAININTR_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG2_PKTCHAININTR_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG2_CLKREQ_SHIFT      15
#define HWA_TX_TXPOST_STATUS_REG2_CLKREQ_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG2_CLKREQ_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG2_TXDATAIDLE_SHIFT      16
#define HWA_TX_TXPOST_STATUS_REG2_TXDATAIDLE_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG2_TXDATAIDLE_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG2_EVICTLONGESTCH_SHIFT      17
#define HWA_TX_TXPOST_STATUS_REG2_EVICTLONGESTCH_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG2_EVICTLONGESTCH_SHIFT)
#define HWA_TX_TXPOST_STATUS_REG2_CMDQRDINTR_SHIFT      18
#define HWA_TX_TXPOST_STATUS_REG2_CMDQRDINTR_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG2_CMDQRDINTR_SHIFT)
#if HWA_REVISION_GE_129
#define HWA_TX_TXPOST_STATUS_REG2_TXPPKTDEALLOCRDINTR_SHIFT      19
#define HWA_TX_TXPOST_STATUS_REG2_TXPPKTDEALLOCRDINTR_MASK \
	(0x1 << HWA_TX_TXPOST_STATUS_REG2_TXPPKTDEALLOCRDINTR_SHIFT)
#endif /* HWA_REVISION_GE_129 */

#if HWA_REVISION_GE_129
/* Bits in hwa_tx_pktdeallocmgr_tfrstatus */
#define HWA_TX_PKTDEALLOCMGR_TFRSTATUS_STATE_SHIFT      0
#define HWA_TX_PKTDEALLOCMGR_TFRSTATUS_STATE_MASK \
	(0x7 << HWA_TX_PKTDEALLOCMGR_TFRSTATUS_STATE_SHIFT)
#define HWA_TX_PKTDEALLOCMGR_TFRSTATUS_TRANSFER_SIZE_SHIFT      3
#define HWA_TX_PKTDEALLOCMGR_TFRSTATUS_TRANSFER_SIZE_MASK \
	(0xff << HWA_TX_PKTDEALLOCMGR_TFRSTATUS_TRANSFER_SIZE_SHIFT)
#define HWA_TX_PKTDEALLOCMGR_TFRSTATUS_SRC_OCCUPIED_EL_SHIFT      11
#define HWA_TX_PKTDEALLOCMGR_TFRSTATUS_SRC_OCCUPIED_EL_MASK \
	(0x3ff << HWA_TX_PKTDEALLOCMGR_TFRSTATUS_SRC_OCCUPIED_EL_SHIFT)
#define HWA_TX_PKTDEALLOCMGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_SHIFT      21
#define HWA_TX_PKTDEALLOCMGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_MASK \
	(0x3ff << HWA_TX_PKTDEALLOCMGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_SHIFT)

/* Bits in hwa_tx_pktdealloc_localfifo_cfg_status */
#define HWA_TX_PKTDEALLOC_LOCALFIFO_CFG_STATUS_PKTDEALLOCLOCALFIFO_WRPTR_SHIFT      8
#define HWA_TX_PKTDEALLOC_LOCALFIFO_CFG_STATUS_PKTDEALLOCLOCALFIFO_WRPTR_MASK \
	(0xff << HWA_TX_PKTDEALLOC_LOCALFIFO_CFG_STATUS_PKTDEALLOCLOCALFIFO_WRPTR_SHIFT)
#define HWA_TX_PKTDEALLOC_LOCALFIFO_CFG_STATUS_PKTDEALLOCLOCALFIFO_RDPTR_SHIFT      16
#define HWA_TX_PKTDEALLOC_LOCALFIFO_CFG_STATUS_PKTDEALLOCLOCALFIFO_RDPTR_MASK \
	(0xff << HWA_TX_PKTDEALLOC_LOCALFIFO_CFG_STATUS_PKTDEALLOCLOCALFIFO_RDPTR_SHIFT)
#define HWA_TX_PKTDEALLOC_LOCALFIFO_CFG_STATUS_PKTDEALLOCLOCALFIFO_NOTEMPTY_SHIFT      24
#define HWA_TX_PKTDEALLOC_LOCALFIFO_CFG_STATUS_PKTDEALLOCLOCALFIFO_NOTEMPTY_MASK \
	(0x1 << HWA_TX_PKTDEALLOC_LOCALFIFO_CFG_STATUS_PKTDEALLOCLOCALFIFO_NOTEMPTY_SHIFT)
#define HWA_TX_PKTDEALLOC_LOCALFIFO_CFG_STATUS_PKTDEALLOCLOCALFIFO_FULL_SHIFT      25
#define HWA_TX_PKTDEALLOC_LOCALFIFO_CFG_STATUS_PKTDEALLOCLOCALFIFO_FULL_MASK \
	(0x1 << HWA_TX_PKTDEALLOC_LOCALFIFO_CFG_STATUS_PKTDEALLOCLOCALFIFO_FULL_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_tx_txpost_cfg1 */
#define HWA_TX_TXPOST_CFG1_BZERO_PKTTAG_SUPPORT_SHIFT      0
#define HWA_TX_TXPOST_CFG1_BZERO_PKTTAG_SUPPORT_MASK \
	(0x1 << HWA_TX_TXPOST_CFG1_BZERO_PKTTAG_SUPPORT_SHIFT)
#if HWA_REVISION_GE_129
#define HWA_TX_TXPOST_CFG1_BIT63OFPAYLOADADDR_SHIFT      1
#define HWA_TX_TXPOST_CFG1_BIT63OFPAYLOADADDR_MASK \
	(0x1 << HWA_TX_TXPOST_CFG1_BIT63OFPAYLOADADDR_SHIFT)
#define HWA_TX_TXPOST_CFG1_SETSOFEOF4WIF_SHIFT      2
#define HWA_TX_TXPOST_CFG1_SETSOFEOF4WIF_MASK \
	(0x1 << HWA_TX_TXPOST_CFG1_SETSOFEOF4WIF_SHIFT)
#endif /* HWA_REVISION_GE_129 */

#if HWA_REVISION_GE_129
/* Bits in hwa_tx_txpost_aggr_config */
#define HWA_TX_TXPOST_AGGR_CONFIG_TXPOSTLOCALMEMDEPTH1_SHIFT      0
#define HWA_TX_TXPOST_AGGR_CONFIG_TXPOSTLOCALMEMDEPTH1_MASK \
	(0xffff << HWA_TX_TXPOST_AGGR_CONFIG_TXPOSTLOCALMEMDEPTH1_SHIFT)

/* Bits in hwa_tx_txpost_aggr_wi_ctrl */
#define HWA_TX_TXPOST_AGGR_WI_CTRL_WORKITEMSIZE1_SHIFT      0
#define HWA_TX_TXPOST_AGGR_WI_CTRL_WORKITEMSIZE1_MASK \
	(0xffff << HWA_TX_TXPOST_AGGR_WI_CTRL_WORKITEMSIZE1_SHIFT)
#define HWA_TX_TXPOST_AGGR_WI_CTRL_WORKITEMOFFSET1_SHIFT      16
#define HWA_TX_TXPOST_AGGR_WI_CTRL_WORKITEMOFFSET1_MASK \
	(0xff << HWA_TX_TXPOST_AGGR_WI_CTRL_WORKITEMOFFSET1_SHIFT)
#define HWA_TX_TXPOST_AGGR_WI_CTRL_WORKITEMSIZECOPY1_SHIFT      24
#define HWA_TX_TXPOST_AGGR_WI_CTRL_WORKITEMSIZECOPY1_MASK \
	(0xff << HWA_TX_TXPOST_AGGR_WI_CTRL_WORKITEMSIZECOPY1_SHIFT)

/* Bits in hwa_tx_txpost_debug_reg */
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDUFLOW_SHIFT      0
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDUFLOW_MASK \
	(0x1 << HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDUFLOW_SHIFT)
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDOFLOW_SHIFT      1
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDOFLOW_MASK \
	(0x1 << HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDOFLOW_SHIFT)
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWZEROWI_SHIFT      2
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWZEROWI_MASK \
	(0x1 << HWA_TX_TXPOST_DEBUG_REG_TXPFWZEROWI_SHIFT)
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDMEM0MIS_SHIFT      3
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDMEM0MIS_MASK \
	(0x1 << HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDMEM0MIS_SHIFT)
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDMEM1MIS_SHIFT      4
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDMEM1MIS_MASK \
	(0x1 << HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDMEM1MIS_SHIFT)
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWQINZEROWI_SHIFT      5
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWQINZEROWI_MASK \
	(0x1 << HWA_TX_TXPOST_DEBUG_REG_TXPFWQINZEROWI_SHIFT)
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWQIN1KWI_SHIFT      6
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWQIN1KWI_MASK \
	(0x1 << HWA_TX_TXPOST_DEBUG_REG_TXPFWQIN1KWI_SHIFT)
#define HWA_TX_TXPOST_DEBUG_REG_PKTIDZERO0_SHIFT      7
#define HWA_TX_TXPOST_DEBUG_REG_PKTIDZERO0_MASK \
	(0x1 << HWA_TX_TXPOST_DEBUG_REG_PKTIDZERO0_SHIFT)
#define HWA_TX_TXPOST_DEBUG_REG_PKTIDZERO1_SHIFT      8
#define HWA_TX_TXPOST_DEBUG_REG_PKTIDZERO1_MASK \
	(0x1 << HWA_TX_TXPOST_DEBUG_REG_PKTIDZERO1_SHIFT)
#define HWA_TX_TXPOST_DEBUG_REG_TXPOSTORDERERR_SHIFT      9
#define HWA_TX_TXPOST_DEBUG_REG_TXPOSTORDERERR_MASK \
	(0x1 << HWA_TX_TXPOST_DEBUG_REG_TXPOSTORDERERR_SHIFT)
#define HWA_TX_TXPOST_DEBUG_REG_CMDTRANSIDOFLOW_SHIFT      10
#define HWA_TX_TXPOST_DEBUG_REG_CMDTRANSIDOFLOW_MASK \
	(0x1 << HWA_TX_TXPOST_DEBUG_REG_CMDTRANSIDOFLOW_SHIFT)
#define HWA_TX_TXPOST_DEBUG_REG_CMDTRANSIDUFLOW_SHIFT      11
#define HWA_TX_TXPOST_DEBUG_REG_CMDTRANSIDUFLOW_MASK \
	(0x1 << HWA_TX_TXPOST_DEBUG_REG_CMDTRANSIDUFLOW_SHIFT)
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDCNT_SHIFT      16
#define HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDCNT_MASK \
	(0x3f << HWA_TX_TXPOST_DEBUG_REG_TXPFWCMDCNT_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/*
 * -----------------------------------------------------------------------------
 * HWA_TXDMA MACROS: hwa_txdma_reg_defs.h Sun Aug 27 17:51:21 2017
 * -----------------------------------------------------------------------------
 */
#define hwa_txdma_base                              0x600
#define hwa_txdma_last                              0x6ff

/* hwa_txdma registers */
#if HWA_REVISION_EQ_128
#define hwa_txdma_txd_ctrl                          0x000
#define hwa_txdma_txd_host_addr_h                   0x004
#define hwa_txdma_txd_rinfo_table_addr_l            0x008
#define hwa_txdma_txd_rinfo_ctrl                    0x00c
#define hwa_txdma_txd_rinfo_fixup_bitmap            0x010
#define hwa_txdma_txd_rinfo_table_update            0x014
#define hwa_txdma_txd_rinfo_config_addr_l           0x018
#define hwa_txdma_txd_cache_table_addr_l            0x01c
#define hwa_txdma_txd_cache_ctrl                    0x020
#define hwa_txdma_txd_pktinfo_fixup_bitmap          0x024
#define hwa_txdma_txd_cacheinfo_fixup_bitmap        0x028
#define hwa_txdma_mac_txd_bm_pool_base_addr_l       0x02c
#define hwa_txdma_mac_txd_bm_config                 0x030
#define hwa_txdma_mac_txd_bm_pool_avail_count_sts   0x034
#define hwa_txdma_eth_type_oui_1                    0x038
#define hwa_txdma_eth_type_oui_2                    0x03c
#define hwa_txdma_eth_type_oui_3                    0x040
#define hwa_txdma_eth_type_oui_4                    0x044
#define hwa_txdma_sw2hwa_tx_pkt_chain_q_base_addr_l 0x048
#define hwa_txdma_sw2hwa_tx_pkt_chain_q_wr_index    0x04c
#define hwa_txdma_sw2hwa_tx_pkt_chain_q_rd_index    0x050
#define hwa_txdma_sw2hwa_tx_pkt_chain_q_ctrl        0x054
#define hwa_txdma_fifo_index                        0x058
#define hwa_txdma_fifo_base_addr                    0x05c
#define hwa_txdma_fifo_wr_index                     0x060
#define hwa_txdma_fifo_depth                        0x064
#define hwa_txdma_sw_pkt_size                       0x068
#define hwa_txdma_dma_desc_template_txdma           0x06c
#define hwa_txdma_state_sts                         0x070
#define hwa_txdma_hwa_txdma2_cfg1                   0x074
#define hwa_txdma_hwa_txdma2_cfg2                   0x078
#define hwa_txdma_ovflowq_base_addr_lo              0x07c
#define hwa_txdma_ovflowq_base_addr_hi              0x080
#define hwa_txdma_num_txfifo_percore                0x084
#define hwa_txdma_fifo_rd_index                     0x088
#define hwa_txdma_fifo_attrib                       0x08c
#define hwa_txdma_fifo_base_addrhi                  0x090
#define hwa_txdma_aqm_base_addrlo                   0x098
#define hwa_txdma_aqm_base_addrhi                   0x09c
#define hwa_txdma_aqm_wr_index                      0x0a0
#define hwa_txdma_aqm_depth                         0x0a4
#define hwa_txdma_aqm_rd_index                      0x0a8
#define hwa_txdma_aqm_attrib                        0x0ac
#define hwa_txdma_state_sts2                        0x0b0
#define hwa_txdma_state_sts3                        0x0b4
#define hwa_txdma_hwa_txdma2_cfg3                   0x0b8
#define hwa_txdma_hwa_txdma2_cfg4                   0x0bc
#define hwa_txdma_sw2hwa_tx_pkt_chain_q_base_addr_h 0x0c0
#define hwa_txdma_sw_tx_pkt_nxt_h                   0x0c4
#else  /* HWA_REVISION_GE_129 */
#define hwa_txdma_hwa_txdma2_cfg1                   0x000
#define hwa_txdma_hwa_txdma2_cfg2                   0x004
#define hwa_txdma_hwa_txdma2_cfg3                   0x008
#define hwa_txdma_hwa_txdma2_cfg4                   0x00c
#define hwa_txdma_state_sts                         0x010
#define hwa_txdma_state_sts2                        0x014
#define hwa_txdma_state_sts3                        0x018
#define hwa_txdma_sw2hwa_tx_pkt_chain_q_base_addr_l 0x020
#define hwa_txdma_sw2hwa_tx_pkt_chain_q_base_addr_h 0x024
#define hwa_txdma_sw2hwa_tx_pkt_chain_q_wr_index    0x028
#define hwa_txdma_sw2hwa_tx_pkt_chain_q_rd_index    0x02c
#define hwa_txdma_sw2hwa_tx_pkt_chain_q_ctrl        0x030
#define hwa_txdma_fifo_index                        0x040
#define hwa_txdma_fifo_base_addrlo                  0x044
#define hwa_txdma_fifo_base_addrhi                  0x048
#define hwa_txdma_fifo_wr_index                     0x04c
#define hwa_txdma_fifo_rd_index                     0x050
#define hwa_txdma_fifo_depth                        0x054
#define hwa_txdma_fifo_attrib                       0x058
#define hwa_txdma_aqm_base_addrlo                   0x060
#define hwa_txdma_aqm_base_addrhi                   0x064
#define hwa_txdma_aqm_wr_index                      0x068
#define hwa_txdma_aqm_rd_index                      0x06c
#define hwa_txdma_aqm_depth                         0x070
#define hwa_txdma_aqm_attrib                        0x074
#define hwa_txdma_sw_tx_pkt_nxt_h                   0x080
#define hwa_txdma_dma_desc_template_txdma           0x084
#endif /* HWA_REVISION_GE_129 */

#if HWA_REVISION_EQ_128
/* Bits in hwa_txdma_txd_ctrl */
#define HWA_TXDMA_TXD_CTRL_TXHSIZE0_SHIFT      0
#define HWA_TXDMA_TXD_CTRL_TXHSIZE0_MASK \
	(0x1f << HWA_TXDMA_TXD_CTRL_TXHSIZE0_SHIFT)
#define HWA_TXDMA_TXD_CTRL_TXHSIZE1_SHIFT      5
#define HWA_TXDMA_TXD_CTRL_TXHSIZE1_MASK \
	(0x1f << HWA_TXDMA_TXD_CTRL_TXHSIZE1_SHIFT)
#define HWA_TXDMA_TXD_CTRL_TXHSIZE2_SHIFT      10
#define HWA_TXDMA_TXD_CTRL_TXHSIZE2_MASK \
	(0x1f << HWA_TXDMA_TXD_CTRL_TXHSIZE2_SHIFT)
#define HWA_TXDMA_TXD_CTRL_TXHSIZE3_SHIFT      15
#define HWA_TXDMA_TXD_CTRL_TXHSIZE3_MASK \
	(0x1f << HWA_TXDMA_TXD_CTRL_TXHSIZE3_SHIFT)

/* Bits in hwa_txdma_txd_host_addr_h */
#define HWA_TXDMA_TXD_HOST_ADDR_H_UPPER32BITSHOSTADDR_SHIFT      0
#define HWA_TXDMA_TXD_HOST_ADDR_H_UPPER32BITSHOSTADDR_MASK \
	(0xffffffff << HWA_TXDMA_TXD_HOST_ADDR_H_UPPER32BITSHOSTADDR_SHIFT)

/* Bits in hwa_txdma_txd_rinfo_table_addr_l */
#define HWA_TXDMA_TXD_RINFO_TABLE_ADDR_L_RATEINFOTABBALOW_SHIFT      0
#define HWA_TXDMA_TXD_RINFO_TABLE_ADDR_L_RATEINFOTABBALOW_MASK \
	(0xffffffff << HWA_TXDMA_TXD_RINFO_TABLE_ADDR_L_RATEINFOTABBALOW_SHIFT)

/* Bits in hwa_txdma_txd_rinfo_ctrl */
#define HWA_TXDMA_TXD_RINFO_CTRL_RATEINFOSTRUCTSIZE_SHIFT      0
#define HWA_TXDMA_TXD_RINFO_CTRL_RATEINFOSTRUCTSIZE_MASK \
	(0xff << HWA_TXDMA_TXD_RINFO_CTRL_RATEINFOSTRUCTSIZE_SHIFT)
#define HWA_TXDMA_TXD_RINFO_CTRL_NUMRATEINFO_SHIFT      8
#define HWA_TXDMA_TXD_RINFO_CTRL_NUMRATEINFO_MASK \
	(0x7 << HWA_TXDMA_TXD_RINFO_CTRL_NUMRATEINFO_SHIFT)

/* Bits in hwa_txdma_txd_rinfo_fixup_bitmap */
#define HWA_TXDMA_TXD_RINFO_FIXUP_BITMAP_RATEINFOFIXUPBITMAP_SHIFT      0
#define HWA_TXDMA_TXD_RINFO_FIXUP_BITMAP_RATEINFOFIXUPBITMAP_MASK \
	(0xffffffff << HWA_TXDMA_TXD_RINFO_FIXUP_BITMAP_RATEINFOFIXUPBITMAP_SHIFT)

/* Bits in hwa_txdma_txd_rinfo_table_update */
#define HWA_TXDMA_TXD_RINFO_TABLE_UPDATE_RATEINFOTABINDEX_SHIFT      0
#define HWA_TXDMA_TXD_RINFO_TABLE_UPDATE_RATEINFOTABINDEX_MASK \
	(0xffff << HWA_TXDMA_TXD_RINFO_TABLE_UPDATE_RATEINFOTABINDEX_SHIFT)
#define HWA_TXDMA_TXD_RINFO_TABLE_UPDATE_RATEINFOTRANSFERBUSY_SHIFT      16
#define HWA_TXDMA_TXD_RINFO_TABLE_UPDATE_RATEINFOTRANSFERBUSY_MASK \
	(0x1 << HWA_TXDMA_TXD_RINFO_TABLE_UPDATE_RATEINFOTRANSFERBUSY_SHIFT)

/* Bits in hwa_txdma_txd_rinfo_config_addr_l */
#define HWA_TXDMA_TXD_RINFO_CONFIG_ADDR_L_RATEINFOBUFFADDRLOW_SHIFT      0
#define HWA_TXDMA_TXD_RINFO_CONFIG_ADDR_L_RATEINFOBUFFADDRLOW_MASK \
	(0xffffffff << HWA_TXDMA_TXD_RINFO_CONFIG_ADDR_L_RATEINFOBUFFADDRLOW_SHIFT)

/* Bits in hwa_txdma_txd_cache_table_addr_l */
#define HWA_TXDMA_TXD_CACHE_TABLE_ADDR_L_CACHEINFOTABBALOW_SHIFT      0
#define HWA_TXDMA_TXD_CACHE_TABLE_ADDR_L_CACHEINFOTABBALOW_MASK \
	(0xffffffff << HWA_TXDMA_TXD_CACHE_TABLE_ADDR_L_CACHEINFOTABBALOW_SHIFT)

/* Bits in hwa_txdma_txd_cache_ctrl */
#define HWA_TXDMA_TXD_CACHE_CTRL_PKTINFTRUCTSIZE_SHIFT      0
#define HWA_TXDMA_TXD_CACHE_CTRL_PKTINFTRUCTSIZE_MASK \
	(0xff << HWA_TXDMA_TXD_CACHE_CTRL_PKTINFTRUCTSIZE_SHIFT)
#define HWA_TXDMA_TXD_CACHE_CTRL_CACHEINFOSTRUCTSIZE_SHIFT      8
#define HWA_TXDMA_TXD_CACHE_CTRL_CACHEINFOSTRUCTSIZE_MASK \
	(0xff << HWA_TXDMA_TXD_CACHE_CTRL_CACHEINFOSTRUCTSIZE_SHIFT)

/* Bits in hwa_txdma_txd_pktinfo_fixup_bitmap */
#define HWA_TXDMA_TXD_PKTINFO_FIXUP_BITMAP_PKTINFOFIXUPBITMAP_SHIFT      0
#define HWA_TXDMA_TXD_PKTINFO_FIXUP_BITMAP_PKTINFOFIXUPBITMAP_MASK \
	(0xffffffff << HWA_TXDMA_TXD_PKTINFO_FIXUP_BITMAP_PKTINFOFIXUPBITMAP_SHIFT)

/* Bits in hwa_txdma_txd_cacheinfo_fixup_bitmap */
#define HWA_TXDMA_TXD_CACHEINFO_FIXUP_BITMAP_CACHEINFOFIXUPBITMAP_SHIFT      0
#define HWA_TXDMA_TXD_CACHEINFO_FIXUP_BITMAP_CACHEINFOFIXUPBITMAP_MASK \
	(0xffffffff << HWA_TXDMA_TXD_CACHEINFO_FIXUP_BITMAP_CACHEINFOFIXUPBITMAP_SHIFT)

/* Bits in hwa_txdma_mac_txd_bm_pool_base_addr_l */
#define HWA_TXDMA_MAC_TXD_BM_POOL_BASE_ADDR_L_BUFPOOLBASEADDRLOW_SHIFT      0
#define HWA_TXDMA_MAC_TXD_BM_POOL_BASE_ADDR_L_BUFPOOLBASEADDRLOW_MASK \
	(0xffffffff << HWA_TXDMA_MAC_TXD_BM_POOL_BASE_ADDR_L_BUFPOOLBASEADDRLOW_SHIFT)

/* Bits in hwa_txdma_mac_txd_bm_config */
#define HWA_TXDMA_MAC_TXD_BM_CONFIG_NUMBUFFERS_SHIFT      0
#define HWA_TXDMA_MAC_TXD_BM_CONFIG_NUMBUFFERS_MASK \
	(0xffff << HWA_TXDMA_MAC_TXD_BM_CONFIG_NUMBUFFERS_SHIFT)
#define HWA_TXDMA_MAC_TXD_BM_CONFIG_BUFFERSIZE_SHIFT      16
#define HWA_TXDMA_MAC_TXD_BM_CONFIG_BUFFERSIZE_MASK \
	(0xfff << HWA_TXDMA_MAC_TXD_BM_CONFIG_BUFFERSIZE_SHIFT)

/* Bits in hwa_txdma_mac_txd_bm_pool_avail_count_sts */
#define HWA_TXDMA_MAC_TXD_BM_POOL_AVAIL_COUNT_STS_BUFPOOLAVAILCOUNT_SHIFT      0
#define HWA_TXDMA_MAC_TXD_BM_POOL_AVAIL_COUNT_STS_BUFPOOLAVAILCOUNT_MASK \
	(0xffff << HWA_TXDMA_MAC_TXD_BM_POOL_AVAIL_COUNT_STS_BUFPOOLAVAILCOUNT_SHIFT)

/* Bits in hwa_txdma_eth_type_oui */
#define HWA_TXDMA_ETH_TYPE_OUI_ETHTYPE_SHIFT      0
#define HWA_TXDMA_ETH_TYPE_OUI_ETHTYPE_MASK \
	(0xffff << HWA_TXDMA_ETH_TYPE_OUI_ETHTYPE_SHIFT)
#define HWA_TXDMA_ETH_TYPE_OUI_OUI_SHIFT      16
#define HWA_TXDMA_ETH_TYPE_OUI_OUI_MASK \
	(0xff << HWA_TXDMA_ETH_TYPE_OUI_OUI_SHIFT)

/* Bits in hwa_txdma_eth_type_oui_1 */
#define HWA_TXDMA_ETH_TYPE_OUI_1_ETHTYPE1_SHIFT      0
#define HWA_TXDMA_ETH_TYPE_OUI_1_ETHTYPE1_MASK \
	(0xffff << HWA_TXDMA_ETH_TYPE_OUI_1_ETHTYPE1_SHIFT)
#define HWA_TXDMA_ETH_TYPE_OUI_1_OUI1_SHIFT      16
#define HWA_TXDMA_ETH_TYPE_OUI_1_OUI1_MASK \
	(0xff << HWA_TXDMA_ETH_TYPE_OUI_1_OUI1_SHIFT)

/* Bits in hwa_txdma_eth_type_oui_2 */
#define HWA_TXDMA_ETH_TYPE_OUI_2_ETHTYPE2_SHIFT      0
#define HWA_TXDMA_ETH_TYPE_OUI_2_ETHTYPE2_MASK \
	(0xffff << HWA_TXDMA_ETH_TYPE_OUI_2_ETHTYPE2_SHIFT)
#define HWA_TXDMA_ETH_TYPE_OUI_2_OUI2_SHIFT      16
#define HWA_TXDMA_ETH_TYPE_OUI_2_OUI2_MASK \
	(0xff << HWA_TXDMA_ETH_TYPE_OUI_2_OUI2_SHIFT)

/* Bits in hwa_txdma_eth_type_oui_3 */
#define HWA_TXDMA_ETH_TYPE_OUI_3_ETHTYPE3_SHIFT      0
#define HWA_TXDMA_ETH_TYPE_OUI_3_ETHTYPE3_MASK \
	(0xffff << HWA_TXDMA_ETH_TYPE_OUI_3_ETHTYPE3_SHIFT)
#define HWA_TXDMA_ETH_TYPE_OUI_3_OUI3_SHIFT      16
#define HWA_TXDMA_ETH_TYPE_OUI_3_OUI3_MASK \
	(0xff << HWA_TXDMA_ETH_TYPE_OUI_3_OUI3_SHIFT)

/* Bits in hwa_txdma_eth_type_oui_4 */
#define HWA_TXDMA_ETH_TYPE_OUI_4_ETHTYPE4_SHIFT      0
#define HWA_TXDMA_ETH_TYPE_OUI_4_ETHTYPE4_MASK \
	(0xffff << HWA_TXDMA_ETH_TYPE_OUI_4_ETHTYPE4_SHIFT)
#define HWA_TXDMA_ETH_TYPE_OUI_4_OUI4_SHIFT      16
#define HWA_TXDMA_ETH_TYPE_OUI_4_OUI4_MASK \
	(0xff << HWA_TXDMA_ETH_TYPE_OUI_4_OUI4_SHIFT)
#endif /* HWA_REVISION_EQ_128 */

/* Bits in hwa_txdma_sw2hwa_tx_pkt_chain_q_base_addr_l */
#define HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_BASE_ADDR_L_PKTCHAINQBASEADDRLO_SHIFT      0
#define HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_BASE_ADDR_L_PKTCHAINQBASEADDRLO_MASK \
	(0xffffffff << HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_BASE_ADDR_L_PKTCHAINQBASEADDRLO_SHIFT)

/* Bits in hwa_txdma_sw2hwa_tx_pkt_chain_q_wr_index */
#define HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_WR_INDEX_PKTCHAINQWRIND_SHIFT      0
#define HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_WR_INDEX_PKTCHAINQWRIND_MASK \
	(0xffff << HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_WR_INDEX_PKTCHAINQWRIND_SHIFT)

/* Bits in hwa_txdma_sw2hwa_tx_pkt_chain_q_rd_index */
#define HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_RD_INDEX_PKTCHAINQRDIND_SHIFT      0
#define HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_RD_INDEX_PKTCHAINQRDIND_MASK \
	(0xffff << HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_RD_INDEX_PKTCHAINQRDIND_SHIFT)

/* Bits in hwa_txdma_sw2hwa_tx_pkt_chain_q_ctrl */
#define HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_CTRL_PKTCHAINQDEPTH_SHIFT      0
#define HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_CTRL_PKTCHAINQDEPTH_MASK \
	(0xffff << HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_CTRL_PKTCHAINQDEPTH_SHIFT)

/* Bits in hwa_txdma_fifo_index */
#define HWA_TXDMA_FIFO_INDEX_TXFIFOINDEX_SHIFT      0
#define HWA_TXDMA_FIFO_INDEX_TXFIFOINDEX_MASK \
	(0xff << HWA_TXDMA_FIFO_INDEX_TXFIFOINDEX_SHIFT)

/* Bits in hwa_txdma_fifo_base_addr */
#define HWA_TXDMA_FIFO_BASE_ADDR_TXFIFOBASEADDR_SHIFT      0
#define HWA_TXDMA_FIFO_BASE_ADDR_TXFIFOBASEADDR_MASK \
	(0xffffffff << HWA_TXDMA_FIFO_BASE_ADDR_TXFIFOBASEADDR_SHIFT)

/* Bits in hwa_txdma_fifo_wr_index */
#define HWA_TXDMA_FIFO_WR_INDEX_TXFIFOWRINDEX_SHIFT      0
#define HWA_TXDMA_FIFO_WR_INDEX_TXFIFOWRINDEX_MASK \
	(0xffff << HWA_TXDMA_FIFO_WR_INDEX_TXFIFOWRINDEX_SHIFT)

/* Bits in hwa_txdma_fifo_depth */
#define HWA_TXDMA_FIFO_DEPTH_TXFIFODEPTH_SHIFT      0
#define HWA_TXDMA_FIFO_DEPTH_TXFIFODEPTH_MASK \
	(0xffff << HWA_TXDMA_FIFO_DEPTH_TXFIFODEPTH_SHIFT)

#if HWA_REVISION_EQ_128
/* Bits in hwa_txdma_sw_pkt_size */
#define HWA_TXDMA_SW_PKT_SIZE_SWPKTSIZE_SHIFT      0
#define HWA_TXDMA_SW_PKT_SIZE_SWPKTSIZE_MASK \
	(0xff << HWA_TXDMA_SW_PKT_SIZE_SWPKTSIZE_SHIFT)
#endif /* HWA_REVISION_EQ_128 */

/* Bits in hwa_txdma_dma_desc_template_txdma */
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMAPCIEDESCTEMPLATENOTPCIE_SHIFT      0
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMAPCIEDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMAPCIEDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMAPCIEDESCTEMPLATECOHERENT_SHIFT      1
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMAPCIEDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMAPCIEDESCTEMPLATECOHERENT_SHIFT)
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMAPCIEDESCTEMPLATEADDREXT_SHIFT      2
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMAPCIEDESCTEMPLATEADDREXT_MASK \
	(0x3 << HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMAPCIEDESCTEMPLATEADDREXT_SHIFT)
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMATCMDESCTEMPLATENOTPCIE_SHIFT      4
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMATCMDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMATCMDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMATCMDESCTEMPLATECOHERENT_SHIFT      5
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMATCMDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMATCMDESCTEMPLATECOHERENT_SHIFT)
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMATCMDESCTEMPLATEADDREXT_SHIFT      6
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMATCMDESCTEMPLATEADDREXT_MASK \
	(0x3 << HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMATCMDESCTEMPLATEADDREXT_SHIFT)
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMAHWADESCTEMPLATENOTPCIE_SHIFT      8
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMAHWADESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_DMAHWADESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_NONDMAHWADESCTEMPLATECOHERENT_SHIFT      9
#define HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_NONDMAHWADESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TXDMA_DMA_DESC_TEMPLATE_TXDMA_NONDMAHWADESCTEMPLATECOHERENT_SHIFT)

/* Bits in hwa_txdma_state_sts */
#define HWA_TXDMA_STATE_STS_TXH_DMA_CURSTATE_SHIFT      0
#define HWA_TXDMA_STATE_STS_TXH_DMA_CURSTATE_MASK \
	(0xf << HWA_TXDMA_STATE_STS_TXH_DMA_CURSTATE_SHIFT)
#define HWA_TXDMA_STATE_STS_SW_PKT_CURSTATE_SHIFT      4
#define HWA_TXDMA_STATE_STS_SW_PKT_CURSTATE_MASK \
	(0xf << HWA_TXDMA_STATE_STS_SW_PKT_CURSTATE_SHIFT)
#define HWA_TXDMA_STATE_STS_PKTINFO_CURSTATE_SHIFT      8
#define HWA_TXDMA_STATE_STS_PKTINFO_CURSTATE_MASK \
	(0xf << HWA_TXDMA_STATE_STS_PKTINFO_CURSTATE_SHIFT)
#define HWA_TXDMA_STATE_STS_RINFO_EXT_CURSTATE_SHIFT      12
#define HWA_TXDMA_STATE_STS_RINFO_EXT_CURSTATE_MASK \
	(0xf << HWA_TXDMA_STATE_STS_RINFO_EXT_CURSTATE_SHIFT)
#define HWA_TXDMA_STATE_STS_DMA_DES_CURSTATE_SHIFT      16
#define HWA_TXDMA_STATE_STS_DMA_DES_CURSTATE_MASK \
	(0x7 << HWA_TXDMA_STATE_STS_DMA_DES_CURSTATE_SHIFT)
#define HWA_TXDMA_STATE_STS_FIFO_DMA_CURSTATE_SHIFT      19
#define HWA_TXDMA_STATE_STS_FIFO_DMA_CURSTATE_MASK \
	(0x3 << HWA_TXDMA_STATE_STS_FIFO_DMA_CURSTATE_SHIFT)
#define HWA_TXDMA_STATE_STS_RINFO_UPD_CURSTATE_SHIFT      21
#define HWA_TXDMA_STATE_STS_RINFO_UPD_CURSTATE_MASK \
	(0x7 << HWA_TXDMA_STATE_STS_RINFO_UPD_CURSTATE_SHIFT)
#define HWA_TXDMA_STATE_STS_TXDMA_SWPKT_DMA_WAIT_STATE_SHIFT      24
#define HWA_TXDMA_STATE_STS_TXDMA_SWPKT_DMA_WAIT_STATE_MASK \
	(0x3 << HWA_TXDMA_STATE_STS_TXDMA_SWPKT_DMA_WAIT_STATE_SHIFT)
#if HWA_REVISION_GE_129
#define HWA_TXDMA_STATE_STS_TXDMA_ALLOFLEN_ZERO_SHIFT      26
#define HWA_TXDMA_STATE_STS_TXDMA_ALLOFLEN_ZERO_MASK \
	(0x1 << HWA_TXDMA_STATE_STS_TXDMA_ALLOFLEN_ZERO_SHIFT)
#define HWA_TXDMA_STATE_STS_TXDMA_DESCDIFF_HWSW_SHIFT      27
#define HWA_TXDMA_STATE_STS_TXDMA_DESCDIFF_HWSW_MASK \
	(0x1 << HWA_TXDMA_STATE_STS_TXDMA_DESCDIFF_HWSW_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_txdma_hwa_txdma2_cfg1 */
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_PKTCHAIN_NEW_FORMAT_SHIFT      0
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_PKTCHAIN_NEW_FORMAT_MASK \
	(0x1 << HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_PKTCHAIN_NEW_FORMAT_SHIFT)
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_PKTCHAIN_64BITADDRESS_SHIFT      1
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_PKTCHAIN_64BITADDRESS_MASK \
	(0x1 << HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_PKTCHAIN_64BITADDRESS_SHIFT)
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_USE_OVFLOWQ_SHIFT      2
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_USE_OVFLOWQ_MASK \
	(0x1 << HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_USE_OVFLOWQ_SHIFT)
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_STOP_OVFLOWQ_SHIFT      3
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_STOP_OVFLOWQ_MASK \
	(0x1 << HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_STOP_OVFLOWQ_SHIFT)
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_NON_AQM_CTDMA_MODE_SHIFT      4
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_NON_AQM_CTDMA_MODE_MASK \
	(0x1 << HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_NON_AQM_CTDMA_MODE_SHIFT)
#if HWA_REVISION_GE_129
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_LAST_PTR_UPDATE_SHIFT      5
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_LAST_PTR_UPDATE_MASK \
	(0x1 << HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_LAST_PTR_UPDATE_SHIFT)
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_HW_UPDATE_PKTNXT_SHIFT      6
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_HW_UPDATE_PKTNXT_MASK \
	(0x1 << HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_HW_UPDATE_PKTNXT_SHIFT)
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_CHECK_SWPKT_FORMAT_SHIFT      7
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_CHECK_SWPKT_FORMAT_MASK \
	(0x1 << HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_CHECK_SWPKT_FORMAT_SHIFT)
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_CHECK_LENGTH_IN_SWPKT_SHIFT      8
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_CHECK_LENGTH_IN_SWPKT_MASK \
	(0x1 << HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_CHECK_LENGTH_IN_SWPKT_SHIFT)
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_CHECK_NUMDES_HWSW_SHIFT      9
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_CHECK_NUMDES_HWSW_MASK \
	(0x1 << HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_CHECK_NUMDES_HWSW_SHIFT)
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_CHECK_TXFIFO_CONTEXT_SHIFT      10
#define HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_CHECK_TXFIFO_CONTEXT_MASK \
	(0x1 << HWA_TXDMA_HWA_TXDMA2_CFG1_TXDMA_CHECK_TXFIFO_CONTEXT_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_txdma_hwa_txdma2_cfg2 */
#if HWA_REVISION_EQ_128
#define HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_BUFFER_FIXED_MSB32_SHIFT      0
#define HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_BUFFER_FIXED_MSB32_MASK \
	(0xffffffff << HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_BUFFER_FIXED_MSB32_SHIFT)
#else  /* HWA_REVISION_GE_129 */
#define HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_AGGR_AQM_DESCRIPTOR_THRESHOLD_SHIFT      0
#define HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_AGGR_AQM_DESCRIPTOR_THRESHOLD_MASK \
	(0x7 << HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_AGGR_AQM_DESCRIPTOR_THRESHOLD_SHIFT)
#define HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_AGGR_AQM_DESCRIPTOR_ENABLE_SHIFT      3
#define HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_AGGR_AQM_DESCRIPTOR_ENABLE_MASK \
	(0x1 << HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_AGGR_AQM_DESCRIPTOR_ENABLE_SHIFT)
#define HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_SWTXPKT_CNT_REACH_SHIFT      8
#define HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_SWTXPKT_CNT_REACH_MASK \
	(0xff << HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_SWTXPKT_CNT_REACH_SHIFT)
#define HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_SWTXPKT_TIMER_SHIFT      16
#define HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_SWTXPKT_TIMER_MASK \
	(0xffff << HWA_TXDMA_HWA_TXDMA2_CFG2_TXDMA_SWTXPKT_TIMER_SHIFT)
#endif /* HWA_REVISION_GE_129 */

#if HWA_REVISION_EQ_128
/* Bits in hwa_txdma_ovflowq_base_addr_lo */
#define HWA_TXDMA_OVFLOWQ_BASE_ADDR_LO_OVFLOWQ_BASE_ADDR_LOW_SHIFT      0
#define HWA_TXDMA_OVFLOWQ_BASE_ADDR_LO_OVFLOWQ_BASE_ADDR_LOW_MASK \
	(0xffffffff << HWA_TXDMA_OVFLOWQ_BASE_ADDR_LO_OVFLOWQ_BASE_ADDR_LOW_SHIFT)

/* Bits in hwa_txdma_ovflowq_base_addr_hi */
#define HWA_TXDMA_OVFLOWQ_BASE_ADDR_HI_OVFLOWQ_BASE_ADDR_HI_SHIFT      0
#define HWA_TXDMA_OVFLOWQ_BASE_ADDR_HI_OVFLOWQ_BASE_ADDR_HI_MASK \
	(0xffffffff << HWA_TXDMA_OVFLOWQ_BASE_ADDR_HI_OVFLOWQ_BASE_ADDR_HI_SHIFT)

/* Bits in hwa_txdma_num_txfifo_percore */
#define HWA_TXDMA_NUM_TXFIFO_PERCORE_NUM_TXFIFO_CORE0_SHIFT      0
#define HWA_TXDMA_NUM_TXFIFO_PERCORE_NUM_TXFIFO_CORE0_MASK \
	(0xffff << HWA_TXDMA_NUM_TXFIFO_PERCORE_NUM_TXFIFO_CORE0_SHIFT)
#define HWA_TXDMA_NUM_TXFIFO_PERCORE_NUM_TXFIFO_CORE1_SHIFT      16
#define HWA_TXDMA_NUM_TXFIFO_PERCORE_NUM_TXFIFO_CORE1_MASK \
	(0xffff << HWA_TXDMA_NUM_TXFIFO_PERCORE_NUM_TXFIFO_CORE1_SHIFT)
#endif /* HWA_REVISION_EQ_128 */

/* Bits in hwa_txdma_fifo_rd_index */
#define HWA_TXDMA_FIFO_RD_INDEX_TXFIFORDINDEX_SHIFT      0
#define HWA_TXDMA_FIFO_RD_INDEX_TXFIFORDINDEX_MASK \
	(0xffff << HWA_TXDMA_FIFO_RD_INDEX_TXFIFORDINDEX_SHIFT)

/* Bits in hwa_txdma_fifo_attrib */
#define HWA_TXDMA_FIFO_ATTRIB_TXFIFOATTRIB_SHIFT      0
#define HWA_TXDMA_FIFO_ATTRIB_TXFIFOATTRIB_MASK \
	(0xffff << HWA_TXDMA_FIFO_ATTRIB_TXFIFOATTRIB_SHIFT)

/* Bits in hwa_txdma_fifo_base_addrhi */
#define HWA_TXDMA_FIFO_BASE_ADDRHI_TXFIFOBASEADDRHI_SHIFT      0
#define HWA_TXDMA_FIFO_BASE_ADDRHI_TXFIFOBASEADDRHI_MASK \
	(0xffffffff << HWA_TXDMA_FIFO_BASE_ADDRHI_TXFIFOBASEADDRHI_SHIFT)

/* Bits in hwa_txdma_aqm_base_addrlo */
#define HWA_TXDMA_AQM_BASE_ADDRLO_TXAQMBASEADDRLO_SHIFT      0
#define HWA_TXDMA_AQM_BASE_ADDRLO_TXAQMBASEADDRLO_MASK \
	(0xffffffff << HWA_TXDMA_AQM_BASE_ADDRLO_TXAQMBASEADDRLO_SHIFT)

/* Bits in hwa_txdma_aqm_base_addrhi */
#define HWA_TXDMA_AQM_BASE_ADDRHI_TXAQMBASEADDRHI_SHIFT      0
#define HWA_TXDMA_AQM_BASE_ADDRHI_TXAQMBASEADDRHI_MASK \
	(0xffffffff << HWA_TXDMA_AQM_BASE_ADDRHI_TXAQMBASEADDRHI_SHIFT)

/* Bits in hwa_txdma_aqm_wr_index */
#define HWA_TXDMA_AQM_WR_INDEX_TXAQMWRINDEX_SHIFT      0
#define HWA_TXDMA_AQM_WR_INDEX_TXAQMWRINDEX_MASK \
	(0xffff << HWA_TXDMA_AQM_WR_INDEX_TXAQMWRINDEX_SHIFT)

/* Bits in hwa_txdma_aqm_depth */
#define HWA_TXDMA_AQM_DEPTH_TXAQMDEPTH_SHIFT      0
#define HWA_TXDMA_AQM_DEPTH_TXAQMDEPTH_MASK \
	(0xffff << HWA_TXDMA_AQM_DEPTH_TXAQMDEPTH_SHIFT)

/* Bits in hwa_txdma_aqm_rd_index */
#define HWA_TXDMA_AQM_RD_INDEX_TXAQMRDINDEX_SHIFT      0
#define HWA_TXDMA_AQM_RD_INDEX_TXAQMRDINDEX_MASK \
	(0xffff << HWA_TXDMA_AQM_RD_INDEX_TXAQMRDINDEX_SHIFT)

/* Bits in hwa_txdma_aqm_attrib */
#define HWA_TXDMA_AQM_ATTRIB_TXAQMATTRIB_SHIFT      0
#define HWA_TXDMA_AQM_ATTRIB_TXAQMATTRIB_MASK \
	(0xffff << HWA_TXDMA_AQM_ATTRIB_TXAQMATTRIB_SHIFT)

/* Bits in hwa_txdma_state_sts2 */
#define HWA_TXDMA_STATE_STS2_TXDMA_SWPKT_DMA_WAIT_STATE_SHIFT      0
#define HWA_TXDMA_STATE_STS2_TXDMA_SWPKT_DMA_WAIT_STATE_MASK \
	(0x3 << HWA_TXDMA_STATE_STS2_TXDMA_SWPKT_DMA_WAIT_STATE_SHIFT)
#define HWA_TXDMA_STATE_STS2_OVERFLOWQ_DMA_WAIT_STATE_SHIFT      2
#define HWA_TXDMA_STATE_STS2_OVERFLOWQ_DMA_WAIT_STATE_MASK \
	(0x3 << HWA_TXDMA_STATE_STS2_OVERFLOWQ_DMA_WAIT_STATE_SHIFT)
#define HWA_TXDMA_STATE_STS2_OVERFLOWQ_STATE_SHIFT      4
#define HWA_TXDMA_STATE_STS2_OVERFLOWQ_STATE_MASK \
	(0xf << HWA_TXDMA_STATE_STS2_OVERFLOWQ_STATE_SHIFT)
#define HWA_TXDMA_STATE_STS2_RDINDEX_UPD_STATE_SHIFT      8
#define HWA_TXDMA_STATE_STS2_RDINDEX_UPD_STATE_MASK \
	(0x3 << HWA_TXDMA_STATE_STS2_RDINDEX_UPD_STATE_SHIFT)
#define HWA_TXDMA_STATE_STS2_OVFILL_DMA_WAIT_STATE_SHIFT      10
#define HWA_TXDMA_STATE_STS2_OVFILL_DMA_WAIT_STATE_MASK \
	(0x3 << HWA_TXDMA_STATE_STS2_OVFILL_DMA_WAIT_STATE_SHIFT)
#define HWA_TXDMA_STATE_STS2_OVFILL_STATE_SHIFT      12
#define HWA_TXDMA_STATE_STS2_OVFILL_STATE_MASK \
	(0x7 << HWA_TXDMA_STATE_STS2_OVFILL_STATE_SHIFT)

/* Bits in hwa_txdma_state_sts3 */
#define HWA_TXDMA_STATE_STS3_TXDMA_MAC_TXFIFO_ID_SHIFT      0
#define HWA_TXDMA_STATE_STS3_TXDMA_MAC_TXFIFO_ID_MASK \
	(0x7f << HWA_TXDMA_STATE_STS3_TXDMA_MAC_TXFIFO_ID_SHIFT)
#define HWA_TXDMA_STATE_STS3_TXDMA_OVQ_STOP_STATE_SHIFT      7
#define HWA_TXDMA_STATE_STS3_TXDMA_OVQ_STOP_STATE_MASK \
	(0x1 << HWA_TXDMA_STATE_STS3_TXDMA_OVQ_STOP_STATE_SHIFT)
#define HWA_TXDMA_STATE_STS3_TXDMA_NUM_DESC_SHIFT      8
#define HWA_TXDMA_STATE_STS3_TXDMA_NUM_DESC_MASK \
	(0xff << HWA_TXDMA_STATE_STS3_TXDMA_NUM_DESC_SHIFT)
#define HWA_TXDMA_STATE_STS3_TXDMA_SWPKT_ADDR_SHIFT      16
#define HWA_TXDMA_STATE_STS3_TXDMA_SWPKT_ADDR_MASK \
	(0xffff << HWA_TXDMA_STATE_STS3_TXDMA_SWPKT_ADDR_SHIFT)

/* Bits in hwa_txdma_hwa_txdma2_cfg3 */
#if HWA_REVISION_EQ_128
#define HWA_TXDMA_HWA_TXDMA2_CFG3_TXDMA_LIMIT_TRHREAHOLD_SHIFT      0
#define HWA_TXDMA_HWA_TXDMA2_CFG3_TXDMA_LIMIT_TRHREAHOLD_MASK \
	(0xffff << HWA_TXDMA_HWA_TXDMA2_CFG3_TXDMA_LIMIT_TRHREAHOLD_SHIFT)
#else /* HWA_REVISION_GE_129 */
#define HWA_TXDMA_HWA_TXDMA2_CFG3_TXDMA_LIMIT_THREAHOLD_SHIFT      0
#define HWA_TXDMA_HWA_TXDMA2_CFG3_TXDMA_LIMIT_THREAHOLD_MASK \
	(0xffff << HWA_TXDMA_HWA_TXDMA2_CFG3_TXDMA_LIMIT_THREAHOLD_SHIFT)
#endif /* HWA_REVISION_GE_129 */
#if HWA_REVISION_GE_129
#define HWA_TXDMA_HWA_TXDMA2_CFG3_AQM_DESC_FREE_SPACE_SHIFT      16
#define HWA_TXDMA_HWA_TXDMA2_CFG3_AQM_DESC_FREE_SPACE_MASK \
	(0xff << HWA_TXDMA_HWA_TXDMA2_CFG3_AQM_DESC_FREE_SPACE_SHIFT)
#endif /* HWA_REVISION_GE_129 */
#define HWA_TXDMA_HWA_TXDMA2_CFG3_TXDMA_OVQ_QID_SHIFT      24
#define HWA_TXDMA_HWA_TXDMA2_CFG3_TXDMA_OVQ_QID_MASK \
	(0x7f << hwa_txdma_HWA_TXDMA2_CFG3_txdma_ovq_qid_SHIFT)
#define HWA_TXDMA_HWA_TXDMA2_CFG3_TXDMA_DISABLE_QID_SHIFT      31
#define HWA_TXDMA_HWA_TXDMA2_CFG3_TXDMA_DISABLE_QID_MASK \
	(0x1 << HWA_TXDMA_HWA_TXDMA2_CFG3_TXDMA_DISABLE_QID_SHIFT)

/* Bits in hwa_txdma_hwa_txdma2_cfg4 */
#define HWA_TXDMA_HWA_TXDMA2_CFG4_TXDMA_EMPTY_CNT_REACH_SHIFT      0
#define HWA_TXDMA_HWA_TXDMA2_CFG4_TXDMA_EMPTY_CNT_REACH_MASK \
	(0xffff << HWA_TXDMA_HWA_TXDMA2_CFG4_TXDMA_EMPTY_CNT_REACH_SHIFT)
#if HWA_REVISION_EQ_128
#define HWA_TXDMA_HWA_TXDMA2_CFG4_TXDMA_SWTXPKT_CNT_REACH_SHIFT      16
#define HWA_TXDMA_HWA_TXDMA2_CFG4_TXDMA_SWTXPKT_CNT_REACH_MASK \
	(0xffff << HWA_TXDMA_HWA_TXDMA2_CFG4_TXDMA_SWTXPKT_CNT_REACH_SHIFT)
#endif /* HWA_REVISION_EQ_128 */

/* Bits in hwa_txdma_sw2hwa_tx_pkt_chain_q_base_addr_h */
#define HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_BASE_ADDR_H_PKTCHAINQBASEADDRHI_SHIFT      0
#define HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_BASE_ADDR_H_PKTCHAINQBASEADDRHI_MASK \
	(0xffffffff << HWA_TXDMA_SW2HWA_TX_PKT_CHAIN_Q_BASE_ADDR_H_PKTCHAINQBASEADDRHI_SHIFT)

/* Bits in hwa_txdma_sw_tx_pkt_nxt_h */
#define HWA_TXDMA_SW_TX_PKT_NXT_H_SWTXPKTNXTADDRHI_SHIFT      0
#define HWA_TXDMA_SW_TX_PKT_NXT_H_SWTXPKTNXTADDRHI_MASK \
	(0xffffffff << HWA_TXDMA_SW_TX_PKT_NXT_H_SWTXPKTNXTADDRHI_SHIFT)

/*
 * -----------------------------------------------------------------------------
 * HWA_TX_STATUS MACROS: hwa_tx_status_reg_defs.h Wed Aug 23 17:58:04 2017
 * -----------------------------------------------------------------------------
 */
#define hwa_tx_status0_base                         0x700
#define hwa_tx_status0_last                         0x77f

#define hwa_tx_status1_base                         0x780
#define hwa_tx_status1_last                         0x7ff

/* hwa_tx_status registers */
#define hwa_tx_status_tseq_base_l                   0x000
#define hwa_tx_status_tseq_base_h                   0x004
#define hwa_tx_status_tseq_size                     0x008
#define hwa_tx_status_tseq_wridx                    0x00c
#define hwa_tx_status_tseq_rdidx                    0x010
#define hwa_tx_status_tse_ctl                       0x014
#define hwa_tx_status_tse_sts                       0x018
#define hwa_tx_status_txs_debug_reg                 0x01c
#define hwa_tx_status_dma_desc_template_txs         0x020
#if HWA_REVISION_GE_129
#define hwa_tx_status_txe_cfg1                      0x024
#define hwa_tx_status_tse_axi_base                  0x028
#define hwa_tx_status_tse_axi_ctl                   0x02c
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_tx_status_tseq_base_l */
#define HWA_TX_STATUS_TSEQ_BASE_L_REGS2TXS_QUEUE_ADDR_L_SHIFT      0
#define HWA_TX_STATUS_TSEQ_BASE_L_REGS2TXS_QUEUE_ADDR_L_MASK \
	(0xffffffff << HWA_TX_STATUS_TSEQ_BASE_L_REGS2TXS_QUEUE_ADDR_L_SHIFT)

/* Bits in hwa_tx_status_tseq_base_h */
#define HWA_TX_STATUS_TSEQ_BASE_H_REGS2TXS_QUEUE_ADDR_H_SHIFT      0
#define HWA_TX_STATUS_TSEQ_BASE_H_REGS2TXS_QUEUE_ADDR_H_MASK \
	(0xffffffff << HWA_TX_STATUS_TSEQ_BASE_H_REGS2TXS_QUEUE_ADDR_H_SHIFT)

/* Bits in hwa_tx_status_tseq_size */
#define HWA_TX_STATUS_TSEQ_SIZE_REGS2TXS_QUEUE_SIZE_SHIFT      0
#define HWA_TX_STATUS_TSEQ_SIZE_REGS2TXS_QUEUE_SIZE_MASK \
	(0xffff << HWA_TX_STATUS_TSEQ_SIZE_REGS2TXS_QUEUE_SIZE_SHIFT)

/* Bits in hwa_tx_status_tseq_wridx */
#define HWA_TX_STATUS_TSEQ_WRIDX_REGS2TXS_QUEUE_WRIDX_SHIFT      0
#define HWA_TX_STATUS_TSEQ_WRIDX_REGS2TXS_QUEUE_WRIDX_MASK \
	(0xffff << HWA_TX_STATUS_TSEQ_WRIDX_REGS2TXS_QUEUE_WRIDX_SHIFT)

/* Bits in hwa_tx_status_tseq_rdidx */
#define HWA_TX_STATUS_TSEQ_RDIDX_REGS2TXS_QUEUE_RDIDX_SHIFT      0
#define HWA_TX_STATUS_TSEQ_RDIDX_REGS2TXS_QUEUE_RDIDX_MASK \
	(0xffff << HWA_TX_STATUS_TSEQ_RDIDX_REGS2TXS_QUEUE_RDIDX_SHIFT)

/* Bits in hwa_tx_status_tse_ctl */
#define HWA_TX_STATUS_TSE_CTL_LAZYCOUNT_SHIFT      0
#define HWA_TX_STATUS_TSE_CTL_LAZYCOUNT_MASK \
	(0x3f << HWA_TX_STATUS_TSE_CTL_LAZYCOUNT_SHIFT)
#define HWA_TX_STATUS_TSE_CTL_LAZYINTRTIMEOUT_SHIFT      6
#define HWA_TX_STATUS_TSE_CTL_LAZYINTRTIMEOUT_MASK \
	(0xffff << HWA_TX_STATUS_TSE_CTL_LAZYINTRTIMEOUT_SHIFT)
#define HWA_TX_STATUS_TSE_CTL_MACTXSTATUSSIZE_SHIFT      22
#if HWA_REVISION_EQ_128
#define HWA_TX_STATUS_TSE_CTL_MACTXSTATUSSIZE_MASK \
	(0x7f << HWA_TX_STATUS_TSE_CTL_MACTXSTATUSSIZE_SHIFT)
#else  /* HWA_REVISION_GE_129 */
#define HWA_TX_STATUS_TSE_CTL_MACTXSTATUSSIZE_MASK \
	(0xff << HWA_TX_STATUS_TSE_CTL_MACTXSTATUSSIZE_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_tx_status_tse_sts */
#define HWA_TX_STATUS_TSE_STS_ENGINESTATE_SHIFT      0
#define HWA_TX_STATUS_TSE_STS_ENGINESTATE_MASK \
	(0x3 << HWA_TX_STATUS_TSE_STS_ENGINESTATE_SHIFT)
#define HWA_TX_STATUS_TSE_STS_ENGINESTOPREASON_SHIFT      2
#define HWA_TX_STATUS_TSE_STS_ENGINESTOPREASON_MASK \
	(0x3 << HWA_TX_STATUS_TSE_STS_ENGINESTOPREASON_SHIFT)
#define HWA_TX_STATUS_TSE_STS_QUEUE_FULL_COUNTER_SHIFT      4
#define HWA_TX_STATUS_TSE_STS_QUEUE_FULL_COUNTER_MASK \
	(0xff << HWA_TX_STATUS_TSE_STS_QUEUE_FULL_COUNTER_SHIFT)
#define HWA_TX_STATUS_TSE_STS_LAST_WRIND_UPDATESIZE_SHIFT      12
#define HWA_TX_STATUS_TSE_STS_LAST_WRIND_UPDATESIZE_MASK \
	(0x1f << HWA_TX_STATUS_TSE_STS_LAST_WRIND_UPDATESIZE_SHIFT)

/* Bits in hwa_tx_status_txs_debug_reg */
#define HWA_TX_STATUS_TXS_DEBUG_REG_START_CURSTATE_SHIFT      0
#define HWA_TX_STATUS_TXS_DEBUG_REG_START_CURSTATE_MASK \
	(0xf << HWA_TX_STATUS_TXS_DEBUG_REG_START_CURSTATE_SHIFT)
#define HWA_TX_STATUS_TXS_DEBUG_REG_NUM_TX_STATUS_COUNT_SHIFT      4
#if HWA_REVISION_EQ_128
#define HWA_TX_STATUS_TXS_DEBUG_REG_NUM_TX_STATUS_COUNT_MASK \
	(0xff << HWA_TX_STATUS_TXS_DEBUG_REG_NUM_TX_STATUS_COUNT_SHIFT)
#else  /* HWA_REVISION_GE_129 */
#define HWA_TX_STATUS_TXS_DEBUG_REG_NUM_TX_STATUS_COUNT_MASK \
	(0x3ff << HWA_TX_STATUS_TXS_DEBUG_REG_NUM_TX_STATUS_COUNT_SHIFT)
#endif /* HWA_REVISION_GE_129 */
#if HWA_REVISION_GE_129
#define HWA_TX_STATUS_TXS_DEBUG_REG_TX_STATUS_CNT_FULL_REQ_SHIFT      14
#define HWA_TX_STATUS_TXS_DEBUG_REG_TX_STATUS_CNT_FULL_REQ_MASK \
	(0x1 << HWA_TX_STATUS_TXS_DEBUG_REG_TX_STATUS_CNT_FULL_REQ_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_tx_status_dma_desc_template_txs */
#define HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAPCIEDESCTEMPLATENOTPCIE_SHIFT      0
#define HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAPCIEDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAPCIEDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAPCIEDESCTEMPLATECOHERENT_SHIFT      1
#define HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAPCIEDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAPCIEDESCTEMPLATECOHERENT_SHIFT)
#define HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAPCIEDESCTEMPLATEADDREXT_SHIFT      2
#define HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAPCIEDESCTEMPLATEADDREXT_MASK \
	(0x3 << HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAPCIEDESCTEMPLATEADDREXT_SHIFT)
#define HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAHWADESCTEMPLATENOTPCIE_SHIFT      4
#define HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAHWADESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAHWADESCTEMPLATENOTPCIE_SHIFT)
#define HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAHWADESCTEMPLATECOHERENT_SHIFT      5
#define HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAHWADESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_DMAHWADESCTEMPLATECOHERENT_SHIFT)
#define HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_NONDMAHWADESCTEMPLATECOHERENT_SHIFT      6
#define HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_NONDMAHWADESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_TX_STATUS_DMA_DESC_TEMPLATE_TXS_NONDMAHWADESCTEMPLATECOHERENT_SHIFT)

#if HWA_REVISION_GE_129
/* Bits in hwa_tx_status_txe_cfg1 */
#define HWA_TX_STATUS_TXE_CFG1_ACCESSMODE_SHIFT      0
#define HWA_TX_STATUS_TXE_CFG1_ACCESSMODE_MASK \
	(0x1 << HWA_TX_STATUS_TXE_CFG1_ACCESSMODE_SHIFT)
#define HWA_TX_STATUS_TXE_CFG1_EXTRAREAD_SHIFT      1
#define HWA_TX_STATUS_TXE_CFG1_EXTRAREAD_MASK \
	(0x1 << HWA_TX_STATUS_TXE_CFG1_EXTRAREAD_SHIFT)
#define HWA_TX_STATUS_TXE_CFG1_CHECKVALID_SHIFT      2
#define HWA_TX_STATUS_TXE_CFG1_CHECKVALID_MASK \
	(0x1 << HWA_TX_STATUS_TXE_CFG1_CHECKVALID_SHIFT)

/* Bits in hwa_tx_status_tse_axi_base */
#define HWA_TX_STATUS_TSE_AXI_BASE_REGS2TXS_BASE_ADDR_AXI_SHIFT      0
#define HWA_TX_STATUS_TSE_AXI_BASE_REGS2TXS_BASE_ADDR_AXI_MASK \
	(0xffffffff << HWA_TX_STATUS_TSE_AXI_BASE_REGS2TXS_BASE_ADDR_AXI_SHIFT)

/* Bits in hwa_tx_status_tse_axi_ctl */
#define HWA_TX_STATUS_TSE_AXI_CTL_REGS2TXS_SIZE_AXI_SHIFT      0
#define HWA_TX_STATUS_TSE_AXI_CTL_REGS2TXS_SIZE_AXI_MASK \
	(0x7fff << HWA_TX_STATUS_TSE_AXI_CTL_REGS2TXS_SIZE_AXI_SHIFT)
#define HWA_TX_STATUS_TSE_AXI_CTL_REGS2TXS_INCR_ADDR_AXI_SHIFT      15
#define HWA_TX_STATUS_TSE_AXI_CTL_REGS2TXS_INCR_ADDR_AXI_MASK \
	(0x1 << HWA_TX_STATUS_TSE_AXI_CTL_REGS2TXS_INCR_ADDR_AXI_SHIFT)
#define HWA_TX_STATUS_TSE_AXI_CTL_REGS2TXS_DATALENGTH_AXI_SHIFT      16
#define HWA_TX_STATUS_TSE_AXI_CTL_REGS2TXS_DATALENGTH_AXI_MASK \
	(0xff << HWA_TX_STATUS_TSE_AXI_CTL_REGS2TXS_DATALENGTH_AXI_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/*
 * -----------------------------------------------------------------------------
 * HWA_RX MACROS: hwa_rx_reg_defs.h Wed Aug 23 17:58:10 2017
 * -----------------------------------------------------------------------------
 */
#define hwa_rx_core0_base                           0x840
#define hwa_rx_core0_last                           0xa1f

#define hwa_rx_core1_base                           0xa20
#define hwa_rx_core1_last                           0xbff

/* hwa_rx registers */
#define hwa_rx_rxpsrc_ring_addrlo                   0x000
#define hwa_rx_rxpsrc_ring_addrhi                   0x004
#define hwa_rx_rxpsrc_ring_wrindex                  0x008
#define hwa_rx_rxpsrc_ring_rdindex                  0x00c
#define hwa_rx_rxpsrc_ring_cfg                      0x010
#define hwa_rx_rxpsrc_intraggr_seqnum_cfg           0x014
#define hwa_rx_rxpsrc_seqnum_cfg                    0x018
#define hwa_rx_rxpsrc_seqnum_status                 0x01c
#define hwa_rx_rxpsrc_rdindexupd_addrlo             0x020
#define hwa_rx_rxpsrc_rdindexupd_addrhi             0x024
#define hwa_rx_rxpsrc_status                        0x028
#define hwa_rx_rxpsrc_ring_hwa2cfg                  0x02c
#define hwa_rx_rxpdest_ring_addrlo                  0x030
#define hwa_rx_rxpdest_ring_addrhi                  0x034
#define hwa_rx_rxpdest_ring_wrindex                 0x038
#define hwa_rx_rxpdest_ring_rdindex                 0x03c
#define hwa_rx_rxpdest_ring_cfg                     0x040
#define hwa_rx_rxpdest_intraggr_seqnum_cfg          0x044
#define hwa_rx_rxpdest_status                       0x058
#define hwa_rx_d0dest_ring_addrlo                   0x060
#define hwa_rx_d0dest_ring_addrhi                   0x064
#define hwa_rx_d0dest_ring_wrindex                  0x068
#define hwa_rx_d0dest_ring_rdindex                  0x06c
#define hwa_rx_d0dest_ring_cfg                      0x070
#define hwa_rx_d0dest_intraggr_seqnum_cfg           0x074
#define hwa_rx_d0dest_wrindexupd_addrlo             0x084
#define hwa_rx_d0dest_status                        0x088
#define hwa_rx_d1dest_ring_addrlo                   0x090
#define hwa_rx_d1dest_ring_addrhi                   0x094
#define hwa_rx_d1dest_ring_wrindex                  0x098
#define hwa_rx_d1dest_ring_rdindex                  0x09c
#define hwa_rx_d1dest_ring_cfg                      0x0a0
#define hwa_rx_d1dest_intraggr_seqnum_cfg           0x0a4
#define hwa_rx_d1dest_wrindexupd_addrlo             0x0b4
#define hwa_rx_d1dest_status                        0x0b8
#define hwa_rx_d11bdest_ring_addrlo                 0x0c0
#define hwa_rx_d11bdest_ring_addrhi                 0x0c4
#define hwa_rx_d11bdest_ring_wrindex                0x0c8
#define hwa_rx_d11bdest_ring_rdindex                0x0cc
#define hwa_rx_d11bdest_ring_cfg                    0x0d0
#define hwa_rx_d11bdest_intraggr_seqnum_cfg         0x0d4
#define hwa_rx_freeidxsrc_ring_addrlo               0x0f0
#define hwa_rx_freeidxsrc_ring_addrhi               0x0f4
#define hwa_rx_freeidxsrc_ring_wrindex              0x0f8
#define hwa_rx_freeidxsrc_ring_rdindex              0x0fc
#define hwa_rx_freeidxsrc_ring_cfg                  0x100
#define hwa_rx_freeidxsrc_intraggr_seqnum_cfg       0x104
#define hwa_rx_rxpmgr_cfg                           0x120
#define hwa_rx_rxpmgr_tfrstatus                     0x134
#define hwa_rx_d0mgr_tfrstatus                      0x138
#define hwa_rx_d1mgr_tfrstatus                      0x13c
#define hwa_rx_d11bmgr_tfrstatus                    0x140
#define hwa_rx_freeidxmgr_tfrstatus                 0x144
#define hwa_rx_rxp_localfifo_cfg_status             0x148
#define hwa_rx_d0_localfifo_cfg_status              0x150
#define hwa_rx_d1_localfifo_cfg_status              0x154
#define hwa_rx_d11b_localfifo_cfg_status            0x158
#define hwa_rx_freeidx_localfifo_cfg_status         0x15c
#define hwa_rx_mac_counter_ctrl                     0x160
#define hwa_rx_mac_counter_status                   0x164
#define hwa_rx_fw_alert_cfg                         0x168
#define hwa_rx_fw_rxcompensate                      0x16c
#define hwa_rx_rxfill_ctrl0                         0x170
#define hwa_rx_rxfill_ctrl1                         0x174
#define hwa_rx_rxfill_compresslo                    0x178
#define hwa_rx_rxfill_compresshi                    0x17c
#define hwa_rx_rxfill_desc0_templ_lo                0x180
#define hwa_rx_rxfill_desc0_templ_hi                0x184
#define hwa_rx_rxfill_desc1_templ_lo                0x188
#define hwa_rx_rxfill_desc1_templ_hi                0x18c
#define hwa_rx_rxfill_status0                       0x190
#define hwa_rx_rph_reserve_cfg                      0x194
#define hwa_rx_rph_sw_buffer_addr                   0x198
#define hwa_rx_rph_reserve_req                      0x19c
#define hwa_rx_rph_reserve_resp                     0x1a0
#define hwa_rx_debug_intstatus                      0x1a4
#define hwa_rx_debug_errorstatus                    0x1a8
#define hwa_rx_debug_hwa2status                     0x1ac
#define hwa_rx_debug_hwa2errorstatus                0x1b0

/* Bits in hwa_rx_rxpsrc_ring_addrlo */
#define HWA_RX_RXPSRC_RING_ADDRLO_ADDRLO_SHIFT      0
#define HWA_RX_RXPSRC_RING_ADDRLO_ADDRLO_MASK \
	(0xffffffff << HWA_RX_RXPSRC_RING_ADDRLO_ADDRLO_SHIFT)

/* Bits in hwa_rx_rxpsrc_ring_addrhi */
#define HWA_RX_RXPSRC_RING_ADDRHI_ADDRHI_SHIFT      0
#define HWA_RX_RXPSRC_RING_ADDRHI_ADDRHI_MASK \
	(0xffffffff << HWA_RX_RXPSRC_RING_ADDRHI_ADDRHI_SHIFT)

/* Bits in hwa_rx_rxpsrc_ring_wrindex */
#define HWA_RX_RXPSRC_RING_WRINDEX_WR_INDEX_SHIFT      0
#define HWA_RX_RXPSRC_RING_WRINDEX_WR_INDEX_MASK \
	(0xffff << HWA_RX_RXPSRC_RING_WRINDEX_WR_INDEX_SHIFT)

/* Bits in hwa_rx_rxpsrc_ring_rdindex */
#define HWA_RX_RXPSRC_RING_RDINDEX_RD_INDEX_SHIFT      0
#define HWA_RX_RXPSRC_RING_RDINDEX_RD_INDEX_MASK \
	(0xffff << HWA_RX_RXPSRC_RING_RDINDEX_RD_INDEX_SHIFT)

/* Bits in hwa_rx_rxpsrc_ring_cfg */
#define HWA_RX_RXPSRC_RING_CFG_SEQNUMENABLE_SHIFT      0
#define HWA_RX_RXPSRC_RING_CFG_SEQNUMENABLE_MASK \
	(0x1 << HWA_RX_RXPSRC_RING_CFG_SEQNUMENABLE_SHIFT)
#define HWA_RX_RXPSRC_RING_CFG_SEQNUM_OR_POLARITY_SHIFT      1
#define HWA_RX_RXPSRC_RING_CFG_SEQNUM_OR_POLARITY_MASK \
	(0x1 << HWA_RX_RXPSRC_RING_CFG_SEQNUM_OR_POLARITY_SHIFT)
#define HWA_RX_RXPSRC_RING_CFG_SEQNUM_WIDTH_SHIFT      2
#define HWA_RX_RXPSRC_RING_CFG_SEQNUM_WIDTH_MASK \
	(0x1 << HWA_RX_RXPSRC_RING_CFG_SEQNUM_WIDTH_SHIFT)
#define HWA_RX_RXPSRC_RING_CFG_UPDATE_RDIDX_SHIFT      3
#define HWA_RX_RXPSRC_RING_CFG_UPDATE_RDIDX_MASK \
	(0x1 << HWA_RX_RXPSRC_RING_CFG_UPDATE_RDIDX_SHIFT)
#define HWA_RX_RXPSRC_RING_CFG_UPDATE_RDIDX_RD_AFTER_WR_SHIFT      4
#define HWA_RX_RXPSRC_RING_CFG_UPDATE_RDIDX_RD_AFTER_WR_MASK \
	(0x1 << HWA_RX_RXPSRC_RING_CFG_UPDATE_RDIDX_RD_AFTER_WR_SHIFT)
#define HWA_RX_RXPSRC_RING_CFG_TEMPLATE_NOTPCIE_SHIFT      5
#define HWA_RX_RXPSRC_RING_CFG_TEMPLATE_NOTPCIE_MASK \
	(0x1 << HWA_RX_RXPSRC_RING_CFG_TEMPLATE_NOTPCIE_SHIFT)
#define HWA_RX_RXPSRC_RING_CFG_TEMPLATE_COHERENT_SHIFT      6
#define HWA_RX_RXPSRC_RING_CFG_TEMPLATE_COHERENT_MASK \
	(0x1 << HWA_RX_RXPSRC_RING_CFG_TEMPLATE_COHERENT_SHIFT)
#define HWA_RX_RXPSRC_RING_CFG_TEMPLATE_ADDREXT_SHIFT      7
#define HWA_RX_RXPSRC_RING_CFG_TEMPLATE_ADDREXT_MASK \
	(0x3 << HWA_RX_RXPSRC_RING_CFG_TEMPLATE_ADDREXT_SHIFT)
#define HWA_RX_RXPSRC_RING_CFG_ELSIZE_SHIFT      10
#define HWA_RX_RXPSRC_RING_CFG_ELSIZE_MASK \
	(0x3f << HWA_RX_RXPSRC_RING_CFG_ELSIZE_SHIFT)
#define HWA_RX_RXPSRC_RING_CFG_DEPTH_SHIFT      16
#define HWA_RX_RXPSRC_RING_CFG_DEPTH_MASK \
	(0xffff << HWA_RX_RXPSRC_RING_CFG_DEPTH_SHIFT)

/* Bits in hwa_rx_rxpsrc_intraggr_seqnum_cfg */
#define HWA_RX_RXPSRC_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_SHIFT      0
#define HWA_RX_RXPSRC_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_MASK \
	(0xff << HWA_RX_RXPSRC_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_SHIFT)
#define HWA_RX_RXPSRC_INTRAGGR_SEQNUM_CFG_SEQNUM_MODULO_HI_SHIFT      8
#define HWA_RX_RXPSRC_INTRAGGR_SEQNUM_CFG_SEQNUM_MODULO_HI_MASK \
	(0xff << HWA_RX_RXPSRC_INTRAGGR_SEQNUM_CFG_SEQNUM_MODULO_HI_SHIFT)
#define HWA_RX_RXPSRC_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_SHIFT      16
#define HWA_RX_RXPSRC_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_MASK \
	(0xffff << HWA_RX_RXPSRC_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_SHIFT)

/* Bits in hwa_rx_rxpsrc_seqnum_cfg */
#define HWA_RX_RXPSRC_SEQNUM_CFG_START_SEQNUMPOL_SHIFT      0
#define HWA_RX_RXPSRC_SEQNUM_CFG_START_SEQNUMPOL_MASK \
	(0xffff << HWA_RX_RXPSRC_SEQNUM_CFG_START_SEQNUMPOL_SHIFT)
#define HWA_RX_RXPSRC_SEQNUM_CFG_SEQNUM_POS_SHIFT      16
#define HWA_RX_RXPSRC_SEQNUM_CFG_SEQNUM_POS_MASK \
	(0xff << HWA_RX_RXPSRC_SEQNUM_CFG_SEQNUM_POS_SHIFT)
#define HWA_RX_RXPSRC_SEQNUM_CFG_SEQNUM_MODULO_LO_SHIFT      24
#define HWA_RX_RXPSRC_SEQNUM_CFG_SEQNUM_MODULO_LO_MASK \
	(0xff << HWA_RX_RXPSRC_SEQNUM_CFG_SEQNUM_MODULO_LO_SHIFT)

/* Bits in hwa_rx_rxpsrc_seqnum_status */
#define HWA_RX_RXPSRC_SEQNUM_STATUS_RUNNING_SEQNUMPOL_SHIFT      0
#define HWA_RX_RXPSRC_SEQNUM_STATUS_RUNNING_SEQNUMPOL_MASK \
	(0xffff << HWA_RX_RXPSRC_SEQNUM_STATUS_RUNNING_SEQNUMPOL_SHIFT)

/* Bits in hwa_rx_rxpsrc_rdindexupd_addrlo */
#define HWA_RX_RXPSRC_RDINDEXUPD_ADDRLO_ADDRLO_SHIFT      0
#define HWA_RX_RXPSRC_RDINDEXUPD_ADDRLO_ADDRLO_MASK \
	(0xffffffff << HWA_RX_RXPSRC_RDINDEXUPD_ADDRLO_ADDRLO_SHIFT)

/* Bits in hwa_rx_rxpsrc_rdindexupd_addrhi */
#define HWA_RX_RXPSRC_RDINDEXUPD_ADDRHI_ADDRHI_SHIFT      0
#define HWA_RX_RXPSRC_RDINDEXUPD_ADDRHI_ADDRHI_MASK \
	(0xffffffff << HWA_RX_RXPSRC_RDINDEXUPD_ADDRHI_ADDRHI_SHIFT)

/* Bits in hwa_rx_rxpsrc_status */
#define HWA_RX_RXPSRC_STATUS_STATE_SHIFT      0
#define HWA_RX_RXPSRC_STATUS_STATE_MASK \
	(0x7 << HWA_RX_RXPSRC_STATUS_STATE_SHIFT)
#define HWA_RX_RXPSRC_STATUS_PENDINGUPDATE_SHIFT      3
#define HWA_RX_RXPSRC_STATUS_PENDINGUPDATE_MASK \
	(0x1 << HWA_RX_RXPSRC_STATUS_PENDINGUPDATE_SHIFT)
#define HWA_RX_RXPSRC_STATUS_TIMED_OUT_SHIFT      4
#define HWA_RX_RXPSRC_STATUS_TIMED_OUT_MASK \
	(0x1 << HWA_RX_RXPSRC_STATUS_TIMED_OUT_SHIFT)
#define HWA_RX_RXPSRC_STATUS_PENDING_COUNT_SHIFT      16
#define HWA_RX_RXPSRC_STATUS_PENDING_COUNT_MASK \
	(0xffff << HWA_RX_RXPSRC_STATUS_PENDING_COUNT_SHIFT)

/* Bits in hwa_rx_rxpsrc_ring_hwa2cfg */
#define HWA_RX_RXPSRC_RING_HWA2CFG_RXP_DATA_BUF_LEN_SHIFT      0
#define HWA_RX_RXPSRC_RING_HWA2CFG_RXP_DATA_BUF_LEN_MASK \
	(0xffff << HWA_RX_RXPSRC_RING_HWA2CFG_RXP_DATA_BUF_LEN_SHIFT)
#define HWA_RX_RXPSRC_RING_HWA2CFG_PKTS_PER_AGGR_SHIFT      16
#define HWA_RX_RXPSRC_RING_HWA2CFG_PKTS_PER_AGGR_MASK \
	(0xf << HWA_RX_RXPSRC_RING_HWA2CFG_PKTS_PER_AGGR_SHIFT)
#define HWA_RX_RXPSRC_RING_HWA2CFG_RXP_AGGR_MODE_SHIFT      20
#define HWA_RX_RXPSRC_RING_HWA2CFG_RXP_AGGR_MODE_MASK \
	(0x1 << HWA_RX_RXPSRC_RING_HWA2CFG_RXP_AGGR_MODE_SHIFT)
#if HWA_REVISION_GE_129
#define HWA_RX_RXPSRC_RING_HWA2CFG_NIC64_1B_SHIFT      22
#define HWA_RX_RXPSRC_RING_HWA2CFG_NIC64_1B_MASK \
	(0x1 << HWA_RX_RXPSRC_RING_HWA2CFG_NIC64_1B_SHIFT)
#define HWA_RC_RXPSRC_RING_HWA2CFG_NIC_1A_DISABLE_SHIFT      23
#define HWA_RC_RXPSRC_RING_HWA2CFG_NIC_1A_DISABLE_MASK \
	(0x1 << HWA_RC_RXPSRC_RING_HWA2CFG_NIC_1A_DISABLE_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_rx_rxpdest_ring_addrlo */
#define HWA_RX_RXPDEST_RING_ADDRLO_ADDRLO_SHIFT      0
#define HWA_RX_RXPDEST_RING_ADDRLO_ADDRLO_MASK \
	(0xffffffff << HWA_RX_RXPDEST_RING_ADDRLO_ADDRLO_SHIFT)

/* Bits in hwa_rx_rxpdest_ring_addrhi */
#define HWA_RX_RXPDEST_RING_ADDRHI_ADDRHI_SHIFT      0
#define HWA_RX_RXPDEST_RING_ADDRHI_ADDRHI_MASK \
	(0xffffffff << HWA_RX_RXPDEST_RING_ADDRHI_ADDRHI_SHIFT)

/* Bits in hwa_rx_rxpdest_ring_wrindex */
#define HWA_RX_RXPDEST_RING_WRINDEX_WR_INDEX_SHIFT      0
#define HWA_RX_RXPDEST_RING_WRINDEX_WR_INDEX_MASK \
	(0xffff << HWA_RX_RXPDEST_RING_WRINDEX_WR_INDEX_SHIFT)

/* Bits in hwa_rx_rxpdest_ring_rdindex */
#define HWA_RX_RXPDEST_RING_RDINDEX_RD_INDEX_SHIFT      0
#define HWA_RX_RXPDEST_RING_RDINDEX_RD_INDEX_MASK \
	(0xffff << HWA_RX_RXPDEST_RING_RDINDEX_RD_INDEX_SHIFT)

/* Bits in hwa_rx_rxpdest_ring_cfg */
#define HWA_RX_RXPDEST_RING_CFG_TEMPLATE_NOTPCIE_SHIFT      5
#define HWA_RX_RXPDEST_RING_CFG_TEMPLATE_NOTPCIE_MASK \
	(0x1 << HWA_RX_RXPDEST_RING_CFG_TEMPLATE_NOTPCIE_SHIFT)
#define HWA_RX_RXPDEST_RING_CFG_TEMPLATE_COHERENT_SHIFT      6
#define HWA_RX_RXPDEST_RING_CFG_TEMPLATE_COHERENT_MASK \
	(0x1 << HWA_RX_RXPDEST_RING_CFG_TEMPLATE_COHERENT_SHIFT)
#define HWA_RX_RXPDEST_RING_CFG_TEMPLATE_ADDREXT_SHIFT      7
#define HWA_RX_RXPDEST_RING_CFG_TEMPLATE_ADDREXT_MASK \
	(0x3 << HWA_RX_RXPDEST_RING_CFG_TEMPLATE_ADDREXT_SHIFT)
#define HWA_RX_RXPDEST_RING_CFG_ELSIZE_SHIFT      10
#define HWA_RX_RXPDEST_RING_CFG_ELSIZE_MASK \
	(0x3f << HWA_RX_RXPDEST_RING_CFG_ELSIZE_SHIFT)
#define HWA_RX_RXPDEST_RING_CFG_DEPTH_SHIFT      16
#define HWA_RX_RXPDEST_RING_CFG_DEPTH_MASK \
	(0xffff << HWA_RX_RXPDEST_RING_CFG_DEPTH_SHIFT)

/* Bits in hwa_rx_rxpdest_intraggr_seqnum_cfg */
#define HWA_RX_RXPDEST_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_SHIFT      0
#define HWA_RX_RXPDEST_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_MASK \
	(0xff << HWA_RX_RXPDEST_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_SHIFT)
#define HWA_RX_RXPDEST_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_SHIFT      16
#define HWA_RX_RXPDEST_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_MASK \
	(0xffff << HWA_RX_RXPDEST_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_SHIFT)

/* Bits in hwa_rx_rxpdest_status */
#define HWA_RX_RXPDEST_STATUS_STATE_SHIFT      0
#define HWA_RX_RXPDEST_STATUS_STATE_MASK \
	(0x7 << HWA_RX_RXPDEST_STATUS_STATE_SHIFT)
#define HWA_RX_RXPDEST_STATUS_PENDINGUPDATE_SHIFT      3
#define HWA_RX_RXPDEST_STATUS_PENDINGUPDATE_MASK \
	(0x1 << HWA_RX_RXPDEST_STATUS_PENDINGUPDATE_SHIFT)
#define HWA_RX_RXPDEST_STATUS_TIMED_OUT_SHIFT      4
#define HWA_RX_RXPDEST_STATUS_TIMED_OUT_MASK \
	(0x1 << HWA_RX_RXPDEST_STATUS_TIMED_OUT_SHIFT)
#define HWA_RX_RXPDEST_STATUS_PENDING_COUNT_SHIFT      16
#define HWA_RX_RXPDEST_STATUS_PENDING_COUNT_MASK \
	(0xffff << HWA_RX_RXPDEST_STATUS_PENDING_COUNT_SHIFT)

/* Bits in hwa_rx_d0dest_ring_addrlo */
#define HWA_RX_D0DEST_RING_ADDRLO_ADDRLO_SHIFT      0
#define HWA_RX_D0DEST_RING_ADDRLO_ADDRLO_MASK \
	(0xffffffff << HWA_RX_D0DEST_RING_ADDRLO_ADDRLO_SHIFT)

/* Bits in hwa_rx_d0dest_ring_addrhi */
#define HWA_RX_D0DEST_RING_ADDRHI_ADDRHI_SHIFT      0
#define HWA_RX_D0DEST_RING_ADDRHI_ADDRHI_MASK \
	(0xffffffff << HWA_RX_D0DEST_RING_ADDRHI_ADDRHI_SHIFT)

/* Bits in hwa_rx_d0dest_ring_wrindex */
#define HWA_RX_D0DEST_RING_WRINDEX_WR_INDEX_SHIFT      0
#define HWA_RX_D0DEST_RING_WRINDEX_WR_INDEX_MASK \
	(0xffff << HWA_RX_D0DEST_RING_WRINDEX_WR_INDEX_SHIFT)

/* Bits in hwa_rx_d0dest_ring_rdindex */
#define HWA_RX_D0DEST_RING_RDINDEX_RD_INDEX_SHIFT      0
#define HWA_RX_D0DEST_RING_RDINDEX_RD_INDEX_MASK \
	(0xffff << HWA_RX_D0DEST_RING_RDINDEX_RD_INDEX_SHIFT)

/* Bits in hwa_rx_d0dest_ring_cfg */
#define HWA_RX_D0DEST_RING_CFG_TEMPLATE_COHERENT_SHIFT      6
#define HWA_RX_D0DEST_RING_CFG_TEMPLATE_COHERENT_MASK \
	(0x1 << HWA_RX_D0DEST_RING_CFG_TEMPLATE_COHERENT_SHIFT)
#define HWA_RX_D0DEST_RING_CFG_DEPTH_SHIFT      16
#define HWA_RX_D0DEST_RING_CFG_DEPTH_MASK \
	(0xffff << HWA_RX_D0DEST_RING_CFG_DEPTH_SHIFT)

/* Bits in hwa_rx_d0dest_intraggr_seqnum_cfg */
#define HWA_RX_D0DEST_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_SHIFT      0
#define HWA_RX_D0DEST_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_MASK \
	(0xff << HWA_RX_D0DEST_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_SHIFT)
#define HWA_RX_D0DEST_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_SHIFT      16
#define HWA_RX_D0DEST_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_MASK \
	(0xffff << HWA_RX_D0DEST_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_SHIFT)

/* Bits in hwa_rx_d0dest_wrindexupd_addrlo */
#define HWA_RX_D0DEST_WRINDEXUPD_ADDRLO_ADDRLO_SHIFT      0
#define HWA_RX_D0DEST_WRINDEXUPD_ADDRLO_ADDRLO_MASK \
	(0xffffffff << HWA_RX_D0DEST_WRINDEXUPD_ADDRLO_ADDRLO_SHIFT)

/* Bits in hwa_rx_d0dest_status */
#define HWA_RX_D0DEST_STATUS_STATE_SHIFT      0
#define HWA_RX_D0DEST_STATUS_STATE_MASK \
	(0x7 << HWA_RX_D0DEST_STATUS_STATE_SHIFT)
#define HWA_RX_D0DEST_STATUS_PENDINGUPDATE_SHIFT      3
#define HWA_RX_D0DEST_STATUS_PENDINGUPDATE_MASK \
	(0x1 << HWA_RX_D0DEST_STATUS_PENDINGUPDATE_SHIFT)
#define HWA_RX_D0DEST_STATUS_TIMED_OUT_SHIFT      4
#define HWA_RX_D0DEST_STATUS_TIMED_OUT_MASK \
	(0x1 << HWA_RX_D0DEST_STATUS_TIMED_OUT_SHIFT)
#define HWA_RX_D0DEST_STATUS_PENDING_COUNT_SHIFT      16
#define HWA_RX_D0DEST_STATUS_PENDING_COUNT_MASK \
	(0xffff << HWA_RX_D0DEST_STATUS_PENDING_COUNT_SHIFT)

/* Bits in hwa_rx_d1dest_ring_addrlo */
#define HWA_RX_D1DEST_RING_ADDRLO_ADDRLO_SHIFT      0
#define HWA_RX_D1DEST_RING_ADDRLO_ADDRLO_MASK \
	(0xffffffff << HWA_RX_D1DEST_RING_ADDRLO_ADDRLO_SHIFT)

/* Bits in hwa_rx_d1dest_ring_addrhi */
#define HWA_RX_D1DEST_RING_ADDRHI_ADDRHI_SHIFT      0
#define HWA_RX_D1DEST_RING_ADDRHI_ADDRHI_MASK \
	(0xffffffff << HWA_RX_D1DEST_RING_ADDRHI_ADDRHI_SHIFT)

/* Bits in hwa_rx_d1dest_ring_wrindex */
#define HWA_RX_D1DEST_RING_WRINDEX_WR_INDEX_SHIFT      0
#define HWA_RX_D1DEST_RING_WRINDEX_WR_INDEX_MASK \
	(0xffff << HWA_RX_D1DEST_RING_WRINDEX_WR_INDEX_SHIFT)

/* Bits in hwa_rx_d1dest_ring_rdindex */
#define HWA_RX_D1DEST_RING_RDINDEX_RD_INDEX_SHIFT      0
#define HWA_RX_D1DEST_RING_RDINDEX_RD_INDEX_MASK \
	(0xffff << HWA_RX_D1DEST_RING_RDINDEX_RD_INDEX_SHIFT)

/* Bits in hwa_rx_d1dest_ring_cfg */
#define HWA_RX_D1DEST_RING_CFG_TEMPLATE_COHERENT_SHIFT      6
#define HWA_RX_D1DEST_RING_CFG_TEMPLATE_COHERENT_MASK \
	(0x1 << HWA_RX_D1DEST_RING_CFG_TEMPLATE_COHERENT_SHIFT)
#define HWA_RX_D1DEST_RING_CFG_DEPTH_SHIFT      16
#define HWA_RX_D1DEST_RING_CFG_DEPTH_MASK \
	(0xffff << HWA_RX_D1DEST_RING_CFG_DEPTH_SHIFT)

/* Bits in hwa_rx_d1dest_intraggr_seqnum_cfg */
#define HWA_RX_D1DEST_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_SHIFT      0
#define HWA_RX_D1DEST_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_MASK \
	(0xff << HWA_RX_D1DEST_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_SHIFT)
#define HWA_RX_D1DEST_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_SHIFT      16
#define HWA_RX_D1DEST_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_MASK \
	(0xffff << HWA_RX_D1DEST_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_SHIFT)

/* Bits in hwa_rx_d1dest_wrindexupd_addrlo */
#define HWA_RX_D1DEST_WRINDEXUPD_ADDRLO_ADDRLO_SHIFT      0
#define HWA_RX_D1DEST_WRINDEXUPD_ADDRLO_ADDRLO_MASK \
	(0xffffffff << HWA_RX_D1DEST_WRINDEXUPD_ADDRLO_ADDRLO_SHIFT)

/* Bits in hwa_rx_d1dest_status */
#define HWA_RX_D1DEST_STATUS_STATE_SHIFT      0
#define HWA_RX_D1DEST_STATUS_STATE_MASK \
	(0x7 << HWA_RX_D1DEST_STATUS_STATE_SHIFT)
#define HWA_RX_D1DEST_STATUS_PENDINGUPDATE_SHIFT      3
#define HWA_RX_D1DEST_STATUS_PENDINGUPDATE_MASK \
	(0x1 << HWA_RX_D1DEST_STATUS_PENDINGUPDATE_SHIFT)
#define HWA_RX_D1DEST_STATUS_TIMED_OUT_SHIFT      4
#define HWA_RX_D1DEST_STATUS_TIMED_OUT_MASK \
	(0x1 << HWA_RX_D1DEST_STATUS_TIMED_OUT_SHIFT)
#define HWA_RX_D1DEST_STATUS_PENDING_COUNT_SHIFT      16
#define HWA_RX_D1DEST_STATUS_PENDING_COUNT_MASK \
	(0xffff << HWA_RX_D1DEST_STATUS_PENDING_COUNT_SHIFT)

/* Bits in hwa_rx_d11bdest_ring_addrlo */
#define HWA_RX_D11BDEST_RING_ADDRLO_ADDRLO_SHIFT      0
#define HWA_RX_D11BDEST_RING_ADDRLO_ADDRLO_MASK \
	(0xffffffff << HWA_RX_D11BDEST_RING_ADDRLO_ADDRLO_SHIFT)

/* Bits in hwa_rx_d11bdest_ring_addrhi */
#define HWA_RX_D11BDEST_RING_ADDRHI_ADDRHI_SHIFT      0
#define HWA_RX_D11BDEST_RING_ADDRHI_ADDRHI_MASK \
	(0xffffffff << HWA_RX_D11BDEST_RING_ADDRHI_ADDRHI_SHIFT)

/* Bits in hwa_rx_d11bdest_ring_wrindex */
#define HWA_RX_D11BDEST_RING_WRINDEX_WR_INDEX_SHIFT      0
#define HWA_RX_D11BDEST_RING_WRINDEX_WR_INDEX_MASK \
	(0xffff << HWA_RX_D11BDEST_RING_WRINDEX_WR_INDEX_SHIFT)

/* Bits in hwa_rx_d11bdest_ring_rdindex */
#define HWA_RX_D11BDEST_RING_RDINDEX_RD_INDEX_SHIFT      0
#define HWA_RX_D11BDEST_RING_RDINDEX_RD_INDEX_MASK \
	(0xffff << HWA_RX_D11BDEST_RING_RDINDEX_RD_INDEX_SHIFT)

/* Bits in hwa_rx_d11bdest_ring_cfg */
#define HWA_RX_D11BDEST_RING_CFG_TEMPLATE_NOTPCIE_SHIFT      5
#define HWA_RX_D11BDEST_RING_CFG_TEMPLATE_NOTPCIE_MASK \
	(0x1 << HWA_RX_D11BDEST_RING_CFG_TEMPLATE_NOTPCIE_SHIFT)
#define HWA_RX_D11BDEST_RING_CFG_TEMPLATE_COHERENT_SHIFT      6
#define HWA_RX_D11BDEST_RING_CFG_TEMPLATE_COHERENT_MASK \
	(0x1 << HWA_RX_D11BDEST_RING_CFG_TEMPLATE_COHERENT_SHIFT)
#define HWA_RX_D11BDEST_RING_CFG_TEMPLATE_ADDREXT_SHIFT      7
#define HWA_RX_D11BDEST_RING_CFG_TEMPLATE_ADDREXT_MASK \
	(0x3 << HWA_RX_D11BDEST_RING_CFG_TEMPLATE_ADDREXT_SHIFT)
#define HWA_RX_D11BDEST_RING_CFG_INDEX_AFTER_MAC_SHIFT      9
#define HWA_RX_D11BDEST_RING_CFG_INDEX_AFTER_MAC_MASK \
	(0x1 << HWA_RX_D11BDEST_RING_CFG_INDEX_AFTER_MAC_SHIFT)
#define HWA_RX_D11BDEST_RING_CFG_DEPTH_SHIFT      16
#define HWA_RX_D11BDEST_RING_CFG_DEPTH_MASK \
	(0xffff << HWA_RX_D11BDEST_RING_CFG_DEPTH_SHIFT)

/* Bits in hwa_rx_d11bdest_intraggr_seqnum_cfg */
#define HWA_RX_D11BDEST_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_SHIFT      0
#define HWA_RX_D11BDEST_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_MASK \
	(0xff << HWA_RX_D11BDEST_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_SHIFT)
#define HWA_RX_D11BDEST_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_SHIFT      16
#define HWA_RX_D11BDEST_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_MASK \
	(0xffff << HWA_RX_D11BDEST_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_SHIFT)

/* Bits in hwa_rx_freeidxsrc_ring_addrlo */
#define HWA_RX_FREEIDXSRC_RING_ADDRLO_ADDRLO_SHIFT      0
#define HWA_RX_FREEIDXSRC_RING_ADDRLO_ADDRLO_MASK \
	(0xffffffff << HWA_RX_FREEIDXSRC_RING_ADDRLO_ADDRLO_SHIFT)

/* Bits in hwa_rx_freeidxsrc_ring_addrhi */
#define HWA_RX_FREEIDXSRC_RING_ADDRHI_ADDRHI_SHIFT      0
#define HWA_RX_FREEIDXSRC_RING_ADDRHI_ADDRHI_MASK \
	(0xffffffff << HWA_RX_FREEIDXSRC_RING_ADDRHI_ADDRHI_SHIFT)

/* Bits in hwa_rx_freeidxsrc_ring_wrindex */
#define HWA_RX_FREEIDXSRC_RING_WRINDEX_WR_INDEX_SHIFT      0
#define HWA_RX_FREEIDXSRC_RING_WRINDEX_WR_INDEX_MASK \
	(0xffff << HWA_RX_FREEIDXSRC_RING_WRINDEX_WR_INDEX_SHIFT)

/* Bits in hwa_rx_freeidxsrc_ring_rdindex */
#define HWA_RX_FREEIDXSRC_RING_RDINDEX_RD_INDEX_SHIFT      0
#define HWA_RX_FREEIDXSRC_RING_RDINDEX_RD_INDEX_MASK \
	(0xffff << HWA_RX_FREEIDXSRC_RING_RDINDEX_RD_INDEX_SHIFT)

/* Bits in hwa_rx_freeidxsrc_ring_cfg */
#define HWA_RX_FREEIDXSRC_RING_CFG_TEMPLATE_NOTPCIE_SHIFT      5
#define HWA_RX_FREEIDXSRC_RING_CFG_TEMPLATE_NOTPCIE_MASK \
	(0x1 << HWA_RX_FREEIDXSRC_RING_CFG_TEMPLATE_NOTPCIE_SHIFT)
#define HWA_RX_FREEIDXSRC_RING_CFG_TEMPLATE_COHERENT_SHIFT      6
#define HWA_RX_FREEIDXSRC_RING_CFG_TEMPLATE_COHERENT_MASK \
	(0x1 << HWA_RX_FREEIDXSRC_RING_CFG_TEMPLATE_COHERENT_SHIFT)
#define HWA_RX_FREEIDXSRC_RING_CFG_TEMPLATE_ADDREXT_SHIFT      7
#define HWA_RX_FREEIDXSRC_RING_CFG_TEMPLATE_ADDREXT_MASK \
	(0x3 << HWA_RX_FREEIDXSRC_RING_CFG_TEMPLATE_ADDREXT_SHIFT)
#define HWA_RX_FREEIDXSRC_RING_CFG_DEPTH_SHIFT      16
#define HWA_RX_FREEIDXSRC_RING_CFG_DEPTH_MASK \
	(0xffff << HWA_RX_FREEIDXSRC_RING_CFG_DEPTH_SHIFT)

/* Bits in hwa_rx_freeidxsrc_intraggr_seqnum_cfg */
#define HWA_RX_FREEIDXSRC_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_SHIFT      0
#define HWA_RX_FREEIDXSRC_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_MASK \
	(0xff << HWA_RX_FREEIDXSRC_INTRAGGR_SEQNUM_CFG_AGGR_COUNT_SHIFT)
#define HWA_RX_FREEIDXSRC_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_SHIFT      16
#define HWA_RX_FREEIDXSRC_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_MASK \
	(0xffff << HWA_RX_FREEIDXSRC_INTRAGGR_SEQNUM_CFG_AGGR_TIMER_SHIFT)

/* Bits in hwa_rx_rxpmgr_cfg */
#define HWA_RX_RXPMGR_CFG_BYPASS_SHIFT      1
#define HWA_RX_RXPMGR_CFG_BYPASS_MASK \
	(0x1 << HWA_RX_RXPMGR_CFG_BYPASS_SHIFT)

/* Bits in hwa_rx_rxpmgr_tfrstatus */
#define HWA_RX_RXPMGR_TFRSTATUS_STATE_SHIFT      0
#define HWA_RX_RXPMGR_TFRSTATUS_STATE_MASK \
	(0x7 << HWA_RX_RXPMGR_TFRSTATUS_STATE_SHIFT)
#define HWA_RX_RXPMGR_TFRSTATUS_TRANSFER_SIZE_SHIFT      4
#define HWA_RX_RXPMGR_TFRSTATUS_TRANSFER_SIZE_MASK \
	(0xff << HWA_RX_RXPMGR_TFRSTATUS_TRANSFER_SIZE_SHIFT)
#define HWA_RX_RXPMGR_TFRSTATUS_SRC_OCCUPIED_EL_SHIFT      12
#define HWA_RX_RXPMGR_TFRSTATUS_SRC_OCCUPIED_EL_MASK \
	(0x3ff << HWA_RX_RXPMGR_TFRSTATUS_SRC_OCCUPIED_EL_SHIFT)
#define HWA_RX_RXPMGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_SHIFT      22
#define HWA_RX_RXPMGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_MASK \
	(0x3ff << HWA_RX_RXPMGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_SHIFT)

/* Bits in hwa_rx_d0mgr_tfrstatus */
#define HWA_RX_D0MGR_TFRSTATUS_STATE_SHIFT      0
#define HWA_RX_D0MGR_TFRSTATUS_STATE_MASK \
	(0x7 << HWA_RX_D0MGR_TFRSTATUS_STATE_SHIFT)
#define HWA_RX_D0MGR_TFRSTATUS_TRANSFER_SIZE_SHIFT      4
#define HWA_RX_D0MGR_TFRSTATUS_TRANSFER_SIZE_MASK \
	(0xff << HWA_RX_D0MGR_TFRSTATUS_TRANSFER_SIZE_SHIFT)
#define HWA_RX_D0MGR_TFRSTATUS_SRC_OCCUPIED_EL_SHIFT      12
#define HWA_RX_D0MGR_TFRSTATUS_SRC_OCCUPIED_EL_MASK \
	(0x3ff << HWA_RX_D0MGR_TFRSTATUS_SRC_OCCUPIED_EL_SHIFT)
#define HWA_RX_D0MGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_SHIFT      22
#define HWA_RX_D0MGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_MASK \
	(0x3ff << HWA_RX_D0MGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_SHIFT)

/* Bits in hwa_rx_d1mgr_tfrstatus */
#define HWA_RX_D1MGR_TFRSTATUS_STATE_SHIFT      0
#define HWA_RX_D1MGR_TFRSTATUS_STATE_MASK \
	(0x7 << HWA_RX_D1MGR_TFRSTATUS_STATE_SHIFT)
#define HWA_RX_D1MGR_TFRSTATUS_TRANSFER_SIZE_SHIFT      4
#define HWA_RX_D1MGR_TFRSTATUS_TRANSFER_SIZE_MASK \
	(0xff << HWA_RX_D1MGR_TFRSTATUS_TRANSFER_SIZE_SHIFT)
#define HWA_RX_D1MGR_TFRSTATUS_SRC_OCCUPIED_EL_SHIFT      12
#define HWA_RX_D1MGR_TFRSTATUS_SRC_OCCUPIED_EL_MASK \
	(0x3ff << HWA_RX_D1MGR_TFRSTATUS_SRC_OCCUPIED_EL_SHIFT)
#define HWA_RX_D1MGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_SHIFT      22
#define HWA_RX_D1MGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_MASK \
	(0x3ff << HWA_RX_D1MGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_SHIFT)

/* Bits in hwa_rx_d11bmgr_tfrstatus */
#define HWA_RX_D11BMGR_TFRSTATUS_STATE_SHIFT      0
#define HWA_RX_D11BMGR_TFRSTATUS_STATE_MASK \
	(0x7 << HWA_RX_D11BMGR_TFRSTATUS_STATE_SHIFT)
#define HWA_RX_D11BMGR_TFRSTATUS_TRANSFER_SIZE_SHIFT      4
#define HWA_RX_D11BMGR_TFRSTATUS_TRANSFER_SIZE_MASK \
	(0xff << HWA_RX_D11BMGR_TFRSTATUS_TRANSFER_SIZE_SHIFT)
#define HWA_RX_D11BMGR_TFRSTATUS_SRC_OCCUPIED_EL_SHIFT      12
#define HWA_RX_D11BMGR_TFRSTATUS_SRC_OCCUPIED_EL_MASK \
	(0x3ff << HWA_RX_D11BMGR_TFRSTATUS_SRC_OCCUPIED_EL_SHIFT)
#define HWA_RX_D11BMGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_SHIFT      22
#define HWA_RX_D11BMGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_MASK \
	(0x3ff << HWA_RX_D11BMGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_SHIFT)

/* Bits in hwa_rx_freeidxmgr_tfrstatus */
#define HWA_RX_FREEIDXMGR_TFRSTATUS_STATE_SHIFT      0
#define HWA_RX_FREEIDXMGR_TFRSTATUS_STATE_MASK \
	(0x7 << HWA_RX_FREEIDXMGR_TFRSTATUS_STATE_SHIFT)
#define HWA_RX_FREEIDXMGR_TFRSTATUS_TRANSFER_SIZE_SHIFT      4
#define HWA_RX_FREEIDXMGR_TFRSTATUS_TRANSFER_SIZE_MASK \
	(0xff << HWA_RX_FREEIDXMGR_TFRSTATUS_TRANSFER_SIZE_SHIFT)
#define HWA_RX_FREEIDXMGR_TFRSTATUS_SRC_OCCUPIED_EL_SHIFT      12
#define HWA_RX_FREEIDXMGR_TFRSTATUS_SRC_OCCUPIED_EL_MASK \
	(0x3ff << HWA_RX_FREEIDXMGR_TFRSTATUS_SRC_OCCUPIED_EL_SHIFT)
#define HWA_RX_FREEIDXMGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_SHIFT      22
#define HWA_RX_FREEIDXMGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_MASK \
	(0x3ff << HWA_RX_FREEIDXMGR_TFRSTATUS_DEST_SPACE_AVAIL_EL_SHIFT)

/* Bits in hwa_rx_rxp_localfifo_cfg_status */
#define HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_MAX_ITEMS_SHIFT      0
#define HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_MAX_ITEMS_MASK \
	(0xff << HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_MAX_ITEMS_SHIFT)
#define HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_WRPTR_SHIFT      8
#define HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_WRPTR_MASK \
	(0xff << HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_WRPTR_SHIFT)
#define HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_RDPTR_SHIFT      16
#define HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_RDPTR_MASK \
	(0xff << HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_RDPTR_SHIFT)
#define HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_NOTEMPTY_SHIFT      24
#define HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_NOTEMPTY_MASK \
	(0x1 << HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_NOTEMPTY_SHIFT)
#define HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_FULL_SHIFT      25
#define HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_FULL_MASK \
	(0x1 << HWA_RX_RXP_LOCALFIFO_CFG_STATUS_RXPDESTFIFO_FULL_SHIFT)

/* Bits in hwa_rx_d0_localfifo_cfg_status */
#define HWA_RX_D0_LOCALFIFO_CFG_STATUS_D0SRCFIFO_WRPTR_SHIFT      8
#define HWA_RX_D0_LOCALFIFO_CFG_STATUS_D0SRCFIFO_WRPTR_MASK \
	(0xff << HWA_RX_D0_LOCALFIFO_CFG_STATUS_D0SRCFIFO_WRPTR_SHIFT)
#define HWA_RX_D0_LOCALFIFO_CFG_STATUS_D0SRCFIFO_RDPTR_SHIFT      16
#define HWA_RX_D0_LOCALFIFO_CFG_STATUS_D0SRCFIFO_RDPTR_MASK \
	(0xff << HWA_RX_D0_LOCALFIFO_CFG_STATUS_D0SRCFIFO_RDPTR_SHIFT)
#define HWA_RX_D0_LOCALFIFO_CFG_STATUS_D0SRCFIFO_NOTEMPTY_SHIFT      24
#define HWA_RX_D0_LOCALFIFO_CFG_STATUS_D0SRCFIFO_NOTEMPTY_MASK \
	(0x1 << HWA_RX_D0_LOCALFIFO_CFG_STATUS_D0SRCFIFO_NOTEMPTY_SHIFT)
#define HWA_RX_D0_LOCALFIFO_CFG_STATUS_D0SRCFIFO_FULL_SHIFT      25
#define HWA_RX_D0_LOCALFIFO_CFG_STATUS_D0SRCFIFO_FULL_MASK \
	(0x1 << HWA_RX_D0_LOCALFIFO_CFG_STATUS_D0SRCFIFO_FULL_SHIFT)

/* Bits in hwa_rx_d1_localfifo_cfg_status */
#define HWA_RX_D1_LOCALFIFO_CFG_STATUS_D1SRCFIFO_WRPTR_SHIFT      8
#define HWA_RX_D1_LOCALFIFO_CFG_STATUS_D1SRCFIFO_WRPTR_MASK \
	(0xff << HWA_RX_D1_LOCALFIFO_CFG_STATUS_D1SRCFIFO_WRPTR_SHIFT)
#define HWA_RX_D1_LOCALFIFO_CFG_STATUS_D1SRCFIFO_RDPTR_SHIFT      16
#define HWA_RX_D1_LOCALFIFO_CFG_STATUS_D1SRCFIFO_RDPTR_MASK \
	(0xff << HWA_RX_D1_LOCALFIFO_CFG_STATUS_D1SRCFIFO_RDPTR_SHIFT)
#define HWA_RX_D1_LOCALFIFO_CFG_STATUS_D1SRCFIFO_NOTEMPTY_SHIFT      24
#define HWA_RX_D1_LOCALFIFO_CFG_STATUS_D1SRCFIFO_NOTEMPTY_MASK \
	(0x1 << HWA_RX_D1_LOCALFIFO_CFG_STATUS_D1SRCFIFO_NOTEMPTY_SHIFT)
#define HWA_RX_D1_LOCALFIFO_CFG_STATUS_D1SRCFIFO_FULL_SHIFT      25
#define HWA_RX_D1_LOCALFIFO_CFG_STATUS_D1SRCFIFO_FULL_MASK \
	(0x1 << HWA_RX_D1_LOCALFIFO_CFG_STATUS_D1SRCFIFO_FULL_SHIFT)

/* Bits in hwa_rx_d11b_localfifo_cfg_status */
#define HWA_RX_D11B_LOCALFIFO_CFG_STATUS_D11BSRCFIFO_WRPTR_SHIFT      8
#define HWA_RX_D11B_LOCALFIFO_CFG_STATUS_D11BSRCFIFO_WRPTR_MASK \
	(0xff << HWA_RX_D11B_LOCALFIFO_CFG_STATUS_D11BSRCFIFO_WRPTR_SHIFT)
#define HWA_RX_D11B_LOCALFIFO_CFG_STATUS_D11BSRCFIFO_RDPTR_SHIFT      16
#define HWA_RX_D11B_LOCALFIFO_CFG_STATUS_D11BSRCFIFO_RDPTR_MASK \
	(0xff << HWA_RX_D11B_LOCALFIFO_CFG_STATUS_D11BSRCFIFO_RDPTR_SHIFT)
#define HWA_RX_D11B_LOCALFIFO_CFG_STATUS_D11BSRCFIFO_NOTEMPTY_SHIFT      24
#define HWA_RX_D11B_LOCALFIFO_CFG_STATUS_D11BSRCFIFO_NOTEMPTY_MASK \
	(0x1 << HWA_RX_D11B_LOCALFIFO_CFG_STATUS_D11BSRCFIFO_NOTEMPTY_SHIFT)
#define HWA_RX_D11B_LOCALFIFO_CFG_STATUS_D11BSRCFIFO_FULL_SHIFT      25
#define HWA_RX_D11B_LOCALFIFO_CFG_STATUS_D11BSRCFIFO_FULL_MASK \
	(0x1 << HWA_RX_D11B_LOCALFIFO_CFG_STATUS_D11BSRCFIFO_FULL_SHIFT)

/* Bits in hwa_rx_freeidx_localfifo_cfg_status */
#define HWA_RX_FREEIDX_LOCALFIFO_CFG_STATUS_FREEIDXDESTFIFO_WRPTR_SHIFT      8
#define HWA_RX_FREEIDX_LOCALFIFO_CFG_STATUS_FREEIDXDESTFIFO_WRPTR_MASK \
	(0xff << HWA_RX_FREEIDX_LOCALFIFO_CFG_STATUS_FREEIDXDESTFIFO_WRPTR_SHIFT)
#define HWA_RX_FREEIDX_LOCALFIFO_CFG_STATUS_FREEIDXDESTFIFO_RDPTR_SHIFT      16
#define HWA_RX_FREEIDX_LOCALFIFO_CFG_STATUS_FREEIDXDESTFIFO_RDPTR_MASK \
	(0xff << HWA_RX_FREEIDX_LOCALFIFO_CFG_STATUS_FREEIDXDESTFIFO_RDPTR_SHIFT)
#define HWA_RX_FREEIDX_LOCALFIFO_CFG_STATUS_FREEIDXDESTFIFO_NOTEMPTY_SHIFT      24
#define HWA_RX_FREEIDX_LOCALFIFO_CFG_STATUS_FREEIDXDESTFIFO_NOTEMPTY_MASK \
	(0x1 << HWA_RX_FREEIDX_LOCALFIFO_CFG_STATUS_FREEIDXDESTFIFO_NOTEMPTY_SHIFT)
#define HWA_RX_FREEIDX_LOCALFIFO_CFG_STATUS_FREEIDXDESTFIFO_FULL_SHIFT      25
#define HWA_RX_FREEIDX_LOCALFIFO_CFG_STATUS_FREEIDXDESTFIFO_FULL_MASK \
	(0x1 << HWA_RX_FREEIDX_LOCALFIFO_CFG_STATUS_FREEIDXDESTFIFO_FULL_SHIFT)

/* Bits in hwa_rx_mac_counter_ctrl */
#define HWA_RX_MAC_COUNTER_CTRL_CLRCTR_SHIFT      0
#define HWA_RX_MAC_COUNTER_CTRL_CLRCTR_MASK \
	(0x1 << HWA_RX_MAC_COUNTER_CTRL_CLRCTR_SHIFT)
#define HWA_RX_MAC_COUNTER_CTRL_POSTCNT_SHIFT      16
#define HWA_RX_MAC_COUNTER_CTRL_POSTCNT_MASK \
	(0xffff << HWA_RX_MAC_COUNTER_CTRL_POSTCNT_SHIFT)

/* Bits in hwa_rx_mac_counter_status */
#define HWA_RX_MAC_COUNTER_STATUS_SATURATED_SHIFT      0
#define HWA_RX_MAC_COUNTER_STATUS_SATURATED_MASK \
	(0x1 << HWA_RX_MAC_COUNTER_STATUS_SATURATED_SHIFT)
#define HWA_RX_MAC_COUNTER_STATUS_NEED_POST_SHIFT      1
#define HWA_RX_MAC_COUNTER_STATUS_NEED_POST_MASK \
	(0x1 << HWA_RX_MAC_COUNTER_STATUS_NEED_POST_SHIFT)
#define HWA_RX_MAC_COUNTER_STATUS_CTR_VAL_SHIFT      16
#define HWA_RX_MAC_COUNTER_STATUS_CTR_VAL_MASK \
	(0xffff << HWA_RX_MAC_COUNTER_STATUS_CTR_VAL_SHIFT)

/* Bits in hwa_rx_fw_alert_cfg */
#define HWA_RX_FW_ALERT_CFG_ALERT_THRESH_SHIFT      0
#define HWA_RX_FW_ALERT_CFG_ALERT_THRESH_MASK \
	(0xffff << HWA_RX_FW_ALERT_CFG_ALERT_THRESH_SHIFT)
#define HWA_RX_FW_ALERT_CFG_ALERT_TIMER_SHIFT      16
#define HWA_RX_FW_ALERT_CFG_ALERT_TIMER_MASK \
	(0xffff << HWA_RX_FW_ALERT_CFG_ALERT_TIMER_SHIFT)

/* Bits in hwa_rx_fw_rxcompensate */
#define HWA_RX_FW_RXCOMPENSATE_COMPENSATE_COUNT_SHIFT      0
#define HWA_RX_FW_RXCOMPENSATE_COMPENSATE_COUNT_MASK \
	(0xffff << HWA_RX_FW_RXCOMPENSATE_COMPENSATE_COUNT_SHIFT)

/* Bits in hwa_rx_rxfill_ctrl0 */
#define HWA_RX_RXFILL_CTRL0_USE_CORE0_FIH_SHIFT      0
#define HWA_RX_RXFILL_CTRL0_USE_CORE0_FIH_MASK \
	(0x1 << HWA_RX_RXFILL_CTRL0_USE_CORE0_FIH_SHIFT)
#define HWA_RX_RXFILL_CTRL0_RPH_COMPRESS_ENABLE_SHIFT      1
#define HWA_RX_RXFILL_CTRL0_RPH_COMPRESS_ENABLE_MASK \
	(0x1 << HWA_RX_RXFILL_CTRL0_RPH_COMPRESS_ENABLE_SHIFT)
#define HWA_RX_RXFILL_CTRL0_WAIT_FOR_D11B_DONE_SHIFT      2
#define HWA_RX_RXFILL_CTRL0_WAIT_FOR_D11B_DONE_MASK \
	(0x1 << HWA_RX_RXFILL_CTRL0_WAIT_FOR_D11B_DONE_SHIFT)
#define HWA_RX_RXFILL_CTRL0_TEMPLATE_NOTPCIE_SHIFT      3
#define HWA_RX_RXFILL_CTRL0_TEMPLATE_NOTPCIE_MASK \
	(0x1 << HWA_RX_RXFILL_CTRL0_TEMPLATE_NOTPCIE_SHIFT)
#define HWA_RX_RXFILL_CTRL0_TEMPLATE_COHERENT_SHIFT      4
#define HWA_RX_RXFILL_CTRL0_TEMPLATE_COHERENT_MASK \
	(0x1 << HWA_RX_RXFILL_CTRL0_TEMPLATE_COHERENT_SHIFT)
#define HWA_RX_RXFILL_CTRL0_TEMPLATE_ADDREXT_SHIFT      5
#define HWA_RX_RXFILL_CTRL0_TEMPLATE_ADDREXT_MASK \
	(0x3 << HWA_RX_RXFILL_CTRL0_TEMPLATE_ADDREXT_SHIFT)
#define HWA_RX_RXFILL_CTRL0_USE_CORE0_RXP_SHIFT      7
#define HWA_RX_RXFILL_CTRL0_USE_CORE0_RXP_MASK \
	(0x1 << HWA_RX_RXFILL_CTRL0_USE_CORE0_RXP_SHIFT)
#define HWA_RX_RXFILL_CTRL0_RPHSIZE_SHIFT      8
#define HWA_RX_RXFILL_CTRL0_RPHSIZE_MASK \
	(0xff << HWA_RX_RXFILL_CTRL0_RPHSIZE_SHIFT)
#define HWA_RX_RXFILL_CTRL0_LEN_OFFSET_IN_RPH_SHIFT      17
#define HWA_RX_RXFILL_CTRL0_LEN_OFFSET_IN_RPH_MASK \
	(0x7f << HWA_RX_RXFILL_CTRL0_LEN_OFFSET_IN_RPH_SHIFT)
#define HWA_RX_RXFILL_CTRL0_ADDR_OFFSET_IN_RPH_SHIFT      26
#define HWA_RX_RXFILL_CTRL0_ADDR_OFFSET_IN_RPH_MASK \
	(0x3f << HWA_RX_RXFILL_CTRL0_ADDR_OFFSET_IN_RPH_SHIFT)

/* Bits in hwa_rx_rxfill_ctrl1 */
#define HWA_RX_RXFILL_CTRL1_D1_LEN_SHIFT      0
#define HWA_RX_RXFILL_CTRL1_D1_LEN_MASK \
	(0xffff << HWA_RX_RXFILL_CTRL1_D1_LEN_SHIFT)
#define HWA_RX_RXFILL_CTRL1_D1_OFFSET_SHIFT      16
#define HWA_RX_RXFILL_CTRL1_D1_OFFSET_MASK \
	(0xff << HWA_RX_RXFILL_CTRL1_D1_OFFSET_SHIFT)
#define HWA_RX_RXFILL_CTRL1_MIN_FETCH_THRESH_RXP_SHIFT      24
#define HWA_RX_RXFILL_CTRL1_MIN_FETCH_THRESH_RXP_MASK \
	(0x7 << HWA_RX_RXFILL_CTRL1_MIN_FETCH_THRESH_RXP_SHIFT)
#define HWA_RX_RXFILL_CTRL1_MIN_FETCH_THRESH_FREEIDX_SHIFT      27
#define HWA_RX_RXFILL_CTRL1_MIN_FETCH_THRESH_FREEIDX_MASK \
	(0x7 << HWA_RX_RXFILL_CTRL1_MIN_FETCH_THRESH_FREEIDX_SHIFT)
#define HWA_RX_RXFILL_CTRL1_HALT_RX_SHIFT      30
#define HWA_RX_RXFILL_CTRL1_HALT_RX_MASK \
	(0x1 << HWA_RX_RXFILL_CTRL1_HALT_RX_SHIFT)
#define HWA_RX_RXFILL_CTRL1_TEMPLATE_COHERENT_NONDMA_SHIFT      31
#define HWA_RX_RXFILL_CTRL1_TEMPLATE_COHERENT_NONDMA_MASK \
	(0x1 << HWA_RX_RXFILL_CTRL1_TEMPLATE_COHERENT_NONDMA_SHIFT)

/* Bits in hwa_rx_rxfill_compresslo */
#define HWA_RX_RXFILL_COMPRESSLO_COMPRESSLO_SHIFT      0
#define HWA_RX_RXFILL_COMPRESSLO_COMPRESSLO_MASK \
	(0xffffffff << HWA_RX_RXFILL_COMPRESSLO_COMPRESSLO_SHIFT)

/* Bits in hwa_rx_rxfill_compresshi */
#define HWA_RX_RXFILL_COMPRESSHI_COMPRESSHI_SHIFT      0
#define HWA_RX_RXFILL_COMPRESSHI_COMPRESSHI_MASK \
	(0xffffffff << HWA_RX_RXFILL_COMPRESSHI_COMPRESSHI_SHIFT)

/* Bits in hwa_rx_rxfill_desc0_templ_lo */
#define HWA_RX_RXFILL_DESC0_TEMPL_LO_TEMPLLO_SHIFT      0
#define HWA_RX_RXFILL_DESC0_TEMPL_LO_TEMPLLO_MASK \
	(0xffffffff << HWA_RX_RXFILL_DESC0_TEMPL_LO_TEMPLLO_SHIFT)

/* Bits in hwa_rx_rxfill_desc0_templ_hi */
#define HWA_RX_RXFILL_DESC0_TEMPL_HI_TEMPLHI_SHIFT      0
#define HWA_RX_RXFILL_DESC0_TEMPL_HI_TEMPLHI_MASK \
	(0xffff << HWA_RX_RXFILL_DESC0_TEMPL_HI_TEMPLHI_SHIFT)

/* Bits in hwa_rx_rxfill_desc1_templ_lo */
#define HWA_RX_RXFILL_DESC1_TEMPL_LO_TEMPLLO_SHIFT      0
#define HWA_RX_RXFILL_DESC1_TEMPL_LO_TEMPLLO_MASK \
	(0xffffffff << HWA_RX_RXFILL_DESC1_TEMPL_LO_TEMPLLO_SHIFT)

/* Bits in hwa_rx_rxfill_desc1_templ_hi */
#define HWA_RX_RXFILL_DESC1_TEMPL_HI_TEMPLHI_SHIFT      0
#define HWA_RX_RXFILL_DESC1_TEMPL_HI_TEMPLHI_MASK \
	(0xffff << HWA_RX_RXFILL_DESC1_TEMPL_HI_TEMPLHI_SHIFT)

/* Bits in hwa_rx_rxfill_status0 */
#define HWA_RX_RXFILL_STATUS0_STATE_SHIFT      0
#define HWA_RX_RXFILL_STATUS0_STATE_MASK \
	(0x1f << HWA_RX_RXFILL_STATUS0_STATE_SHIFT)
#define HWA_RX_RXFILL_STATUS0_FIH_BUF_VALID_SHIFT      5
#define HWA_RX_RXFILL_STATUS0_FIH_BUF_VALID_MASK \
	(0x1 << HWA_RX_RXFILL_STATUS0_FIH_BUF_VALID_SHIFT)
#define HWA_RX_RXFILL_STATUS0_RXPF_EMPTY_SHIFT      6
#define HWA_RX_RXFILL_STATUS0_RXPF_EMPTY_MASK \
	(0x1 << HWA_RX_RXFILL_STATUS0_RXPF_EMPTY_SHIFT)
#define HWA_RX_RXFILL_STATUS0_RXPF_EMPTY_FOR_MAC_SHIFT      7
#define HWA_RX_RXFILL_STATUS0_RXPF_EMPTY_FOR_MAC_MASK \
	(0x1 << HWA_RX_RXFILL_STATUS0_RXPF_EMPTY_FOR_MAC_SHIFT)
#define HWA_RX_RXFILL_STATUS0_D0_FULL_SHIFT      8
#define HWA_RX_RXFILL_STATUS0_D0_FULL_MASK \
	(0x1 << HWA_RX_RXFILL_STATUS0_D0_FULL_SHIFT)
#define HWA_RX_RXFILL_STATUS0_D1_FULL_SHIFT      9
#define HWA_RX_RXFILL_STATUS0_D1_FULL_MASK \
	(0x1 << HWA_RX_RXFILL_STATUS0_D1_FULL_SHIFT)
#define HWA_RX_RXFILL_STATUS0_D11B_FULL_SHIFT      10
#define HWA_RX_RXFILL_STATUS0_D11B_FULL_MASK \
	(0x1 << HWA_RX_RXFILL_STATUS0_D11B_FULL_SHIFT)
#define HWA_RX_RXFILL_STATUS0_POPPED_BUF_AVAIL_SHIFT      11
#define HWA_RX_RXFILL_STATUS0_POPPED_BUF_AVAIL_MASK \
	(0x1 << HWA_RX_RXFILL_STATUS0_POPPED_BUF_AVAIL_SHIFT)
#define HWA_RX_RXFILL_STATUS0_BUF_INDEX_SHIFT      16
#define HWA_RX_RXFILL_STATUS0_BUF_INDEX_MASK \
	(0xffff << HWA_RX_RXFILL_STATUS0_BUF_INDEX_SHIFT)

/* Bits in hwa_rx_rph_reserve_cfg */
#define HWA_RX_RPH_RESERVE_CFG_RESERVE_COUNT_SHIFT      0
#define HWA_RX_RPH_RESERVE_CFG_RESERVE_COUNT_MASK \
	(0xff << HWA_RX_RPH_RESERVE_CFG_RESERVE_COUNT_SHIFT)

/* Bits in hwa_rx_rph_sw_buffer_addr */
#define HWA_RX_RPH_SW_BUFFER_ADDR_ADDR_SHIFT      0
#define HWA_RX_RPH_SW_BUFFER_ADDR_ADDR_MASK \
	(0xffffffff << HWA_RX_RPH_SW_BUFFER_ADDR_ADDR_SHIFT)

/* Bits in hwa_rx_rph_reserve_req */
#define HWA_RX_RPH_RESERVE_REQ_REQ_SHIFT      0
#define HWA_RX_RPH_RESERVE_REQ_REQ_MASK \
	(0x1 << HWA_RX_RPH_RESERVE_REQ_REQ_SHIFT)
#define HWA_RX_RPH_RESERVE_REQ_INT_ON_NEW_RPH_SHIFT      1
#define HWA_RX_RPH_RESERVE_REQ_INT_ON_NEW_RPH_MASK \
	(0x1 << HWA_RX_RPH_RESERVE_REQ_INT_ON_NEW_RPH_SHIFT)
#define HWA_RX_RPH_RESERVE_REQ_RPH_TRANSFER_COUNT_SHIFT      24
#define HWA_RX_RPH_RESERVE_REQ_RPH_TRANSFER_COUNT_MASK \
	(0xff << HWA_RX_RPH_RESERVE_REQ_RPH_TRANSFER_COUNT_SHIFT)

/* Bits in hwa_rx_rph_reserve_resp */
#define HWA_RX_RPH_RESERVE_RESP_RPH_TRANSFERRED_COUNT_SHIFT      0
#define HWA_RX_RPH_RESERVE_RESP_RPH_TRANSFERRED_COUNT_MASK \
	(0xff << HWA_RX_RPH_RESERVE_RESP_RPH_TRANSFERRED_COUNT_SHIFT)
#define HWA_RX_RPH_RESERVE_RESP_RPH_DONE_SHIFT      8
#define HWA_RX_RPH_RESERVE_RESP_RPH_DONE_MASK \
	(0x1 << HWA_RX_RPH_RESERVE_RESP_RPH_DONE_SHIFT)

/* Bits in hwa_rx_debug_intstatus */
#define HWA_RX_DEBUG_INTSTATUS_D0DEST_INT_SHIFT      0
#define HWA_RX_DEBUG_INTSTATUS_D0DEST_INT_MASK \
	(0x1 << HWA_RX_DEBUG_INTSTATUS_D0DEST_INT_SHIFT)
#define HWA_RX_DEBUG_INTSTATUS_D1DEST_INT_SHIFT      1
#define HWA_RX_DEBUG_INTSTATUS_D1DEST_INT_MASK \
	(0x1 << HWA_RX_DEBUG_INTSTATUS_D1DEST_INT_SHIFT)

/* Bits in hwa_rx_debug_errorstatus */
#define HWA_RX_DEBUG_ERRORSTATUS_ERRORSTATUS_SHIFT      0
#define HWA_RX_DEBUG_ERRORSTATUS_ERRORSTATUS_MASK \
	(0xffffffff << HWA_RX_DEBUG_ERRORSTATUS_ERRORSTATUS_SHIFT)

/* Bits in hwa_rx_debug_hwa2status */
#define HWA_RX_DEBUG_HWA2STATUS_PKTID_ERR_SHIFT      0
#define HWA_RX_DEBUG_HWA2STATUS_PKTID_ERR_MASK \
	(0x1 << HWA_RX_DEBUG_HWA2STATUS_PKTID_ERR_SHIFT)
#define HWA_RX_DEBUG_HWA2STATUS_PKTADDR_ERR_SHIFT      1
#define HWA_RX_DEBUG_HWA2STATUS_PKTADDR_ERR_MASK \
	(0x1 << HWA_RX_DEBUG_HWA2STATUS_PKTADDR_ERR_SHIFT)
#if HWA_REVISION_GE_129
#define HWA_RX_DEBUG_HWA2STATUS_POPPED_BUF_AVAIL_IDLE_SHIFT      2
#define HWA_RX_DEBUG_HWA2STATUS_POPPED_BUF_AVAIL_IDLE_MASK \
	(0x1 << HWA_RX_DEBUG_HWA2STATUS_POPPED_BUF_AVAIL_IDLE_SHIFT)
#endif /* HWA_REVISION_GE_129 */

/* Bits in hwa_rx_debug_hwa2errorstatus */
#define HWA_RX_DEBUG_HWA2ERRORSTATUS_HWA2ERRORSTATUS_SHIFT      0
#define HWA_RX_DEBUG_HWA2ERRORSTATUS_HWA2ERRORSTATUS_MASK \
	(0xffffffff << HWA_RX_DEBUG_HWA2ERRORSTATUS_HWA2ERRORSTATUS_SHIFT)

/*
 * -----------------------------------------------------------------------------
 * HWA_CPL MACROS: hwa_cpl_reg_defs.h Thu Jul 13 23:01:02 2017
 * -----------------------------------------------------------------------------
 */
#define hwa_cpl_base                                0xc00
#define hwa_cpl_last                                0xdff

/* hwa_cpl registers */
#define hwa_cpl_ce_sts                              0x000
#define hwa_cpl_ce_bus_err                          0x004
#define hwa_cpl_cedq_base_0                         0x010
#define hwa_cpl_cedq_depth_0                        0x014
#define hwa_cpl_cedq_wridx_0                        0x018
#define hwa_cpl_cedq_rdidx_0                        0x01c
#define hwa_cpl_cedq_base_1                         0x020
#define hwa_cpl_cedq_depth_1                        0x024
#define hwa_cpl_cedq_wridx_1                        0x028
#define hwa_cpl_cedq_rdidx_1                        0x02c
#define hwa_cpl_cedq_base_2                         0x030
#define hwa_cpl_cedq_depth_2                        0x034
#define hwa_cpl_cedq_wridx_2                        0x038
#define hwa_cpl_cedq_rdidx_2                        0x03c
#define hwa_cpl_cedq_base_3                         0x040
#define hwa_cpl_cedq_depth_3                        0x044
#define hwa_cpl_cedq_wridx_3                        0x048
#define hwa_cpl_cedq_rdidx_3                        0x04c
#define hwa_cpl_cedq_base_4                         0x050
#define hwa_cpl_cedq_depth_4                        0x054
#define hwa_cpl_cedq_wridx_4                        0x058
#define hwa_cpl_cedq_rdidx_4                        0x05c
#define hwa_cpl_cedq_base_5                         0x060
#define hwa_cpl_cedq_depth_5                        0x064
#define hwa_cpl_cedq_wridx_5                        0x068
#define hwa_cpl_cedq_rdidx_5                        0x06c
#define hwa_cpl_cedq_base_6                         0x070
#define hwa_cpl_cedq_depth_6                        0x074
#define hwa_cpl_cedq_wridx_6                        0x078
#define hwa_cpl_cedq_rdidx_6                        0x07c
#define hwa_cpl_cedq_base_7                         0x080
#define hwa_cpl_cedq_depth_7                        0x084
#define hwa_cpl_cedq_wridx_7                        0x088
#define hwa_cpl_cedq_rdidx_7                        0x08c
#define hwa_cpl_cedq_base_8                         0x090
#define hwa_cpl_cedq_depth_8                        0x094
#define hwa_cpl_cedq_wridx_8                        0x098
#define hwa_cpl_cedq_rdidx_8                        0x09c
#define hwa_cpl_cedq_base_9                         0x0a0
#define hwa_cpl_cedq_depth_9                        0x0a4
#define hwa_cpl_cedq_wridx_9                        0x0a8
#define hwa_cpl_cedq_rdidx_9                        0x0ac
#define hwa_cpl_host_wridx_addr_h                   0x0b0
#define hwa_cpl_host_wridx_addr_l                   0x0b4
#define hwa_cpl_cpl_dma_config                      0x0b8
#define hwa_cpl_dma_desc_template_cpl               0x0bc

/* Bits in hwa_cpl_ce_sts */
#define HWA_CPL_CE_STS_ENGINESTATE_SHIFT      0
#define HWA_CPL_CE_STS_ENGINESTATE_MASK \
	(0x3 << HWA_CPL_CE_STS_ENGINESTATE_SHIFT)
#define HWA_CPL_CE_STS_ENGINESTOPREASON_SHIFT      2
#define HWA_CPL_CE_STS_ENGINESTOPREASON_MASK \
	(0x1 << HWA_CPL_CE_STS_ENGINESTOPREASON_SHIFT)

/* Bits in hwa_cpl_ce_bus_err */
#define HWA_CPL_CE_BUS_ERR_CEDQNUM_SHIFT      0
#define HWA_CPL_CE_BUS_ERR_CEDQNUM_MASK \
	(0xf << HWA_CPL_CE_BUS_ERR_CEDQNUM_SHIFT)
#define HWA_CPL_CE_BUS_ERR_MDERROR_SHIFT      4
#define HWA_CPL_CE_BUS_ERR_MDERROR_MASK \
	(0x1 << HWA_CPL_CE_BUS_ERR_MDERROR_SHIFT)
#define HWA_CPL_CE_BUS_ERR_CWERROR_SHIFT      5
#define HWA_CPL_CE_BUS_ERR_CWERROR_MASK \
	(0x1 << HWA_CPL_CE_BUS_ERR_CWERROR_SHIFT)
#define HWA_CPL_CE_BUS_ERR_ITEMNUM_SHIFT      6
#define HWA_CPL_CE_BUS_ERR_ITEMNUM_MASK \
	(0x1ffff << HWA_CPL_CE_BUS_ERR_ITEMNUM_SHIFT)

/* Bits in hwa_cpl_cedq_base */
#define HWA_CPL_CEDQ_BASE_CEDQUEUEBASEADDR_SHIFT      0
#define HWA_CPL_CEDQ_BASE_CEDQUEUEBASEADDR_MASK \
	(0xffffffff << HWA_CPL_CEDQ_BASE_CEDQUEUEBASEADDR_SHIFT)

/* Bits in hwa_cpl_cedq_depth */
#define HWA_CPL_CEDQ_DEPTH_CEDQUEUEDEPTH_SHIFT      0
#define HWA_CPL_CEDQ_DEPTH_CEDQUEUEDEPTH_MASK \
	(0xffff << HWA_CPL_CEDQ_DEPTH_CEDQUEUEDEPTH_SHIFT)

/* Bits in hwa_cpl_cedq_wridx */
#define HWA_CPL_CEDQ_WRIDX_CEDQUEUEWRITEINDEX_SHIFT      0
#define HWA_CPL_CEDQ_WRIDX_CEDQUEUEWRITEINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_WRIDX_CEDQUEUEWRITEINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_rdidx */
#define HWA_CPL_CEDQ_RDIDX_CEDQUEUEREADINDEX_SHIFT      0
#define HWA_CPL_CEDQ_RDIDX_CEDQUEUEREADINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_RDIDX_CEDQUEUEREADINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_base_0 */
#define HWA_CPL_CEDQ_BASE_0_CEDQUEUEBASEADDR_SHIFT      0
#define HWA_CPL_CEDQ_BASE_0_CEDQUEUEBASEADDR_MASK \
	(0xffffffff << HWA_CPL_CEDQ_BASE_0_CEDQUEUEBASEADDR_SHIFT)

/* Bits in hwa_cpl_cedq_depth_0 */
#define HWA_CPL_CEDQ_DEPTH_0_CEDQUEUEDEPTH_SHIFT      0
#define HWA_CPL_CEDQ_DEPTH_0_CEDQUEUEDEPTH_MASK \
	(0xffff << HWA_CPL_CEDQ_DEPTH_0_CEDQUEUEDEPTH_SHIFT)

/* Bits in hwa_cpl_cedq_wridx_0 */
#define HWA_CPL_CEDQ_WRIDX_0_CEDQUEUEWRITEINDEX_SHIFT      0
#define HWA_CPL_CEDQ_WRIDX_0_CEDQUEUEWRITEINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_WRIDX_0_CEDQUEUEWRITEINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_rdidx_0 */
#define HWA_CPL_CEDQ_RDIDX_0_CEDQUEUEREADINDEX_SHIFT      0
#define HWA_CPL_CEDQ_RDIDX_0_CEDQUEUEREADINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_RDIDX_0_CEDQUEUEREADINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_base_1 */
#define HWA_CPL_CEDQ_BASE_1_CEDQUEUEBASEADDR_SHIFT      0
#define HWA_CPL_CEDQ_BASE_1_CEDQUEUEBASEADDR_MASK \
	(0xffffffff << HWA_CPL_CEDQ_BASE_1_CEDQUEUEBASEADDR_SHIFT)

/* Bits in hwa_cpl_cedq_depth_1 */
#define HWA_CPL_CEDQ_DEPTH_1_CEDQUEUEDEPTH_SHIFT      0
#define HWA_CPL_CEDQ_DEPTH_1_CEDQUEUEDEPTH_MASK \
	(0xffff << HWA_CPL_CEDQ_DEPTH_1_CEDQUEUEDEPTH_SHIFT)

/* Bits in hwa_cpl_cedq_wridx_1 */
#define HWA_CPL_CEDQ_WRIDX_1_CEDQUEUEWRITEINDEX_SHIFT      0
#define HWA_CPL_CEDQ_WRIDX_1_CEDQUEUEWRITEINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_WRIDX_1_CEDQUEUEWRITEINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_rdidx_1 */
#define HWA_CPL_CEDQ_RDIDX_1_CEDQUEUEREADINDEX_SHIFT      0
#define HWA_CPL_CEDQ_RDIDX_1_CEDQUEUEREADINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_RDIDX_1_CEDQUEUEREADINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_base_2 */
#define HWA_CPL_CEDQ_BASE_2_CEDQUEUEBASEADDR_SHIFT      0
#define HWA_CPL_CEDQ_BASE_2_CEDQUEUEBASEADDR_MASK \
	(0xffffffff << HWA_CPL_CEDQ_BASE_2_CEDQUEUEBASEADDR_SHIFT)

/* Bits in hwa_cpl_cedq_depth_2 */
#define HWA_CPL_CEDQ_DEPTH_2_CEDQUEUEDEPTH_SHIFT      0
#define HWA_CPL_CEDQ_DEPTH_2_CEDQUEUEDEPTH_MASK \
	(0xffff << HWA_CPL_CEDQ_DEPTH_2_CEDQUEUEDEPTH_SHIFT)

/* Bits in hwa_cpl_cedq_wridx_2 */
#define HWA_CPL_CEDQ_WRIDX_2_CEDQUEUEWRITEINDEX_SHIFT      0
#define HWA_CPL_CEDQ_WRIDX_2_CEDQUEUEWRITEINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_WRIDX_2_CEDQUEUEWRITEINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_rdidx_2 */
#define HWA_CPL_CEDQ_RDIDX_2_CEDQUEUEREADINDEX_SHIFT      0
#define HWA_CPL_CEDQ_RDIDX_2_CEDQUEUEREADINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_RDIDX_2_CEDQUEUEREADINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_base_3 */
#define HWA_CPL_CEDQ_BASE_3_CEDQUEUEBASEADDR_SHIFT      0
#define HWA_CPL_CEDQ_BASE_3_CEDQUEUEBASEADDR_MASK \
	(0xffffffff << HWA_CPL_CEDQ_BASE_3_CEDQUEUEBASEADDR_SHIFT)

/* Bits in hwa_cpl_cedq_depth_3 */
#define HWA_CPL_CEDQ_DEPTH_3_CEDQUEUEDEPTH_SHIFT      0
#define HWA_CPL_CEDQ_DEPTH_3_CEDQUEUEDEPTH_MASK \
	(0xffff << HWA_CPL_CEDQ_DEPTH_3_CEDQUEUEDEPTH_SHIFT)

/* Bits in hwa_cpl_cedq_wridx_3 */
#define HWA_CPL_CEDQ_WRIDX_3_CEDQUEUEWRITEINDEX_SHIFT      0
#define HWA_CPL_CEDQ_WRIDX_3_CEDQUEUEWRITEINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_WRIDX_3_CEDQUEUEWRITEINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_rdidx_3 */
#define HWA_CPL_CEDQ_RDIDX_3_CEDQUEUEREADINDEX_SHIFT      0
#define HWA_CPL_CEDQ_RDIDX_3_CEDQUEUEREADINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_RDIDX_3_CEDQUEUEREADINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_base_4 */
#define HWA_CPL_CEDQ_BASE_4_CEDQUEUEBASEADDR_SHIFT      0
#define HWA_CPL_CEDQ_BASE_4_CEDQUEUEBASEADDR_MASK \
	(0xffffffff << HWA_CPL_CEDQ_BASE_4_CEDQUEUEBASEADDR_SHIFT)

/* Bits in hwa_cpl_cedq_depth_4 */
#define HWA_CPL_CEDQ_DEPTH_4_CEDQUEUEDEPTH_SHIFT      0
#define HWA_CPL_CEDQ_DEPTH_4_CEDQUEUEDEPTH_MASK \
	(0xffff << HWA_CPL_CEDQ_DEPTH_4_CEDQUEUEDEPTH_SHIFT)

/* Bits in hwa_cpl_cedq_wridx_4 */
#define HWA_CPL_CEDQ_WRIDX_4_CEDQUEUEWRITEINDEX_SHIFT      0
#define HWA_CPL_CEDQ_WRIDX_4_CEDQUEUEWRITEINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_WRIDX_4_CEDQUEUEWRITEINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_rdidx_4 */
#define HWA_CPL_CEDQ_RDIDX_4_CEDQUEUEREADINDEX_SHIFT      0
#define HWA_CPL_CEDQ_RDIDX_4_CEDQUEUEREADINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_RDIDX_4_CEDQUEUEREADINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_base_5 */
#define HWA_CPL_CEDQ_BASE_5_CEDQUEUEBASEADDR_SHIFT      0
#define HWA_CPL_CEDQ_BASE_5_CEDQUEUEBASEADDR_MASK \
	(0xffffffff << HWA_CPL_CEDQ_BASE_5_CEDQUEUEBASEADDR_SHIFT)

/* Bits in hwa_cpl_cedq_depth_5 */
#define HWA_CPL_CEDQ_DEPTH_5_CEDQUEUEDEPTH_SHIFT      0
#define HWA_CPL_CEDQ_DEPTH_5_CEDQUEUEDEPTH_MASK \
	(0xffff << HWA_CPL_CEDQ_DEPTH_5_CEDQUEUEDEPTH_SHIFT)

/* Bits in hwa_cpl_cedq_wridx_5 */
#define HWA_CPL_CEDQ_WRIDX_5_CEDQUEUEWRITEINDEX_SHIFT      0
#define HWA_CPL_CEDQ_WRIDX_5_CEDQUEUEWRITEINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_WRIDX_5_CEDQUEUEWRITEINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_rdidx_5 */
#define HWA_CPL_CEDQ_RDIDX_5_CEDQUEUEREADINDEX_SHIFT      0
#define HWA_CPL_CEDQ_RDIDX_5_CEDQUEUEREADINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_RDIDX_5_CEDQUEUEREADINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_base_6 */
#define HWA_CPL_CEDQ_BASE_6_CEDQUEUEBASEADDR_SHIFT      0
#define HWA_CPL_CEDQ_BASE_6_CEDQUEUEBASEADDR_MASK \
	(0xffffffff << HWA_CPL_CEDQ_BASE_6_CEDQUEUEBASEADDR_SHIFT)

/* Bits in hwa_cpl_cedq_depth_6 */
#define HWA_CPL_CEDQ_DEPTH_6_CEDQUEUEDEPTH_SHIFT      0
#define HWA_CPL_CEDQ_DEPTH_6_CEDQUEUEDEPTH_MASK \
	(0xffff << HWA_CPL_CEDQ_DEPTH_6_CEDQUEUEDEPTH_SHIFT)

/* Bits in hwa_cpl_cedq_wridx_6 */
#define HWA_CPL_CEDQ_WRIDX_6_CEDQUEUEWRITEINDEX_SHIFT      0
#define HWA_CPL_CEDQ_WRIDX_6_CEDQUEUEWRITEINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_WRIDX_6_CEDQUEUEWRITEINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_rdidx_6 */
#define HWA_CPL_CEDQ_RDIDX_6_CEDQUEUEREADINDEX_SHIFT      0
#define HWA_CPL_CEDQ_RDIDX_6_CEDQUEUEREADINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_RDIDX_6_CEDQUEUEREADINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_base_7 */
#define HWA_CPL_CEDQ_BASE_7_CEDQUEUEBASEADDR_SHIFT      0
#define HWA_CPL_CEDQ_BASE_7_CEDQUEUEBASEADDR_MASK \
	(0xffffffff << HWA_CPL_CEDQ_BASE_7_CEDQUEUEBASEADDR_SHIFT)

/* Bits in hwa_cpl_cedq_depth_7 */
#define HWA_CPL_CEDQ_DEPTH_7_CEDQUEUEDEPTH_SHIFT      0
#define HWA_CPL_CEDQ_DEPTH_7_CEDQUEUEDEPTH_MASK \
	(0xffff << HWA_CPL_CEDQ_DEPTH_7_CEDQUEUEDEPTH_SHIFT)

/* Bits in hwa_cpl_cedq_wridx_7 */
#define HWA_CPL_CEDQ_WRIDX_7_CEDQUEUEWRITEINDEX_SHIFT      0
#define HWA_CPL_CEDQ_WRIDX_7_CEDQUEUEWRITEINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_WRIDX_7_CEDQUEUEWRITEINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_rdidx_7 */
#define HWA_CPL_CEDQ_RDIDX_7_CEDQUEUEREADINDEX_SHIFT      0
#define HWA_CPL_CEDQ_RDIDX_7_CEDQUEUEREADINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_RDIDX_7_CEDQUEUEREADINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_base_8 */
#define HWA_CPL_CEDQ_BASE_8_CEDQUEUEBASEADDR_SHIFT      0
#define HWA_CPL_CEDQ_BASE_8_CEDQUEUEBASEADDR_MASK \
	(0xffffffff << HWA_CPL_CEDQ_BASE_8_CEDQUEUEBASEADDR_SHIFT)

/* Bits in hwa_cpl_cedq_depth_8 */
#define HWA_CPL_CEDQ_DEPTH_8_CEDQUEUEDEPTH_SHIFT      0
#define HWA_CPL_CEDQ_DEPTH_8_CEDQUEUEDEPTH_MASK \
	(0xffff << HWA_CPL_CEDQ_DEPTH_8_CEDQUEUEDEPTH_SHIFT)

/* Bits in hwa_cpl_cedq_wridx_8 */
#define HWA_CPL_CEDQ_WRIDX_8_CEDQUEUEWRITEINDEX_SHIFT      0
#define HWA_CPL_CEDQ_WRIDX_8_CEDQUEUEWRITEINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_WRIDX_8_CEDQUEUEWRITEINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_rdidx_8 */
#define HWA_CPL_CEDQ_RDIDX_8_CEDQUEUEREADINDEX_SHIFT      0
#define HWA_CPL_CEDQ_RDIDX_8_CEDQUEUEREADINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_RDIDX_8_CEDQUEUEREADINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_base_9 */
#define HWA_CPL_CEDQ_BASE_9_CEDQUEUEBASEADDR_SHIFT      0
#define HWA_CPL_CEDQ_BASE_9_CEDQUEUEBASEADDR_MASK \
	(0xffffffff << HWA_CPL_CEDQ_BASE_9_CEDQUEUEBASEADDR_SHIFT)

/* Bits in hwa_cpl_cedq_depth_9 */
#define HWA_CPL_CEDQ_DEPTH_9_CEDQUEUEDEPTH_SHIFT      0
#define HWA_CPL_CEDQ_DEPTH_9_CEDQUEUEDEPTH_MASK \
	(0xffff << HWA_CPL_CEDQ_DEPTH_9_CEDQUEUEDEPTH_SHIFT)

/* Bits in hwa_cpl_cedq_wridx_9 */
#define HWA_CPL_CEDQ_WRIDX_9_CEDQUEUEWRITEINDEX_SHIFT      0
#define HWA_CPL_CEDQ_WRIDX_9_CEDQUEUEWRITEINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_WRIDX_9_CEDQUEUEWRITEINDEX_SHIFT)

/* Bits in hwa_cpl_cedq_rdidx_9 */
#define HWA_CPL_CEDQ_RDIDX_9_CEDQUEUEREADINDEX_SHIFT      0
#define HWA_CPL_CEDQ_RDIDX_9_CEDQUEUEREADINDEX_MASK \
	(0xffff << HWA_CPL_CEDQ_RDIDX_9_CEDQUEUEREADINDEX_SHIFT)

/* Bits in hwa_cpl_host_wridx_addr_h */
#define HWA_CPL_HOST_WRIDX_ADDR_H_HOSTWRITEINDEXUPDATEADDRHIGH_SHIFT      0
#define HWA_CPL_HOST_WRIDX_ADDR_H_HOSTWRITEINDEXUPDATEADDRHIGH_MASK \
	(0xffffffff << HWA_CPL_HOST_WRIDX_ADDR_H_HOSTWRITEINDEXUPDATEADDRHIGH_SHIFT)

/* Bits in hwa_cpl_host_wridx_addr_l */
#define HWA_CPL_HOST_WRIDX_ADDR_L_HOSTWRITEINDEXUPDATEADDRLOW_SHIFT      0
#define HWA_CPL_HOST_WRIDX_ADDR_L_HOSTWRITEINDEXUPDATEADDRLOW_MASK \
	(0xffffffff << HWA_CPL_HOST_WRIDX_ADDR_L_HOSTWRITEINDEXUPDATEADDRLOW_SHIFT)

/* Bits in hwa_cpl_cpl_dma_config */
#define HWA_CPL_CPL_DMA_CONFIG_NUMCOMPLETIONWORKITEM_SHIFT      0
#define HWA_CPL_CPL_DMA_CONFIG_NUMCOMPLETIONWORKITEM_MASK \
	(0x3f << HWA_CPL_CPL_DMA_CONFIG_NUMCOMPLETIONWORKITEM_SHIFT)
#if HWA_REVISION_EQ_128
#define HWA_CPL_CPL_DMA_CONFIG_TXCPLRINGOFFSET_SHIFT      6
#else  /* HWA_REVISION_GE_129 */
#define HWA_CPL_CPL_DMA_CONFIG_TXCPLRINGOFFSET_SHIFT      8
#endif /* HWA_REVISION_GE_129 */
#define HWA_CPL_CPL_DMA_CONFIG_TXCPLRINGOFFSET_MASK \
	(0x7 << HWA_CPL_CPL_DMA_CONFIG_TXCPLRINGOFFSET_SHIFT)

/* Bits in hwa_cpl_dma_desc_template_cpl */
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMAPCIEDESCTEMPLATENOTPCIE_SHIFT      0
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMAPCIEDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMAPCIEDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMAPCIEDESCTEMPLATECOHERENT_SHIFT      1
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMAPCIEDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMAPCIEDESCTEMPLATECOHERENT_SHIFT)
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMAPCIEDESCTEMPLATEADDREXT_SHIFT      2
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMAPCIEDESCTEMPLATEADDREXT_MASK \
	(0x3 << HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMAPCIEDESCTEMPLATEADDREXT_SHIFT)
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMATCMDESCTEMPLATENOTPCIE_SHIFT      4
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMATCMDESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMATCMDESCTEMPLATENOTPCIE_SHIFT)
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMATCMDESCTEMPLATECOHERENT_SHIFT      5
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMATCMDESCTEMPLATECOHERENT_MASK \
	(0x1 << HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMATCMDESCTEMPLATECOHERENT_SHIFT)
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMATCMPCIEDESCTEMPLATEADDREXT_SHIFT      6
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMATCMPCIEDESCTEMPLATEADDREXT_MASK \
	(0x3 << HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMATCMPCIEDESCTEMPLATEADDREXT_SHIFT)
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMAHWADESCTEMPLATENOTPCIE_SHIFT      8
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMAHWADESCTEMPLATENOTPCIE_MASK \
	(0x1 << HWA_CPL_DMA_DESC_TEMPLATE_CPL_DMAHWADESCTEMPLATENOTPCIE_SHIFT)
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_NONDMAHOSTWRIDTEMPLATECOHERENT_SHIFT      9
#define HWA_CPL_DMA_DESC_TEMPLATE_CPL_NONDMAHOSTWRIDTEMPLATECOHERENT_MASK \
	(0x1 << HWA_CPL_DMA_DESC_TEMPLATE_CPL_NONDMAHOSTWRIDTEMPLATECOHERENT_SHIFT)

/*
 * -----------------------------------------------------------------------------
 * HWA_DMA MACROS: hwa_dma_reg_defs.h Thu Jul 13 23:01:12 2017
 * -----------------------------------------------------------------------------
 */
#define hwa_dma_base                                0xe00
#define hwa_dma_last                                0xfff

/* hwa_dma registers */
#define hwa_dma_corecontrol                         0x000
#define hwa_dma_corecapabilities                    0x004
#define hwa_dma_intcontrol                          0x008
#define hwa_dma_intstatus                           0x020
#define hwa_dma_ch0intstatus                        0x030
#define hwa_dma_ch0intmask                          0x034
#define hwa_dma_ch0intrcvlazy                       0x054
#define hwa_dma_clockctlstatus                      0x078
#define hwa_dma_workaround                          0x07c
#define hwa_dma_powercontrol                        0x080
#define hwa_dma_gpioselect                          0x084
#define hwa_dma_gpiooutout                          0x088
#define hwa_dma_gpiooe                              0x08c
#define hwa_dma_xmtctrl                             0x100
#define hwa_dma_xmtptr                              0x104
#define hwa_dma_xmtaddrlow                          0x108
#define hwa_dma_xmtaddrhigh                         0x10c
#define hwa_dma_xmtstatus0                          0x110
#define hwa_dma_xmtstatus1                          0x114
#define hwa_dma_rcvctrl                             0x120
#define hwa_dma_rcvptr                              0x124
#define hwa_dma_rcvaddrlow                          0x128
#define hwa_dma_rcvaddrhigh                         0x12c
#define hwa_dma_rcvstatus0                          0x130
#define hwa_dma_rcvstatus1                          0x134

/* Bits in hwa_dma_corecontrol */
#define HWA_DMA_CORECONTROL_ARBTYPE_SHIFT      0
#define HWA_DMA_CORECONTROL_ARBTYPE_MASK \
	(0x7 << HWA_DMA_CORECONTROL_ARBTYPE_SHIFT)

/* Bits in hwa_dma_corecapabilities */
#define HWA_DMA_CORECAPABILITIES_CHANNELCNT_SHIFT      0
#define HWA_DMA_CORECAPABILITIES_CHANNELCNT_MASK \
	(0xf << HWA_DMA_CORECAPABILITIES_CHANNELCNT_SHIFT)
#define HWA_DMA_CORECAPABILITIES_MAXBURSTLEN_SHIFT      4
#define HWA_DMA_CORECAPABILITIES_MAXBURSTLEN_MASK \
	(0x7 << HWA_DMA_CORECAPABILITIES_MAXBURSTLEN_SHIFT)
#define HWA_DMA_CORECAPABILITIES_MAXRDOUTSTANDING_SHIFT      7
#define HWA_DMA_CORECAPABILITIES_MAXRDOUTSTANDING_MASK \
	(0x7 << HWA_DMA_CORECAPABILITIES_MAXRDOUTSTANDING_SHIFT)

/* Bits in hwa_dma_intcontrol */
#define HWA_DMA_INTCONTROL_CH0INT_SHIFT      0
#define HWA_DMA_INTCONTROL_CH0INT_MASK \
	(0x3 << HWA_DMA_INTCONTROL_CH0INT_SHIFT)
#define HWA_DMA_INTCONTROL_CH1INT_SHIFT      2
#define HWA_DMA_INTCONTROL_CH1INT_MASK \
	(0x3 << HWA_DMA_INTCONTROL_CH1INT_SHIFT)
#define HWA_DMA_INTCONTROL_CH2INT_SHIFT      4
#define HWA_DMA_INTCONTROL_CH2INT_MASK \
	(0x3 << HWA_DMA_INTCONTROL_CH2INT_SHIFT)
#define HWA_DMA_INTCONTROL_CH3INT_SHIFT      6
#define HWA_DMA_INTCONTROL_CH3INT_MASK \
	(0x3 << HWA_DMA_INTCONTROL_CH3INT_SHIFT)
#define HWA_DMA_INTCONTROL_CH4INT_SHIFT      8
#define HWA_DMA_INTCONTROL_CH4INT_MASK \
	(0x3 << HWA_DMA_INTCONTROL_CH4INT_SHIFT)
#define HWA_DMA_INTCONTROL_CH5INT_SHIFT      10
#define HWA_DMA_INTCONTROL_CH5INT_MASK \
	(0x3 << HWA_DMA_INTCONTROL_CH5INT_SHIFT)
#define HWA_DMA_INTCONTROL_CH6INT_SHIFT      12
#define HWA_DMA_INTCONTROL_CH6INT_MASK \
	(0x3 << HWA_DMA_INTCONTROL_CH6INT_SHIFT)
#define HWA_DMA_INTCONTROL_CH7INT_SHIFT      14
#define HWA_DMA_INTCONTROL_CH7INT_MASK \
	(0x3 << HWA_DMA_INTCONTROL_CH7INT_SHIFT)

/* Bits in hwa_dma_intstatus */
#define HWA_DMA_INTSTATUS_CH0INT_SHIFT      0
#define HWA_DMA_INTSTATUS_CH0INT_MASK \
	(0x1 << HWA_DMA_INTSTATUS_CH0INT_SHIFT)
#define HWA_DMA_INTSTATUS_CH1INT_SHIFT      1
#define HWA_DMA_INTSTATUS_CH1INT_MASK \
	(0x1 << HWA_DMA_INTSTATUS_CH1INT_SHIFT)
#define HWA_DMA_INTSTATUS_CH2INT_SHIFT      2
#define HWA_DMA_INTSTATUS_CH2INT_MASK \
	(0x1 << HWA_DMA_INTSTATUS_CH2INT_SHIFT)
#define HWA_DMA_INTSTATUS_CH3INT_SHIFT      3
#define HWA_DMA_INTSTATUS_CH3INT_MASK \
	(0x1 << HWA_DMA_INTSTATUS_CH3INT_SHIFT)
#define HWA_DMA_INTSTATUS_CH4INT_SHIFT      4
#define HWA_DMA_INTSTATUS_CH4INT_MASK \
	(0x1 << HWA_DMA_INTSTATUS_CH4INT_SHIFT)
#define HWA_DMA_INTSTATUS_CH5INT_SHIFT      5
#define HWA_DMA_INTSTATUS_CH5INT_MASK \
	(0x1 << HWA_DMA_INTSTATUS_CH5INT_SHIFT)
#define HWA_DMA_INTSTATUS_CH6INT_SHIFT      6
#define HWA_DMA_INTSTATUS_CH6INT_MASK \
	(0x1 << HWA_DMA_INTSTATUS_CH6INT_SHIFT)
#define HWA_DMA_INTSTATUS_CH7INT_SHIFT      7
#define HWA_DMA_INTSTATUS_CH7INT_MASK \
	(0x1 << HWA_DMA_INTSTATUS_CH7INT_SHIFT)

/* Bits in hwa_dma_ch0intstatus */
#define HWA_DMA_CH0INTSTATUS_DESCERR_SHIFT      10
#define HWA_DMA_CH0INTSTATUS_DESCERR_MASK \
	(0x1 << HWA_DMA_CH0INTSTATUS_DESCERR_SHIFT)
#define HWA_DMA_CH0INTSTATUS_DATAERR_SHIFT      11
#define HWA_DMA_CH0INTSTATUS_DATAERR_MASK \
	(0x1 << HWA_DMA_CH0INTSTATUS_DATAERR_SHIFT)
#define HWA_DMA_CH0INTSTATUS_DESCPROTOERR_SHIFT      12
#define HWA_DMA_CH0INTSTATUS_DESCPROTOERR_MASK \
	(0x1 << HWA_DMA_CH0INTSTATUS_DESCPROTOERR_SHIFT)
#define HWA_DMA_CH0INTSTATUS_RCVDESCUF_SHIFT      13
#define HWA_DMA_CH0INTSTATUS_RCVDESCUF_MASK \
	(0x1 << HWA_DMA_CH0INTSTATUS_RCVDESCUF_SHIFT)
#define HWA_DMA_CH0INTSTATUS_RCVINT_SHIFT      16
#define HWA_DMA_CH0INTSTATUS_RCVINT_MASK \
	(0x1 << HWA_DMA_CH0INTSTATUS_RCVINT_SHIFT)
#define HWA_DMA_CH0INTSTATUS_XMTINT_SHIFT      24
#define HWA_DMA_CH0INTSTATUS_XMTINT_MASK \
	(0x1 << HWA_DMA_CH0INTSTATUS_XMTINT_SHIFT)

/* Bits in hwa_dma_ch0intmask */
#define HWA_DMA_CH0INTMASK_DESCERR_SHIFT      10
#define HWA_DMA_CH0INTMASK_DESCERR_MASK \
	(0x1 << HWA_DMA_CH0INTMASK_DESCERR_SHIFT)
#define HWA_DMA_CH0INTMASK_DATAERR_SHIFT      11
#define HWA_DMA_CH0INTMASK_DATAERR_MASK \
	(0x1 << HWA_DMA_CH0INTMASK_DATAERR_SHIFT)
#define HWA_DMA_CH0INTMASK_DESCPROTOERR_SHIFT      12
#define HWA_DMA_CH0INTMASK_DESCPROTOERR_MASK \
	(0x1 << HWA_DMA_CH0INTMASK_DESCPROTOERR_SHIFT)
#define HWA_DMA_CH0INTMASK_RCVDESCUF_SHIFT      13
#define HWA_DMA_CH0INTMASK_RCVDESCUF_MASK \
	(0x1 << HWA_DMA_CH0INTMASK_RCVDESCUF_SHIFT)
#define HWA_DMA_CH0INTMASK_RCVINT_SHIFT      16
#define HWA_DMA_CH0INTMASK_RCVINT_MASK \
	(0x1 << HWA_DMA_CH0INTMASK_RCVINT_SHIFT)
#define HWA_DMA_CH0INTMASK_XMTINT_SHIFT      24
#define HWA_DMA_CH0INTMASK_XMTINT_MASK \
	(0x1 << HWA_DMA_CH0INTMASK_XMTINT_SHIFT)

/* Bits in hwa_dma_ch0intrcvlazy */
#define HWA_DMA_CH0INTRCVLAZY_TIMEOUT_SHIFT      0
#define HWA_DMA_CH0INTRCVLAZY_TIMEOUT_MASK \
	(0xffffff << HWA_DMA_CH0INTRCVLAZY_TIMEOUT_SHIFT)
#define HWA_DMA_CH0INTRCVLAZY_FRAMECNT_SHIFT      24
#define HWA_DMA_CH0INTRCVLAZY_FRAMECNT_MASK \
	(0xff << HWA_DMA_CH0INTRCVLAZY_FRAMECNT_SHIFT)

/* Bits in hwa_dma_clockctlstatus */
#define HWA_DMA_CLOCKCTLSTATUS_FORCEALPREQUEST_SHIFT      0
#define HWA_DMA_CLOCKCTLSTATUS_FORCEALPREQUEST_MASK \
	(0x1 << HWA_DMA_CLOCKCTLSTATUS_FORCEALPREQUEST_SHIFT)
#define HWA_DMA_CLOCKCTLSTATUS_FORCEHTREQUEST_SHIFT      1
#define HWA_DMA_CLOCKCTLSTATUS_FORCEHTREQUEST_MASK \
	(0x1 << HWA_DMA_CLOCKCTLSTATUS_FORCEHTREQUEST_SHIFT)
#define HWA_DMA_CLOCKCTLSTATUS_FORCEILPREQUEST_SHIFT      2
#define HWA_DMA_CLOCKCTLSTATUS_FORCEILPREQUEST_MASK \
	(0x1 << HWA_DMA_CLOCKCTLSTATUS_FORCEILPREQUEST_SHIFT)
#define HWA_DMA_CLOCKCTLSTATUS_ALPAVAILREQUEST_SHIFT      3
#define HWA_DMA_CLOCKCTLSTATUS_ALPAVAILREQUEST_MASK \
	(0x1 << HWA_DMA_CLOCKCTLSTATUS_ALPAVAILREQUEST_SHIFT)
#define HWA_DMA_CLOCKCTLSTATUS_HTAVAILREQUEST_SHIFT      4
#define HWA_DMA_CLOCKCTLSTATUS_HTAVAILREQUEST_MASK \
	(0x1 << HWA_DMA_CLOCKCTLSTATUS_HTAVAILREQUEST_SHIFT)
#define HWA_DMA_CLOCKCTLSTATUS_FORCEHWCLOCKREQOFF_SHIFT      5
#define HWA_DMA_CLOCKCTLSTATUS_FORCEHWCLOCKREQOFF_MASK \
	(0x1 << HWA_DMA_CLOCKCTLSTATUS_FORCEHWCLOCKREQOFF_SHIFT)
#define HWA_DMA_CLOCKCTLSTATUS_HQCLOCKREQUIRED_SHIFT      6
#define HWA_DMA_CLOCKCTLSTATUS_HQCLOCKREQUIRED_MASK \
	(0x1 << HWA_DMA_CLOCKCTLSTATUS_HQCLOCKREQUIRED_SHIFT)
#define HWA_DMA_CLOCKCTLSTATUS_ALPCLOCKAVAILABLE_SHIFT      16
#define HWA_DMA_CLOCKCTLSTATUS_ALPCLOCKAVAILABLE_MASK \
	(0x1 << HWA_DMA_CLOCKCTLSTATUS_ALPCLOCKAVAILABLE_SHIFT)
#define HWA_DMA_CLOCKCTLSTATUS_HTCLOCKAVAILABLE_SHIFT      17
#define HWA_DMA_CLOCKCTLSTATUS_HTCLOCKAVAILABLE_MASK \
	(0x1 << HWA_DMA_CLOCKCTLSTATUS_HTCLOCKAVAILABLE_SHIFT)
#define HWA_DMA_CLOCKCTLSTATUS_BPONALP_SHIFT      18
#define HWA_DMA_CLOCKCTLSTATUS_BPONALP_MASK \
	(0x1 << HWA_DMA_CLOCKCTLSTATUS_BPONALP_SHIFT)
#define HWA_DMA_CLOCKCTLSTATUS_BPONHT_SHIFT      19
#define HWA_DMA_CLOCKCTLSTATUS_BPONHT_MASK \
	(0x1 << HWA_DMA_CLOCKCTLSTATUS_BPONHT_SHIFT)

/* Bits in hwa_dma_workaround */
#define HWA_DMA_WORKAROUND_WORKAROUND_SHIFT      0
#define HWA_DMA_WORKAROUND_WORKAROUND_MASK \
	(0xffffffff << HWA_DMA_WORKAROUND_WORKAROUND_SHIFT)

/* Bits in hwa_dma_powercontrol */
#define HWA_DMA_POWERCONTROL_POWERONREQUEST_SHIFT      8
#define HWA_DMA_POWERCONTROL_POWERONREQUEST_MASK \
	(0x1 << HWA_DMA_POWERCONTROL_POWERONREQUEST_SHIFT)

/* Bits in hwa_dma_gpioselect */
#define HWA_DMA_GPIOSELECT_CHSEL_SHIFT      28
#define HWA_DMA_GPIOSELECT_CHSEL_MASK \
	(0xf << HWA_DMA_GPIOSELECT_CHSEL_SHIFT)
#define HWA_DMA_GPIOSELECT_DMAENGSEL_SHIFT      24
#define HWA_DMA_GPIOSELECT_DMAENGSEL_MASK \
	(0x1 << HWA_DMA_GPIOSELECT_DMAENGSEL_SHIFT)
#define HWA_DMA_GPIOSELECT_SIGSEL_SHIFT      0
#define HWA_DMA_GPIOSELECT_SIGSEL_MASK \
	(0xffff << HWA_DMA_GPIOSELECT_SIGSEL_SHIFT)

/* Bits in hwa_dma_gpiooutout */
#define HWA_DMA_GPIOOUTOUT_GPIOOUT_SHIFT      0
#define HWA_DMA_GPIOOUTOUT_GPIOOUT_MASK \
	(0xffffffff << HWA_DMA_GPIOOUTOUT_GPIOOUT_SHIFT)

/* Bits in hwa_dma_gpiooe */
#define HWA_DMA_GPIOOE_GPIOOE_SHIFT      0
#define HWA_DMA_GPIOOE_GPIOOE_MASK \
	(0xffff << HWA_DMA_GPIOOE_GPIOOE_SHIFT)

/* Bits in hwa_dma_xmtctrl */
#define HWA_DMA_XMTCTRL_XMTEN_SHIFT      0
#define HWA_DMA_XMTCTRL_XMTEN_MASK \
	(0x1 << HWA_DMA_XMTCTRL_XMTEN_SHIFT)
#define HWA_DMA_XMTCTRL_SUSPEN_SHIFT      1
#define HWA_DMA_XMTCTRL_SUSPEN_MASK \
	(0x1 << HWA_DMA_XMTCTRL_SUSPEN_SHIFT)
#define HWA_DMA_XMTCTRL_LOOPBACKEN_SHIFT      2
#define HWA_DMA_XMTCTRL_LOOPBACKEN_MASK \
	(0x1 << HWA_DMA_XMTCTRL_LOOPBACKEN_SHIFT)
#define HWA_DMA_XMTCTRL_FLUSH_SHIFT      4
#define HWA_DMA_XMTCTRL_FLUSH_MASK \
	(0x1 << HWA_DMA_XMTCTRL_FLUSH_SHIFT)
#define HWA_DMA_XMTCTRL_BURSTALIGNEN_SHIFT      5
#define HWA_DMA_XMTCTRL_BURSTALIGNEN_MASK \
	(0x1 << HWA_DMA_XMTCTRL_BURSTALIGNEN_SHIFT)
#define HWA_DMA_XMTCTRL_MULTIPLEOUTSTANDINGREADS_SHIFT      6
#define HWA_DMA_XMTCTRL_MULTIPLEOUTSTANDINGREADS_MASK \
	(0x7 << HWA_DMA_XMTCTRL_MULTIPLEOUTSTANDINGREADS_SHIFT)
#define HWA_DMA_XMTCTRL_CHANNELSWITCHEN_SHIFT      9
#define HWA_DMA_XMTCTRL_CHANNELSWITCHEN_MASK \
	(0x1 << HWA_DMA_XMTCTRL_CHANNELSWITCHEN_SHIFT)
#define HWA_DMA_XMTCTRL_PTYCHKDISABLE_SHIFT      11
#define HWA_DMA_XMTCTRL_PTYCHKDISABLE_MASK \
	(0x1 << HWA_DMA_XMTCTRL_PTYCHKDISABLE_SHIFT)
#define HWA_DMA_XMTCTRL_SELECTACTIVE_SHIFT      13
#define HWA_DMA_XMTCTRL_SELECTACTIVE_MASK \
	(0x1 << HWA_DMA_XMTCTRL_SELECTACTIVE_SHIFT)
#define HWA_DMA_XMTCTRL_ADDREXT_SHIFT      16
#define HWA_DMA_XMTCTRL_ADDREXT_MASK \
	(0x3 << HWA_DMA_XMTCTRL_ADDREXT_SHIFT)
#define HWA_DMA_XMTCTRL_BURSTLEN_SHIFT      18
#define HWA_DMA_XMTCTRL_BURSTLEN_MASK \
	(0x7 << HWA_DMA_XMTCTRL_BURSTLEN_SHIFT)
#define HWA_DMA_XMTCTRL_PREFETCHCTL_SHIFT      21
#define HWA_DMA_XMTCTRL_PREFETCHCTL_MASK \
	(0x7 << HWA_DMA_XMTCTRL_PREFETCHCTL_SHIFT)
#define HWA_DMA_XMTCTRL_PREFETCHTHRESH_SHIFT      24
#define HWA_DMA_XMTCTRL_PREFETCHTHRESH_MASK \
	(0x3 << HWA_DMA_XMTCTRL_PREFETCHTHRESH_SHIFT)
#define HWA_DMA_XMTCTRL_COHERENT_SHIFT      26
#define HWA_DMA_XMTCTRL_COHERENT_MASK \
	(0x1 << HWA_DMA_XMTCTRL_COHERENT_SHIFT)

/* Bits in hwa_dma_xmtptr */
#define HWA_DMA_XMTPTR_XMTPTR_SHIFT      0
#define HWA_DMA_XMTPTR_XMTPTR_MASK \
	(0xffffffff << HWA_DMA_XMTPTR_XMTPTR_SHIFT)

/* Bits in hwa_dma_xmtaddrlow */
#define HWA_DMA_XMTADDRLOW_XMTADDRLOW_SHIFT      0
#define HWA_DMA_XMTADDRLOW_XMTADDRLOW_MASK \
	(0xffffffff << HWA_DMA_XMTADDRLOW_XMTADDRLOW_SHIFT)

/* Bits in hwa_dma_xmtaddrhigh */
#define HWA_DMA_XMTADDRHIGH_XMTADDRHIGH_SHIFT      0
#define HWA_DMA_XMTADDRHIGH_XMTADDRHIGH_MASK \
	(0xffffffff << HWA_DMA_XMTADDRHIGH_XMTADDRHIGH_SHIFT)

/* Bits in hwa_dma_xmtstatus0 */
#define HWA_DMA_XMTSTATUS0_CURRDESCR_SHIFT      0
#define HWA_DMA_XMTSTATUS0_CURRDESCR_MASK \
	(0xffff << HWA_DMA_XMTSTATUS0_CURRDESCR_SHIFT)
#define HWA_DMA_XMTSTATUS0_XMTSTATE_SHIFT      28
#define HWA_DMA_XMTSTATUS0_XMTSTATE_MASK \
	(0xf << HWA_DMA_XMTSTATUS0_XMTSTATE_SHIFT)

/* Bits in hwa_dma_xmtstatus1 */
#define HWA_DMA_XMTSTATUS1_ACTIVEDESCR_SHIFT      0
#define HWA_DMA_XMTSTATUS1_ACTIVEDESCR_MASK \
	(0xffff << HWA_DMA_XMTSTATUS1_ACTIVEDESCR_SHIFT)
#define HWA_DMA_XMTSTATUS1_XMTERR_SHIFT      28
#define HWA_DMA_XMTSTATUS1_XMTERR_MASK \
	(0xf << HWA_DMA_XMTSTATUS1_XMTERR_SHIFT)

/* Bits in hwa_dma_rcvctrl */
#define HWA_DMA_RCVCTRL_RCVEN_SHIFT      0
#define HWA_DMA_RCVCTRL_RCVEN_MASK \
	(0x1 << HWA_DMA_RCVCTRL_RCVEN_SHIFT)
#define HWA_DMA_RCVCTRL_RCVOFFSET_SHIFT      1
#define HWA_DMA_RCVCTRL_RCVOFFSET_MASK \
	(0x7f << HWA_DMA_RCVCTRL_RCVOFFSET_SHIFT)
#define HWA_DMA_RCVCTRL_FIFOMODE_SHIFT      8
#define HWA_DMA_RCVCTRL_FIFOMODE_MASK \
	(0x1 << HWA_DMA_RCVCTRL_FIFOMODE_SHIFT)
#define HWA_DMA_RCVCTRL_SEPRXHDRDESCEN_SHIFT      9
#define HWA_DMA_RCVCTRL_SEPRXHDRDESCEN_MASK \
	(0x1 << HWA_DMA_RCVCTRL_SEPRXHDRDESCEN_SHIFT)
#define HWA_DMA_RCVCTRL_OFLOWCONTINUE_SHIFT      10
#define HWA_DMA_RCVCTRL_OFLOWCONTINUE_MASK \
	(0x1 << HWA_DMA_RCVCTRL_OFLOWCONTINUE_SHIFT)
#define HWA_DMA_RCVCTRL_PTYCHKDISABLE_SHIFT      11
#define HWA_DMA_RCVCTRL_PTYCHKDISABLE_MASK \
	(0x1 << HWA_DMA_RCVCTRL_PTYCHKDISABLE_SHIFT)
#define HWA_DMA_RCVCTRL_WAITFORCOMPLETE_SHIFT      12
#define HWA_DMA_RCVCTRL_WAITFORCOMPLETE_MASK \
	(0x1 << HWA_DMA_RCVCTRL_WAITFORCOMPLETE_SHIFT)
#define HWA_DMA_RCVCTRL_SELECTACTIVE_SHIFT      13
#define HWA_DMA_RCVCTRL_SELECTACTIVE_MASK \
	(0x1 << HWA_DMA_RCVCTRL_SELECTACTIVE_SHIFT)
#define HWA_DMA_RCVCTRL_GLOMEN_SHIFT      14
#define HWA_DMA_RCVCTRL_GLOMEN_MASK \
	(0x1 << HWA_DMA_RCVCTRL_GLOMEN_SHIFT)
#define HWA_DMA_RCVCTRL_ADDREXT_SHIFT      16
#define HWA_DMA_RCVCTRL_ADDREXT_MASK \
	(0x3 << HWA_DMA_RCVCTRL_ADDREXT_SHIFT)
#define HWA_DMA_RCVCTRL_BURSTLEN_SHIFT      18
#define HWA_DMA_RCVCTRL_BURSTLEN_MASK \
	(0x7 << HWA_DMA_RCVCTRL_BURSTLEN_SHIFT)
#define HWA_DMA_RCVCTRL_PREFETCHCTL_SHIFT      21
#define HWA_DMA_RCVCTRL_PREFETCHCTL_MASK \
	(0x7 << HWA_DMA_RCVCTRL_PREFETCHCTL_SHIFT)
#define HWA_DMA_RCVCTRL_PREFETCHTHRESH_SHIFT      24
#define HWA_DMA_RCVCTRL_PREFETCHTHRESH_MASK \
	(0x3 << HWA_DMA_RCVCTRL_PREFETCHTHRESH_SHIFT)
#define HWA_DMA_RCVCTRL_COHERENT_SHIFT      26
#define HWA_DMA_RCVCTRL_COHERENT_MASK \
	(0x1 << HWA_DMA_RCVCTRL_COHERENT_SHIFT)

/* Bits in hwa_dma_rcvptr */
#define HWA_DMA_RCVPTR_RCVPTR_SHIFT      0
#define HWA_DMA_RCVPTR_RCVPTR_MASK \
	(0xffffffff << HWA_DMA_RCVPTR_RCVPTR_SHIFT)

/* Bits in hwa_dma_rcvaddrlow */
#define HWA_DMA_RCVADDRLOW_RCVADDRLOW_SHIFT      0
#define HWA_DMA_RCVADDRLOW_RCVADDRLOW_MASK \
	(0xffffffff << HWA_DMA_RCVADDRLOW_RCVADDRLOW_SHIFT)

/* Bits in hwa_dma_rcvaddrhigh */
#define HWA_DMA_RCVADDRHIGH_RCVADDRHIGH_SHIFT      0
#define HWA_DMA_RCVADDRHIGH_RCVADDRHIGH_MASK \
	(0xffffffff << HWA_DMA_RCVADDRHIGH_RCVADDRHIGH_SHIFT)

/* Bits in hwa_dma_rcvstatus0 */
#define HWA_DMA_RCVSTATUS0_CURRDESCR_SHIFT      0
#define HWA_DMA_RCVSTATUS0_CURRDESCR_MASK \
	(0xffff << HWA_DMA_RCVSTATUS0_CURRDESCR_SHIFT)
#define HWA_DMA_RCVSTATUS0_RCVSTATE_SHIFT      28
#define HWA_DMA_RCVSTATUS0_RCVSTATE_MASK \
	(0xf << HWA_DMA_RCVSTATUS0_RCVSTATE_SHIFT)

/* Bits in hwa_dma_rcvstatus1 */
#define HWA_DMA_RCVSTATUS1_ACTIVEDESCR_SHIFT      0
#define HWA_DMA_RCVSTATUS1_ACTIVEDESCR_MASK \
	(0xffff << HWA_DMA_RCVSTATUS1_ACTIVEDESCR_SHIFT)
#define HWA_DMA_RCVSTATUS1_XMTERR_SHIFT      28
#define HWA_DMA_RCVSTATUS1_XMTERR_MASK \
	(0xf << HWA_DMA_RCVSTATUS1_XMTERR_SHIFT)

/*
 * -----------------------------------------------------------------------------
 * HC_HIN MACROS: hc_hin_reg_defs.h Thu Aug 24 17:42:31 2017
 * -----------------------------------------------------------------------------
 */
#define hwa_hc_hin_base                             0x000
#define hwa_hc_hin_last                             0x3f0

/* hwa hc_hin registers */
#define _objaddr                                    0x160
#define _objdata                                    0x164
#define _rxfilteren                                 0x3c0
#define _rxhwactrl                                  0x3c4

/* Bits in objaddr */
#define _OBJADDR_INDEX_SHIFT      0
#define _OBJADDR_INDEX_MASK \
	(0xffff << _OBJADDR_INDEX_SHIFT)
#define _OBJADDR_SELECT_SHIFT      16
#define _OBJADDR_SELECT_MASK \
	(0xff << _OBJADDR_SELECT_SHIFT)
#define _OBJADDR_WRITEINC_SHIFT      24
#define _OBJADDR_WRITEINC_MASK \
	(0x1 << _OBJADDR_WRITEINC_SHIFT)
#define _OBJADDR_READINC_SHIFT      25
#define _OBJADDR_READINC_MASK \
	(0x1 << _OBJADDR_READINC_SHIFT)

/* Bits in objdata */
#define _OBJADDR_DATA_SHIFT      0
#define _OBJADDR_DATA_MASK \
	(0xffffffff << _OBJADDR_DATA_SHIFT)

/* Bits in rxfilteren */
#define _RXFILTEREN_PERFILTEREN_SHIFT      0
#define _RXFILTEREN_PERFILTEREN_MASK \
	(0xffffffff << _RXFILTEREN_PERFILTEREN_SHIFT)

/* Bits in rxhwactrl */
#define _RXHWACTRL_GLOBALFILTEREN_SHIFT      0
#define _RXHWACTRL_GLOBALFILTEREN_MASK \
	(0x1 << _RXHWACTRL_GLOBALFILTEREN_SHIFT)
#define _RXHWACTRL_PKTCOMPEN_SHIFT      2
#define _RXHWACTRL_PKTCOMPEN_MASK \
	(0x1 << _RXHWACTRL_PKTCOMPEN_SHIFT)
#define _RXHWACTRL_CLRALLFILTERSTAT_SHIFT      3
#define _RXHWACTRL_CLRALLFILTERSTAT_MASK \
	(0x1 << _RXHWACTRL_CLRALLFILTERSTAT_SHIFT)
#define _RXHWACTRL_CLRAFILTERSTAT_SHIFT      4
#define _RXHWACTRL_CLRAFILTERSTAT_MASK \
	(0x1 << _RXHWACTRL_CLRAFILTERSTAT_SHIFT)
#define _RXHWACTRL_CLRALLFLOWSTAT_SHIFT      5
#define _RXHWACTRL_CLRALLFLOWSTAT_MASK \
	(0x1 << _RXHWACTRL_CLRALLFLOWSTAT_SHIFT)
#define _RXHWACTRL_CLRAFLOWSTAT_SHIFT      6
#define _RXHWACTRL_CLRAFLOWSTAT_MASK \
	(0x1 << _RXHWACTRL_CLRAFLOWSTAT_SHIFT)
#define _RXHWACTRL_ID_SHIFT      8
#define _RXHWACTRL_ID_MASK \
	(0xff << _RXHWACTRL_ID_SHIFT)

/* Bits in hwa_macif_ctl */
#define _HWA_MACIF_CTL_TXSTATUSEN_SHIFT      0
#define _HWA_MACIF_CTL_TXSTATUSEN_MASK \
	(0x1 << _HWA_MACIF_CTL_TXSTATUSEN_SHIFT)
#if HWA_REVISION_EQ_128
#define _HWA_MACIF_CTL_TXSTATUS_COUNT_SHIFT  1
#define _HWA_MACIF_CTL_TXSTATUS_COUNT_MASK \
	(0x3 << _HWA_MACIF_CTL_TXSTATUS_COUNT_SHIFT)
#else /* HWA_REVISION_GE_129 */
#define _HWA_MACIF_CTL_TXDMAEN_SHIFT      1
#define _HWA_MACIF_CTL_TXDMAEN_MASK \
	(0x1 << _HWA_MACIF_CTL_TXDMAEN_SHIFT)
#define _HWA_MACIF_CTL_TXSTATUSMEM_AXI_SHIFT  2
#define _HWA_MACIF_CTL_TXSTATUSMEM_AXI_MASK \
	(0x1 << _HWA_MACIF_CTL_TXSTATUSMEM_AXI_SHIFT)
#endif /* HWA_REVISION_GE_129 */
#define _HWA_MACIF_CTL_RXDMAEN_SHIFT         3
#define _HWA_MACIF_CTL_RXDMAEN_MASK \
	(0x1 << _HWA_MACIF_CTL_RXDMAEN_SHIFT)
#if HWA_REVISION_GE_129
#define _HWA_MACIF_CTL_TXSTATUS_COUNT_SHIFT  4
#define _HWA_MACIF_CTL_TXSTATUS_COUNT_MASK \
	(0x7 << _HWA_MACIF_CTL_TXSTATUS_COUNT_SHIFT)
#define _HWA_MACIF_CTL_TXSTATUSFIFO_AXI_SHIFT  7
#define _HWA_MACIF_CTL_TXSTATUSFIFO_AXI_MASK \
	(0x1 << _HWA_MACIF_CTL_TXSTATUSFIFO_AXI_SHIFT)
#endif /* HWA_REVISION_GE_129 */

#endif /* _HWA_REG_DEFS_H */
