/***************************************************************************
 *     Copyright (c) 2003-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *  THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 *  AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 *  EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/
/* this file should not be directly included, and it could be included multiple times  */
/* ************** THIS FILE IS AUTOGENERATED. DO NOT EDIT **************************/
/*****
GENERATED by:
perl magnum/basemodules/chp/src/common/bchp_memc_clients_chip.pl magnum/basemodules/chp/include/7420/common/memc/bchp_memc_clients_chip.txt magnum/basemodules/chp/include/7420/common/memc/bchp_memc_clients_chip.h
*******/
/* # entries copied (as 'select' -> copy -> 'paste into this file')  from Chip_Architecture/Bussing/Released/BCM7420/scb_clients.xls */
/* # Removed duplicates for clients 41, 124 and 125 */
/*     DDR0 Client#    DDR1 Client#         */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_WR0,0,INVALID)                /*     RT    XPT client names change from 7405 onward, i.e. changed XPT0,1,2,3 to XPT_WR0,1,2 and XPT_RD0,1,2 */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_WR1,1,INVALID)                /*     RT_RR     */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_WR2,2,INVALID)                /*     RT_RR     */
BCHP_P_MEMC_DEFINE_CLIENT(M2MC0_GFX,3,3)                    /* RR    M2MC has access to all SCBs (Called "GFX" for BCM7038) */
/* "AVD_DBLK_0/ */
BCHP_P_MEMC_DEFINE_CLIENT(AVD_BLK_0,4,INVALID)              /*     Row_Doc    AVD Deblock Writes */
BCHP_P_MEMC_DEFINE_CLIENT(AVD_ILA_0,5,INVALID)              /*     RT    AVD Inner Loop ARC  */
BCHP_P_MEMC_DEFINE_CLIENT(AVD_OLA_0,6,INVALID)              /*     RT    AVD Outer Loop ARC */
BCHP_P_MEMC_DEFINE_CLIENT(AVD_CAB_0,7,INVALID)              /*     RT    AVD CABAC  */
BCHP_P_MEMC_DEFINE_CLIENT(AVD_SYM_0,8,INVALID)              /*     RT    AVD Symbol read */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_RD0,9,INVALID)                /*     RT_RR    XPT_RD */
BCHP_P_MEMC_DEFINE_CLIENT(M2MC1,10,10)                      /*     M2MC has access to all SCBs. (Not used on BCM7400B). After 7400a0, M2MC performance is increased and removed one complete instance. */
/* "AVD_DBLK_1/ */
BCHP_P_MEMC_DEFINE_CLIENT(AVD_BLK_1,INVALID,11)             /* Row_Doc    AVD Deblock Writes */
BCHP_P_MEMC_DEFINE_CLIENT(AVD_ILA_1,12,INVALID)             /*     RT    AVD Inner Loop ARC  */
BCHP_P_MEMC_DEFINE_CLIENT(AVD_OLA_1,13,INVALID)             /*     RT    AVD Outer Loop ARC */
BCHP_P_MEMC_DEFINE_CLIENT(AVD_CAB_1,14,INVALID)             /*     RT    AVD CABAC  */
BCHP_P_MEMC_DEFINE_CLIENT(AVD_SYM_1,15,INVALID)             /*     RT    AVD Symbol read */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_RD1,16,INVALID)               /*     RT_RR    XPT_RD */
/* "BVNM_FGT / */
BCHP_P_MEMC_DEFINE_CLIENT(EDU,17,INVALID)                   /*     RT_RR    This client  is reserved for BCM7400B -FGT. It is not used. Client #51 is used for FGT. As this client is not used in any chip for FGT, it's used for EBI DAM Unit  */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_I656_ANC1,18,INVALID)         /*         "ITU656 input #2 ancillary data writes, */
/* In 7420, there is no 656 input." */
BCHP_P_MEMC_DEFINE_CLIENT(AUD_ZSP,19,INVALID)               /*     RT     */
BCHP_P_MEMC_DEFINE_CLIENT(AUD_AIO,20,INVALID)               /*     RT    "AIO" is the new name for "FMM" */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_I656_ANC0,21,INVALID)         /*         "ITU656 input ancillary data writes:    */
/* In 7420, there is no 656 input" */
BCHP_P_MEMC_DEFINE_CLIENT(AEGIS_BSP,22,22)                  /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_RD2,23,INVALID)               /*     RT_RR    XPT client names change */
BCHP_P_MEMC_DEFINE_CLIENT(VEC_VBI_ENC2,24,INVALID)          /*     RT    TTX2 -- assigned to tertiary VEC  */
BCHP_P_MEMC_DEFINE_CLIENT(VEC_VBI_ENC1,25,INVALID)          /*     RT    TTX1 -- assigned to secondary VEC */
BCHP_P_MEMC_DEFINE_CLIENT(VEC_VBI_ENC0,26,INVALID)          /*     RT    TTX0 -- assigned to primary VEC */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_GFD2,27,27)                   /* RT    Need more clarity on usage mode for 3rd GFD. */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_GFD1,28,28)                   /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_GFD0,29,29)                   /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_CAP3,30,30)                   /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_CAP2,31,31)                   /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_CAP1,32,32)                   /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_CAP0,33,33)                   /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_RDC,34,34)                    /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_VFD3,35,35)                   /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_VFD2,36,36)                   /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_VFD1,37,37)                   /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_VFD0,38,38)                   /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MFD1,39,39)                   /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MFD0,40,40)                   /* RT    MPEG feeders have access to all DRAMs */
/* "CPU_BRIDGE/ */
BCHP_P_MEMC_DEFINE_CLIENT(HIF_RAC,41,41)                    /*     "EC Bridge (MISB bridge for BCM7400),  */
/* 7420 does not have RAC or MISB bridge.  */
/* 7420 will have 1 SCB and 1 LMB client per MEMC." */
/* "PCI/ */
BCHP_P_MEMC_DEFINE_CLIENT(HIF_PCI,42,INVALID)               /*     Row_Doc    PCI DMA */
BCHP_P_MEMC_DEFINE_CLIENT(M2M_DMA1,43,43)                   /*     Only one instance of M2M DAM at 2x data rate */
BCHP_P_MEMC_DEFINE_CLIENT(M2M_DMA0,44,44)                   /* Row_Doc    Note that M2M DMA has simultaneous access to all SCBs */
BCHP_P_MEMC_DEFINE_CLIENT(ENET0_GENET,45,INVALID)           /*     RT    Gigabit Ethernet MAC in 7420 (external GIGE PHY). */
BCHP_P_MEMC_DEFINE_CLIENT(PIX_3D_or_GPORT,46,46)            /* RR    Pirhana 3D GFX core or dedicated graphics port */
/* "USB_20/ */
BCHP_P_MEMC_DEFINE_CLIENT(USB_HI,47,INVALID)                /*     Row_Doc    Also called "USB_HI" */
/* "USB_11/ */
BCHP_P_MEMC_DEFINE_CLIENT(USB_LO,48,INVALID)                /*     RR    Also called "USB_LO" */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_FGT,51,INVALID)               /*         No FGT in 7420 */
BCHP_P_MEMC_DEFINE_CLIENT(BLKAVG_0,52,INVALID)              /*         AVD decoder client. BCM7400B only, no FGT in 7420 */
BCHP_P_MEMC_DEFINE_CLIENT(BLKAVG_1,53,INVALID)              /*         AVD decoder client. BCM7400B only */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MAD_PIX,54,INVALID)           /*         Previously MAD32_0, added MCVP clients in 7420 */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MAD_QUANT,55,INVALID)         /*         Previously MAD32_1, added MCVP clients in 7420 */
BCHP_P_MEMC_DEFINE_CLIENT(MCIF_RD,56,INVALID)               /*     RT    Smart Card.  Removed in 7335 */
BCHP_P_MEMC_DEFINE_CLIENT(MCIF_WR,57,INVALID)               /*     RT    Smart Card.  Removed in 7335 */
BCHP_P_MEMC_DEFINE_CLIENT(SATA,58,INVALID)                  /*     Row_Doc      */
BCHP_P_MEMC_DEFINE_CLIENT(ENET1_MOCA_DATA,59,INVALID)       /*     RT    MOCA data path will use same client as ENET1. In 7405, extra MAC was added to interface external MoCA. */
BCHP_P_MEMC_DEFINE_CLIENT(AVD_PFR_0,120,INVALID)            /*     Row_Doc    AVD PFRI reads */
BCHP_P_MEMC_DEFINE_CLIENT(AVD_PFR_1,INVALID,120)            /* Row_Doc    AVD PFRI reads */
/* "CPU_CACHE0/ */
BCHP_P_MEMC_DEFINE_CLIENT(LMB_HIGH,124,124)                 /*     "LMB High priority:  Second LMB bus in 7335: TBD, */
/* " */
/* "CPU_CACHE1/ */
BCHP_P_MEMC_DEFINE_CLIENT(LMB_LO,125,125)                   /*     LMB Low priority (sponge):  Second LMB bus in 7335:  TBD */
/* # duplicate CPU_SCB0    41        RT_RR    "For 7420, CPU_LMB0 ==> CPU_LMB client #124/125 of MEMC0. */
/*                CPU_LMB1 ==> CPU_LMB client #124/125 of MEMC1, */
/*                CPU_SCB0 ==> CPU_SCB client #41 of MEMC0 and */
/*                CPU_SCB1 ==> CPU_SCB client #41 of MEMC1 */
/*  */
/* 1-LMB client at top level fans into 2 SCB clients inside MEMC. " */
/* # dupliicate CPU_SCB1        41    RT_RR     */
/* # duplicate CPU_LMB0    124/125        "124- LMB_HI  - RT_RR */
/*  */
/* 125 LMB_LO - RR */
/* "     */
/* CPU_LMB1        124/125         */
BCHP_P_MEMC_DEFINE_CLIENT(DRAM_INIT,126,126)                /* RR    MEMC internal client, new for 7420. */
/* "MEMC0_SOFT/ */
BCHP_P_MEMC_DEFINE_CLIENT(MEMC64_SOFT,118,INVALID)          /*     RR    MSA soft access ==> client ID changed for 7420 on 08/07/08 after email from Gowda */
/* "MEMC0_REF/ */
BCHP_P_MEMC_DEFINE_CLIENT(MEMC64_REF,127,INVALID)           /*         Internal Refresh */
/* "MEMC1_SOFT/ */
BCHP_P_MEMC_DEFINE_CLIENT(MEMC16_SOFT0,INVALID,118)         /* RR    MSA soft access ==> client ID changed for 7420 on 08/07/08 after email from Gowda */
/* "MEMC1_REF/ */
BCHP_P_MEMC_DEFINE_CLIENT(MEMC16_REF0,INVALID,127)          /* RT    Internal Refresh */
/* MEMC16_SOFT1                MSA soft access */
/* MEMC16_REF1                Internal Refresh */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MCVP0,54,54)                  /* RT    "MCVP - Motion Compensated Video Processor. This is a a de-interlacing block in 7420. i.e. replace MAD clients with MVCP. */
/* MCVP will have only 2 SCB clients. MCVP0 is for Capture/read i.e. R/W and MCVP is for read only and worst case with 16 JW transactions" */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MCVP1,55,55)                  /* RT     */
BCHP_P_MEMC_DEFINE_CLIENT(MOCA_MIPS,62,INVALID)             /*     RT_RR    This client is MOCA DMA which is used to load IMEM during boot time only */
BCHP_P_MEMC_DEFINE_CLIENT(PCIE,63,INVALID)                  /*     RT_RR    PCI Express */
BCHP_P_MEMC_DEFINE_CLIENT(IEEE_1394,64,INVALID)             /*     RT_RR     */
BCHP_P_MEMC_DEFINE_CLIENT(TPCAP,65,INVALID)                 /*     RR    Test Port Capture - New in 7420.  */
