Task "Create Project" successful.
Generated logfile: 
Generated Altera Qsys project:
<a href="matlab:downstream.tool.openTargetTool('C:\intelFPGA\17.0\quartus\sopc_builder\bin\qsys-edit system_soc.qsys &','hdl_prj\quartus_prj\qsys_prj\system_soc.qsys',0);">hdl_prj\quartus_prj\qsys_prj\system_soc.qsys</a>
Generated Altera Quartus with Qsys Design project:
<a href="matlab:downstream.tool.openTargetTool('C:\intelFPGA\17.0\quartus\bin64\quartus system.qpf &','hdl_prj\quartus_prj\system.qpf',0);">hdl_prj\quartus_prj\system.qpf</a>

Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed May 08 12:58:10 2019
Info: Command: quartus_sh -t quartus_create_prj.tcl
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Wed May 08 12:58:12 2019
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off system -c system --plan
Info: qfit2_default_script.tcl version: #1
Info: Project  = system
Info: Revision = system
Warning (11747): Analysis and Synthesis (quartus_map) with top-level entity name "system" was not run before running I/O Assignment Analysis -- I/O Assignment Analysis will check only I/O assignments on the reserved pins
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "system"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (184020): Starting Fitter periphery placement operations
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:10
Info: Quartus Prime I/O Assignment Analysis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1446 megabytes
    Info: Processing ended: Wed May 08 12:58:25 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12

INFO: Quartus license check was successful.

Info (125061): Changed top-level design entity name to "system_soc"
Info (23030): Evaluation of Tcl script quartus_create_prj.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 650 megabytes
    Info: Processing ended: Wed May 08 12:58:27 2019
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:04

Elapsed time is 17.4238 seconds.
2019.05.08.12:58:28 Info: Doing: <b>qsys-script --script=qsys_create_system.tcl</b>
2019.05.08.12:58:31 Info: load_system system_soc.qsys
2019.05.08.12:58:43 Info: set_project_property DEVICE_FAMILY Cyclone V
2019.05.08.12:58:43 Info: set_project_property DEVICE 5CSEMA5F31C6
2019.05.08.12:58:43 Info: validate_system 
2019.05.08.12:58:43 Info: save_system system_soc.qsys

Elapsed time is 15.8935 seconds.
2019.05.08.12:58:44 Info: Doing: <b>qsys-script --script=qsys_insert_ip.tcl</b>
2019.05.08.12:58:47 Info: load_system system_soc.qsys
2019.05.08.12:58:59 Info: add_instance Subsystem_ip_0 Subsystem_ip 1.0
2019.05.08.12:58:59 Info: add_connection pll_0.outclk0 Subsystem_ip_0.ip_clk
2019.05.08.12:58:59 Info: add_connection hps_0.h2f_reset Subsystem_ip_0.ip_rst
2019.05.08.12:58:59 Info: set_instance_parameter_value pll_0 gui_output_clock_frequency0 50.000000
2019.05.08.12:58:59 Info: add_connection hps_0.h2f_axi_master Subsystem_ip_0.s_axi
2019.05.08.12:58:59 Info: set_connection_parameter_value hps_0.h2f_axi_master/Subsystem_ip_0.s_axi baseAddress 0x0000
2019.05.08.12:58:59 Info: add_connection pll_0.outclk0 Subsystem_ip_0.axi_clk
2019.05.08.12:58:59 Info: add_connection hps_0.h2f_reset Subsystem_ip_0.axi_reset
2019.05.08.12:58:59 Info: add_interface Subsystem_ip_0_SW conduit end
2019.05.08.12:58:59 Info: set_interface_property Subsystem_ip_0_SW EXPORT_OF Subsystem_ip_0.SW
2019.05.08.12:58:59 Info: validate_system 
2019.05.08.12:58:59 Info: save_system system_soc.qsys

Elapsed time is 15.6559 seconds.
2019.05.08.12:59:15 Info: Saving generation log to C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/system_soc_generation.rpt
2019.05.08.12:59:15 Info: Starting: <b>Create HDL design files for synthesis</b>
2019.05.08.12:59:15 Info: qsys-generate C:\Users\labuser\Desktop\pr\3dscope\hdl_prj\quartus_prj\qsys_prj\system_soc.qsys --synthesis=VERILOG --output-directory=C:\Users\labuser\Desktop\pr\3dscope\hdl_prj\quartus_prj\qsys_prj\system_soc\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
2019.05.08.12:59:15 Info: Loading qsys_prj/system_soc.qsys
2019.05.08.12:59:15 Info: Reading input file
2019.05.08.12:59:15 Info: Adding Subsystem_ip_0 [Subsystem_ip 1.0]
2019.05.08.12:59:15 Info: Parameterizing module Subsystem_ip_0
2019.05.08.12:59:15 Info: Adding audio_0 [altera_up_avalon_audio 17.0]
2019.05.08.12:59:15 Info: Parameterizing module audio_0
2019.05.08.12:59:15 Info: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.0]
2019.05.08.12:59:15 Info: Parameterizing module audio_and_video_config_0
2019.05.08.12:59:15 Info: Adding audio_pll_0 [altera_up_avalon_audio_pll 17.0]
2019.05.08.12:59:15 Info: Parameterizing module audio_pll_0
2019.05.08.12:59:15 Info: Adding hps_0 [altera_hps 17.0]
2019.05.08.12:59:15 Info: Parameterizing module hps_0
2019.05.08.12:59:15 Info: Adding pll_0 [altera_pll 17.0]
2019.05.08.12:59:15 Info: Parameterizing module pll_0
2019.05.08.12:59:15 Info: Building connections
2019.05.08.12:59:15 Info: Parameterizing connections
2019.05.08.12:59:15 Info: Validating
2019.05.08.12:59:20 Info: Done reading input file
2019.05.08.12:59:22 Info: system_soc.hps_0: HPS Main PLL counter settings: n = 0  m = 73
2019.05.08.12:59:22 Info: system_soc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
2019.05.08.12:59:22 Warning: system_soc.hps_0: <b>"Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz)</b> requested 100.0 MHz, but only achieved 97.368421 MHz
2019.05.08.12:59:22 Warning: system_soc.hps_0: <b>"QSPI clock frequency" (desired_qspi_clk_mhz)</b> requested 400.0 MHz, but only achieved 370.0 MHz
2019.05.08.12:59:22 Warning: system_soc.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
2019.05.08.12:59:22 Info: system_soc.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
2019.05.08.12:59:22 Info: system_soc.pll_0: Able to implement PLL with user settings
2019.05.08.12:59:22 Warning: system_soc.audio_0: <b>audio_0.external_interface</b> must be exported, or connected to a matching conduit.
2019.05.08.12:59:22 Warning: system_soc.audio_and_video_config_0: <b>audio_and_video_config_0.external_interface</b> must be exported, or connected to a matching conduit.
2019.05.08.12:59:22 Warning: system_soc.audio_0: Interrupt sender <b>audio_0.interrupt</b> is not connected to an interrupt receiver
2019.05.08.12:59:22 Warning: system_soc.audio_0: <b>audio_0.avalon_audio_slave</b> must be connected to an Avalon-MM master
2019.05.08.12:59:22 Warning: system_soc.audio_and_video_config_0: <b>audio_and_video_config_0.avalon_av_config_slave</b> must be connected to an Avalon-MM master
2019.05.08.12:59:24 Info: system_soc: Generating <b>system_soc</b> "<b>system_soc</b>" for QUARTUS_SYNTH
2019.05.08.12:59:27 Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave Subsystem_ip_0.s_axi because the master is of type axi and the slave is of type axi4.
2019.05.08.12:59:27 Warning: hps_0.f2h_irq0: Cannot connect clock for <b>irq_mapper.sender</b>
2019.05.08.12:59:27 Warning: hps_0.f2h_irq0: Cannot connect reset for <b>irq_mapper.sender</b>
2019.05.08.12:59:27 Warning: hps_0.f2h_irq1: Cannot connect clock for <b>irq_mapper_001.sender</b>
2019.05.08.12:59:27 Warning: hps_0.f2h_irq1: Cannot connect reset for <b>irq_mapper_001.sender</b>
2019.05.08.12:59:29 Info: Subsystem_ip_0: "<b>system_soc</b>" instantiated <b>Subsystem_ip</b> "<b>Subsystem_ip_0</b>"
2019.05.08.12:59:29 Info: audio_0: Starting Generation of Audio Controller
2019.05.08.12:59:29 Info: audio_0: "<b>system_soc</b>" instantiated <b>altera_up_avalon_audio</b> "<b>audio_0</b>"
2019.05.08.12:59:29 Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
2019.05.08.12:59:29 Info: audio_and_video_config_0: "<b>system_soc</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>audio_and_video_config_0</b>"
2019.05.08.12:59:30 Info: audio_pll_0: "<b>system_soc</b>" instantiated <b>altera_up_avalon_audio_pll</b> "<b>audio_pll_0</b>"
2019.05.08.12:59:30 Info: hps_0: "Running  for module: hps_0"
2019.05.08.12:59:31 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
2019.05.08.12:59:31 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
2019.05.08.12:59:31 Warning: hps_0: <b>"Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz)</b> requested 100.0 MHz, but only achieved 97.368421 MHz
2019.05.08.12:59:31 Warning: hps_0: <b>"QSPI clock frequency" (desired_qspi_clk_mhz)</b> requested 400.0 MHz, but only achieved 370.0 MHz
2019.05.08.12:59:31 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
2019.05.08.12:59:32 Info: hps_0: "<b>system_soc</b>" instantiated <b>altera_hps</b> "<b>hps_0</b>"
2019.05.08.12:59:32 Info: pll_0: "<b>system_soc</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"
2019.05.08.12:59:32 Info: mm_interconnect_0: "<b>system_soc</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"
2019.05.08.12:59:32 Info: irq_mapper: "<b>system_soc</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"
2019.05.08.12:59:32 Info: rst_controller: "<b>system_soc</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"
2019.05.08.12:59:32 Info: audio_pll: "<b>audio_pll_0</b>" instantiated <b>altera_pll</b> "<b>audio_pll</b>"
2019.05.08.12:59:32 Info: reset_from_locked: "<b>audio_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"
2019.05.08.12:59:32 Info: fpga_interfaces: "<b>hps_0</b>" instantiated <b>altera_interface_generator</b> "<b>fpga_interfaces</b>"
2019.05.08.12:59:32 Info: hps_io: "<b>hps_0</b>" instantiated <b>altera_hps_io</b> "<b>hps_io</b>"
2019.05.08.12:59:32 Info: Subsystem_ip_0_s_axi_translator: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>Subsystem_ip_0_s_axi_translator</b>"
2019.05.08.12:59:50 Info: border: "<b>hps_io</b>" instantiated <b>altera_interface_generator</b> "<b>border</b>"
2019.05.08.12:59:50 Info: system_soc: Done "<b>system_soc</b>" with 16 modules, 98 files
2019.05.08.12:59:51 Info: qsys-generate succeeded.
2019.05.08.12:59:51 Info: Finished: <b>Create HDL design files for synthesis</b>

Elapsed time is 51.8829 seconds.


