
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={48,rS,rT,offset}                      Premise(F2)
	S3= GPR[rS]=base                                            Premise(F3)
	S4= DMem[{pid,base+{16{offset[15]},offset}}]=a              Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= PC.Out=>IMem.RAddr                                      Premise(F5)
	S8= IMem.RAddr=addr                                         Path(S6,S7)
	S9= CP0.ASID=>IMem.ASID                                     Premise(F6)
	S10= IMem.ASID=pid                                          Path(S5,S9)
	S11= IMem.Out={48,rS,rT,offset}                             IMem-Read(S10,S8,S2)
	S12= IMem.Out=>IR.In                                        Premise(F7)
	S13= IR.In={48,rS,rT,offset}                                Path(S11,S12)
	S14= CtrlPC=0                                               Premise(F8)
	S15= CtrlPCInc=1                                            Premise(F9)
	S16= PC[Out]=addr+4                                         PC-Inc(S1,S14,S15)
	S17= PC[CIA]=addr                                           PC-Inc(S1,S14,S15)
	S18= CtrlIMem=0                                             Premise(F10)
	S19= IMem[{pid,addr}]={48,rS,rT,offset}                     IMem-Hold(S2,S18)
	S20= CtrlASIDIn=0                                           Premise(F11)
	S21= CtrlCP0=0                                              Premise(F12)
	S22= CP0[ASID]=pid                                          CP0-Hold(S0,S21)
	S23= CtrlEPCIn=0                                            Premise(F13)
	S24= CtrlExCodeIn=0                                         Premise(F14)
	S25= CtrlIR=1                                               Premise(F15)
	S26= [IR]={48,rS,rT,offset}                                 IR-Write(S13,S25)
	S27= CtrlGPR=0                                              Premise(F16)
	S28= GPR[rS]=base                                           GPR-Hold(S3,S27)
	S29= CtrlA=0                                                Premise(F17)
	S30= CtrlB=0                                                Premise(F18)
	S31= CtrlALUOut=0                                           Premise(F19)
	S32= CtrlDMem=0                                             Premise(F20)
	S33= DMem[{pid,base+{16{offset[15]},offset}}]=a             DMem-Hold(S4,S32)
	S34= CtrlDMem8Word=0                                        Premise(F21)
	S35= CtrlDR=0                                               Premise(F22)
	S36= CtrlLLbit=0                                            Premise(F23)

ID	S37= PC.Out=addr+4                                          PC-Out(S16)
	S38= PC.CIA=addr                                            PC-Out(S17)
	S39= PC.CIA31_28=addr[31:28]                                PC-Out(S17)
	S40= CP0.ASID=pid                                           CP0-Read-ASID(S22)
	S41= IR.Out={48,rS,rT,offset}                               IR-Out(S26)
	S42= IR.Out31_26=48                                         IR-Out(S26)
	S43= IR.Out25_21=rS                                         IR-Out(S26)
	S44= IR.Out20_16=rT                                         IR-Out(S26)
	S45= IR.Out15_0=offset                                      IR-Out(S26)
	S46= IR.Out31_26=>CU.Op                                     Premise(F24)
	S47= CU.Op=48                                               Path(S42,S46)
	S48= IR.Out25_21=>GPR.RReg1                                 Premise(F25)
	S49= GPR.RReg1=rS                                           Path(S43,S48)
	S50= GPR.Rdata1=base                                        GPR-Read(S49,S28)
	S51= IR.Out15_0=>IMMEXT.In                                  Premise(F26)
	S52= IMMEXT.In=offset                                       Path(S45,S51)
	S53= IMMEXT.Out={16{offset[15]},offset}                     IMMEXT(S52)
	S54= GPR.Rdata1=>A.In                                       Premise(F27)
	S55= A.In=base                                              Path(S50,S54)
	S56= IMMEXT.Out=>B.In                                       Premise(F28)
	S57= B.In={16{offset[15]},offset}                           Path(S53,S56)
	S58= CtrlPC=0                                               Premise(F29)
	S59= CtrlPCInc=0                                            Premise(F30)
	S60= PC[CIA]=addr                                           PC-Hold(S17,S59)
	S61= PC[Out]=addr+4                                         PC-Hold(S16,S58,S59)
	S62= CtrlIMem=0                                             Premise(F31)
	S63= IMem[{pid,addr}]={48,rS,rT,offset}                     IMem-Hold(S19,S62)
	S64= CtrlASIDIn=0                                           Premise(F32)
	S65= CtrlCP0=0                                              Premise(F33)
	S66= CP0[ASID]=pid                                          CP0-Hold(S22,S65)
	S67= CtrlEPCIn=0                                            Premise(F34)
	S68= CtrlExCodeIn=0                                         Premise(F35)
	S69= CtrlIR=0                                               Premise(F36)
	S70= [IR]={48,rS,rT,offset}                                 IR-Hold(S26,S69)
	S71= CtrlGPR=0                                              Premise(F37)
	S72= GPR[rS]=base                                           GPR-Hold(S28,S71)
	S73= CtrlA=1                                                Premise(F38)
	S74= [A]=base                                               A-Write(S55,S73)
	S75= CtrlB=1                                                Premise(F39)
	S76= [B]={16{offset[15]},offset}                            B-Write(S57,S75)
	S77= CtrlALUOut=0                                           Premise(F40)
	S78= CtrlDMem=0                                             Premise(F41)
	S79= DMem[{pid,base+{16{offset[15]},offset}}]=a             DMem-Hold(S33,S78)
	S80= CtrlDMem8Word=0                                        Premise(F42)
	S81= CtrlDR=0                                               Premise(F43)
	S82= CtrlLLbit=0                                            Premise(F44)

EX	S83= PC.CIA=addr                                            PC-Out(S60)
	S84= PC.CIA31_28=addr[31:28]                                PC-Out(S60)
	S85= PC.Out=addr+4                                          PC-Out(S61)
	S86= CP0.ASID=pid                                           CP0-Read-ASID(S66)
	S87= IR.Out={48,rS,rT,offset}                               IR-Out(S70)
	S88= IR.Out31_26=48                                         IR-Out(S70)
	S89= IR.Out25_21=rS                                         IR-Out(S70)
	S90= IR.Out20_16=rT                                         IR-Out(S70)
	S91= IR.Out15_0=offset                                      IR-Out(S70)
	S92= A.Out=base                                             A-Out(S74)
	S93= A.Out1_0={base}[1:0]                                   A-Out(S74)
	S94= A.Out4_0={base}[4:0]                                   A-Out(S74)
	S95= B.Out={16{offset[15]},offset}                          B-Out(S76)
	S96= B.Out1_0={{16{offset[15]},offset}}[1:0]                B-Out(S76)
	S97= B.Out4_0={{16{offset[15]},offset}}[4:0]                B-Out(S76)
	S98= A.Out=>ALU.A                                           Premise(F45)
	S99= ALU.A=base                                             Path(S92,S98)
	S100= B.Out=>ALU.B                                          Premise(F46)
	S101= ALU.B={16{offset[15]},offset}                         Path(S95,S100)
	S102= ALU.Func=6'b010010                                    Premise(F47)
	S103= ALU.Out=base+{16{offset[15]},offset}                  ALU(S99,S101)
	S104= ALU.Out1_0={base+{16{offset[15]},offset}}[1:0]        ALU(S99,S101)
	S105= ALU.CMP=Compare0(base+{16{offset[15]},offset})        ALU(S99,S101)
	S106= ALU.OV=OverFlow(base+{16{offset[15]},offset})         ALU(S99,S101)
	S107= ALU.CA=Carry(base+{16{offset[15]},offset})            ALU(S99,S101)
	S108= ALU.Out=>ALUOut.In                                    Premise(F48)
	S109= ALUOut.In=base+{16{offset[15]},offset}                Path(S103,S108)
	S110= CtrlPC=0                                              Premise(F49)
	S111= CtrlPCInc=0                                           Premise(F50)
	S112= PC[CIA]=addr                                          PC-Hold(S60,S111)
	S113= PC[Out]=addr+4                                        PC-Hold(S61,S110,S111)
	S114= CtrlIMem=0                                            Premise(F51)
	S115= IMem[{pid,addr}]={48,rS,rT,offset}                    IMem-Hold(S63,S114)
	S116= CtrlASIDIn=0                                          Premise(F52)
	S117= CtrlCP0=0                                             Premise(F53)
	S118= CP0[ASID]=pid                                         CP0-Hold(S66,S117)
	S119= CtrlEPCIn=0                                           Premise(F54)
	S120= CtrlExCodeIn=0                                        Premise(F55)
	S121= CtrlIR=0                                              Premise(F56)
	S122= [IR]={48,rS,rT,offset}                                IR-Hold(S70,S121)
	S123= CtrlGPR=0                                             Premise(F57)
	S124= GPR[rS]=base                                          GPR-Hold(S72,S123)
	S125= CtrlA=0                                               Premise(F58)
	S126= [A]=base                                              A-Hold(S74,S125)
	S127= CtrlB=0                                               Premise(F59)
	S128= [B]={16{offset[15]},offset}                           B-Hold(S76,S127)
	S129= CtrlALUOut=1                                          Premise(F60)
	S130= [ALUOut]=base+{16{offset[15]},offset}                 ALUOut-Write(S109,S129)
	S131= CtrlDMem=0                                            Premise(F61)
	S132= DMem[{pid,base+{16{offset[15]},offset}}]=a            DMem-Hold(S79,S131)
	S133= CtrlDMem8Word=0                                       Premise(F62)
	S134= CtrlDR=0                                              Premise(F63)
	S135= CtrlLLbit=0                                           Premise(F64)

MEM	S136= PC.CIA=addr                                           PC-Out(S112)
	S137= PC.CIA31_28=addr[31:28]                               PC-Out(S112)
	S138= PC.Out=addr+4                                         PC-Out(S113)
	S139= CP0.ASID=pid                                          CP0-Read-ASID(S118)
	S140= IR.Out={48,rS,rT,offset}                              IR-Out(S122)
	S141= IR.Out31_26=48                                        IR-Out(S122)
	S142= IR.Out25_21=rS                                        IR-Out(S122)
	S143= IR.Out20_16=rT                                        IR-Out(S122)
	S144= IR.Out15_0=offset                                     IR-Out(S122)
	S145= A.Out=base                                            A-Out(S126)
	S146= A.Out1_0={base}[1:0]                                  A-Out(S126)
	S147= A.Out4_0={base}[4:0]                                  A-Out(S126)
	S148= B.Out={16{offset[15]},offset}                         B-Out(S128)
	S149= B.Out1_0={{16{offset[15]},offset}}[1:0]               B-Out(S128)
	S150= B.Out4_0={{16{offset[15]},offset}}[4:0]               B-Out(S128)
	S151= ALUOut.Out=base+{16{offset[15]},offset}               ALUOut-Out(S130)
	S152= ALUOut.Out1_0={base+{16{offset[15]},offset}}[1:0]     ALUOut-Out(S130)
	S153= ALUOut.Out4_0={base+{16{offset[15]},offset}}[4:0]     ALUOut-Out(S130)
	S154= ALUOut.Out=>DMem.RAddr                                Premise(F65)
	S155= DMem.RAddr=base+{16{offset[15]},offset}               Path(S151,S154)
	S156= CP0.ASID=>DMem.ASID                                   Premise(F66)
	S157= DMem.ASID=pid                                         Path(S139,S156)
	S158= DMem.Out=>DR.In                                       Premise(F67)
	S159= CtrlPC=0                                              Premise(F68)
	S160= CtrlPCInc=0                                           Premise(F69)
	S161= PC[CIA]=addr                                          PC-Hold(S112,S160)
	S162= PC[Out]=addr+4                                        PC-Hold(S113,S159,S160)
	S163= CtrlIMem=0                                            Premise(F70)
	S164= IMem[{pid,addr}]={48,rS,rT,offset}                    IMem-Hold(S115,S163)
	S165= CtrlASIDIn=0                                          Premise(F71)
	S166= CtrlCP0=0                                             Premise(F72)
	S167= CP0[ASID]=pid                                         CP0-Hold(S118,S166)
	S168= CtrlEPCIn=0                                           Premise(F73)
	S169= CtrlExCodeIn=0                                        Premise(F74)
	S170= CtrlIR=0                                              Premise(F75)
	S171= [IR]={48,rS,rT,offset}                                IR-Hold(S122,S170)
	S172= CtrlGPR=0                                             Premise(F76)
	S173= GPR[rS]=base                                          GPR-Hold(S124,S172)
	S174= CtrlA=0                                               Premise(F77)
	S175= [A]=base                                              A-Hold(S126,S174)
	S176= CtrlB=0                                               Premise(F78)
	S177= [B]={16{offset[15]},offset}                           B-Hold(S128,S176)
	S178= CtrlALUOut=0                                          Premise(F79)
	S179= [ALUOut]=base+{16{offset[15]},offset}                 ALUOut-Hold(S130,S178)
	S180= CtrlDMem=0                                            Premise(F80)
	S181= DMem[{pid,base+{16{offset[15]},offset}}]=a            DMem-Hold(S132,S180)
	S182= DMem.Out=a                                            DMem-Read(S157,S155,S132,S180)
	S183= DR.In=a                                               Path(S182,S158)
	S184= CtrlDMem8Word=0                                       Premise(F81)
	S185= CtrlDR=1                                              Premise(F82)
	S186= [DR]=a                                                DR-Write(S183,S185)
	S187= CtrlLLbit=0                                           Premise(F83)

WB	S188= PC.CIA=addr                                           PC-Out(S161)
	S189= PC.CIA31_28=addr[31:28]                               PC-Out(S161)
	S190= PC.Out=addr+4                                         PC-Out(S162)
	S191= CP0.ASID=pid                                          CP0-Read-ASID(S167)
	S192= IR.Out={48,rS,rT,offset}                              IR-Out(S171)
	S193= IR.Out31_26=48                                        IR-Out(S171)
	S194= IR.Out25_21=rS                                        IR-Out(S171)
	S195= IR.Out20_16=rT                                        IR-Out(S171)
	S196= IR.Out15_0=offset                                     IR-Out(S171)
	S197= A.Out=base                                            A-Out(S175)
	S198= A.Out1_0={base}[1:0]                                  A-Out(S175)
	S199= A.Out4_0={base}[4:0]                                  A-Out(S175)
	S200= B.Out={16{offset[15]},offset}                         B-Out(S177)
	S201= B.Out1_0={{16{offset[15]},offset}}[1:0]               B-Out(S177)
	S202= B.Out4_0={{16{offset[15]},offset}}[4:0]               B-Out(S177)
	S203= ALUOut.Out=base+{16{offset[15]},offset}               ALUOut-Out(S179)
	S204= ALUOut.Out1_0={base+{16{offset[15]},offset}}[1:0]     ALUOut-Out(S179)
	S205= ALUOut.Out4_0={base+{16{offset[15]},offset}}[4:0]     ALUOut-Out(S179)
	S206= DR.Out=a                                              DR-Out(S186)
	S207= DR.Out1_0={a}[1:0]                                    DR-Out(S186)
	S208= DR.Out4_0={a}[4:0]                                    DR-Out(S186)
	S209= IR.Out20_16=>GPR.WReg                                 Premise(F84)
	S210= GPR.WReg=rT                                           Path(S195,S209)
	S211= DR.Out=>MemDataSel.In                                 Premise(F85)
	S212= MemDataSel.In=a                                       Path(S206,S211)
	S213= ALUOut.Out1_0=>MemDataSel.Addr                        Premise(F86)
	S214= MemDataSel.Addr={base+{16{offset[15]},offset}}[1:0]   Path(S204,S213)
	S215= MemDataSel.Func=6'b000101                             Premise(F87)
	S216= MemDataSel.Out=a                                      MemDataSel(S212,S214)
	S217= MemDataSel.Out=>GPR.WData                             Premise(F88)
	S218= GPR.WData=a                                           Path(S216,S217)
	S219= LLbit.In=1'b1                                         Premise(F89)
	S220= CtrlPC=0                                              Premise(F90)
	S221= CtrlPCInc=0                                           Premise(F91)
	S222= PC[CIA]=addr                                          PC-Hold(S161,S221)
	S223= PC[Out]=addr+4                                        PC-Hold(S162,S220,S221)
	S224= CtrlIMem=0                                            Premise(F92)
	S225= IMem[{pid,addr}]={48,rS,rT,offset}                    IMem-Hold(S164,S224)
	S226= CtrlASIDIn=0                                          Premise(F93)
	S227= CtrlCP0=0                                             Premise(F94)
	S228= CP0[ASID]=pid                                         CP0-Hold(S167,S227)
	S229= CtrlEPCIn=0                                           Premise(F95)
	S230= CtrlExCodeIn=0                                        Premise(F96)
	S231= CtrlIR=0                                              Premise(F97)
	S232= [IR]={48,rS,rT,offset}                                IR-Hold(S171,S231)
	S233= CtrlGPR=1                                             Premise(F98)
	S234= GPR[rT]=a                                             GPR-Write(S210,S218,S233)
	S235= CtrlA=0                                               Premise(F99)
	S236= [A]=base                                              A-Hold(S175,S235)
	S237= CtrlB=0                                               Premise(F100)
	S238= [B]={16{offset[15]},offset}                           B-Hold(S177,S237)
	S239= CtrlALUOut=0                                          Premise(F101)
	S240= [ALUOut]=base+{16{offset[15]},offset}                 ALUOut-Hold(S179,S239)
	S241= CtrlDMem=0                                            Premise(F102)
	S242= DMem[{pid,base+{16{offset[15]},offset}}]=a            DMem-Hold(S181,S241)
	S243= CtrlDMem8Word=0                                       Premise(F103)
	S244= CtrlDR=0                                              Premise(F104)
	S245= [DR]=a                                                DR-Hold(S186,S244)
	S246= CtrlLLbit=1                                           Premise(F105)
	S247= [LLbit]=1'b1                                          LLbit-Write(S219,S246)

POST	S222= PC[CIA]=addr                                          PC-Hold(S161,S221)
	S223= PC[Out]=addr+4                                        PC-Hold(S162,S220,S221)
	S225= IMem[{pid,addr}]={48,rS,rT,offset}                    IMem-Hold(S164,S224)
	S228= CP0[ASID]=pid                                         CP0-Hold(S167,S227)
	S232= [IR]={48,rS,rT,offset}                                IR-Hold(S171,S231)
	S234= GPR[rT]=a                                             GPR-Write(S210,S218,S233)
	S236= [A]=base                                              A-Hold(S175,S235)
	S238= [B]={16{offset[15]},offset}                           B-Hold(S177,S237)
	S240= [ALUOut]=base+{16{offset[15]},offset}                 ALUOut-Hold(S179,S239)
	S242= DMem[{pid,base+{16{offset[15]},offset}}]=a            DMem-Hold(S181,S241)
	S245= [DR]=a                                                DR-Hold(S186,S244)
	S247= [LLbit]=1'b1                                          LLbit-Write(S219,S246)

