

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2'
================================================================
* Date:           Fri Jun  7 16:43:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.396 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      659|      659|  3.295 us|  3.295 us|  659|  659|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_2_loop_for_channel_pad_2  |      657|      657|         3|          1|          1|   656|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 7 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten27"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln57 = store i3 0, i3 %c" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 10 'store' 'store_ln57' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln59 = store i8 0, i8 %n" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 11 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i66"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i10 %indvar_flatten27" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 13 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%icmp_ln57 = icmp_eq  i10 %indvar_flatten27_load, i10 656" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 14 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%add_ln57 = add i10 %indvar_flatten27_load, i10 1" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 15 'add' 'add_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc15.i78, void %for.body4.i84.preheader.exitStub" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 16 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n_load = load i8 %n" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 17 'load' 'n_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%icmp_ln59 = icmp_eq  i8 %n_load, i8 164" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 18 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.39ns)   --->   "%select_ln57 = select i1 %icmp_ln59, i8 0, i8 %n_load" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 19 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %select_ln57, i32 1, i32 7" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 20 'partselect' 'tmp' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "%icmp_ln60 = icmp_eq  i7 %tmp, i7 0" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 21 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%add_ln59 = add i8 %select_ln57, i8 1" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 22 'add' 'add_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln57 = store i10 %add_ln57, i10 %indvar_flatten27" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 23 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln59 = store i8 %add_ln59, i8 %n" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 24 'store' 'store_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.39>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_load = load i3 %c" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 25 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.67ns)   --->   "%add_ln57_1 = add i3 %c_load, i3 1" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 26 'add' 'add_ln57_1' <Predicate = (icmp_ln59)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.20ns)   --->   "%select_ln57_1 = select i1 %icmp_ln59, i3 %add_ln57_1, i3 %c_load" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 27 'select' 'select_ln57_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i3 %select_ln57_1" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 28 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i3 %select_ln57_1" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.74ns)   --->   "%mul_ln59 = mul i9 %zext_ln59, i9 164" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 30 'mul' 'mul_ln59' <Predicate = true> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i9 %mul_ln59" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 31 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i8 %select_ln57" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 32 'zext' 'zext_ln59_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln59_3 = zext i8 %select_ln57" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 33 'zext' 'zext_ln59_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.76ns)   --->   "%icmp_ln60_1 = icmp_ugt  i8 %select_ln57, i8 161" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 34 'icmp' 'icmp_ln60_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.77ns)   --->   "%add_ln60 = add i10 %zext_ln59_2, i10 %zext_ln59_1" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 35 'add' 'add_ln60' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i2.i5, i2 %empty, i2 %empty, i5 0" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 36 'bitconcatenate' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i9 %tmp5" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 37 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.76ns)   --->   "%add_ln60_1 = add i9 %zext_ln59_3, i9 510" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 38 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i9 %add_ln60_1" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 39 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln60_2 = add i10 %sext_ln60, i10 %zext_ln60_1" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 40 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i10 %add_ln60_2" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 41 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%OutPool0_addr = getelementptr i16 %OutPool0, i64 0, i64 %zext_ln60_2" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 42 'getelementptr' 'OutPool0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.23ns)   --->   "%OutPool0_load = load i10 %OutPool0_addr" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 43 'load' 'OutPool0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln57 = store i3 %select_ln57_1, i3 %c" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 44 'store' 'store_ln57' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.83>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_2_loop_for_channel_pad_2_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 656, i64 656, i64 656"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 47 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln60)   --->   "%or_ln60 = or i1 %icmp_ln60, i1 %icmp_ln60_1" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 48 'or' 'or_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i10 %add_ln60" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 49 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%OutPadConv2_addr = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln60" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 50 'getelementptr' 'OutPadConv2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (1.23ns)   --->   "%OutPool0_load = load i10 %OutPool0_addr" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 51 'load' 'OutPool0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_3 : Operation 52 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln60 = select i1 %or_ln60, i16 0, i16 %OutPool0_load" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 52 'select' 'select_ln60' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln60 = store i16 %select_ln60, i10 %OutPadConv2_addr" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 53 'store' 'store_ln60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.body4.i66" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 54 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.777ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln59', Conv.cpp:59->CNN.cpp:36) of constant 0 on local variable 'n', Conv.cpp:59->CNN.cpp:36 [8]  (0.427 ns)
	'load' operation 8 bit ('n_load', Conv.cpp:59->CNN.cpp:36) on local variable 'n', Conv.cpp:59->CNN.cpp:36 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln59', Conv.cpp:59->CNN.cpp:36) [20]  (0.765 ns)
	'select' operation 8 bit ('select_ln57', Conv.cpp:57->CNN.cpp:36) [21]  (0.393 ns)
	'add' operation 8 bit ('add_ln59', Conv.cpp:59->CNN.cpp:36) [48]  (0.765 ns)
	'store' operation 0 bit ('store_ln59', Conv.cpp:59->CNN.cpp:36) of variable 'add_ln59', Conv.cpp:59->CNN.cpp:36 on local variable 'n', Conv.cpp:59->CNN.cpp:36 [51]  (0.427 ns)

 <State 2>: 3.396ns
The critical path consists of the following:
	'load' operation 3 bit ('c_load', Conv.cpp:57->CNN.cpp:36) on local variable 'c', Conv.cpp:57->CNN.cpp:36 [17]  (0.000 ns)
	'add' operation 3 bit ('add_ln57_1', Conv.cpp:57->CNN.cpp:36) [22]  (0.673 ns)
	'select' operation 3 bit ('select_ln57_1', Conv.cpp:57->CNN.cpp:36) [23]  (0.208 ns)
	'mul' operation 9 bit ('mul_ln59', Conv.cpp:59->CNN.cpp:36) [26]  (1.740 ns)
	'add' operation 10 bit ('add_ln60', Conv.cpp:60->CNN.cpp:36) [35]  (0.776 ns)

 <State 3>: 2.831ns
The critical path consists of the following:
	'load' operation 16 bit ('OutPool0_load', Conv.cpp:60->CNN.cpp:36) on array 'OutPool0' [45]  (1.237 ns)
	'select' operation 16 bit ('select_ln60', Conv.cpp:60->CNN.cpp:36) [46]  (0.357 ns)
	'store' operation 0 bit ('store_ln60', Conv.cpp:60->CNN.cpp:36) of variable 'select_ln60', Conv.cpp:60->CNN.cpp:36 on array 'OutPadConv2' [47]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
