#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul  5 16:53:19 2023
# Process ID: 11900
# Current directory: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/synth/vivado.log
# Journal file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_dist.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/floydWarshall_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top floydWarshall -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context 
Command: synth_design -top floydWarshall -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11907 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1978.656 ; gain = 201.715 ; free physical = 15539 ; free virtual = 22062
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'floydWarshall' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/floydWarshall_optimized.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (6#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (7#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (10#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (11#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (12#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (17#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'buffer_bx_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:370]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'buffer_bx_op' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:370]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized7' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized7' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized8' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized8' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'nontranspFifo' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1357]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'nontranspFifo' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1357]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized4' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized4' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized9' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized9' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized5' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized5' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized5' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized5' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_dist' declared at '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:16914' bound to instance 'c_LSQ_dist' of component 'LSQ_dist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/floydWarshall_optimized.vhd:4985]
INFO: [Synth 8-6157] synthesizing module 'LSQ_dist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:16914]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_dist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_dist' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_dist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:3643]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_dist' (29#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:3643]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_dist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:16516]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_dist' (30#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:16516]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_dist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:16723]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_dist' (31#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:16723]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_dist' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:16823]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_dist' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:16823]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_dist' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:16914]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (34#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (34#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (34#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (35#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net dist_we1 in module/entity floydWarshall does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/floydWarshall_optimized.vhd:28]
WARNING: [Synth 8-3848] Net dist_dout1 in module/entity floydWarshall does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/floydWarshall_optimized.vhd:29]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity floydWarshall does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/floydWarshall_optimized.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'floydWarshall' (36#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/floydWarshall_optimized.vhd:33]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port clk
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port rst
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_we1
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[31]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[30]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[29]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[28]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[27]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[26]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[25]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[24]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[23]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[22]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[21]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[20]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[19]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[18]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[17]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[16]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[15]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[14]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[13]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[12]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[11]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[10]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[9]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[8]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[7]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[6]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[5]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[4]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[3]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[2]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[1]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_dout1[0]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port start_in[0]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_din0[31]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_din0[30]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_din0[29]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_din0[28]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_din0[27]
WARNING: [Synth 8-3331] design floydWarshall has unconnected port dist_din0[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2122.344 ; gain = 345.402 ; free physical = 15487 ; free virtual = 22015
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2134.219 ; gain = 357.277 ; free physical = 15509 ; free virtual = 22037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2134.219 ; gain = 357.277 ; free physical = 15509 ; free virtual = 22037
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2134.219 ; gain = 0.000 ; free physical = 15490 ; free virtual = 22018
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/synth/period_4.xdc]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.035 ; gain = 0.000 ; free physical = 15366 ; free virtual = 21894
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2239.035 ; gain = 0.000 ; free physical = 15366 ; free virtual = 21894
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2239.035 ; gain = 462.094 ; free physical = 15485 ; free virtual = 22013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2239.035 ; gain = 462.094 ; free physical = 15485 ; free virtual = 22013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2239.035 ; gain = 462.094 ; free physical = 15485 ; free virtual = 22012
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:16813]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/LSQ_dist.v:16904]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2239.035 ; gain = 462.094 ; free physical = 15477 ; free virtual = 22007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   2 Input      4 Bit       Adders := 47    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 27    
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 91    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 30    
	                1 Bit    Registers := 461   
+---Multipliers : 
	                32x32  Multipliers := 5     
+---RAMs : 
	              320 Bit         RAMs := 1     
	              288 Bit         RAMs := 3     
	              160 Bit         RAMs := 5     
	              128 Bit         RAMs := 3     
	                9 Bit         RAMs := 1     
	                5 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 61    
	   9 Input      8 Bit        Muxes := 104   
	   2 Input      8 Bit        Muxes := 240   
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 15    
	   7 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 314   
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                5 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	                9 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module STORE_QUEUE_LSQ_dist 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 48    
+---Muxes : 
	   9 Input      8 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 47    
Module LOAD_QUEUE_LSQ_dist 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 24    
	                3 Bit    Registers := 19    
	                1 Bit    Registers := 208   
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 14    
	   9 Input      8 Bit        Muxes := 88    
	   2 Input      8 Bit        Muxes := 224   
	   3 Input      3 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 128   
Module GROUP_ALLOCATOR_LSQ_dist 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_dist 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_dist 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_6/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_6/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_6/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_6/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_11/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_11/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_11/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_11/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_16/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_16/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_16/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_16/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_28/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_28/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_28/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_28/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_34/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_34/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_34/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_34/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_6/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_6/multiply_unit/q0_reg is absorbed into DSP mul_6/multiply_unit/q0_reg.
DSP Report: register mul_6/multiply_unit/q0_reg is absorbed into DSP mul_6/multiply_unit/q0_reg.
DSP Report: register mul_6/multiply_unit/q0_reg is absorbed into DSP mul_6/multiply_unit/q0_reg.
DSP Report: operator mul_6/multiply_unit/mul is absorbed into DSP mul_6/multiply_unit/q0_reg.
DSP Report: operator mul_6/multiply_unit/mul is absorbed into DSP mul_6/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_6/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_6/multiply_unit/q1_reg is absorbed into DSP mul_6/multiply_unit/q1_reg.
DSP Report: register mul_6/multiply_unit/q1_reg is absorbed into DSP mul_6/multiply_unit/q1_reg.
DSP Report: register mul_6/multiply_unit/q0_reg is absorbed into DSP mul_6/multiply_unit/q1_reg.
DSP Report: operator mul_6/multiply_unit/mul is absorbed into DSP mul_6/multiply_unit/q1_reg.
DSP Report: operator mul_6/multiply_unit/mul is absorbed into DSP mul_6/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_6/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_6/multiply_unit/q0_reg is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: register mul_6/multiply_unit/q2_reg is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: register mul_6/multiply_unit/q0_reg is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: register mul_6/multiply_unit/q2_reg is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: register mul_6/multiply_unit/q1_reg is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: operator mul_6/multiply_unit/mul is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: operator mul_6/multiply_unit/mul is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_11/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_11/multiply_unit/q0_reg is absorbed into DSP mul_11/multiply_unit/q0_reg.
DSP Report: register mul_11/multiply_unit/q0_reg is absorbed into DSP mul_11/multiply_unit/q0_reg.
DSP Report: register mul_11/multiply_unit/q0_reg is absorbed into DSP mul_11/multiply_unit/q0_reg.
DSP Report: operator mul_11/multiply_unit/mul is absorbed into DSP mul_11/multiply_unit/q0_reg.
DSP Report: operator mul_11/multiply_unit/mul is absorbed into DSP mul_11/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_11/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_11/multiply_unit/q1_reg is absorbed into DSP mul_11/multiply_unit/q1_reg.
DSP Report: register mul_11/multiply_unit/q1_reg is absorbed into DSP mul_11/multiply_unit/q1_reg.
DSP Report: register mul_11/multiply_unit/q0_reg is absorbed into DSP mul_11/multiply_unit/q1_reg.
DSP Report: operator mul_11/multiply_unit/mul is absorbed into DSP mul_11/multiply_unit/q1_reg.
DSP Report: operator mul_11/multiply_unit/mul is absorbed into DSP mul_11/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_11/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_11/multiply_unit/q0_reg is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: register mul_11/multiply_unit/q2_reg is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: register mul_11/multiply_unit/q0_reg is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: register mul_11/multiply_unit/q2_reg is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: register mul_11/multiply_unit/q1_reg is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: operator mul_11/multiply_unit/mul is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: operator mul_11/multiply_unit/mul is absorbed into DSP mul_11/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_16/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_16/multiply_unit/q0_reg is absorbed into DSP mul_16/multiply_unit/q0_reg.
DSP Report: register mul_16/multiply_unit/q0_reg is absorbed into DSP mul_16/multiply_unit/q0_reg.
DSP Report: register mul_16/multiply_unit/q0_reg is absorbed into DSP mul_16/multiply_unit/q0_reg.
DSP Report: operator mul_16/multiply_unit/mul is absorbed into DSP mul_16/multiply_unit/q0_reg.
DSP Report: operator mul_16/multiply_unit/mul is absorbed into DSP mul_16/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_16/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_16/multiply_unit/q1_reg is absorbed into DSP mul_16/multiply_unit/q1_reg.
DSP Report: register mul_16/multiply_unit/q1_reg is absorbed into DSP mul_16/multiply_unit/q1_reg.
DSP Report: register mul_16/multiply_unit/q0_reg is absorbed into DSP mul_16/multiply_unit/q1_reg.
DSP Report: operator mul_16/multiply_unit/mul is absorbed into DSP mul_16/multiply_unit/q1_reg.
DSP Report: operator mul_16/multiply_unit/mul is absorbed into DSP mul_16/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_16/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_16/multiply_unit/q0_reg is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: register mul_16/multiply_unit/q2_reg is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: register mul_16/multiply_unit/q0_reg is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: register mul_16/multiply_unit/q2_reg is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: register mul_16/multiply_unit/q1_reg is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: operator mul_16/multiply_unit/mul is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: operator mul_16/multiply_unit/mul is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_28/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_28/multiply_unit/q0_reg is absorbed into DSP mul_28/multiply_unit/q0_reg.
DSP Report: register mul_28/multiply_unit/q0_reg is absorbed into DSP mul_28/multiply_unit/q0_reg.
DSP Report: register mul_28/multiply_unit/q0_reg is absorbed into DSP mul_28/multiply_unit/q0_reg.
DSP Report: operator mul_28/multiply_unit/mul is absorbed into DSP mul_28/multiply_unit/q0_reg.
DSP Report: operator mul_28/multiply_unit/mul is absorbed into DSP mul_28/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_28/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_28/multiply_unit/q1_reg is absorbed into DSP mul_28/multiply_unit/q1_reg.
DSP Report: register mul_28/multiply_unit/q1_reg is absorbed into DSP mul_28/multiply_unit/q1_reg.
DSP Report: register mul_28/multiply_unit/q0_reg is absorbed into DSP mul_28/multiply_unit/q1_reg.
DSP Report: operator mul_28/multiply_unit/mul is absorbed into DSP mul_28/multiply_unit/q1_reg.
DSP Report: operator mul_28/multiply_unit/mul is absorbed into DSP mul_28/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_28/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_28/multiply_unit/q0_reg is absorbed into DSP mul_28/multiply_unit/q2_reg.
DSP Report: register mul_28/multiply_unit/q2_reg is absorbed into DSP mul_28/multiply_unit/q2_reg.
DSP Report: register mul_28/multiply_unit/q0_reg is absorbed into DSP mul_28/multiply_unit/q2_reg.
DSP Report: register mul_28/multiply_unit/q2_reg is absorbed into DSP mul_28/multiply_unit/q2_reg.
DSP Report: register mul_28/multiply_unit/q1_reg is absorbed into DSP mul_28/multiply_unit/q2_reg.
DSP Report: operator mul_28/multiply_unit/mul is absorbed into DSP mul_28/multiply_unit/q2_reg.
DSP Report: operator mul_28/multiply_unit/mul is absorbed into DSP mul_28/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_34/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_34/multiply_unit/q0_reg is absorbed into DSP mul_34/multiply_unit/q0_reg.
DSP Report: register mul_34/multiply_unit/q0_reg is absorbed into DSP mul_34/multiply_unit/q0_reg.
DSP Report: register mul_34/multiply_unit/q0_reg is absorbed into DSP mul_34/multiply_unit/q0_reg.
DSP Report: operator mul_34/multiply_unit/mul is absorbed into DSP mul_34/multiply_unit/q0_reg.
DSP Report: operator mul_34/multiply_unit/mul is absorbed into DSP mul_34/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_34/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_34/multiply_unit/q1_reg is absorbed into DSP mul_34/multiply_unit/q1_reg.
DSP Report: register mul_34/multiply_unit/q1_reg is absorbed into DSP mul_34/multiply_unit/q1_reg.
DSP Report: register mul_34/multiply_unit/q0_reg is absorbed into DSP mul_34/multiply_unit/q1_reg.
DSP Report: operator mul_34/multiply_unit/mul is absorbed into DSP mul_34/multiply_unit/q1_reg.
DSP Report: operator mul_34/multiply_unit/mul is absorbed into DSP mul_34/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_34/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_34/multiply_unit/q0_reg is absorbed into DSP mul_34/multiply_unit/q2_reg.
DSP Report: register mul_34/multiply_unit/q2_reg is absorbed into DSP mul_34/multiply_unit/q2_reg.
DSP Report: register mul_34/multiply_unit/q0_reg is absorbed into DSP mul_34/multiply_unit/q2_reg.
DSP Report: register mul_34/multiply_unit/q2_reg is absorbed into DSP mul_34/multiply_unit/q2_reg.
DSP Report: register mul_34/multiply_unit/q1_reg is absorbed into DSP mul_34/multiply_unit/q2_reg.
DSP Report: operator mul_34/multiply_unit/mul is absorbed into DSP mul_34/multiply_unit/q2_reg.
DSP Report: operator mul_34/multiply_unit/mul is absorbed into DSP mul_34/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[0]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[2]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[4]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[5]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[6]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[7]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[8]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[9]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[10]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[11]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[12]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[13]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[14]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[15]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[16]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[17]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[18]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[19]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[20]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[21]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[22]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[23]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[24]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[25]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[26]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[27]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[28]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[29]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'mul_16/multiply_unit/b_reg_reg[30]' (FDE) to 'mul_16/multiply_unit/b_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_16/multiply_unit/b_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[0]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[2]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[4]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[5]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[6]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[7]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[8]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[9]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[10]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[11]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[12]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[13]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[14]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[15]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[16]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[17]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[18]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[19]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[20]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[21]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[22]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[23]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[24]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[25]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[26]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[27]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[28]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[29]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'mul_11/multiply_unit/b_reg_reg[30]' (FDE) to 'mul_11/multiply_unit/b_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_11/multiply_unit/b_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[0]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[2]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[4]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[5]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[6]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[7]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[8]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[9]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[10]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[11]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[12]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[13]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[14]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[15]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[16]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[17]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[18]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[19]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[20]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[21]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[22]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[23]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[24]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[25]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[26]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[27]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[28]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[29]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'mul_34/multiply_unit/b_reg_reg[30]' (FDE) to 'mul_34/multiply_unit/b_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_34/multiply_unit/b_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'mul_28/multiply_unit/b_reg_reg[0]' (FDE) to 'mul_28/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_28/multiply_unit/b_reg_reg[2]' (FDE) to 'mul_28/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_28/multiply_unit/b_reg_reg[4]' (FDE) to 'mul_28/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_28/multiply_unit/b_reg_reg[5]' (FDE) to 'mul_28/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_28/multiply_unit/b_reg_reg[6]' (FDE) to 'mul_28/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_28/multiply_unit/b_reg_reg[7]' (FDE) to 'mul_28/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_28/multiply_unit/b_reg_reg[8]' (FDE) to 'mul_28/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_28/multiply_unit/b_reg_reg[9]' (FDE) to 'mul_28/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_28/multiply_unit/b_reg_reg[10]' (FDE) to 'mul_28/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_28/multiply_unit/b_reg_reg[11]' (FDE) to 'mul_28/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_28/multiply_unit/b_reg_reg[12]' (FDE) to 'mul_28/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_28/multiply_unit/b_reg_reg[13]' (FDE) to 'mul_28/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_28/multiply_unit/b_reg_reg[14]' (FDE) to 'mul_28/multiply_unit/b_reg_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_28/multiply_unit/b_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_6/multiply_unit/b_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_dist/\storeQ/portQ_2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_dist/\storeQ/portQ_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_dist/\storeQ/portQ_3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_dist/\storeQ/portQ_4_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_dist/\storeQ/portQ_5_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_dist/\storeQ/portQ_6_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_dist/\storeQ/portQ_7_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_dist/\storeQ/portQ_0_reg )
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[47]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[46]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[45]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[44]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[43]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[42]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[41]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[40]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[39]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[38]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[37]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[36]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[35]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[34]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[33]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[32]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[31]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[30]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[29]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[28]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[27]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[26]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[25]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[24]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[23]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[22]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[21]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[20]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[19]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[18]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q1_reg[17]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[47]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[46]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[45]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[44]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[43]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[42]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[41]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[40]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[39]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[38]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[37]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[36]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[35]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[34]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[33]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[32]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[31]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[30]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[29]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[28]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[27]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[26]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[25]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[24]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[23]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[22]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[21]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[20]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[19]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[18]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_6/multiply_unit/q2_reg[17]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[47]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[46]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[45]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[44]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[43]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[42]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[41]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[40]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[39]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[38]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[37]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[36]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[35]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[34]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[33]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[32]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[31]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[30]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[29]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[28]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[27]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[26]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[25]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[24]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[23]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[22]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[21]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[20]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[19]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[18]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q1_reg[17]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q2_reg[47]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q2_reg[46]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q2_reg[45]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q2_reg[44]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q2_reg[43]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q2_reg[42]) is unused and will be removed from module floydWarshall.
WARNING: [Synth 8-3332] Sequential element (mul_11/multiply_unit/q2_reg[41]) is unused and will be removed from module floydWarshall.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2363.035 ; gain = 586.094 ; free physical = 15418 ; free virtual = 21961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------+-----------------+-----------+----------------------+-------------+
|Module Name                 | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------+-----------------+-----------+----------------------+-------------+
|nontranspFifo:              | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|nontranspFifo:              | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized1: | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized1: | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized2: | fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
|transpFIFO__parameterized3: | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized3: | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized1: | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized2: | fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
|transpFIFO__parameterized2: | fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
|nontranspFifo:              | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_27                   | fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
+----------------------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+--------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|floydWarshall | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|floydWarshall | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|floydWarshall | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|floydWarshall | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|floydWarshall | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|floydWarshall | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|floydWarshall | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|floydWarshall | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|floydWarshall | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|floydWarshall | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|floydWarshall | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|floydWarshall | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|floydWarshall | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|floydWarshall | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|floydWarshall | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+--------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 2363.035 ; gain = 586.094 ; free physical = 15285 ; free virtual = 21828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 2495.035 ; gain = 718.094 ; free physical = 15181 ; free virtual = 21724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+----------------------------+-----------------+-----------+----------------------+-------------+
|Module Name                 | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------+-----------------+-----------+----------------------+-------------+
|nontranspFifo:              | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|nontranspFifo:              | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized1: | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized1: | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized2: | fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
|transpFIFO__parameterized3: | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized3: | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized1: | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized2: | fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
|transpFIFO__parameterized2: | fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
|nontranspFifo:              | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_27                   | fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
+----------------------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/sim/VHDL_SRC/elastic_components.vhd:263]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:20 . Memory (MB): peak = 2495.035 ; gain = 718.094 ; free physical = 15187 ; free virtual = 21730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:23 . Memory (MB): peak = 2495.035 ; gain = 718.094 ; free physical = 15188 ; free virtual = 21731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:23 . Memory (MB): peak = 2495.035 ; gain = 718.094 ; free physical = 15188 ; free virtual = 21731
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2495.035 ; gain = 718.094 ; free physical = 15188 ; free virtual = 21730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2495.035 ; gain = 718.094 ; free physical = 15188 ; free virtual = 21730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2495.035 ; gain = 718.094 ; free physical = 15188 ; free virtual = 21731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2495.035 ; gain = 718.094 ; free physical = 15188 ; free virtual = 21731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   328|
|2     |DSP48E1_1 |     4|
|3     |DSP48E1_3 |     5|
|4     |DSP48E1_4 |     5|
|5     |DSP48E1_5 |     1|
|6     |LUT1      |    23|
|7     |LUT2      |   476|
|8     |LUT3      |   843|
|9     |LUT4      |  1468|
|10    |LUT5      |  1190|
|11    |LUT6      |  3807|
|12    |MUXF7     |    77|
|13    |MUXF8     |     1|
|14    |RAM32M    |    62|
|15    |FDCE      |   758|
|16    |FDPE      |    90|
|17    |FDRE      |  1946|
|18    |FDSE      |     7|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+-------------------------------------+------+
|      |Instance                         |Module                               |Cells |
+------+---------------------------------+-------------------------------------+------+
|1     |top                              |                                     | 11091|
|2     |  add_7                          |add_op_24                            |    40|
|3     |  add_12                         |add_op                               |    40|
|4     |  add_17                         |add_op_15                            |    40|
|5     |  Buffer_17                      |transpFIFO__parameterized2           |    65|
|6     |    fifo                         |elasticFifoInner__parameterized3_198 |    65|
|7     |  Buffer_1                       |elasticBuffer__parameterized0        |   100|
|8     |    oehb1                        |OEHB__parameterized0_209             |    34|
|9     |    tehb1                        |TEHB__parameterized0_210             |    66|
|10    |  Buffer_10                      |elasticBuffer__parameterized0_0      |   137|
|11    |    oehb1                        |OEHB__parameterized0_207             |    72|
|12    |    tehb1                        |TEHB__parameterized0_208             |    65|
|13    |  Buffer_11                      |elasticBuffer__parameterized1        |     5|
|14    |    oehb1                        |OEHB_205                             |     4|
|15    |    tehb1                        |TEHB_206                             |     1|
|16    |  Buffer_12                      |nontranspFifo                        |    89|
|17    |    fifo                         |elasticFifoInner__parameterized1_203 |    24|
|18    |    tehb                         |TEHB__parameterized0_204             |    65|
|19    |  Buffer_13                      |nontranspFifo_1                      |    90|
|20    |    fifo                         |elasticFifoInner__parameterized1_201 |    24|
|21    |    tehb                         |TEHB__parameterized0_202             |    66|
|22    |  Buffer_14                      |TEHB                                 |     1|
|23    |  Buffer_15                      |transpFIFO__parameterized1           |    21|
|24    |    fifo                         |elasticFifoInner__parameterized2_200 |    21|
|25    |  Buffer_16                      |transpFIFO__parameterized1_2         |    21|
|26    |    fifo                         |elasticFifoInner__parameterized2_199 |    21|
|27    |  Buffer_18                      |transpFIFO__parameterized3           |    58|
|28    |    fifo                         |elasticFifoInner__parameterized1_197 |    58|
|29    |  Buffer_19                      |TEHB__parameterized0                 |     9|
|30    |  Buffer_2                       |elasticBuffer__parameterized1_3      |     2|
|31    |    oehb1                        |OEHB_195                             |     1|
|32    |    tehb1                        |TEHB_196                             |     1|
|33    |  Buffer_20                      |transpFIFO__parameterized3_4         |    38|
|34    |    fifo                         |elasticFifoInner__parameterized1_194 |    38|
|35    |  Buffer_21                      |transpFIFO__parameterized1_5         |    21|
|36    |    fifo                         |elasticFifoInner__parameterized2     |    21|
|37    |  Buffer_22                      |transpFIFO__parameterized2_6         |    67|
|38    |    fifo                         |elasticFifoInner__parameterized3_193 |    67|
|39    |  Buffer_23                      |transpFIFO__parameterized2_7         |    67|
|40    |    fifo                         |elasticFifoInner__parameterized3     |    67|
|41    |  Buffer_24                      |transpFIFO__parameterized4           |    28|
|42    |    fifo                         |elasticFifoInner__parameterized4     |    28|
|43    |  Buffer_25                      |elasticBuffer__parameterized1_8      |     2|
|44    |    oehb1                        |OEHB_191                             |     1|
|45    |    tehb1                        |TEHB_192                             |     1|
|46    |  Buffer_26                      |nontranspFifo_9                      |    89|
|47    |    fifo                         |elasticFifoInner__parameterized1     |    24|
|48    |    tehb                         |TEHB__parameterized0_190             |    65|
|49    |  Buffer_27                      |transpFIFO__parameterized5           |    32|
|50    |    fifo                         |elasticFifoInner__parameterized5     |    32|
|51    |  Buffer_3                       |elasticBuffer__parameterized0_10     |   100|
|52    |    oehb1                        |OEHB__parameterized0_188             |    34|
|53    |    tehb1                        |TEHB__parameterized0_189             |    66|
|54    |  Buffer_4                       |elasticBuffer__parameterized0_11     |   131|
|55    |    oehb1                        |OEHB__parameterized0_186             |    66|
|56    |    tehb1                        |TEHB__parameterized0_187             |    65|
|57    |  Buffer_5                       |elasticBuffer__parameterized1_12     |     2|
|58    |    oehb1                        |OEHB_184                             |     1|
|59    |    tehb1                        |TEHB_185                             |     1|
|60    |  Buffer_6                       |elasticBuffer__parameterized0_13     |   103|
|61    |    oehb1                        |OEHB__parameterized0_182             |    37|
|62    |    tehb1                        |TEHB__parameterized0_183             |    66|
|63    |  Buffer_7                       |transpFIFO                           |    16|
|64    |    fifo                         |elasticFifoInner                     |    16|
|65    |  Buffer_8                       |transpFIFO__parameterized0           |    19|
|66    |    fifo                         |elasticFifoInner__parameterized0     |    19|
|67    |  Buffer_9                       |elasticBuffer__parameterized0_14     |   140|
|68    |    oehb1                        |OEHB__parameterized0                 |    75|
|69    |    tehb1                        |TEHB__parameterized0_181             |    65|
|70    |  add_21                         |add_op_16                            |    24|
|71    |  add_24                         |add_op_17                            |    40|
|72    |  add_29                         |add_op_18                            |    40|
|73    |  add_33                         |add_op_19                            |    40|
|74    |  add_35                         |add_op_20                            |    40|
|75    |  add_39                         |add_op_21                            |    29|
|76    |  add_42                         |add_op_22                            |    33|
|77    |  add_45                         |add_op_23                            |    26|
|78    |  c_LSQ_dist                     |LSQ_dist                             |  8037|
|79    |    LOAD_PORT_LSQ_dist           |LOAD_PORT_LSQ_dist                   |    13|
|80    |    LOAD_PORT_LSQ_dist_1         |LOAD_PORT_LSQ_dist_176               |    11|
|81    |    LOAD_PORT_LSQ_dist_2         |LOAD_PORT_LSQ_dist_177               |    17|
|82    |    LOAD_PORT_LSQ_dist_3         |LOAD_PORT_LSQ_dist_178               |    18|
|83    |    LOAD_PORT_LSQ_dist_4         |LOAD_PORT_LSQ_dist_179               |    16|
|84    |    STORE_ADDR_PORT_LSQ_dist     |STORE_DATA_PORT_LSQ_dist             |    13|
|85    |    STORE_DATA_PORT_LSQ_dist     |STORE_DATA_PORT_LSQ_dist_180         |    15|
|86    |    loadQ                        |LOAD_QUEUE_LSQ_dist                  |  4314|
|87    |    storeQ                       |STORE_QUEUE_LSQ_dist                 |  3620|
|88    |  forkC_0                        |fork__parameterized4                 |     2|
|89    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_174          |     1|
|90    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_175          |     1|
|91    |  forkC_1                        |fork__parameterized4_25              |     8|
|92    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_172          |     4|
|93    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_173          |     4|
|94    |  forkC_11                       |\fork                                |     8|
|95    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_169          |     2|
|96    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_170          |     4|
|97    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_171          |     2|
|98    |  forkC_17                       |fork__parameterized2                 |    36|
|99    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_164          |     4|
|100   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_165          |     1|
|101   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_166          |     1|
|102   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_167          |    28|
|103   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_168          |     2|
|104   |  forkC_18                       |fork__parameterized3                 |    39|
|105   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_158          |     6|
|106   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_159          |     1|
|107   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_160          |     3|
|108   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_161          |    21|
|109   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_162          |     3|
|110   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_163          |     5|
|111   |  forkC_19                       |fork__parameterized8                 |    31|
|112   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_151          |     2|
|113   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_152          |     3|
|114   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_153          |     9|
|115   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_154          |     3|
|116   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_155          |     4|
|117   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_156          |     7|
|118   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_157          |     3|
|119   |  forkC_24                       |fork__parameterized4_26              |     2|
|120   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_149          |     1|
|121   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_150          |     1|
|122   |  fork_0                         |fork__parameterized1                 |     7|
|123   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_147          |     4|
|124   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_148          |     3|
|125   |  fork_1                         |fork__parameterized1_27              |     3|
|126   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_145          |     2|
|127   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_146          |     1|
|128   |  fork_10                        |fork__parameterized0                 |     7|
|129   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_142          |     5|
|130   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_143          |     1|
|131   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_144          |     1|
|132   |  fork_12                        |fork__parameterized7                 |    17|
|133   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_137          |     6|
|134   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_138          |     3|
|135   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_139          |     2|
|136   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_140          |     3|
|137   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_141          |     3|
|138   |  fork_13                        |fork__parameterized0_28              |    12|
|139   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_134          |     4|
|140   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_135          |     3|
|141   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_136          |     5|
|142   |  fork_14                        |fork__parameterized5                 |    14|
|143   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_130          |     5|
|144   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_131          |     1|
|145   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_132          |     5|
|146   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_133          |     3|
|147   |  fork_15                        |fork__parameterized1_29              |    15|
|148   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_128          |     5|
|149   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_129          |    10|
|150   |  fork_16                        |fork__parameterized5_30              |    16|
|151   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_124          |     3|
|152   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_125          |     6|
|153   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_126          |     4|
|154   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_127          |     3|
|155   |  fork_2                         |fork__parameterized5_31              |    13|
|156   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_120          |     6|
|157   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_121          |     3|
|158   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_122          |     2|
|159   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_123          |     2|
|160   |  fork_20                        |fork__parameterized1_32              |    38|
|161   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_118          |    36|
|162   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_119          |     2|
|163   |  fork_21                        |fork__parameterized0_33              |    38|
|164   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_115          |    34|
|165   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_116          |     2|
|166   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_117          |     2|
|167   |  fork_22                        |fork__parameterized1_34              |     3|
|168   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_113          |     2|
|169   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_114          |     1|
|170   |  fork_23                        |fork__parameterized1_35              |     3|
|171   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_111          |     2|
|172   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_112          |     1|
|173   |  fork_3                         |fork__parameterized1_36              |     6|
|174   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_109          |     3|
|175   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_110          |     3|
|176   |  fork_4                         |fork__parameterized6                 |    19|
|177   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_102          |     1|
|178   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_103          |     6|
|179   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_104          |     1|
|180   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_105          |     2|
|181   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_106          |     5|
|182   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_107          |     1|
|183   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_108          |     3|
|184   |  fork_5                         |fork__parameterized1_37              |    10|
|185   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_100          |     2|
|186   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_101          |     8|
|187   |  fork_6                         |fork__parameterized9                 |    24|
|188   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_94           |     2|
|189   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_95           |     9|
|190   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_96           |     2|
|191   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_97           |     2|
|192   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_98           |     8|
|193   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_99           |     1|
|194   |  fork_7                         |fork__parameterized1_38              |     3|
|195   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_92           |     2|
|196   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_93           |     1|
|197   |  fork_8                         |fork__parameterized5_39              |    10|
|198   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_88           |     7|
|199   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_89           |     1|
|200   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_90           |     1|
|201   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_91           |     1|
|202   |  fork_9                         |fork__parameterized1_40              |     4|
|203   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock              |     3|
|204   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_87           |     1|
|205   |  icmp_22                        |icmp_sgt_op                          |    20|
|206   |  icmp_40                        |icmp_ult_op                          |     7|
|207   |  icmp_43                        |icmp_ult_op_41                       |     7|
|208   |  icmp_46                        |icmp_ult_op_42                       |     7|
|209   |  mul_11                         |mul_op                               |    48|
|210   |    buff                         |delay_buffer_84                      |     6|
|211   |    multiply_unit                |mul_4_stage_85                       |    37|
|212   |    oehb                         |OEHB_86                              |     5|
|213   |  mul_16                         |mul_op_43                            |    48|
|214   |    buff                         |delay_buffer_81                      |     6|
|215   |    multiply_unit                |mul_4_stage_82                       |    37|
|216   |    oehb                         |OEHB_83                              |     5|
|217   |  mul_28                         |mul_op_44                            |    44|
|218   |    buff                         |delay_buffer_78                      |     6|
|219   |    multiply_unit                |mul_4_stage_79                       |    37|
|220   |    oehb                         |OEHB_80                              |     1|
|221   |  mul_34                         |mul_op_45                            |    44|
|222   |    buff                         |delay_buffer_75                      |     6|
|223   |    multiply_unit                |mul_4_stage_76                       |    37|
|224   |    oehb                         |OEHB_77                              |     1|
|225   |  mul_6                          |mul_op_46                            |    45|
|226   |    buff                         |delay_buffer                         |     6|
|227   |    multiply_unit                |mul_4_stage                          |    37|
|228   |    oehb                         |OEHB_74                              |     2|
|229   |  phiC_0                         |mux__parameterized0                  |     2|
|230   |    tehb1                        |TEHB_73                              |     2|
|231   |  phiC_1                         |mux__parameterized0_47               |     1|
|232   |    tehb1                        |TEHB_72                              |     1|
|233   |  phiC_14                        |mux__parameterized0_48               |     6|
|234   |    tehb1                        |TEHB_71                              |     6|
|235   |  phiC_15                        |mux__parameterized0_49               |     4|
|236   |    tehb1                        |TEHB_70                              |     4|
|237   |  phiC_17                        |mux__parameterized0_50               |     4|
|238   |    tehb1                        |TEHB_69                              |     4|
|239   |  phi_1                          |mux                                  |    69|
|240   |    tehb1                        |TEHB__parameterized0_68              |    69|
|241   |  phi_3                          |mux_51                               |    69|
|242   |    tehb1                        |TEHB__parameterized0_67              |    69|
|243   |  phi_5                          |mux_52                               |    67|
|244   |    tehb1                        |TEHB__parameterized0_66              |    67|
|245   |  phi_n11                        |mux_53                               |    65|
|246   |    tehb1                        |TEHB__parameterized0_65              |    65|
|247   |  phi_n2                         |merge                                |    45|
|248   |    tehb1                        |TEHB__parameterized0_64              |    45|
|249   |  phi_n3                         |mux_54                               |    65|
|250   |    tehb1                        |TEHB__parameterized0_63              |    65|
|251   |  phi_n4                         |mux_55                               |    65|
|252   |    tehb1                        |TEHB__parameterized0_62              |    65|
|253   |  phi_n49                        |merge_56                             |     4|
|254   |    tehb1                        |TEHB__parameterized0_61              |     4|
|255   |  phi_n50                        |merge_57                             |     5|
|256   |    tehb1                        |TEHB__parameterized0_60              |     5|
|257   |  ret_0                          |ret_op                               |    65|
|258   |    tehb                         |TEHB__parameterized0_59              |    65|
|259   |  start_0                        |start_node                           |    15|
|260   |    startBuff                    |elasticBuffer                        |    11|
|261   |      oehb1                      |OEHB                                 |     6|
|262   |      tehb1                      |TEHB_58                              |     5|
+------+---------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2495.035 ; gain = 718.094 ; free physical = 15188 ; free virtual = 21731
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 402 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:22 . Memory (MB): peak = 2495.035 ; gain = 613.277 ; free physical = 15244 ; free virtual = 21787
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2495.043 ; gain = 718.094 ; free physical = 15245 ; free virtual = 21788
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2495.043 ; gain = 0.000 ; free physical = 15312 ; free virtual = 21857
INFO: [Netlist 29-17] Analyzing 483 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/floydWarshall/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.043 ; gain = 0.000 ; free physical = 15255 ; free virtual = 21800
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 62 instances

INFO: [Common 17-83] Releasing license: Synthesis
286 Infos, 239 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:36 . Memory (MB): peak = 2495.043 ; gain = 994.199 ; free physical = 15463 ; free virtual = 22008
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jul  5 16:55:01 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : floydWarshall
| Device       : 7k160tfbg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 7210 |     0 |    101400 |  7.11 |
|   LUT as Logic             | 6962 |     0 |    101400 |  6.87 |
|   LUT as Memory            |  248 |     0 |     35000 |  0.71 |
|     LUT as Distributed RAM |  248 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| Slice Registers            | 2801 |     0 |    202800 |  1.38 |
|   Register as Flip Flop    | 2801 |     0 |    202800 |  1.38 |
|   Register as Latch        |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |   77 |     0 |     50700 |  0.15 |
| F8 Muxes                   |    1 |     0 |     25350 | <0.01 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 90    |          Yes |           - |          Set |
| 758   |          Yes |           - |        Reset |
| 7     |          Yes |         Set |            - |
| 1946  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   15 |     0 |       600 |  2.50 |
|   DSP48E1 only |   15 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 3807 |                 LUT |
| FDRE     | 1946 |        Flop & Latch |
| LUT4     | 1468 |                 LUT |
| LUT5     | 1190 |                 LUT |
| LUT3     |  843 |                 LUT |
| FDCE     |  758 |        Flop & Latch |
| LUT2     |  476 |                 LUT |
| RAMD32   |  372 |  Distributed Memory |
| CARRY4   |  328 |          CarryLogic |
| RAMS32   |  124 |  Distributed Memory |
| FDPE     |   90 |        Flop & Latch |
| MUXF7    |   77 |               MuxFx |
| LUT1     |   23 |                 LUT |
| DSP48E1  |   15 |    Block Arithmetic |
| FDSE     |    7 |        Flop & Latch |
| MUXF8    |    1 |               MuxFx |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jul  5 16:55:06 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : floydWarshall
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.326ns  (required time - arrival time)
  Source:                 c_LSQ_dist/loadQ/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_6/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        9.958ns  (logic 2.386ns (23.961%)  route 7.572ns (76.039%))
  Logic Levels:           24  (CARRY4=8 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3311, unset)         0.672     0.672    c_LSQ_dist/loadQ/clk
                         FDRE                                         r  c_LSQ_dist/loadQ/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_dist/loadQ/head_reg[0]/Q
                         net (fo=169, unplaced)       0.771     1.652    c_LSQ_dist/loadQ/loadQ_io_loadHead[0]
                         LUT6 (Prop_lut6_I0_O)        0.153     1.805 f  c_LSQ_dist/loadQ/loadCompleted_4_i_11/O
                         net (fo=1, unplaced)         0.664     2.469    c_LSQ_dist/loadQ/loadCompleted_4_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.522 f  c_LSQ_dist/loadQ/loadCompleted_4_i_6/O
                         net (fo=1, unplaced)         0.461     2.983    c_LSQ_dist/loadQ/loadCompleted_4_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     3.036 f  c_LSQ_dist/loadQ/loadCompleted_4_i_4/O
                         net (fo=5, unplaced)         0.549     3.585    c_LSQ_dist/loadQ/loadCompleted_4_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.638 f  c_LSQ_dist/loadQ/reg_value_i_312/O
                         net (fo=1, unplaced)         0.340     3.978    c_LSQ_dist/loadQ/reg_value_i_312_n_0
                         LUT3 (Prop_lut3_I2_O)        0.053     4.031 r  c_LSQ_dist/loadQ/reg_value_i_241/O
                         net (fo=64, unplaced)        0.428     4.459    c_LSQ_dist/loadQ/reg_value_i_241_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     4.512 f  c_LSQ_dist/loadQ/reg_value_i_334/O
                         net (fo=1, unplaced)         0.340     4.852    c_LSQ_dist/loadQ/reg_value_i_334_n_0
                         LUT4 (Prop_lut4_I2_O)        0.053     4.905 r  c_LSQ_dist/loadQ/reg_value_i_268/O
                         net (fo=2, unplaced)         0.351     5.256    c_LSQ_dist/loadQ/dataInArray[0][1]
                         LUT6 (Prop_lut6_I2_O)        0.053     5.309 r  c_LSQ_dist/loadQ/reg_value_i_272/O
                         net (fo=1, unplaced)         0.000     5.309    add_21/reg_value_i_86[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.619 r  add_21/reg_value_reg_i_173/CO[3]
                         net (fo=1, unplaced)         0.008     5.627    add_21/reg_value_reg_i_173_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.687 r  add_21/reg_value_reg_i_168/CO[3]
                         net (fo=1, unplaced)         0.000     5.687    add_21/reg_value_reg_i_168_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.747 r  add_21/reg_value_reg_i_97/CO[3]
                         net (fo=1, unplaced)         0.000     5.747    add_21/reg_value_reg_i_97_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.807 r  add_21/reg_value_reg_i_92/CO[3]
                         net (fo=1, unplaced)         0.000     5.807    add_21/reg_value_reg_i_92_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.867 r  add_21/reg_value_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     5.867    add_21/reg_value_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.927 r  add_21/reg_value_reg_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     5.927    add_21/reg_value_reg_i_42_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.147 r  add_21/reg_value_reg_i_28/O[1]
                         net (fo=2, unplaced)         0.463     6.610    add_21/dataOutArray[0][25]
                         LUT4 (Prop_lut4_I0_O)        0.155     6.765 r  add_21/reg_value_i_12__0/O
                         net (fo=1, unplaced)         0.000     6.765    icmp_22/gen_assignements[0].first_assignment.regs_reg[0][0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     7.062 f  icmp_22/reg_value_reg_i_3/CO[3]
                         net (fo=33, unplaced)        0.590     7.652    c_LSQ_dist/loadQ/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I0_O)        0.053     7.705 r  c_LSQ_dist/loadQ/full_reg_i_6/O
                         net (fo=1, unplaced)         0.340     8.045    c_LSQ_dist/loadQ/full_reg_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.053     8.098 r  c_LSQ_dist/loadQ/full_reg_i_2__14/O
                         net (fo=7, unplaced)         0.375     8.473    Buffer_20/fifo/Head_reg[0]_1
                         LUT6 (Prop_lut6_I0_O)        0.053     8.526 r  Buffer_20/fifo/reg_value_i_2__40/O
                         net (fo=7, unplaced)         0.375     8.901    fork_6/generateBlocks[0].regblock/Buffer_27_nReadyArray_0
                         LUT3 (Prop_lut3_I1_O)        0.053     8.954 f  fork_6/generateBlocks[0].regblock/reg_value_i_7__0/O
                         net (fo=1, unplaced)         0.340     9.294    fork_6/generateBlocks[4].regblock/reg_value_reg_5
                         LUT6 (Prop_lut6_I5_O)        0.053     9.347 f  fork_6/generateBlocks[4].regblock/reg_value_i_2__14/O
                         net (fo=10, unplaced)        0.383     9.730    fork_5/generateBlocks[1].regblock/forkStop
                         LUT6 (Prop_lut6_I3_O)        0.053     9.783 f  fork_5/generateBlocks[1].regblock/full_reg_i_3__13/O
                         net (fo=8, unplaced)         0.378    10.161    fork_2/generateBlocks[0].regblock/validArray_reg[0]_1
                         LUT6 (Prop_lut6_I0_O)        0.053    10.214 r  fork_2/generateBlocks[0].regblock/data_reg[31]_i_1__2/O
                         net (fo=32, unplaced)        0.416    10.630    Buffer_6/oehb1/data_reg_reg[0]_4[0]
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3311, unset)         0.638     4.638    Buffer_6/oehb1/clk
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_6/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                 -6.326    




report_timing: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2522.883 ; gain = 27.840 ; free physical = 15169 ; free virtual = 21712
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2530.887 ; gain = 8.004 ; free physical = 15166 ; free virtual = 21709

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 7270f651

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.887 ; gain = 0.000 ; free physical = 15166 ; free virtual = 21709

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 134faa896

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15063 ; free virtual = 21606
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 134faa896

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15063 ; free virtual = 21606
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b90bf4c4

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:01 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15063 ; free virtual = 21606
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1b90bf4c4

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:01 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15062 ; free virtual = 21605
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b90bf4c4

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:01 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15062 ; free virtual = 21605
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b90bf4c4

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:01 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15062 ; free virtual = 21605
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15062 ; free virtual = 21605
Ending Logic Optimization Task | Checksum: ba3b34a5

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15062 ; free virtual = 21605

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ba3b34a5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15062 ; free virtual = 21605

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ba3b34a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15062 ; free virtual = 21605

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15062 ; free virtual = 21605
Ending Netlist Obfuscation Task | Checksum: ba3b34a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15062 ; free virtual = 21605
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15060 ; free virtual = 21603
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 88ec6fa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15060 ; free virtual = 21603
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15060 ; free virtual = 21603

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d745fd86

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:01 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15046 ; free virtual = 21589

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1812964dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15027 ; free virtual = 21570

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1812964dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15027 ; free virtual = 21570
Phase 1 Placer Initialization | Checksum: 1812964dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15027 ; free virtual = 21570

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 185896071

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15017 ; free virtual = 21560

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 124 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 387 nets or cells. Created 335 new cells, deleted 52 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15012 ; free virtual = 21555

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          335  |             52  |                   387  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          335  |             52  |                   387  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13daf5cf3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15011 ; free virtual = 21554
Phase 2.2 Global Placement Core | Checksum: 143746571

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15010 ; free virtual = 21553
Phase 2 Global Placement | Checksum: 143746571

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15012 ; free virtual = 21555

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f7191119

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15012 ; free virtual = 21556

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18ad8f524

Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15010 ; free virtual = 21553

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 260bc9f83

Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15010 ; free virtual = 21553

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e3fc826f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15010 ; free virtual = 21553

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 188ef235a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15008 ; free virtual = 21551

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 10f1fb92d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15000 ; free virtual = 21543

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: fbb8b603

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15001 ; free virtual = 21544

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18479084d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 15001 ; free virtual = 21544

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17e78850f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 14997 ; free virtual = 21540
Phase 3 Detail Placement | Checksum: 17e78850f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2645.855 ; gain = 0.000 ; free physical = 14997 ; free virtual = 21540

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fb6d8f70

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: fb6d8f70

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2675.637 ; gain = 29.781 ; free physical = 14998 ; free virtual = 21541
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.872. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cc775d9d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 2675.637 ; gain = 29.781 ; free physical = 14996 ; free virtual = 21540
Phase 4.1 Post Commit Optimization | Checksum: 1cc775d9d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 2675.637 ; gain = 29.781 ; free physical = 14996 ; free virtual = 21540

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cc775d9d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2675.637 ; gain = 29.781 ; free physical = 14998 ; free virtual = 21541

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cc775d9d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2675.637 ; gain = 29.781 ; free physical = 14998 ; free virtual = 21541

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.637 ; gain = 0.000 ; free physical = 14998 ; free virtual = 21541
Phase 4.4 Final Placement Cleanup | Checksum: 270a1ef8b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2675.637 ; gain = 29.781 ; free physical = 14998 ; free virtual = 21541
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 270a1ef8b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2675.637 ; gain = 29.781 ; free physical = 14998 ; free virtual = 21542
Ending Placer Task | Checksum: 1936e652a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2675.637 ; gain = 29.781 ; free physical = 14999 ; free virtual = 21543
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 2675.637 ; gain = 29.781 ; free physical = 15017 ; free virtual = 21560
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 982c7b32 ConstDB: 0 ShapeSum: fb41e9f8 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "dist_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dist_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dist_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 19a4fc948

Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2833.598 ; gain = 157.961 ; free physical = 14821 ; free virtual = 21367
Post Restoration Checksum: NetGraph: ba3962da NumContArr: e016666e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19a4fc948

Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2889.410 ; gain = 213.773 ; free physical = 14788 ; free virtual = 21334

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19a4fc948

Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2889.410 ; gain = 213.773 ; free physical = 14782 ; free virtual = 21328

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19a4fc948

Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2889.410 ; gain = 213.773 ; free physical = 14782 ; free virtual = 21328
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 281421f3a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2889.410 ; gain = 213.773 ; free physical = 14556 ; free virtual = 21125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.524 | TNS=-12901.553| WHS=-0.226 | THS=-222.960|

Phase 2 Router Initialization | Checksum: 209df5779

Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2908.410 ; gain = 232.773 ; free physical = 14436 ; free virtual = 21032

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9051
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9051
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 182c60b14

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2909.414 ; gain = 233.777 ; free physical = 14336 ; free virtual = 20935
INFO: [Route 35-580] Design has 623 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                            c_LSQ_dist/loadQ/head_reg[1]/D|
|                      clk |                      clk |                                                                            c_LSQ_dist/loadQ/head_reg[2]/D|
|                      clk |                      clk |                                                                            c_LSQ_dist/loadQ/head_reg[0]/D|
|                      clk |                      clk |                                                                       c_LSQ_dist/storeQ/checkBits_3_reg/D|
|                      clk |                      clk |                                                                       c_LSQ_dist/storeQ/checkBits_5_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3708
 Number of Nodes with overlaps = 977
 Number of Nodes with overlaps = 381
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.111 | TNS=-18659.268| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1760dbe54

Time (s): cpu = 00:00:58 ; elapsed = 00:02:32 . Memory (MB): peak = 2909.414 ; gain = 233.777 ; free physical = 14061 ; free virtual = 20678

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1236
 Number of Nodes with overlaps = 468
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.221 | TNS=-18925.288| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d5905095

Time (s): cpu = 00:01:40 ; elapsed = 00:03:41 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14155 ; free virtual = 20788
Phase 4 Rip-up And Reroute | Checksum: d5905095

Time (s): cpu = 00:01:40 ; elapsed = 00:03:41 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14155 ; free virtual = 20788

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 130b86c78

Time (s): cpu = 00:01:40 ; elapsed = 00:03:42 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14155 ; free virtual = 20787
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.099 | TNS=-18439.066| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1105f639a

Time (s): cpu = 00:01:40 ; elapsed = 00:03:42 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14155 ; free virtual = 20788

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1105f639a

Time (s): cpu = 00:01:40 ; elapsed = 00:03:42 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14155 ; free virtual = 20788
Phase 5 Delay and Skew Optimization | Checksum: 1105f639a

Time (s): cpu = 00:01:40 ; elapsed = 00:03:42 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14155 ; free virtual = 20788

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 30730e49

Time (s): cpu = 00:01:41 ; elapsed = 00:03:43 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14155 ; free virtual = 20788
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.073 | TNS=-18417.941| WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 30730e49

Time (s): cpu = 00:01:41 ; elapsed = 00:03:43 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14155 ; free virtual = 20788
Phase 6 Post Hold Fix | Checksum: 30730e49

Time (s): cpu = 00:01:41 ; elapsed = 00:03:43 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14155 ; free virtual = 20788

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.20757 %
  Global Horizontal Routing Utilization  = 2.86036 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y48 -> INT_L_X16Y48
East Dir 2x2 Area, Max Cong = 93.75%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y52 -> INT_R_X17Y53
   INT_L_X18Y46 -> INT_R_X19Y47
   INT_L_X18Y44 -> INT_R_X19Y45
   INT_L_X18Y42 -> INT_R_X19Y43
West Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X21Y61 -> INT_R_X21Y61
   INT_L_X22Y57 -> INT_L_X22Y57
   INT_R_X23Y55 -> INT_R_X23Y55
   INT_R_X19Y54 -> INT_R_X19Y54
   INT_L_X20Y53 -> INT_L_X20Y53

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.555556 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 52c40928

Time (s): cpu = 00:01:41 ; elapsed = 00:03:43 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14155 ; free virtual = 20788

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 52c40928

Time (s): cpu = 00:01:41 ; elapsed = 00:03:43 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14154 ; free virtual = 20787

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 129151e55

Time (s): cpu = 00:01:41 ; elapsed = 00:03:44 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14154 ; free virtual = 20786

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.073 | TNS=-18417.941| WHS=0.054  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 129151e55

Time (s): cpu = 00:01:42 ; elapsed = 00:03:44 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14154 ; free virtual = 20787
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:42 ; elapsed = 00:03:44 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14169 ; free virtual = 20802

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:03:45 . Memory (MB): peak = 2911.414 ; gain = 235.777 ; free physical = 14169 ; free virtual = 20802
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jul  5 16:59:46 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : floydWarshall
| Device       : 7k160tfbg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 7456 |     0 |    101400 |  7.35 |
|   LUT as Logic             | 7208 |     0 |    101400 |  7.11 |
|   LUT as Memory            |  248 |     0 |     35000 |  0.71 |
|     LUT as Distributed RAM |  248 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| Slice Registers            | 2801 |     0 |    202800 |  1.38 |
|   Register as Flip Flop    | 2801 |     0 |    202800 |  1.38 |
|   Register as Latch        |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |   77 |     0 |     50700 |  0.15 |
| F8 Muxes                   |    1 |     0 |     25350 | <0.01 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 90    |          Yes |           - |          Set |
| 758   |          Yes |           - |        Reset |
| 7     |          Yes |         Set |            - |
| 1946  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2226 |     0 |     25350 |  8.78 |
|   SLICEL                                   | 1561 |     0 |           |       |
|   SLICEM                                   |  665 |     0 |           |       |
| LUT as Logic                               | 7208 |     0 |    101400 |  7.11 |
|   using O5 output only                     |    1 |       |           |       |
|   using O6 output only                     | 6613 |       |           |       |
|   using O5 and O6                          |  594 |       |           |       |
| LUT as Memory                              |  248 |     0 |     35000 |  0.71 |
|   LUT as Distributed RAM                   |  248 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |  248 |       |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 2801 |     0 |    202800 |  1.38 |
|   Register driven from within the Slice    | 1982 |       |           |       |
|   Register driven from outside the Slice   |  819 |       |           |       |
|     LUT in front of the register is unused |  411 |       |           |       |
|     LUT in front of the register is used   |  408 |       |           |       |
| Unique Control Sets                        |  107 |       |     25350 |  0.42 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   15 |     0 |       600 |  2.50 |
|   DSP48E1 only |   15 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 3807 |                 LUT |
| FDRE     | 1946 |        Flop & Latch |
| LUT4     | 1468 |                 LUT |
| LUT5     | 1190 |                 LUT |
| LUT3     |  843 |                 LUT |
| FDCE     |  758 |        Flop & Latch |
| LUT2     |  476 |                 LUT |
| RAMD32   |  372 |  Distributed Memory |
| CARRY4   |  328 |          CarryLogic |
| RAMS32   |  124 |  Distributed Memory |
| FDPE     |   90 |        Flop & Latch |
| MUXF7    |   77 |               MuxFx |
| LUT1     |   18 |                 LUT |
| DSP48E1  |   15 |    Block Arithmetic |
| FDSE     |    7 |        Flop & Latch |
| MUXF8    |    1 |               MuxFx |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jul  5 16:59:48 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : floydWarshall
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -7.073ns  (required time - arrival time)
  Source:                 c_LSQ_dist/loadQ/portQ_6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_dist/loadQ/bypassInitiated_3_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.370ns  (logic 2.244ns (21.639%)  route 8.126ns (78.361%))
  Logic Levels:           21  (CARRY4=8 LUT3=2 LUT4=3 LUT6=8)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5.485 - 4.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3311, unset)         1.797     1.797    c_LSQ_dist/loadQ/clk
    SLICE_X24Y45         FDRE                                         r  c_LSQ_dist/loadQ/portQ_6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.246     2.043 r  c_LSQ_dist/loadQ/portQ_6_reg[1]/Q
                         net (fo=44, routed)          0.712     2.755    c_LSQ_dist/loadQ/portQ_6_reg_n_0_[1]
    SLICE_X25Y38         LUT3 (Prop_lut3_I0_O)        0.156     2.911 f  c_LSQ_dist/loadQ/loadCompleted_1_i_12/O
                         net (fo=14, routed)          0.736     3.647    c_LSQ_dist/loadQ/loadCompleted_1_i_12_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.053     3.700 r  c_LSQ_dist/loadQ/loadCompleted_2_i_30/O
                         net (fo=1, routed)           0.569     4.269    c_LSQ_dist/loadQ/loadCompleted_2_i_30_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.053     4.322 r  c_LSQ_dist/loadQ/loadCompleted_2_i_9/O
                         net (fo=4, routed)           0.314     4.636    c_LSQ_dist/loadQ/loadCompleted_2_i_9_n_0
    SLICE_X31Y43         LUT4 (Prop_lut4_I2_O)        0.053     4.689 r  c_LSQ_dist/loadQ/reg_value_i_242/O
                         net (fo=64, routed)          0.720     5.409    c_LSQ_dist/loadQ/reg_value_i_242_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I4_O)        0.053     5.462 f  c_LSQ_dist/loadQ/reg_value_i_333/O
                         net (fo=1, routed)           0.307     5.769    c_LSQ_dist/loadQ/reg_value_i_333_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.053     5.822 r  c_LSQ_dist/loadQ/reg_value_i_268/O
                         net (fo=2, routed)           0.671     6.493    c_LSQ_dist/loadQ/dataInArray[0][1]
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.053     6.546 r  c_LSQ_dist/loadQ/reg_value_i_272/O
                         net (fo=1, routed)           0.000     6.546    add_21/reg_value_i_86[1]
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.870 r  add_21/reg_value_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000     6.870    add_21/reg_value_reg_i_173_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.928 r  add_21/reg_value_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000     6.928    add_21/reg_value_reg_i_168_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.986 r  add_21/reg_value_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.986    add_21/reg_value_reg_i_97_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.044 r  add_21/reg_value_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.044    add_21/reg_value_reg_i_92_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.102 r  add_21/reg_value_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.102    add_21/reg_value_reg_i_47_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.160 r  add_21/reg_value_reg_i_42/CO[3]
                         net (fo=1, routed)           0.001     7.161    add_21/reg_value_reg_i_42_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     7.340 r  add_21/reg_value_reg_i_28/O[3]
                         net (fo=2, routed)           0.683     8.022    add_21/dataOutArray[0][27]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.142     8.164 r  add_21/reg_value_i_11__0/O
                         net (fo=1, routed)           0.000     8.164    icmp_22/gen_assignements[0].first_assignment.regs_reg[0][1]
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.488 r  icmp_22/reg_value_reg_i_3/CO[3]
                         net (fo=33, routed)          0.866     9.354    Buffer_19/dataOutArray[0][0]
    SLICE_X30Y56         LUT3 (Prop_lut3_I1_O)        0.053     9.407 r  Buffer_19/full_reg_i_5/O
                         net (fo=2, routed)           0.311     9.718    c_LSQ_dist/loadQ/Buffer_19_dataOutArray_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.053     9.771 r  c_LSQ_dist/loadQ/full_reg_i_2__14/O
                         net (fo=7, routed)           0.394    10.165    Buffer_20/fifo/Head_reg[0]_1
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.053    10.218 r  Buffer_20/fifo/tail[2]_i_3/O
                         net (fo=121, routed)         0.555    10.773    Buffer_20/fifo/Empty_reg_2
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.053    10.826 r  Buffer_20/fifo/tail[2]_i_1/O
                         net (fo=73, routed)          0.771    11.597    c_LSQ_dist/loadQ/tail_reg[2]_4
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.053    11.650 r  c_LSQ_dist/loadQ/addrKnown_3_i_1__0/O
                         net (fo=4, routed)           0.517    12.167    c_LSQ_dist/loadQ/bypassInitiated_3
    SLICE_X33Y63         FDRE                                         r  c_LSQ_dist/loadQ/bypassInitiated_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3311, unset)         1.485     5.485    c_LSQ_dist/loadQ/clk
    SLICE_X33Y63         FDRE                                         r  c_LSQ_dist/loadQ/bypassInitiated_3_reg/C
                         clock pessimism              0.012     5.497    
                         clock uncertainty           -0.035     5.462    
    SLICE_X33Y63         FDRE (Setup_fdre_C_R)       -0.367     5.095    c_LSQ_dist/loadQ/bypassInitiated_3_reg
  -------------------------------------------------------------------
                         required time                          5.095    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                 -7.073    




INFO: [Common 17-206] Exiting Vivado at Wed Jul  5 16:59:48 2023...
