/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,mt8168";
	interrupt-parent = <0x1>;
	model = "MT8168";

	__symbols__ {
		DPIDLE = "/cpus/idle-states/dpidle";
		MCDI_CLUSTER = "/cpus/idle-states/mcdi-cluster";
		MCDI_CPU = "/cpus/idle-states/mcdi-cpu";
		SODI = "/cpus/idle-states/sodi";
		accdet = "/soc/accdet@";
		adsp = "/soc/adsp@1d062000";
		adsp_pcm = "/soc/adsp_pcm";
		adsp_reserved = "/reserved-memory/adsp-reserved-memory@50000000";
		afe = "/soc/audio-controller@11220000";
		android = "/firmware/android";
		apdma = "/soc/dma-controller@11000280";
		apmixedsys = "/soc/syscon@1000c000";
		apu = "/soc/apu@19020000";
		atf_reserved_memory = "/reserved-memory/atf-reserved-memory";
		auxadc = "/soc/adc@11001000";
		bat_gm30 = "/battery";
		bch = "/soc/ecc@11019000";
		camsys = "/soc/syscon@15000000";
		charger = "/charger";
		chipid = "/soc/chipid@08000000";
		chosen = "/chosen";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clkao = "/clkao";
		cluster0 = "/cpus/cpu-map/cluster0";
		cluster0_opp = "/opp_table0";
		consys = "/soc/consys@18002000";
		cpu0 = "/cpus/cpu@0";
		cpu1 = "/cpus/cpu@1";
		cpu2 = "/cpus/cpu@2";
		cpu3 = "/cpus/cpu@3";
		cpus = "/cpus";
		disp_color0 = "/soc/disp_color0@1400f000";
		disp_mutex0 = "/soc/disp_mutex0@14001000";
		dramc = "/soc/dramc@1022c000";
		dsi_te = "/soc/dsi_te";
		efuse = "/soc/efuse@11c50000";
		emi = "/soc/emi@10219000";
		ethernet = "/soc/ethernet@112a0000";
		fdvt = "/soc/fdvt@1500b000";
		fhctl = "/soc/fhctl@1000ce00";
		firmware = "/firmware";
		gce = "/soc/gce@1023c000";
		gce_mbox = "/soc/gce_mbox@1023c000";
		gce_mbox_svp = "/soc/gce_mbox_svp@1023c000";
		gic = "/soc/interrupt-controller@c000000";
		gpt = "/soc/apxgpt@10008000";
		gpu_mali_opp = "/soc/opp-table0";
		i2c0 = "/soc/i2c@11007000";
		i2c1 = "/soc/i2c@11008000";
		i2c2 = "/soc/i2c@11009000";
		i2c3 = "/soc/i2c@1100f000";
		ice = "/soc/ice_debug";
		infracfg = "/soc/infracfg@10001000";
		infracfg_nao = "/soc/infracfg_nao@1020e000";
		iommu = "/soc/m4u@10205000";
		irrx = "/soc/irrx@1001F000";
		ispsys = "/soc/ispsys@15000000";
		kd_camera_hw1 = "/soc/kd_camera_hw1@15040000";
		keypad = "/soc/keypad@10010000";
		larb0 = "/soc/larb@14003000";
		larb1 = "/soc/larb@17010000";
		larb2 = "/soc/larb@15001000";
		larb3 = "/soc/larb@16010000";
		led6 = "/soc/led@6";
		lk_charger = "/lk_charger";
		main_pmic = "/soc/mt-pmic";
		mcusys = "/soc/mcusys@10200000";
		mdp_ccorr = "/soc/mdp_ccorr0@14005000";
		mdp_rdma0 = "/soc/mdp_rdma0@14004000";
		mdp_rdma1 = "/soc/mdp_rdma1@14017000";
		mdp_rsz0 = "/soc/mdp_rsz0@14006000";
		mdp_rsz1 = "/soc/mdp_rsz1@14007000";
		mdp_tdshp0 = "/soc/mdp_tdshp0@1400a000";
		mdp_wrot0 = "/soc/mdp_wrot0@14009000";
		mdp_wrot1 = "/soc/mdp_wrot1@14008000";
		mfgcfg = "/soc/syscon@13000000";
		mipi_rx_ana_csi0a = "/soc/mipi_rx_ana_csi0a@11c10000";
		mipi_rx_ana_csi0b = "/soc/mipi_rx_ana_csi0b@11c11000";
		mipi_rx_ana_csi1a = "/soc/mipi_rx_ana_csi1a@11c12000";
		mipi_rx_ana_csi1b = "/soc/mipi_rx_ana_csi1b@11c13000";
		mmc0 = "/soc/mmc@11230000";
		mmc1 = "/soc/mmc@11240000";
		mmc2 = "/soc/mmc@11250000";
		mmsys = "/soc/syscon@14000000";
		mmsys_config = "/soc/mmsys_config@14000000";
		mt_charger = "/mt_charger";
		mt_pmic_vaud28_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vaud28";
		mt_pmic_vaux18_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vaux18";
		mt_pmic_vcama_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vcama";
		mt_pmic_vcamd_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vcamd";
		mt_pmic_vcamio_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vcamio";
		mt_pmic_vcn18_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vcn18";
		mt_pmic_vcn28_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vcn28";
		mt_pmic_vcn33_bt_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vcn33_bt";
		mt_pmic_vcn33_wifi_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vcn33_wifi";
		mt_pmic_vcore_buck_reg = "/soc/mt-pmic/buck_regulators/buck_vcore";
		mt_pmic_vdram_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vdram";
		mt_pmic_vefuse_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vefuse";
		mt_pmic_vemc_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vemc";
		mt_pmic_vfe28_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vfe28";
		mt_pmic_vibr_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vibr";
		mt_pmic_vio18_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vio18";
		mt_pmic_vio28_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vio28";
		mt_pmic_vldo28_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vldo28";
		mt_pmic_vmc_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vmc";
		mt_pmic_vmch_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vmch";
		mt_pmic_vmodem_buck_reg = "/soc/mt-pmic/buck_regulators/buck_vmodem";
		mt_pmic_vpa_buck_reg = "/soc/mt-pmic/buck_regulators/buck_vpa";
		mt_pmic_vproc_buck_reg = "/soc/mt-pmic/buck_regulators/buck_vproc";
		mt_pmic_vrf12_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vrf12";
		mt_pmic_vrf18_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vrf18";
		mt_pmic_vs1_buck_reg = "/soc/mt-pmic/buck_regulators/buck_vs1";
		mt_pmic_vsim1_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vsim1";
		mt_pmic_vsim2_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vsim2";
		mt_pmic_vsram_others_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vsram_others";
		mt_pmic_vsram_proc_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vsram_proc";
		mt_pmic_vusb33_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vusb33";
		mt_pmic_vxo22_ldo_reg = "/soc/mt-pmic/ldo_regulators/ldo_vxo22";
		mtk_edmc = "/soc/edmc@19030000";
		mtkfb = "/soc/mtkfb@0";
		nandc = "/soc/nfi@11018000";
		odm = "/odm";
		pio = "/soc/pinctrl@1000b000";
		pmic_auxadc = "/soc/mt-pmic/mt635x-auxadc";
		pmic_clock_buffer_ctrl = "/soc/mt-pmic/pmic_clock_buffer_ctrl";
		power_leakage = "/soc/efuse@11c50000/leakage@cd4";
		pwrap = "/soc/pwrap@1000d000";
		reserved_memory = "/reserved-memory";
		rng = "/soc/rng@1020f000";
		scpsys = "/soc/syscon@10006000";
		smi_common = "/soc/smi@14002000";
		spi = "/soc/spi@1100a000";
		spower = "/soc/spower";
		ssusb = "/soc/usb@11201000";
		svs = "/soc/svs@1100b000";
		svs_calibration = "/soc/efuse@11c50000/calib@580";
		svs_cpu_little = "/soc/svs@1100b000/svs_cpu_little";
		sys_cirq = "/soc/sys_cirq@10202000";
		syscfg_pctl_a = "/soc/syscfg_pctl_a@10005000";
		sysirq = "/soc/intpol-controller@10200a80";
		systracker = "/soc/systracker@10208000";
		timer = "/timer";
		topckgen = "/soc/topckgen@10000000";
		toprgu = "/soc/toprgu@10007000";
		touch = "/soc/touch@";
		u2port0 = "/soc/usb-phy@11cc0000/usb-phy@11cc0000";
		u2port1 = "/soc/usb-phy@11cc0000/usb-phy@11cc1000";
		u3phy0 = "/soc/usb-phy@11cc0000";
		uart0 = "/soc/uart0@11002000";
		uart1 = "/soc/uart1@11003000";
		uart_clk = "/clocks/dummy26m";
		usb_host0 = "/soc/usb@11201000/xhci@11200000";
		vcu = "/soc/vcu@16000000";
		vdec_gcon = "/soc/vdec_gcon@16000000";
		vdecsys = "/soc/syscon@16000000";
		venc_gcon = "/soc/venc_gcon@17000000";
		vencsys = "/soc/syscon@17000000";
		vpu = "/soc/vpu@19000000";
		vpu_core0 = "/soc/vpu_core@19100000";
		wifi = "/soc/wifi@18000000";
		wpe = "/soc/wpe@1500c000";
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x0 0xdd 0x1>;
	};

	battery {
		CAR_TUNE_VALUE = <0x5e>;
		DIFFERENCE_FULLOCV_ITH = <0xc8>;
		EMBEDDED_SEL = <0x0>;
		FG_METER_RESISTANCE = <0x4b>;
		KEEP_100_PERCENT = <0x1>;
		PMIC_MIN_VOL = <0x84d0>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		R_FG_VALUE = <0xa>;
		SHUTDOWN_1_TIME = <0x5>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0xa>;
		TEMPERATURE_T3 = <0x0>;
		TEMPERATURE_T4 = <0xfffffff6>;
		battery0_profile_t0 = <0x0 0xa3c6 0x6ae 0x1e6 0xa33a 0x6b3 0x3cd 0xa2bb 0x6b7 0x5b3 0xa243 0x6b6 0x799 0xa1d2 0x6b1 0x97f 0xa167 0x6b1 0xb66 0xa100 0x6b2 0xd4c 0xa09c 0x6b4 0xf32 0xa03b 0x6be 0x1118 0x9fdd 0x6c7 0x12ff 0x9f78 0x6b3 0x14e5 0x9f1a 0x6b5 0x16cb 0x9ebf 0x6ba 0x18b2 0x9e65 0x6c5 0x1a98 0x9e0e 0x6ca 0x1c7e 0x9db5 0x6c6 0x1e64 0x9d5a 0x6c5 0x204b 0x9d03 0x6c8 0x2231 0x9caf 0x6cb 0x2417 0x9c63 0x6e2 0x25fd 0x9c0d 0x6ca 0x27e4 0x9bc2 0x6d0 0x29ca 0x9b76 0x6d5 0x2bb0 0x9b2b 0x6d6 0x2d97 0x9ae1 0x6d6 0x2f7d 0x9a99 0x6d9 0x3163 0x9a53 0x6df 0x3349 0x9a0e 0x6e7 0x3530 0x99cb 0x6ee 0x3716 0x9989 0x6f5 0x38fc 0x9949 0x6fe 0x3ae2 0x990b 0x6fe 0x3cc9 0x98cd 0x70c 0x3eaf 0x9891 0x718 0x4095 0x9856 0x71f 0x427c 0x981d 0x72a 0x4462 0x97e6 0x73a 0x4648 0x97af 0x74a 0x482e 0x9779 0x75c 0x4a15 0x9743 0x76d 0x4bfb 0x970f 0x78a 0x4de1 0x96d9 0x79c 0x4fc7 0x969c 0x7a6 0x51ae 0x9653 0x796 0x5394 0x95f7 0x768 0x557a 0x958f 0x723 0x5761 0x9534 0x6f1 0x5947 0x94f1 0x6e3 0x5b2d 0x94bb 0x6de 0x5d13 0x9490 0x6de 0x5efa 0x9469 0x6dd 0x60e0 0x9446 0x6dd 0x62c6 0x9424 0x6d9 0x64ac 0x9407 0x6de 0x6693 0x93eb 0x6e0 0x6879 0x93d1 0x6e1 0x6a5f 0x93b9 0x6e5 0x6c46 0x93a3 0x6e9 0x6e2c 0x938f 0x6ed 0x7012 0x937b 0x6ef 0x71f8 0x936a 0x6ef 0x73df 0x935c 0x6f4 0x75c5 0x934f 0x6f8 0x77ab 0x9345 0x6fb 0x7991 0x933c 0x705 0x7b78 0x9337 0x715 0x7d5e 0x9333 0x724 0x7f44 0x932e 0x72f 0x812b 0x932a 0x73d 0x8311 0x9327 0x753 0x84f7 0x9322 0x765 0x86dd 0x9318 0x76e 0x88c4 0x9306 0x76a 0x8aaa 0x92e0 0x74c 0x8c90 0x92a5 0x722 0x8e76 0x926f 0x719 0x905d 0x9248 0x726 0x9243 0x9229 0x732 0x9429 0x9208 0x73b 0x9610 0x91e4 0x73d 0x97f6 0x91bb 0x742 0x99dc 0x9197 0x749 0x9bc2 0x9173 0x756 0x9da9 0x914f 0x769 0x9f8f 0x911c 0x775 0xa175 0x90d2 0x776 0xa35b 0x906d 0x777 0xa542 0x8fe8 0x777 0xa728 0x8f45 0x771 0xa90e 0x8e8e 0x771 0xaaf5 0x8daf 0x740 0xacdb 0x8ccd 0x72a 0xaec1 0x8c11 0x720 0xb0a7 0x8b7d 0x728 0xb28e 0x8b01 0x72b 0xb474 0x8a8e 0x730 0xb65a 0x8a1b 0x741 0xb840 0x8991 0x752 0xba27 0x88ac 0x74d 0xbc0d 0x8773 0x733>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t1 = <0x0 0xa3c6 0x532 0x1e6 0xa338 0x532 0x3cd 0xa2bc 0x537 0x5b3 0xa248 0x53c 0x799 0xa1db 0x535 0x97f 0xa172 0x533 0xb66 0xa10c 0x536 0xd4c 0xa0aa 0x537 0xf32 0xa04a 0x53b 0x1118 0x9fea 0x53f 0x12ff 0x9f8c 0x539 0x14e5 0x9f36 0x53e 0x16cb 0x9eeb 0x558 0x18b2 0x9ea9 0x568 0x1a98 0x9e55 0x568 0x1c7e 0x9deb 0x554 0x1e64 0x9d75 0x541 0x204b 0x9d03 0x541 0x2231 0x9c9a 0x543 0x2417 0x9c40 0x550 0x25fd 0x9c00 0x56b 0x27e4 0x9bce 0x575 0x29ca 0x9b99 0x575 0x2bb0 0x9b58 0x56e 0x2d97 0x9b18 0x56c 0x2f7d 0x9ad9 0x572 0x3163 0x9a97 0x57d 0x3349 0x9a55 0x587 0x3530 0x9a15 0x591 0x3716 0x99d5 0x590 0x38fc 0x9997 0x5a0 0x3ae2 0x995a 0x5a4 0x3cc9 0x991f 0x5aa 0x3eaf 0x98e4 0x5bb 0x4095 0x98ab 0x5cb 0x427c 0x9873 0x5d7 0x4462 0x983c 0x5e4 0x4648 0x9804 0x5ed 0x482e 0x97ce 0x5f0 0x4a15 0x9795 0x607 0x4bfb 0x975a 0x60f 0x4de1 0x9718 0x616 0x4fc7 0x96d0 0x5fe 0x51ae 0x9680 0x5dd 0x5394 0x962d 0x5c4 0x557a 0x95de 0x5ab 0x5761 0x9596 0x58e 0x5947 0x9557 0x57b 0x5b2d 0x9521 0x56c 0x5d13 0x94f2 0x569 0x5efa 0x94c7 0x56c 0x60e0 0x94a2 0x55f 0x62c6 0x9480 0x55f 0x64ac 0x9461 0x567 0x6693 0x9444 0x56a 0x6879 0x9429 0x578 0x6a5f 0x9410 0x58a 0x6c46 0x93fb 0x588 0x6e2c 0x93e5 0x58f 0x7012 0x93d1 0x58a 0x71f8 0x93bf 0x58a 0x73df 0x93b0 0x590 0x75c5 0x93a4 0x599 0x77ab 0x9399 0x5a6 0x7991 0x9392 0x5af 0x7b78 0x938c 0x5b5 0x7d5e 0x9387 0x5c0 0x7f44 0x9382 0x5d2 0x812b 0x937d 0x5db 0x8311 0x9374 0x5e9 0x84f7 0x936d 0x5ec 0x86dd 0x935e 0x5f1 0x88c4 0x934b 0x5ee 0x8aaa 0x9336 0x5f4 0x8c90 0x931e 0x5f9 0x8e76 0x9303 0x5f9 0x905d 0x92e4 0x5f7 0x9243 0x92be 0x5f5 0x9429 0x9299 0x5f5 0x9610 0x9274 0x601 0x97f6 0x924f 0x60e 0x99dc 0x922e 0x615 0x9bc2 0x9205 0x623 0x9da9 0x91d7 0x627 0x9f8f 0x91a1 0x629 0xa175 0x9160 0x633 0xa35b 0x9119 0x644 0xa542 0x90d0 0x657 0xa728 0x9074 0x664 0xa90e 0x900d 0x66d 0xaaf5 0x8fd2 0x6a0 0xacdb 0x8f91 0x6be 0xaec1 0x8f33 0x6cb 0xb0a7 0x8ea6 0x6d0 0xb28e 0x8dd9 0x6b0 0xb474 0x8cca 0x682 0xb65a 0x8bae 0x67f 0xb840 0x8ac6 0x6b0 0xba27 0x8a02 0x6f3 0xbc0d 0x891d 0x71a>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t2 = <0x0 0xa3a1 0x6f4 0x1e6 0xa30e 0x6f7 0x3cd 0xa295 0x70f 0x5b3 0xa224 0x71e 0x799 0xa1b4 0x721 0x97f 0xa14a 0x72e 0xb66 0xa0e4 0x73d 0xd4c 0xa07e 0x744 0xf32 0xa01e 0x74c 0x1118 0x9fc1 0x755 0x12ff 0x9f70 0x767 0x14e5 0x9f2d 0x787 0x16cb 0x9eea 0x79b 0x18b2 0x9e8b 0x78e 0x1a98 0x9e16 0x77a 0x1c7e 0x9d94 0x76c 0x1e64 0x9d13 0x76c 0x204b 0x9c9c 0x776 0x2231 0x9c33 0x782 0x2417 0x9bd9 0x796 0x25fd 0x9b8a 0x7a8 0x27e4 0x9b4c 0x7c0 0x29ca 0x9b18 0x7db 0x2bb0 0x9af4 0x801 0x2d97 0x9ac2 0x806 0x2f7d 0x9a86 0x7ff 0x3163 0x9a47 0x800 0x3349 0x9a06 0x806 0x3530 0x99c6 0x812 0x3716 0x9985 0x81e 0x38fc 0x9946 0x82c 0x3ae2 0x9907 0x838 0x3cc9 0x98ca 0x847 0x3eaf 0x988e 0x853 0x4095 0x9850 0x85e 0x427c 0x9811 0x864 0x4462 0x97d1 0x867 0x4648 0x978e 0x865 0x482e 0x9743 0x858 0x4a15 0x96ee 0x83b 0x4bfb 0x9694 0x815 0x4de1 0x9634 0x7e5 0x4fc7 0x95dc 0x7be 0x51ae 0x958f 0x7a3 0x5394 0x954c 0x792 0x557a 0x9513 0x788 0x5761 0x94e1 0x784 0x5947 0x94b5 0x785 0x5b2d 0x948d 0x786 0x5d13 0x946a 0x78d 0x5efa 0x944a 0x794 0x60e0 0x942d 0x79f 0x62c6 0x9411 0x7a4 0x64ac 0x93f9 0x7ac 0x6693 0x93e6 0x7b8 0x6879 0x93d7 0x7c6 0x6a5f 0x93cc 0x7d6 0x6c46 0x93c3 0x7e5 0x6e2c 0x93b8 0x7ee 0x7012 0x93b0 0x7fd 0x71f8 0x93a9 0x80b 0x73df 0x93a2 0x817 0x75c5 0x9399 0x821 0x77ab 0x9393 0x834 0x7991 0x938a 0x840 0x7b78 0x9380 0x849 0x7d5e 0x9375 0x856 0x7f44 0x9367 0x866 0x812b 0x9359 0x876 0x8311 0x9349 0x880 0x84f7 0x9334 0x886 0x86dd 0x931e 0x894 0x88c4 0x9300 0x899 0x8aaa 0x92de 0x89d 0x8c90 0x92b7 0x8a6 0x8e76 0x9289 0x8ad 0x905d 0x9254 0x8b0 0x9243 0x921a 0x8b4 0x9429 0x91db 0x8bb 0x9610 0x9197 0x8c0 0x97f6 0x914c 0x8c8 0x99dc 0x90f4 0x8cb 0x9bc2 0x9089 0x8c5 0x9da9 0x900c 0x8b9 0x9f8f 0x8f83 0x8a8 0xa175 0x8eeb 0x894 0xa35b 0x8e48 0x879 0xa542 0x8d9c 0x85b 0xa728 0x8ceb 0x83f 0xa90e 0x8c48 0x827 0xaaf5 0x8bc3 0x81e 0xacdb 0x8b4e 0x820 0xaec1 0x8ae1 0x83c 0xb0a7 0x8a78 0x869 0xb28e 0x89fe 0x8a7 0xb474 0x89cc 0x8c2 0xb65a 0x89cc 0x8c2 0xb840 0x89cc 0x8c2 0xba27 0x89cc 0x8c2 0xbc0d 0x89cc 0x8c2>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t3 = <0x0 0xa359 0xb72 0x1e6 0xa291 0xb78 0x3cd 0xa1fa 0xb92 0x5b3 0xa178 0xbb1 0x799 0xa100 0xbc5 0x97f 0xa091 0xbd9 0xb66 0xa02a 0xbef 0xd4c 0x9fcd 0xc09 0xf32 0x9f7d 0xc2d 0x1118 0x9f35 0xc4d 0x12ff 0x9eea 0xc60 0x14e5 0x9e88 0xc5c 0x16cb 0x9e11 0xc4b 0x18b2 0x9d8c 0xc33 0x1a98 0x9d06 0xc2e 0x1c7e 0x9c8a 0xc3d 0x1e64 0x9c1c 0xc51 0x204b 0x9bb9 0xc63 0x2231 0x9b66 0xc79 0x2417 0x9b1f 0xc99 0x25fd 0x9ae0 0xcb2 0x27e4 0x9aab 0xccf 0x29ca 0x9a77 0xce0 0x2bb0 0x9a44 0xcf8 0x2d97 0x9a0d 0xd01 0x2f7d 0x99d4 0xd05 0x3163 0x999a 0xd0b 0x3349 0x995c 0xd13 0x3530 0x991b 0xd19 0x3716 0x98db 0xd1e 0x38fc 0x989c 0xd27 0x3ae2 0x985d 0xd2e 0x3cc9 0x981d 0xd33 0x3eaf 0x97db 0xd33 0x4095 0x9796 0xd30 0x427c 0x974f 0xd29 0x4462 0x9704 0xd1c 0x4648 0x96b5 0xd09 0x482e 0x9664 0xcf1 0x4a15 0x9611 0xcd2 0x4bfb 0x95c1 0xcbc 0x4de1 0x9576 0xca5 0x4fc7 0x9532 0xc98 0x51ae 0x94f4 0xc8f 0x5394 0x94bb 0xc87 0x557a 0x948a 0xc8a 0x5761 0x945f 0xc95 0x5947 0x943a 0xc9f 0x5b2d 0x9416 0xcab 0x5d13 0x93f5 0xcb5 0x5efa 0x93e1 0xccf 0x60e0 0x93b4 0xdca 0x62c6 0x9390 0xe24 0x64ac 0x9370 0xe74 0x6693 0x9350 0xef0 0x6879 0x932f 0xf97 0x6a5f 0x9312 0x103b 0x6c46 0x92f6 0x10d0 0x6e2c 0x92c9 0x1118 0x7012 0x9298 0x106a 0x71f8 0x9279 0x115c 0x73df 0x922b 0x10cc 0x75c5 0x91fe 0x10c4 0x77ab 0x91e5 0x10cc 0x7991 0x91d2 0x10a6 0x7b78 0x91c2 0x10a1 0x7d5e 0x91b0 0x10c7 0x7f44 0x919e 0x10e3 0x812b 0x918d 0x1106 0x8311 0x9179 0x116a 0x84f7 0x9167 0x1105 0x86dd 0x9152 0x114b 0x88c4 0x913b 0x1180 0x8aaa 0x9121 0x118b 0x8c90 0x9102 0x11d7 0x8e76 0x90e1 0x11cb 0x905d 0x90ba 0x11cf 0x9243 0x908d 0x1220 0x9429 0x905c 0x122c 0x9610 0x9024 0x1243 0x97f6 0x8fe4 0x1287 0x99dc 0x8fe4 0x1287 0x9bc2 0x8fe4 0x1287 0x9da9 0x8fe4 0x1287 0x9f8f 0x8fe4 0x1287 0xa175 0x8fe4 0x1287 0xa35b 0x8fe4 0x1287 0xa542 0x8fe4 0x1287 0xa728 0x8fe4 0x1287 0xa90e 0x8fe4 0x1287 0xaaf5 0x8fe4 0x1287 0xacdb 0x8fe4 0x1287 0xaec1 0x8fe4 0x1287 0xb0a7 0x8fe4 0x1287 0xb28e 0x8fe4 0x1287 0xb474 0x8fe4 0x1287 0xb65a 0x8fe4 0x1287 0xb840 0x8fe4 0x1287 0xba27 0x8fe4 0x1287 0xbc0d 0x8fe4 0x1287>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t4 = <0x0 0xa2dc 0x15fe 0x1e6 0xa1e4 0x1606 0x3cd 0xa12f 0x1658 0x5b3 0xa099 0x1688 0x799 0xa018 0x16a5 0x97f 0x9fa5 0x16c1 0xb66 0x9f3b 0x16de 0xd4c 0x9ed5 0x16f3 0xf32 0x9e6a 0x16f9 0x1118 0x9df5 0x16ff 0x12ff 0x9d7f 0x16ff 0x14e5 0x9d06 0x16ed 0x16cb 0x9c8d 0x16e8 0x18b2 0x9c18 0x16f1 0x1a98 0x9ba9 0x1700 0x1c7e 0x9b42 0x1714 0x1e64 0x9ae5 0x172f 0x204b 0x9a90 0x1748 0x2231 0x9a42 0x1755 0x2417 0x99f7 0x176f 0x25fd 0x99af 0x1770 0x27e4 0x9967 0x1779 0x29ca 0x9922 0x178c 0x2bb0 0x98db 0x178c 0x2d97 0x9898 0x1788 0x2f7d 0x9853 0x1784 0x3163 0x980c 0x1781 0x3349 0x97c5 0x177e 0x3530 0x977f 0x177e 0x3716 0x973c 0x177b 0x38fc 0x96e7 0x175f 0x3ae2 0x969d 0x1755 0x3cc9 0x9652 0x173f 0x3eaf 0x9607 0x1736 0x4095 0x95bb 0x1724 0x427c 0x9570 0x1712 0x4462 0x9529 0x1702 0x4648 0x94e4 0x16f1 0x482e 0x94a4 0x16e7 0x4a15 0x9468 0x16ed 0x4bfb 0x942e 0x16e2 0x4de1 0x93f7 0x16dc 0x4fc7 0x93c2 0x16dd 0x51ae 0x9390 0x16e0 0x5394 0x9361 0x16e2 0x557a 0x9332 0x16e2 0x5761 0x9307 0x16e6 0x5947 0x92de 0x16ed 0x5b2d 0x92b7 0x16f2 0x5d13 0x9295 0x16ec 0x5efa 0x9295 0x16ec 0x60e0 0x9295 0x16ec 0x62c6 0x9295 0x16ec 0x64ac 0x9295 0x16ec 0x6693 0x9295 0x16ec 0x6879 0x9295 0x16ec 0x6a5f 0x9295 0x16ec 0x6c46 0x9295 0x16ec 0x6e2c 0x9295 0x16ec 0x7012 0x9295 0x16ec 0x71f8 0x9295 0x16ec 0x73df 0x9295 0x16ec 0x75c5 0x9295 0x16ec 0x77ab 0x9295 0x16ec 0x7991 0x9295 0x16ec 0x7b78 0x9295 0x16ec 0x7d5e 0x9295 0x16ec 0x7f44 0x9295 0x16ec 0x812b 0x9295 0x16ec 0x8311 0x9295 0x16ec 0x84f7 0x9295 0x16ec 0x86dd 0x9295 0x16ec 0x88c4 0x9295 0x16ec 0x8aaa 0x9295 0x16ec 0x8c90 0x9295 0x16ec 0x8e76 0x9295 0x16ec 0x905d 0x9295 0x16ec 0x9243 0x9295 0x16ec 0x9429 0x9295 0x16ec 0x9610 0x9295 0x16ec 0x97f6 0x9295 0x16ec 0x99dc 0x9295 0x16ec 0x9bc2 0x9295 0x16ec 0x9da9 0x9295 0x16ec 0x9f8f 0x9295 0x16ec 0xa175 0x9295 0x16ec 0xa35b 0x9295 0x16ec 0xa542 0x9295 0x16ec 0xa728 0x9295 0x16ec 0xa90e 0x9295 0x16ec 0xaaf5 0x9295 0x16ec 0xacdb 0x9295 0x16ec 0xaec1 0x9295 0x16ec 0xb0a7 0x9295 0x16ec 0xb28e 0x9295 0x16ec 0xb474 0x9295 0x16ec 0xb65a 0x9295 0x16ec 0xb840 0x9295 0x16ec 0xba27 0x9295 0x16ec 0xbc0d 0x9295 0x16ec>;
		battery0_profile_t4_num = <0x64>;
		compatible = "mediatek,bat_gm30";
		g_FG_PSEUDO100_T0 = <0x64>;
		g_FG_PSEUDO100_T1 = <0x64>;
		g_FG_PSEUDO100_T2 = <0x64>;
		g_FG_PSEUDO100_T3 = <0x64>;
		g_FG_PSEUDO100_T4 = <0x64>;
		phandle = <0x40>;
	};

	charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		algorithm_name = "SwitchCharging";
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		battery_cv = <0x426030>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		cable_imp_threshold = <0x2bb>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,charger";
		enable_min_charge_temp;
		enable_pe_plus;
		enable_type_c;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_below_t0_cv = <0x3da540>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		max_charger_voltage = <0x632ea0>;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x6>;
		min_charger_voltage = <0x4630c0>;
		non_std_ac_charger_current = <0x7a120>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0x45>;
		power_path_support;
		ta_12v_support;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_neg_10_thres = <0x0>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x0>;
		temp_t1_thres = <0x0>;
		temp_t1_thres_plus_x_degree = <0x6>;
		temp_t2_thres = <0xa>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		usb_charger_current = <0x7a120>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current_suspend = <0x0>;
		usb_charger_current_unconfigured = <0x11170>;
		vbat_cable_imp_threshold = <0x3b8260>;
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 vmalloc=496M androidboot.hardware=mt8168 firmware_class.path=/vendor/firmware loop.max_part=7";
		phandle = <0x3f>;
	};

	clkao {
		compatible = "simple-bus";
		phandle = <0x48>;
		status = "okay";

		bring-up {
			clocks = <0xb 0x0 0xb 0x1 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x11 0x1 0x11 0x2 0x11 0x3 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x11 0x19 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x11 0x2e 0x11 0x2f 0x11 0x30 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10>;
			compatible = "mediatek,clk-bring-up";
		};
	};

	clocks {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "simple-bus";
		ranges;

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x10>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0x49>;
		};

		dummy26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x4a>;
		};
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		phandle = <0x41>;

		cpu-map {

			cluster0 {
				phandle = <0x42>;

				core0 {
					cpu = <0x2>;
				};

				core1 {
					cpu = <0x3>;
				};

				core2 {
					cpu = <0x4>;
				};

				core3 {
					cpu = <0x5>;
				};
			};
		};

		cpu@0 {
			clock-frequency = <0x5f5e1000>;
			clock-names = "cpu", "intermediate", "armpll";
			clocks = <0xa 0x0 0xb 0x1 0xb 0x0>;
			compatible = "arm,cortex-a53";
			cpu-idle-states = <0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			enable-method = "psci";
			operating-points-v2 = <0xc>;
			phandle = <0x2>;
			proc-supply = <0xd>;
			reg = <0x0>;
			sram-supply = <0xe>;
		};

		cpu@1 {
			clock-frequency = <0x5f5e1000>;
			clock-names = "cpu", "intermediate", "armpll";
			clocks = <0xa 0x0 0xb 0x1 0xb 0x0>;
			compatible = "arm,cortex-a53";
			cpu-idle-states = <0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			enable-method = "psci";
			operating-points-v2 = <0xc>;
			phandle = <0x3>;
			proc-supply = <0xd>;
			reg = <0x1>;
			sram-supply = <0xe>;
		};

		cpu@2 {
			clock-frequency = <0x5f5e1000>;
			clock-names = "cpu", "intermediate", "armpll";
			clocks = <0xa 0x0 0xb 0x1 0xb 0x0>;
			compatible = "arm,cortex-a53";
			cpu-idle-states = <0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			enable-method = "psci";
			operating-points-v2 = <0xc>;
			phandle = <0x4>;
			proc-supply = <0xd>;
			reg = <0x2>;
			sram-supply = <0xe>;
		};

		cpu@3 {
			clock-frequency = <0x5f5e1000>;
			clock-names = "cpu", "intermediate", "armpll";
			clocks = <0xa 0x0 0xb 0x1 0xb 0x0>;
			compatible = "arm,cortex-a53";
			cpu-idle-states = <0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			enable-method = "psci";
			operating-points-v2 = <0xc>;
			phandle = <0x5>;
			proc-supply = <0xd>;
			reg = <0x3>;
			sram-supply = <0xe>;
		};

		idle-states {
			entry-method = "psci";

			dpidle {
				arm,psci-suspend-param = <0x1010004>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x15e>;
				exit-latency-us = <0x41a>;
				local-timer-stop;
				min-residency-us = <0xaf0>;
				phandle = <0x9>;
			};

			mcdi-cluster {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x15e>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x4b0>;
				phandle = <0x7>;
			};

			mcdi-cpu {
				arm,psci-suspend-param = <0x10001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x12c>;
				exit-latency-us = <0xc8>;
				local-timer-stop;
				min-residency-us = <0x3e8>;
				phandle = <0x6>;
			};

			sodi {
				arm,psci-suspend-param = <0x1010002>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x352>;
				local-timer-stop;
				min-residency-us = <0x8fc>;
				phandle = <0x8>;
			};
		};
	};

	firmware {
		phandle = <0xa0>;

		android {
			compatible = "android,firmware";
			phandle = <0xa1>;
		};
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	l2c_parity {
		compatible = "mediatek,l2c_parity-v1";
		interrupts = <0x0 0x0 0x4>;
	};

	lk_charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pe_plus;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0x632ea0>;
		non_std_ac_charger_current = <0x7a120>;
		pd_charger_current = <0x7a120>;
		phandle = <0x44>;
		power_path_support;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_t1_threshold = <0x0>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x32>;
		usb_charger_current = <0x7a120>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x20000000>;
	};

	mt6357_gauge {
		alias_name = "MT6357";
		compatible = "mediatek,mt6357_gauge";
		gauge_name = "gauge";
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0x43>;
	};

	mtcpufreq {
		compatible = "mediatek,mt8168-cpufreq";
	};

	odm {
		compatible = "simple-bus";
		phandle = <0xa2>;
	};

	opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0xc>;

		opp-1056000000 {
			opp-hz = <0x0 0x3ef14800>;
			opp-microvolt = <0xac6ca>;
		};

		opp-1125000000 {
			opp-hz = <0x0 0x430e2340>;
			opp-microvolt = <0xb1008>;
		};

		opp-1216000000 {
			opp-hz = <0x0 0x487ab000>;
			opp-microvolt = <0xb71b0>;
		};

		opp-1308000000 {
			opp-hz = <0x0 0x4df67f00>;
			opp-microvolt = <0xbd358>;
		};

		opp-1400000000 {
			opp-hz = <0x0 0x53724e00>;
			opp-microvolt = <0xc3500>;
		};

		opp-1466000000 {
			opp-hz = <0x0 0x57616280>;
			opp-microvolt = <0xc96a8>;
		};

		opp-1533000000 {
			opp-hz = <0x0 0x5b5fb940>;
			opp-microvolt = <0xcf850>;
		};

		opp-1633000000 {
			opp-hz = <0x0 0x61559a40>;
			opp-microvolt = <0xd8acc>;
		};

		opp-1700000000 {
			opp-hz = <0x0 0x6553f100>;
			opp-microvolt = <0xdec74>;
		};

		opp-1767000000 {
			opp-hz = <0x0 0x695247c0>;
			opp-microvolt = <0xe4e1c>;
		};

		opp-1834000000 {
			opp-hz = <0x0 0x6d509e80>;
			opp-microvolt = <0xeafc4>;
		};

		opp-1917000000 {
			opp-hz = <0x0 0x72431940>;
			opp-microvolt = <0xf29d6>;
		};

		opp-2001000000 {
			opp-hz = <0x0 0x7744d640>;
			opp-microvolt = <0xfa3e8>;
		};

		opp-850000000 {
			opp-hz = <0x0 0x32a9f880>;
			opp-microvolt = <0x9eb10>;
		};

		opp-918000000 {
			opp-hz = <0x0 0x36b79180>;
			opp-microvolt = <0xa344e>;
		};

		opp-987000000 {
			opp-hz = <0x0 0x3ad46cc0>;
			opp-microvolt = <0xa7d8c>;
		};
	};

	pmu {
		compatible = "arm,cortex-a53-pmu", "arm,cortex-a7-pmu";
		interrupt-parent = <0xf>;
		interrupts = <0x1 0x7 0x8>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x46>;
		ranges;

		adsp-reserved-memory@50000000 {
			compatible = "mediatek,adsp-reserved-memory";
			no-map;
			phandle = <0x3c>;
			reg = <0x0 0x50000000 0x0 0x1800000>;
		};

		atf-reserved-memory {
			compatible = "mediatek,mt8168-atf-reserved-memory";
			no-map;
			phandle = <0x47>;
			reg = <0x0 0x54600000 0x0 0x30000>;
		};

		consys-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x0 0x400000>;
		};

		kedump_buffer-reserved-memory {
			compatible = "mediatek,kedump";
			reg = <0x0 0x54500000 0x0 0x10000>;
		};

		mdump-reserved-memory@0x602c0000 {
			compatible = "amazon,mdump-reserve-memory";
			reg = <0x0 0x602c0000 0x0 0x40000>;
		};

		minirdump-reserved-memory {
			compatible = "mediatek,minirdump";
			reg = <0x0 0x544f0000 0x0 0x10000>;
		};

		pstore-reserved-memory {
			compatible = "mediatek,pstore";
			reg = <0x0 0x54410000 0x0 0xe0000>;
		};

		ram_console-reserved-memory {
			compatible = "mediatek,ram_console";
			reg = <0x0 0x54400000 0x0 0x10000>;
		};

		wifi-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,wifi-reserve-memory";
			no-map;
			size = <0x0 0x300000>;
		};
	};

	soc {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "simple-bus";
		ranges;

		accdet@ {
			compatible = "mediatek,pmic-accdet";
			phandle = <0x9d>;
		};

		adc@11001000 {
			#io-channel-cells = <0x1>;
			clock-names = "main";
			clocks = <0x11 0x1c>;
			compatible = "mediatek,mt8168-auxadc", "mediatek,mt2701-auxadc";
			phandle = <0x2d>;
			reg = <0x0 0x11001000 0x0 0x1000>;
			status = "disabled";
		};

		adsp@1d062000 {
			clock-names = "CLK_DSP_SEL", "CLK26M_CK", "AD_SYS_26M_D2", "DSPPLL_CK", "DSPPLL_D2", "DSPPLL_D4", "DSPPLL_D8", "PDN_DSP_26M", "PDN_DSP_32K", "IFR_DSP_UART";
			clocks = <0x12 0x60 0x12 0x34 0x12 0x35 0x12 0x38 0x12 0x39 0x12 0x3a 0x12 0x3b 0x12 0x8c 0x12 0x8b 0x11 0x11>;
			compatible = "mediatek,audio_dsp";
			interrupts = <0x0 0xd0 0x4 0x0 0x35 0x8>;
			memory-region = <0x3c>;
			phandle = <0x7a>;
			power-domains = <0x1e 0x5>;
			reg = <0x0 0x1d062000 0x0 0x1000 0x0 0x1e000000 0x0 0x60000 0x0 0x1e100000 0x0 0x18000>;
		};

		adsp_pcm {
			compatible = "mediatek,mt8168-adsp-pcm";
			phandle = <0x69>;
			status = "disable";
		};

		apu@19020000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8168-apu", "syscon";
			phandle = <0x15>;
			reg = <0x0 0x19020000 0x0 0x1000>;
		};

		apxgpt@10008000 {
			clock-names = "clk13m";
			clocks = <0x12 0x35>;
			compatible = "mediatek,mt8168-timer", "mediatek,mt6577-timer";
			interrupts = <0x0 0x72 0x8>;
			phandle = <0x4d>;
			reg = <0x0 0x10008000 0x0 0x1000>;
		};

		audio-controller@11220000 {
			assigned-clock-parents = <0x12 0x2c 0x12 0x30 0x12 0x2f 0x12 0x33>;
			assigned-clocks = <0x12 0x4f 0x12 0x50 0x12 0x51 0x12 0x52>;
			clock-names = "top_audio_sel", "audio_i2s0_m", "audio_i2s1_m", "audio_i2s2_m", "audio_i2s3_m", "audio_tdmout_m", "audio_tdmout_b", "audio_tdmin_m", "audio_tdmin_b", "audio_spdif_m", "spdif_in", "engen1", "engen2", "aud1", "aud2", "i2s0_m_sel", "i2s1_m_sel", "i2s2_m_sel", "i2s3_m_sel", "tdmout_m_sel", "tdmin_m_sel", "spdif_b_sel", "syspll3_d4", "top_clk26m_clk", "syspll1_d4", "syspll4_d2", "audio_intbus_sel";
			clocks = <0x12 0x4d 0x12 0x7a 0x12 0x7b 0x12 0x7c 0x12 0x7d 0x12 0x7e 0x12 0x7f 0x12 0x80 0x12 0x81 0x12 0x82 0x12 0x53 0x12 0x51 0x12 0x52 0x12 0x4f 0x12 0x50 0x12 0x6a 0x12 0x6b 0x12 0x6c 0x12 0x6d 0x12 0x6e 0x12 0x6f 0x12 0x70 0x12 0x11 0x12 0x34 0x12 0x8 0x12 0x13 0x12 0x4e>;
			compatible = "mediatek,mt8168-afe-pcm";
			interrupts = <0x0 0x61 0x8>;
			mediatek,topckgen-regmap = <0x12>;
			phandle = <0x64>;
			power-domains = <0x1e 0x3>;
			reg = <0x0 0x11220000 0x0 0x1000 0x0 0x11221000 0x0 0xa000>;
			status = "disable";
		};

		btif@1100c000 {
			clock-names = "btifc", "apdmac";
			clocks = <0x11 0x14 0x11 0x1f>;
			compatible = "mediatek,btif";
			interrupts = <0x0 0x38 0x8 0x0 0x31 0x8 0x0 0x32 0x8>;
			reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x11000480 0x0 0x80 0x0 0x11000500 0x0 0x80>;
		};

		chipid@08000000 {
			compatible = "mediatek,chipid";
			phandle = <0x4c>;
			reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
		};

		consys@18002000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,mt8168-consys";
			interrupts = <0x0 0xd3 0x8 0x0 0xd5 0x8 0x0 0xd6 0x1>;
			phandle = <0x77>;
			power-domains = <0x1e 0x1>;
			reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000>;
			reset-names = "connsys";
			resets = <0x3a 0xc>;
			status = "disabled";
		};

		disp_aal0@14011000 {
			compatible = "mediatek,disp_aal0";
			interrupts = <0x0 0xa6 0x8>;
			reg = <0x0 0x14011000 0x0 0x1000>;
		};

		disp_ccorr0@14010000 {
			compatible = "mediatek,disp_ccorr0";
			interrupts = <0x0 0xa5 0x8>;
			reg = <0x0 0x14010000 0x0 0x1000>;
		};

		disp_color0@1400f000 {
			compatible = "mediatek,disp_color0";
			interrupts = <0x0 0xa4 0x8>;
			phandle = <0x27>;
			reg = <0x0 0x1400f000 0x0 0x1000>;
		};

		disp_dither0@14013000 {
			compatible = "mediatek,disp_dither0";
			interrupts = <0x0 0xa8 0x8>;
			reg = <0x0 0x14013000 0x0 0x1000>;
		};

		disp_gamma0@14012000 {
			compatible = "mediatek,disp_gamma0";
			interrupts = <0x0 0xa7 0x8>;
			reg = <0x0 0x14012000 0x0 0x1000>;
		};

		disp_mutex0@14001000 {
			compatible = "mediatek,disp_mutex0";
			gce-event-names = "stream_done_0", "stream_done_1", "stream_done_2";
			gce-events = <0x2a 0x82 0x2a 0x83 0x2a 0x84>;
			interrupts = <0x0 0x9a 0x8>;
			phandle = <0x29>;
			reg = <0x0 0x14001000 0x0 0x1000>;
		};

		disp_ovl0@1400b000 {
			compatible = "mediatek,disp_ovl0";
			interrupts = <0x0 0xa1 0x8>;
			reg = <0x0 0x1400b000 0x0 0x1000>;
		};

		disp_ovl0_2l@1400c000 {
			compatible = "mediatek,disp_ovl0_2l";
			interrupts = <0x0 0xad 0x8>;
			reg = <0x0 0x1400c000 0x0 0x1000>;
		};

		disp_pwm@1100e000 {
			compatible = "mediatek,disp_pwm";
			reg = <0x0 0x1100e000 0x0 0x1000>;
		};

		disp_rdma0@1400d000 {
			compatible = "mediatek,disp_rdma0";
			interrupts = <0x0 0xa2 0x8>;
			reg = <0x0 0x1400d000 0x0 0x1000>;
		};

		disp_rdma1@14016000 {
			compatible = "mediatek,disp_rdma1";
			interrupts = <0x0 0xc3 0x8>;
			reg = <0x0 0x14016000 0x0 0x1000>;
		};

		disp_rsz0@14015000 {
			compatible = "mediatek,disp_rsz0";
			interrupts = <0x0 0xdc 0x8>;
			reg = <0x0 0x14015000 0x0 0x1000>;
		};

		disp_wdma0@1400e000 {
			compatible = "mediatek,disp_wdma0";
			interrupts = <0x0 0xa3 0x8>;
			reg = <0x0 0x1400e000 0x0 0x1000>;
		};

		dispsys {
			clock-names = "MMSYS_SMI_COMMON", "MMSYS_SMI_LARB0", "MMSYS_GALS_COMM0", "MMSYS_GALS_COMM1", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_RDMA1", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0_MM_CK", "MMSYS_DSI0_IF_CK", "MMSYS_26M", "MMSYS_DISP_RSZ0", "MMSYS_DPI0_DPI0", "MMSYS_DPI0", "MMSYS_LVDSTX_PXL", "MMSYS_LVDSTX_CTS", "TOP_LVDSTX_CLKDIG_EN", "TOP_VPLL_DPIX_EN", "TOP_UNIVPLL2_D4", "TOP_MUX_DISP_PWM", "DISP_PWM", "APMIXED_LVDSPLL", "DPI0_SEL", "TOP_LVDSPLL_D2", "TOP_LVDSPLL_D4", "TOP_LVDSPLL_D8", "TOP_LVDSPLL_D16", "TOP_26M";
			clocks = <0x13 0x16 0x13 0x17 0x13 0x18 0x13 0x19 0x13 0x7 0x13 0x8 0x13 0xa 0x13 0x12 0x13 0xb 0x13 0xc 0x13 0xd 0x13 0xe 0x13 0xf 0x13 0x10 0x13 0x11 0x13 0x1f 0x13 0x20 0x13 0x9 0x13 0x14 0x13 0x21 0x13 0x22 0x13 0x23 0x12 0x85 0x12 0x86 0x12 0x1b 0x12 0x54 0x11 0x23 0xb 0x8 0x12 0x5e 0x12 0x23 0x12 0x24 0x12 0x25 0x12 0x26 0x10>;
			compatible = "mediatek,dispsys";
			iommus = <0x32 0x0 0x32 0x1 0x32 0x2 0x32 0x3 0x32 0x4>;
			mediatek,larb = <0x1a>;
			power-domains = <0x1e 0x0>;
		};

		dma-controller@11000280 {
			#dma-cells = <0x1>;
			clock-names = "apdma";
			clocks = <0x11 0x1f>;
			compatible = "mediatek,mt8168-uart-dma", "mediatek,mt6577-uart-dma";
			dma-requests = <0x4>;
			interrupts = <0x0 0x2d 0x8 0x0 0x2e 0x8 0x0 0x2f 0x8 0x0 0x30 0x8>;
			phandle = <0x2c>;
			reg = <0x0 0x11000280 0x0 0x80 0x0 0x11000300 0x0 0x80 0x0 0x11000380 0x0 0x80 0x0 0x11000400 0x0 0x80>;
		};

		dpi0@14018000 {
			compatible = "mediatek,dpi0";
			interrupts = <0x0 0xc5 0x8>;
			reg = <0x0 0x14018000 0x0 0x1000>;
		};

		dramc@1022c000 {
			compatible = "mediatek,dramc";
			phandle = <0x57>;
			reg = <0x0 0x1022c000 0x0 0x2000 0x0 0x10232000 0x0 0x2000 0x0 0x1022e000 0x0 0x1000 0x0 0x10238000 0x0 0x1000 0x0 0x10228000 0x0 0x2000 0x0 0x10234000 0x0 0x2000 0x0 0x10230000 0x0 0x1000 0x0 0x1023a000 0x0 0x1000 0x0 0x10017000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
		};

		dsi0@14014000 {
			compatible = "mediatek,dsi0";
			interrupts = <0x0 0xa9 0x8>;
			reg = <0x0 0x14014000 0x0 0x1000>;
		};

		dsi_te {
			compatible = "mediatek, DSI_TE-eint";
			phandle = <0x6f>;
			status = "disabled";
		};

		dvfsrc@10012000 {
			clock-names = "dvfsrc";
			clocks = <0x11 0x19>;
			compatible = "mediatek,dvfsrc";
			reg = <0x0 0x10012000 0x0 0x1000 0x0 0x110780 0x0 0x80 0x0 0x10006000 0x0 0x1000>;
		};

		ecc@11019000 {
			clock-names = "nfiecc_clk";
			clocks = <0x11 0x3c>;
			compatible = "mediatek,mt8168-ecc";
			interrupts = <0x0 0x4f 0x8>;
			phandle = <0x2f>;
			reg = <0x0 0x11019000 0x0 0x1000>;
			status = "disabled";
		};

		edmc@19030000 {
			compatible = "mtk,edmc";
			interrupts = <0x0 0xd1 0x8>;
			phandle = <0x79>;
			reg = <0x0 0x19000000 0x0 0x1000 0x0 0x19030000 0x0 0x1000>;
		};

		efuse@11c50000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "mediatek,mt8168-efuse", "mediatek,efuse";
			phandle = <0x6a>;
			reg = <0x0 0x11c50000 0x0 0x1000>;

			calib@580 {
				phandle = <0x2e>;
				reg = <0x580 0x20>;
			};

			leakage@cd4 {
				phandle = <0x3e>;
				reg = <0xcd4 0x4>;
			};
		};

		emi@10219000 {
			compatible = "mediatek,mt8168-emi";
			interrupts = <0x0 0x58 0x8>;
			phandle = <0x56>;
			reg = <0x0 0x10219000 0x0 0x1000 0x0 0x10226000 0x0 0x1000 0x0 0x1022f000 0x0 0x1000 0x0 0x10239000 0x0 0x1000>;
		};

		ethernet@112a0000 {
			clock-names = "core", "reg", "trans";
			clocks = <0x12 0x64 0x11 0x38 0x11 0x39>;
			compatible = "mediatek,mt8168-ethernet";
			eth-gpios = <0x30 0x22 0x0>;
			interrupts = <0x0 0x19 0x8>;
			mac-address = [00 00 00 00 00 00];
			phandle = <0x68>;
			reg = <0x0 0x112a0000 0x0 0x1000 0x0 0x10001c00 0x0 0x100>;
			status = "disabled";
		};

		fdvt@1500b000 {
			compatible = "mediatek,fdvt";
			interrupts = <0x0 0xb6 0x8>;
			phandle = <0x71>;
			reg = <0x0 0x1500b000 0x0 0x1000>;
		};

		fhctl@1000ce00 {
			compatible = "mediatek,fhctl";
			phandle = <0x4e>;
			reg = <0x0 0x1000ce00 0x0 0x200>;
		};

		gce@1023c000 {
			#clock-cells = <0x1>;
			JPGENC_CMDQ_PAUSE_DONE = <0x121>;
			apu_gce_core0_event_0 = <0x141>;
			apu_gce_core0_event_1 = <0x142>;
			apu_gce_core0_event_2 = <0x143>;
			apu_gce_core0_event_3 = <0x144>;
			buf_underrun_event_0 = <0x8c>;
			buf_underrun_event_1 = <0x8d>;
			camsv_0_pass1_done = <0x106>;
			camsv_1_pass1_done = <0x107>;
			camsys_base = <0x15000000 0x16 0xffff0000>;
			clock-names = "GCE", "GCE_TIMER";
			clocks = <0x11 0x5 0x11 0x12>;
			compatible = "mediatek,gce", "syscon";
			devapc_ao_mm_base = <0x10010000 0xb 0xffff0000>;
			disp_2l_ovl0_frame_done = <0x1f>;
			disp_2l_ovl0_sof = <0x8>;
			disp_aal0_frame_done = <0x26>;
			disp_aal0_sof = <0xe>;
			disp_ccorr0_frame_done = <0x25>;
			disp_ccorr0_sof = <0xd>;
			disp_color0_frame_done = <0x24>;
			disp_color0_sof = <0xc>;
			disp_dither0_frame_done = <0x28>;
			disp_dither0_sof = <0x10>;
			disp_dither_base = <0x14010000 0x2 0xffff0000>;
			disp_dpi0_frame_done = <0x2b>;
			disp_dpi0_sof = <0x16>;
			disp_dsi0_frame_done = <0x29>;
			disp_dsi0_sof = <0x11>;
			disp_gamma0_frame_done = <0x27>;
			disp_gamma0_sof = <0xf>;
			disp_ovl0_frame_done = <0x1e>;
			disp_ovl0_frame_rst_done_pusle = <0x99>;
			disp_ovl0_sof = <0x7>;
			disp_pwm0_sof = <0x14>;
			disp_rdma0_frame_done = <0x21>;
			disp_rdma0_sof = <0x9>;
			disp_rdma1_frame_done = <0x22>;
			disp_rdma1_sof = <0xa>;
			disp_rsz0_frame_done = <0x20>;
			disp_rsz0_sof = <0x13>;
			disp_wdma0_frame_done = <0x23>;
			disp_wdma0_rst_done = <0x94>;
			disp_wdma0_sof = <0xb>;
			dsi0_done_event = <0x90>;
			dsi0_irq_event = <0x8f>;
			dsi0_te_pulse = <0x8e>;
			fdvt_done = <0x110>;
			g3d_config_base = <0x13000000 0x0 0xffff0000>;
			img_dl_relay_sof = <0x12>;
			infracfg_ao_base = <0x10000000 0xa 0xffff0000>;
			interrupts = <0x0 0x62 0x8 0x0 0x63 0x8>;
			isp_frame_done_p1_0 = <0x105>;
			isp_frame_done_p1_1 = <0x104>;
			isp_frame_done_p2_0 = <0x103>;
			isp_frame_done_p2_1 = <0x102>;
			isp_frame_done_p2_2 = <0x101>;
			jpgenc_done = <0x122>;
			max_prefetch_cnt = <0x1>;
			mboxes = <0x2a 0x0 0x0 0x4 0x2a 0x1 0x0 0x4 0x2a 0x2 0x0 0x5 0x2a 0x3 0x0 0x4 0x2a 0x4 0x0 0x4 0x2a 0x5 0xffffffff 0x2 0x2a 0x6 0xc8 0x3 0x2a 0x7 0xffffffff 0x2 0x2b 0x8 0x0 0x1 0x2b 0x9 0x0 0x4 0x2b 0xa 0x0 0x4 0x2a 0xb 0x0 0x1 0x2a 0xc 0x0 0x1 0x2a 0xf 0xffffffff 0x1>;
			mdp_ccorr0 = <0x28>;
			mdp_ccorr0_frame_done = <0x18>;
			mdp_ccorr0_sof = <0x1>;
			mdp_color0 = <0x27>;
			mdp_rdma0 = <0x20>;
			mdp_rdma0_frame_done = <0x17>;
			mdp_rdma0_rst_done = <0x98>;
			mdp_rdma0_sof = <0x0>;
			mdp_rdma1 = <0x21>;
			mdp_rdma1_frame_done = <0x2a>;
			mdp_rdma1_rst_done = <0x97>;
			mdp_rdma1_sof = <0x15>;
			mdp_rsz0 = <0x22>;
			mdp_rsz0_frame_done = <0x19>;
			mdp_rsz0_sof = <0x2>;
			mdp_rsz1 = <0x23>;
			mdp_rsz1_frame_done = <0x1a>;
			mdp_rsz1_sof = <0x3>;
			mdp_tdshp0 = <0x26>;
			mdp_tdshp0_frame_done = <0x1d>;
			mdp_tdshp0_sof = <0x6>;
			mdp_wrot0 = <0x24>;
			mdp_wrot0_rst_done = <0x96>;
			mdp_wrot0_sof = <0x5>;
			mdp_wrot0_write_frame_done = <0x1b>;
			mdp_wrot1 = <0x25>;
			mdp_wrot1_rst_done = <0x95>;
			mdp_wrot1_sof = <0x4>;
			mdp_wrot1_write_frame_done = <0x1c>;
			mediatek,larb = <0x1a>;
			mediatek,mailbox-gce = <0x2a>;
			mm_mutex = <0x29>;
			mm_na_base = <0x14020000 0x3 0xffff0000>;
			mmsys_config = <0x1f>;
			mmsys_config_base = <0x14000000 0x1 0xffff0000>;
			out_event_0 = <0x382>;
			phandle = <0x58>;
			power-domains = <0x1e 0x0>;
			prefetch_size = <0x60>;
			reg = <0x0 0x1023c000 0x0 0x4000>;
			reserved0_frame_done = <0x2d>;
			reserved1_frame_done = <0x2c>;
			seninf_cam0_fifo_full = <0x108>;
			seninf_cam1_fifo_full = <0x109>;
			seninf_cam2_fifo_full = <0x10a>;
			seninf_cam3_fifo_full = <0x10b>;
			seninf_cam4_fifo_full = <0x10c>;
			seninf_cam5_fifo_full = <0x10d>;
			seninf_cam6_fifo_full = <0x10e>;
			seninf_cam7_fifo_full = <0x10f>;
			sram_share_cnt = <0x1>;
			sram_share_engine = <0xa>;
			sram_share_event = <0x2c6>;
			sram_size_cpr_64 = <0x40>;
			stream_done_0 = <0x82>;
			stream_done_1 = <0x83>;
			stream_done_2 = <0x84>;
			stream_done_3 = <0x85>;
			stream_done_4 = <0x86>;
			stream_done_5 = <0x87>;
			stream_done_6 = <0x88>;
			stream_done_7 = <0x89>;
			stream_done_8 = <0x8a>;
			stream_done_9 = <0x8b>;
			vdec1_base = <0x16020000 0x1f 0xffff0000>;
			vdec_base = <0x16000000 0x1e 0xffff0000>;
			vdec_event_0 = <0x168>;
			vdec_event_1 = <0x169>;
			vdec_event_2 = <0x16a>;
			vdec_event_3 = <0x16b>;
			vdec_event_4 = <0x16c>;
			vdec_event_5 = <0x16d>;
			vdec_event_6 = <0x16e>;
			vdec_event_7 = <0x16f>;
			vdec_frame_done_0 = <0x161>;
			vdec_frame_done_1 = <0x162>;
			vdec_frame_done_2 = <0x163>;
			vdec_frame_done_3 = <0x164>;
			vdec_frame_done_4 = <0x165>;
			vdec_frame_done_5 = <0x166>;
			vdec_frame_done_6 = <0x167>;
			vdec_sof = <0x160>;
			venc_128byte_cnt_done = <0x126>;
			venc_cmdq_pause_done = <0x123>;
			venc_eof = <0x124>;
			venc_mb_done = <0x125>;
			wpe_gce_frame_done = <0x111>;
		};

		gce_mbox@1023c000 {
			#gce-event-cells = <0x1>;
			#gce-subsys-cells = <0x2>;
			#mbox-cells = <0x3>;
			clock-names = "gce", "GCE_TIMER";
			clocks = <0x11 0x5 0x11 0x12>;
			compatible = "mediatek,mt8168-gce";
			default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
			interrupts = <0x0 0x62 0x8>;
			phandle = <0x2a>;
			reg = <0x0 0x1023c000 0x0 0x4000>;
		};

		gce_mbox_svp@1023c000 {
			#mbox-cells = <0x3>;
			clock-names = "gce", "GCE_TIMER";
			clocks = <0x11 0x5 0x11 0x12>;
			compatible = "mediatek,mailbox-gce-svp";
			interrupts = <0x0 0x62 0x8>;
			phandle = <0x2b>;
			reg = <0x0 0x1023c000 0x0 0x4000>;
		};

		gpufreq {
			clock-names = "clk_mux", "clk_pll_src", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "subsys_mfg_mbist_diag";
			clocks = <0x12 0x42 0xb 0x3 0x12 0x5 0x12 0x19 0x3d 0x0 0x3d 0x1>;
			compatible = "mediatek,mt8168-gpufreq";
			power-domains = <0x1e 0x2>;
		};

		i2c@11007000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x11 0x34 0x11 0x1f>;
			compatible = "mediatek,mt8168-i2c", "mediatek,mt2712-i2c";
			interrupts = <0x0 0x1c 0x8>;
			phandle = <0x5b>;
			reg = <0x0 0x11007000 0x0 0xa0 0x0 0x11000080 0x0 0x80>;
			status = "disabled";
		};

		i2c@11008000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x11 0x35 0x11 0x1f>;
			compatible = "mediatek,mt8168-i2c", "mediatek,mt2712-i2c";
			interrupts = <0x0 0x1d 0x8>;
			phandle = <0x5c>;
			reg = <0x0 0x11008000 0x0 0xa0 0x0 0x11000100 0x0 0x80>;
			status = "disabled";
		};

		i2c@11009000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x11 0x36 0x11 0x1f>;
			compatible = "mediatek,mt8168-i2c", "mediatek,mt2712-i2c";
			interrupts = <0x0 0x1e 0x8>;
			phandle = <0x5d>;
			reg = <0x0 0x11009000 0x0 0xa0 0x0 0x11000180 0x0 0x80>;
			status = "disabled";
		};

		i2c@1100f000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x11 0x37 0x11 0x1f>;
			compatible = "mediatek,mt8168-i2c", "mediatek,mt2712-i2c";
			interrupts = <0x0 0x1f 0x8>;
			phandle = <0x60>;
			reg = <0x0 0x1100f000 0x0 0xa0 0x0 0x11000200 0x0 0x80>;
			status = "disabled";
		};

		ice_debug {
			clock-names = "ice_dbg";
			clocks = <0x11 0x20>;
			compatible = "mediatek,mt8168-ice_debug", "mediatek,mt2701-ice_debug";
			phandle = <0x7b>;
		};

		infracfg@10001000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8168-infracfg", "syscon";
			phandle = <0x11>;
			reg = <0x0 0x10001000 0x0 0x1000>;
		};

		infracfg_nao@1020e000 {
			compatible = "syscon";
			phandle = <0x17>;
			reg = <0x0 0x1020e000 0x0 0x1000>;
		};

		interrupt-controller@c000000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			#size-cells = <0x2>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupt-parent = <0xf>;
			interrupts = <0x1 0x9 0xf04>;
			phandle = <0xf>;
			reg = <0x0 0xc000000 0x0 0x80000 0x0 0xc080000 0x0 0x80000>;
		};

		intpol-controller@10200a80 {
			#interrupt-cells = <0x3>;
			compatible = "mediatek,mt8168-sysirq", "mediatek,mt6577-sysirq";
			interrupt-controller;
			interrupt-parent = <0xf>;
			phandle = <0x1>;
			reg = <0x0 0x10200a80 0x0 0x20>;
		};

		irrx@1001F000 {
			clock-names = "irrx_clock", "irrx_sw_clock";
			clocks = <0x11 0x33 0x11 0x32>;
			compatible = "mediatek,mt8168-irrx";
			interrupts = <0x0 0x8e 0x8>;
			phandle = <0x51>;
			reg = <0x0 0x1001f000 0x0 0x1000>;
			status = "disabled";
		};

		ispsys@15000000 {
			clock-names = "MMSYS_SMI_COMMON", "MMSYS_SMI_COMM0", "MMSYS_SMI_COMM1", "MMSYS_SMI_IMG", "CAMSYS_LARB2", "CAMSYS_CAM", "CAMSYS_CAMTG", "CAMSYS_SENIF", "CAMSYS_CAMSV0", "CAMSYS_CAMSV1";
			clocks = <0x13 0x16 0x13 0x18 0x13 0x19 0x13 0x1b 0x14 0x0 0x14 0x1 0x14 0x2 0x14 0x3 0x14 0x4 0x14 0x5>;
			compatible = "mediatek,mt8168-ispsys";
			interrupts = <0x0 0xb3 0x8 0x0 0xb4 0x8 0x0 0xb5 0x8 0x0 0xba 0x8 0x0 0xbb 0x8>;
			iommus = <0x32 0x40 0x32 0x41 0x32 0x42 0x32 0x44 0x32 0x45 0x32 0x47 0x32 0x48 0x32 0x4b 0x32 0x4c 0x32 0x4e 0x32 0x4f>;
			mediatek,larb = <0x1c>;
			phandle = <0x70>;
			power-domains = <0x1e 0x4>;
			reg = <0x0 0x15004000 0x0 0x9000 0x0 0x1500d000 0x0 0x1000 0x0 0x15000000 0x0 0x52000 0x0 0x10215000 0x0 0x3000 0x0 0x10211000 0x0 0x1000 0x0 0x15040000 0x0 0x8000 0x0 0x15050000 0x0 0x2000>;
		};

		kd_camera_hw1@15040000 {
			clock-names = "CLK_TOP_CAMTG_SEL", "CLK_TOP_CAMTG1_SEL", "CLK_MCLK_24M", "CLK_MCLK_26M", "CLK_MCLK_48M", "CLK_MCLK_52M", "CLK_MCLK_12M", "CLK_MCLK_13M", "CLK_MCLK_6M", "CLK_CAM_SENIF_CG", "CLK_MIPI_ANA_0A_CG", "CLK_MIPI_ANA_0B_CG", "CLK_MIPI_ANA_1A_CG", "CLK_MIPI_ANA_1B_CG", "CLK_TOP_CAMTM_SEL_CG", "CLK_TOP_SENIF_SEL_CG", "CLK_TOP_SELIF_SRC_208";
			clocks = <0x12 0x44 0x12 0x45 0x12 0x29 0x12 0x34 0x12 0x28 0x12 0x1c 0x12 0x2a 0x12 0x1d 0x12 0x2b 0x14 0x3 0x33 0x0 0x34 0x0 0x35 0x0 0x36 0x0 0x12 0x5d 0x12 0x5b 0x12 0x1a>;
			compatible = "mediatek,camera_hw";
			phandle = <0x73>;
			reg = <0x0 0x15040000 0x0 0x1000>;
		};

		keypad@10010000 {
			compatible = "mediatek,kp";
			interrupts = <0x0 0x7c 0x2>;
			phandle = <0x50>;
			reg = <0x0 0x10010000 0x0 0x1000>;
		};

		larb@14003000 {
			clock-names = "apb", "smi";
			clocks = <0x13 0x17 0x13 0x17>;
			compatible = "mediatek,mt8168-smi-larb", "mediatek,mt8183-smi-larb";
			mediatek,larb-id = <0x0>;
			mediatek,smi = <0x16>;
			phandle = <0x1a>;
			reg = <0x0 0x14003000 0x0 0x1000>;
		};

		larb@15001000 {
			clock-names = "apb", "smi";
			clocks = <0x13 0x1b 0x14 0x0>;
			compatible = "mediatek,mt8168-smi-larb", "mediatek,mt8183-smi-larb";
			mediatek,larb-id = <0x2>;
			mediatek,smi = <0x16>;
			phandle = <0x1c>;
			reg = <0x0 0x15001000 0x0 0x1000>;
		};

		larb@16010000 {
			clock-names = "apb", "smi";
			clocks = <0x38 0x1 0x38 0x1>;
			compatible = "mediatek,mt8168-smi-larb", "mediatek,mt8183-smi-larb";
			mediatek,larb-id = <0x3>;
			mediatek,smi = <0x16>;
			phandle = <0x1d>;
			reg = <0x0 0x16010000 0x0 0x1000>;
		};

		larb@17010000 {
			clock-names = "apb", "smi";
			clocks = <0x39 0x0 0x39 0x0>;
			compatible = "mediatek,mt8168-smi-larb", "mediatek,mt8183-smi-larb";
			mediatek,larb-id = <0x1>;
			mediatek,smi = <0x16>;
			phandle = <0x1b>;
			reg = <0x0 0x17010000 0x0 0x1000>;
		};

		led@6 {
			compatible = "mediatek,lcd-backlight";
			data = <0x1>;
			led_mode = <0x5>;
			phandle = <0x7c>;
			pwm_config = <0x0 0x0 0x0 0x0 0x0>;
		};

		lvdsana@11c00800 {
			compatible = "mediatek,lvdsana";
			reg = <0x0 0x11c00800 0x0 0x30>;
		};

		lvdstx@14019200 {
			compatible = "mediatek,lvdstx";
			reg = <0x0 0x14019200 0x0 0x100>;
		};

		m4u@10205000 {
			#iommu-cells = <0x1>;
			compatible = "mediatek,mt8168-m4u";
			interrupts = <0x0 0x66 0x8>;
			mediatek,larbs = <0x1a 0x1b 0x1c 0x1d>;
			phandle = <0x32>;
			reg = <0x0 0x10205000 0x0 0x1000>;
		};

		mali@13040000 {
			#cooling-cells = <0x2>;
			compatible = "mediatek,mali", "arm,mali-midgard", "arm,mali-bifrost";
			interrupt-names = "GPU", "MMU", "JOB", "EVENT";
			interrupts = <0x0 0xc9 0x8 0x0 0xca 0x8 0x0 0xcb 0x8 0x0 0xcc 0x8>;
			operating-points-v2 = <0x31>;
			reg = <0x0 0x13040000 0x0 0x4000>;
		};

		mcusys@10200000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8168-mcusys", "mediatek,mt8168-mcucfg", "syscon";
			interrupts = <0x0 0x0 0x4>;
			phandle = <0xa>;
			reg = <0x0 0x10200000 0x0 0x2000>;
		};

		mdp_ccorr0@14005000 {
			clock-names = "MDP_CCORR";
			clocks = <0x13 0x1>;
			compatible = "mediatek,mdp_ccorr0";
			interrupts = <0x0 0xaa 0x8>;
			phandle = <0x28>;
			reg = <0x0 0x14005000 0x0 0x1000>;
		};

		mdp_rdma0@14004000 {
			clock-names = "MDP_RDMA0";
			clocks = <0x13 0x0>;
			compatible = "mediatek,mdp_rdma0";
			interrupts = <0x0 0x9b 0x8>;
			phandle = <0x20>;
			reg = <0x0 0x14004000 0x0 0x1000>;
		};

		mdp_rdma1@14017000 {
			clock-names = "MDP_RDMA1";
			clocks = <0x13 0x13>;
			compatible = "mediatek,mdp_rdma1";
			interrupts = <0x0 0xc4 0x8>;
			phandle = <0x21>;
			reg = <0x0 0x14017000 0x0 0x1000>;
		};

		mdp_rsz0@14006000 {
			clock-names = "MDP_RSZ0";
			clocks = <0x13 0x2>;
			compatible = "mediatek,mdp_rsz0";
			interrupts = <0x0 0x9c 0x8>;
			phandle = <0x22>;
			reg = <0x0 0x14006000 0x0 0x1000>;
		};

		mdp_rsz1@14007000 {
			clock-names = "MDP_RSZ1";
			clocks = <0x13 0x3>;
			compatible = "mediatek,mdp_rsz1";
			interrupts = <0x0 0x9d 0x8>;
			phandle = <0x23>;
			reg = <0x0 0x14007000 0x0 0x1000>;
		};

		mdp_tdshp0@1400a000 {
			clock-names = "MDP_TDSHP";
			clocks = <0x13 0x4>;
			compatible = "mediatek,mdp_tdshp0";
			phandle = <0x26>;
			reg = <0x0 0x1400a000 0x0 0x1000>;
		};

		mdp_wrot0@14009000 {
			clock-names = "MDP_WROT0";
			clocks = <0x13 0x5>;
			compatible = "mediatek,mdp_wrot0";
			interrupts = <0x0 0xa0 0x8>;
			phandle = <0x24>;
			reg = <0x0 0x14009000 0x0 0x1000>;
		};

		mdp_wrot1@14008000 {
			clock-names = "MDP_WROT1";
			clocks = <0x13 0x6>;
			compatible = "mediatek,mdp_wrot1";
			interrupts = <0x0 0x9f 0x8>;
			phandle = <0x25>;
			reg = <0x0 0x14008000 0x0 0x1000>;
		};

		mipi_rx_ana_csi0a@11c10000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mipi_rx_ana_csi0a", "syscon";
			phandle = <0x33>;
			reg = <0x0 0x11c10000 0x0 0x1000>;
		};

		mipi_rx_ana_csi0b@11c11000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mipi_rx_ana_csi0b", "syscon";
			phandle = <0x34>;
			reg = <0x0 0x11c11000 0x0 0x1000>;
		};

		mipi_rx_ana_csi1a@11c12000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mipi_rx_ana_csi1a", "syscon";
			phandle = <0x35>;
			reg = <0x0 0x11c12000 0x0 0x1000>;
		};

		mipi_rx_ana_csi1b@11c13000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mipi_rx_ana_csi1b", "syscon";
			phandle = <0x36>;
			reg = <0x0 0x11c13000 0x0 0x1000>;
		};

		mipi_tx0@11c00000 {
			compatible = "mediatek,mipi_tx0";
			reg = <0x0 0x11c00000 0x0 0x800>;
		};

		mmc@11230000 {
			clock-names = "source", "hclk", "source_cg";
			clocks = <0x12 0x4a 0x11 0x16 0x11 0x2b>;
			compatible = "mediatek,mt8168-mmc";
			interrupts = <0x0 0x17 0x8>;
			phandle = <0x65>;
			reg = <0x0 0x11230000 0x0 0x1000 0x0 0x11cd0000 0x0 0x1000>;
			status = "disabled";
		};

		mmc@11240000 {
			clock-names = "source", "hclk", "source_cg";
			clocks = <0x12 0x4c 0x11 0x18 0x11 0x2c>;
			compatible = "mediatek,mt8168-mmc";
			interrupts = <0x0 0x18 0x8>;
			phandle = <0x66>;
			reg = <0x0 0x11240000 0x0 0x1000 0x0 0x11c90000 0x0 0x1000>;
			status = "disabled";
		};

		mmc@11250000 {
			clock-names = "source", "hclk", "source_cg", "bus_clk", "ext_clk";
			clocks = <0x12 0x4b 0x11 0x17 0x11 0x2d 0x11 0x41 0x11 0x29>;
			compatible = "mediatek,mt8168-sdio";
			interrupts = <0x0 0x44 0x8>;
			phandle = <0x67>;
			reg = <0x0 0x11250000 0x0 0x1000 0x0 0x11c60000 0x0 0x1000>;
			status = "disabled";
		};

		mmdvfs_pmqos {
			cam_freq = "mm_step0", "mm_step1", "mm_step2";
			clock-names = "mmdvfs_clk_mm_sel_ck", "mmdvfs_clk_mmpll_ck", "mmdvfs_clk_syspll1_d4_ck", "mmdvfs_clk_mmpll";
			clocks = <0x12 0x40 0x12 0x21 0x12 0x8 0xb 0x5>;
			compatible = "mediatek,mmdvfs_pmqos";
			disp_freq = "mm_step0", "mm_step1", "mm_step2";
			mdp_freq = "mm_step0", "mm_step1", "mm_step2";
			mm_step0 = <0x1c9 0x2 0x6 0x1193b1>;
			mm_step1 = <0x140 0x2 0x6 0xc4ec4>;
			mm_step2 = <0xc8 0x2 0x6 0x7b13b>;
			vdec_freq = "mm_step0", "mm_step1", "mm_step2";
			venc_freq = "mm_step0", "mm_step1", "mm_step2";
			vopp_steps = <0x0 0x1 0x2>;
		};

		mmsys_config@14000000 {
			#clock-cells = <0x1>;
			clock-names = "CAM_MDP", "IMG_DL_RELAY", "IMG_DL_ASYNC_TOP";
			clocks = <0x13 0x1a 0x13 0x1d 0x13 0x1e>;
			compatible = "mediatek,mmsys_config", "syscon";
			interrupts = <0x0 0xab 0x8>;
			phandle = <0x1f>;
			reg = <0x0 0x14000000 0x0 0x1000>;
		};

		mt-pmic {
			compatible = "mediatek,mt_pmic";
			interrupt-controller;
			interrupt-parent = <0x30>;
			interrupts = <0x91 0x4>;
			phandle = <0x7d>;

			buck_regulators {

				buck_vcore {
					phandle = <0x81>;
					regulator-enable-ramp-delay = <0xdc>;
					regulator-max-microvolt = <0x1406f4>;
					regulator-min-microvolt = <0x7ea5e>;
					regulator-name = "vcore";
					regulator-ramp-delay = <0xbb8>;
				};

				buck_vmodem {
					phandle = <0x80>;
					regulator-enable-ramp-delay = <0xdc>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vmodem";
					regulator-ramp-delay = <0x186a>;
				};

				buck_vpa {
					phandle = <0x82>;
					regulator-enable-ramp-delay = <0xdc>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
					regulator-ramp-delay = <0xc350>;
				};

				buck_vproc {
					phandle = <0xd>;
					regulator-enable-ramp-delay = <0xdc>;
					regulator-max-microvolt = <0x1406f4>;
					regulator-min-microvolt = <0x7ea5e>;
					regulator-name = "vproc";
					regulator-ramp-delay = <0xfa0>;
				};

				buck_vs1 {
					phandle = <0x7f>;
					regulator-enable-ramp-delay = <0xdc>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vs1";
					regulator-ramp-delay = <0x30d4>;
				};
			};

			ldo_regulators {

				ldo_vaud28 {
					compatible = "regulator-fixed";
					phandle = <0x92>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vaud28";
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					phandle = <0x91>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
				};

				ldo_vcama {
					phandle = <0x8c>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2625a0>;
					regulator-name = "vcama";
				};

				ldo_vcamd {
					phandle = <0x8d>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0xf4240>;
					regulator-name = "vcamd";
				};

				ldo_vcamio {
					compatible = "regulator-fixed";
					phandle = <0x8e>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcamio";
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					phandle = <0x8b>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
				};

				ldo_vcn28 {
					compatible = "regulator-fixed";
					phandle = <0x18>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn28";
				};

				ldo_vcn33_bt {
					phandle = <0x89>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "vcn33_bt";
				};

				ldo_vcn33_wifi {
					phandle = <0x8a>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "vcn33_wifi";
				};

				ldo_vdram {
					phandle = <0x95>;
					regulator-enable-ramp-delay = <0xce4>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vdram";
				};

				ldo_vefuse {
					phandle = <0x88>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vefuse";
				};

				ldo_vemc {
					phandle = <0x98>;
					regulator-enable-ramp-delay = <0x2c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vemc";
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					phandle = <0x84>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
				};

				ldo_vibr {
					phandle = <0x9b>;
					regulator-enable-ramp-delay = <0x2c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
				};

				ldo_vio18 {
					compatible = "regulator-fixed";
					phandle = <0x94>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vio18";
				};

				ldo_vio28 {
					compatible = "regulator-fixed";
					phandle = <0x93>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vio28";
				};

				ldo_vldo28 {
					phandle = <0x8f>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vldo28";
				};

				ldo_vmc {
					phandle = <0x96>;
					regulator-enable-ramp-delay = <0x2c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vmc";
				};

				ldo_vmch {
					phandle = <0x97>;
					regulator-enable-ramp-delay = <0x2c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vmch";
				};

				ldo_vrf12 {
					compatible = "regulator-fixed";
					phandle = <0x87>;
					regulator-enable-ramp-delay = <0x6e>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vrf12";
				};

				ldo_vrf18 {
					compatible = "regulator-fixed";
					phandle = <0x86>;
					regulator-enable-ramp-delay = <0x6e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vrf18";
				};

				ldo_vsim1 {
					phandle = <0x99>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim1";
				};

				ldo_vsim2 {
					phandle = <0x9a>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim2";
				};

				ldo_vsram_others {
					phandle = <0x90>;
					regulator-enable-ramp-delay = <0x6e>;
					regulator-max-microvolt = <0x1406f4>;
					regulator-min-microvolt = <0x7ea5e>;
					regulator-name = "vsram_others";
					regulator-ramp-delay = <0x186a>;
				};

				ldo_vsram_proc {
					phandle = <0xe>;
					regulator-enable-ramp-delay = <0x6e>;
					regulator-max-microvolt = <0x1406f4>;
					regulator-min-microvolt = <0x7ea5e>;
					regulator-name = "vsram_proc";
					regulator-ramp-delay = <0x186a>;
				};

				ldo_vusb33 {
					phandle = <0x9c>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb33";
				};

				ldo_vxo22 {
					phandle = <0x85>;
					regulator-enable-ramp-delay = <0x6e>;
					regulator-max-microvolt = <0x249f00>;
					regulator-min-microvolt = <0x2191c0>;
					regulator-name = "vxo22";
				};
			};

			mt635x-auxadc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt635x-auxadc";
				phandle = <0x7e>;

				accdet {
					channel = <0x9>;
				};

				bat_temp {
					channel = <0x3>;
					resistance-ratio = <0x1 0x1>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x0>;
					resistance-ratio = <0x3 0x1>;
				};

				chip_temp {
					channel = <0x5>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0xd>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0xc>;
				};

				isense {
					avg-num = <0x80>;
					channel = <0x1>;
					resistance-ratio = <0x3 0x1>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0xb>;
				};

				vbif {
					channel = <0xe>;
					resistance-ratio = <0x1 0x1>;
				};

				vcdt {
					channel = <0x2>;
				};

				vcore_temp {
					channel = <0x6>;
				};

				vproc_temp {
					channel = <0x7>;
				};
			};

			pmic_clock_buffer_ctrl {
				compatible = "mediatek,mt6357-clkbuf";
				mediatek,clkbuf-config = <0x2 0x0 0x0 0x0 0x0 0x0 0x0>;
				mediatek,clkbuf-driving-current = <0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
				mediatek,clkbuf-quantity = <0x7>;
				phandle = <0x83>;
			};
		};

		mtee {
			clock-names = "GCPU", "GCPU_B";
			clocks = <0x11 0x1a 0x12 0x65>;
			compatible = "mediatek,mtee";
		};

		mtk-btcvsd-snd@18050000 {
			compatible = "mediatek,mtk-btcvsd-snd";
			interrupts = <0x0 0xd2 0x8>;
			mediatek,infracfg = <0x11>;
			mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
			reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x10000>;
		};

		mtkfb@0 {
			compatible = "mediatek,mtkfb";
			phandle = <0x6e>;
		};

		nfi@11018000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "nfi_clk", "pad_clk";
			clocks = <0x11 0x3d 0x11 0x3e>;
			compatible = "mediatek,mt8168-nfc";
			ecc-engine = <0x2f>;
			interrupts = <0x0 0x4e 0x8>;
			phandle = <0x61>;
			reg = <0x0 0x11018000 0x0 0x1000>;
			status = "disabled";
		};

		opp-table0 {
			compatible = "operating-points-v2";
			opp-shared;
			phandle = <0x31>;

			opp00 {
				opp-hz = <0x0 0x2faf0800>;
				opp-microvolt = <0xc3500>;
			};

			opp01 {
				opp-hz = <0x0 0x2160ec00>;
				opp-microvolt = <0xaae60>;
			};

			opp02 {
				opp-hz = <0x0 0x1ad27480>;
				opp-microvolt = <0x9eb10>;
			};
		};

		pinctrl@1000b000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt8168-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x0 0x73 0x4>;
			mediatek,pctl-regmap = <0x19>;
			phandle = <0x30>;
			pins-are-numbered;
			reg = <0x0 0x1000b000 0x0 0x1000>;
		};

		pseudo-m4u {
			compatible = "mediatek,mtk-pseudo-m4u";
			iommus = <0x32 0x9>;
		};

		pwrap@1000d000 {
			compatible = "mediatek,pwrap";
			interrupts = <0x0 0x7b 0x4>;
			phandle = <0x4f>;
			reg = <0x0 0x1000d000 0x0 0x1000>;
		};

		rng@1020f000 {
			clock-names = "rng";
			clocks = <0x11 0x1b>;
			compatible = "mediatek,mt8168-rng", "mediatek,mt7623-rng";
			phandle = <0x54>;
			reg = <0x0 0x1020f000 0x0 0x100>;
		};

		smi@14002000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x13 0x16 0x13 0x16 0x13 0x18 0x13 0x19>;
			compatible = "mediatek,mt8168-smi-common", "syscon";
			mediatek,mmsys = <0x1f>;
			phandle = <0x16>;
			reg = <0x0 0x14002000 0x0 0x1000>;
		};

		spi@1100a000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x12 0x1b 0x12 0x47 0x11 0x15>;
			compatible = "mediatek,mt8168-spi";
			interrupts = <0x0 0x3e 0x8>;
			phandle = <0x55>;
			reg = <0x0 0x1100a000 0x0 0x100>;
			status = "disabled";
		};

		spower {
			compatible = "mediatek,mt8168-spower";
			nvmem-cell-names = "spower_calibration", "spower_leakage";
			nvmem-cells = <0x2e 0x3e>;
			phandle = <0x9f>;
		};

		svs@1100b000 {
			clock-names = "main_clk";
			clocks = <0x11 0x6>;
			compatible = "mediatek,mt8168-svs";
			interrupts = <0x0 0x45 0x8>;
			nvmem-cell-names = "svs-calibration-data";
			nvmem-cells = <0x2e>;
			phandle = <0x5e>;
			reg = <0x0 0x1100b000 0x0 0x1000>;

			svs_cpu_little {
				compatible = "mediatek,mt8168-svs-cpu-little";
				operating-points-v2 = <0xc>;
				phandle = <0x5f>;
				vcpu_little-supply = <0xd>;
			};
		};

		sys_cirq@10202000 {
			compatible = "mediatek,mt8168-sys_cirq", "mediatek,mt6735-sys_cirq", "mediatek,sys_cirq";
			interrupts = <0x0 0xda 0x8>;
			mediatek,cirq_num = <0x93>;
			mediatek,spi_start_offset = <0x48>;
			phandle = <0x52>;
			reg = <0x0 0x10202000 0x0 0x1000>;
		};

		syscfg_pctl_a@10005000 {
			compatible = "mediatek,pctl-a-syscfg", "syscon";
			phandle = <0x19>;
			reg = <0x0 0x10005000 0x0 0x1000>;
		};

		syscon@10006000 {
			#power-domain-cells = <0x1>;
			clock-names = "audio", "audio1", "audio2", "mfg", "mm", "dsp", "dsp1", "mm-0", "mm-1", "mm-2", "mm-3", "cam-0", "cam-1", "cam-2", "cam-3", "cam-4", "cam-5", "apu", "apu-1", "apu-2", "apu-3", "apu-4", "apu-5", "apu-6", "conn-0", "conn-1";
			clocks = <0x12 0x4e 0x11 0x21 0x11 0x24 0x12 0x42 0x12 0x40 0x12 0x60 0x12 0x8c 0x13 0x16 0x13 0x18 0x13 0x19 0x13 0x17 0x14 0x0 0x14 0x3 0x14 0x4 0x14 0x5 0x14 0x6 0x14 0x7 0x11 0x3a 0x15 0x0 0x15 0x1 0x15 0x2 0x15 0x3 0x15 0x4 0x15 0x5 0x12 0x89 0x12 0x8a>;
			compatible = "mediatek,mt8168-scpsys", "syscon";
			conn-supply = <0x18>;
			infracfg = <0x11>;
			infracfg_nao = <0x17>;
			phandle = <0x1e>;
			reg = <0x0 0x10006000 0x0 0x1000>;
			smi_comm = <0x16>;
		};

		syscon@1000c000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8168-apmixedsys", "syscon";
			phandle = <0xb>;
			reg = <0x0 0x1000c000 0x0 0x1000>;
		};

		syscon@13000000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8168-mfgcfg", "syscon";
			phandle = <0x3d>;
			reg = <0x0 0x13000000 0x0 0x1000>;
		};

		syscon@14000000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8168-mmsys", "syscon";
			phandle = <0x13>;
			reg = <0x0 0x14000000 0x0 0x1000>;
		};

		syscon@15000000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8168-imgsys", "syscon";
			phandle = <0x14>;
			reg = <0x0 0x15000000 0x0 0x1000>;
		};

		syscon@16000000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8168-vdecsys", "syscon";
			phandle = <0x38>;
			reg = <0x0 0x16000000 0x0 0x1000>;
		};

		syscon@17000000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8168-vencsys", "syscon";
			phandle = <0x39>;
			reg = <0x0 0x17000000 0x0 0x1000>;
		};

		systracker@10208000 {
			compatible = "mediatek,bus_dbg-v2";
			interrupts = <0x0 0x55 0x8>;
			mediatek,bus_dbg_con_offset = <0x2fc>;
			phandle = <0x53>;
			reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
		};

		therm_ctrl@1100b000 {
			clock-names = "therm-main";
			clocks = <0x11 0x6>;
			compatible = "mediatek,therm_ctrl";
			interrupts = <0x0 0x16 0x8>;
			mediatek,apmixed = <0xb>;
			mediatek,auxadc = <0x2d 0x0>;
			mediatek,infracfg_ao = <0x11>;
			reg = <0x0 0x1100b000 0x0 0x1000>;
		};

		topckgen@10000000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8168-topckgen", "syscon";
			phandle = <0x12>;
			reg = <0x0 0x10000000 0x0 0x1000>;
		};

		toprgu@10007000 {
			#reset-cells = <0x1>;
			compatible = "mediatek,mt8168-rgu", "mediatek,mt6589-wdt";
			interrupts = <0x0 0x53 0x2>;
			phandle = <0x3a>;
			reg = <0x0 0x10007000 0x0 0x1000>;
		};

		touch@ {
			compatible = "mediatek,mt8168-touch";
			phandle = <0x9e>;
			status = "disabled";
		};

		uart0@11002000 {
			clock-names = "baud", "bus";
			clocks = <0x10 0x11 0xe>;
			compatible = "mediatek,mt8168-uart", "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0x2c 0x0 0x2c 0x1>;
			interrupts = <0x0 0x23 0x8>;
			phandle = <0x59>;
			reg = <0x0 0x11002000 0x0 0x1000>;
			status = "disabled";
		};

		uart1@11003000 {
			clock-names = "baud", "bus";
			clocks = <0x10 0x11 0xf>;
			compatible = "mediatek,mt8168-uart", "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0x2c 0x2 0x2c 0x3>;
			interrupts = <0x0 0x24 0x8>;
			phandle = <0x5a>;
			reg = <0x0 0x11003000 0x0 0x1000>;
			status = "disabled";
		};

		usb-phy@11cc0000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			clock-names = "u3phya_ref";
			clocks = <0x12 0x83>;
			compatible = "mediatek,generic-tphy-v2";
			phandle = <0x6b>;
			ranges;
			status = "disabled";

			usb-phy@11cc0000 {
				#phy-cells = <0x1>;
				clock-names = "ref";
				clocks = <0x12 0x88>;
				phandle = <0x6c>;
				reg = <0x0 0x11cc0000 0x0 0x400>;
				status = "okay";
			};

			usb-phy@11cc1000 {
				#phy-cells = <0x1>;
				clock-names = "ref";
				clocks = <0x12 0x88>;
				phandle = <0x6d>;
				reg = <0x0 0x11cc1000 0x0 0x400>;
				status = "okay";
			};
		};

		usb@11201000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			clock-names = "sys_ck", "ref_ck", "mcu_ck", "dma_ck", "xhci_ck";
			clocks = <0x12 0x87 0x11 0x45 0x11 0x44 0x11 0x4 0x11 0x46>;
			compatible = "mediatek,mtu3";
			interrupts = <0x0 0x10 0x8>;
			phandle = <0x62>;
			ranges;
			reg = <0x0 0x11201000 0x0 0x2e00 0x0 0x11203e00 0x0 0x100 0x0 0x11200000 0x0 0x1000>;
			reg-names = "mac", "ippc", "xhci";
			status = "disabled";

			xhci@11200000 {
				compatible = "mediatek,mtk-xhci";
				interrupts = <0x0 0x43 0x8>;
				phandle = <0x63>;
				reg = <0x0 0x11200000 0x0 0x1000>;
				reg-names = "mac";
				status = "okay";
			};
		};

		vcu@16000000 {
			compatible = "mediatek-vcu", "mediatek,mt8168-vcu";
			gce-event-names = "vdec_pic_start", "vdec_decode_done", "vdec_pause", "vdec_dec_error", "vdec_mc_busy_overflow_timeout", "vdec_all_dram_req_done", "vdec_ini_fetch_rdy", "vdec_process_flag", "vdec_search_start_code_done", "vdec_ref_reorder_done", "vdec_wp_tble_done", "vdec_count_sram_clr_done", "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_128B_cnt_done";
			gce-events = <0x2a 0x160 0x2a 0x161 0x2a 0x162 0x2a 0x163 0x2a 0x164 0x2a 0x165 0x2a 0x166 0x2a 0x167 0x2a 0x168 0x2a 0x169 0x2a 0x16a 0x2a 0x16b 0x2a 0x124 0x2a 0x123 0x2a 0x125 0x2a 0x126>;
			iommus = <0x32 0x60>;
			mboxes = <0x2a 0xd 0x0 0x4 0x2a 0xe 0x0 0x4>;
			mediatek,mailbox-gce = <0x2a>;
			mediatek,vcuid = <0x0>;
			mediatek,vcuname = "vcu";
			phandle = <0x37>;
			reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x19002000 0x0 0x1000>;
		};

		vdec_gcon@16000000 {
			#clock-cells = <0x1>;
			clock-names = "hf_hvdec_ck", "hf_flarb1_ck";
			clocks = <0x38 0x0 0x38 0x1>;
			compatible = "mediatek,vdec_gcon", "syscon";
			interrupts = <0x0 0xb1 0x8>;
			iommus = <0x32 0x60 0x32 0x62 0x32 0x63 0x32 0x64 0x32 0x65 0x32 0x66 0x32 0x67 0x32 0x68 0x32 0x69 0x32 0x6a>;
			mediatek,larb = <0x1d>;
			mediatek,vcu = <0x37>;
			phandle = <0x74>;
			power-domains = <0x1e 0x6>;
			reg = <0x0 0x16000000 0x0 0x1000 0x0 0x16025000 0x0 0x1000>;
		};

		venc@17020000 {
			compatible = "mediatek,venc";
			reg = <0x0 0x17020000 0x0 0x2000>;
		};

		venc_gcon@17000000 {
			#clock-cells = <0x1>;
			clock-names = "MT_CG_VENC", "MT_CG_VENC_JPGENC";
			clocks = <0x39 0x0 0x39 0x1>;
			compatible = "mediatek,venc_gcon";
			interrupts = <0x0 0xae 0x8>;
			iommus = <0x32 0x20 0x32 0x21 0x32 0x22 0x32 0x23 0x32 0x24 0x32 0x2f 0x32 0x30 0x32 0x31 0x32 0x32>;
			mediatek,larb = <0x1b>;
			mediatek,vcu = <0x37>;
			phandle = <0x75>;
			power-domains = <0x1e 0x7>;
			reg = <0x0 0x17000000 0x0 0x1000 0x0 0x17020000 0x0 0x1000>;
		};

		vpu@19000000 {
			compatible = "mediatek,mt8168-vpu";
			iommus = <0x32 0x0 0x32 0x1>;
			mediatek,larb = <0x1d>;
			mediatek,vpucore = <0x3b>;
			phandle = <0x78>;
			reg = <0x0 0x19020000 0x0 0x1000>;
		};

		vpu_core@19100000 {
			clock-names = "apu_sel", "apu_if_sel", "clk26m_ck", "univpll_d2", "apupll_ck", "mmpll_ck", "syspll_d3", "univpll1_d2", "syspll1_d2", "syspll1_d4", "ifr_apu_axi", "smi_cam", "apu_ipu_ck", "apu_axi", "apu_jtag", "apu_if_ck", "apu_edma", "apu_ahb";
			clocks = <0x12 0x67 0x12 0x68 0x12 0x34 0x12 0x16 0x12 0x3c 0x12 0x21 0x12 0xb 0x12 0x17 0x12 0x7 0x12 0x8 0x11 0x3a 0x13 0x1c 0x15 0x0 0x15 0x1 0x15 0x2 0x15 0x3 0x15 0x4 0x15 0x5>;
			compatible = "mediatek,mt8168-vpu-core";
			interrupts = <0x0 0xc7 0x8>;
			phandle = <0x3b>;
			power-domains = <0x1e 0x8>;
			reg = <0x0 0x19100000 0x0 0x94000>;
		};

		wifi@18000000 {
			compatible = "mediatek,wifi";
			interrupts = <0x0 0xd4 0x8>;
			phandle = <0x76>;
			reg = <0x0 0x18000000 0x0 0x100000>;
		};

		wpe@1500c000 {
			clock-names = "wpe";
			clocks = <0x14 0x7>;
			compatible = "mediatek,mt8168-wpe", "mediatek,wpe";
			interrupts = <0x0 0xbc 0x8>;
			iommus = <0x32 0x51 0x32 0x52 0x32 0x53>;
			mediatek,larb = <0x1c>;
			phandle = <0x72>;
			power-domains = <0x1e 0x4>;
			reg = <0x0 0x1500c000 0x0 0x1000>;
		};
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0xf>;
		interrupts = <0x1 0xd 0xf08 0x1 0xe 0xf08 0x1 0xb 0xf08 0x1 0xa 0xf08>;
		phandle = <0x4b>;
	};
};
