<root><simulation><result_generated_time />2023-05-12 16:27:18<layer><layer_spec />{'B': 1, 'K': 2048, 'C': 1024, 'OY': 7, 'OX': 7, 'IY': 13, 'IX': 13, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />102760448<total_data_size_element />{'W': 2097152, 'I': 173056, 'O': 100352}<total_data_reuse />{'W': 49, 'I': 593.7988165680473, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />5/24</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [14, 1, 1], 'O': [448, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('K', 4)], [('C', 2), ('K', 16)]], [], []]<I />[[[('K', 4)], [('K', 16)]], [[('OY', 7)], [('C', 2)]], [], []]<O />[[[], [('C', 2)]], [[('OY', 7), ('K', 4)], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 4), ('C', 16), ('K', 2), ('K', 16), ('OX', 7), ('C', 8)], []]<I />[[('C', 4), ('C', 16), ('K', 2), ('K', 16)], [('OX', 7), ('C', 8)], []]<O />[[('C', 4), ('C', 16)], [('K', 2), ('K', 16), ('OX', 7), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 1, 7, 1], 'I': [64.0, 32.0, 1.0, 1.0], 'O': [2.0, 64, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 16777216, 16777216], 'I': [512, 401408, 401408], 'O': [8, 802816, 802816], 'O_partial': [8, 802816, 0], 'O_final': [0, 0, 802816]}<actual_mem_utilization_individual />{'W': [0.02, 0.5, 0.0], 'I': [1.0, 0.01, 0.0], 'O': [0.02, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.54, 0.0], 'I': [1.0, 0.54, 0.0], 'O': [0.02, 0.54, 0.0]}<effective_mem_size_bit />{'W': [8, 2097152, 16777216], 'I': [512, 50176, 401408], 'O': [8, 802816, 802816], 'O_partial': [8, 802816, 0], 'O_final': [0, 0, 802816]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 14, 1, 1], 'O': [896, 448, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [14, 14, 1, 1], 'O': [448, 448, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[14680064, 14680064], [14680064, 2097152], [2097152, 0]]<I />[[5537792, 173056], [173056, 173056], [173056, 0]]<O />[[(51279872, 51380224), (802816, 702464)], [(702464, 802816), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(51279872, 51380224), (802816, 702464)], [(702464, 802816), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1835008, 1835008], [229376, 32768], [8192, 0]]<I />[[692224, 21632], [2704, 2704], [676, 0]]<O />[[(6409984, 6422528), (100352, 87808)], [(10976, 12544), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([6409984, 6422528], [100352, 87808]), ([10976, 12544], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />102760448<idle />14680064</mac_count></basic_info><energy><total_energy />225416977.4<mem_energy_breakdown><W />[1285.6, 27192.9, 10910.5]<I />[240.5, 535.9, 900.3]<O />[4561.0, 2486.1, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />224634339.3<idle_MAC />734003.2<total />225368342.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3633<utilization_without_data_loading />0.4135<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.4152<mac_utilize_temporal_without_data_loading />0.4726</mac_array_utilization><latency><latency_cycle_with_data_loading />276242<latency_cycle_without_data_loading />242688<ideal_computing_cycle />114688<data_loading><load_cycle_total />33554<load_cycle_individual />{'W': [2, 32768, 0], 'I': [14, 784, 0]}<load_cycle_combined />{'W': 32768, 'I': 784}</data_loading><mem_stalling><mem_stall_cycle_total />128000<mem_stall_cycle_individual />{'W': [[-114687], [-114687, 114687], [-114688, -114688]], 'I': [[-114687], [-3080, -2750], [-114688, -114688]], 'O': [[-114688], [-114688, -102144], [-113120, -114296]]}<mem_stall_cycle_shared />{'W': [[-114687], [-114687, 128000], [0, 0]], 'I': [[-114687], [-3080, 128000], [0, 0]], 'O': [[-114688], [-114688, -102144], [-113120, -114296]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 16777216, 16777216], 'I': [512, 401408, 401408], 'O': [8, 802816, 802816], 'O_partial': [8, 802816, 0], 'O_final': [0, 0, 802816]}<data_size_each_level_total />{'W': [1024, 16777216, 16777216], 'I': [7168, 401408, 401408], 'O': [3584, 802816, 802816]}<loop_cycles_each_level />{'W': [1, 114688, 114688], 'I': [2048, 114688, 114688], 'O': [64, 114688, 114688]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [32, 1, 1], 'O': [64, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 146.3], [146.3, 146.3]], 'I': [[8.0, 0.2], [3.5, 3.5], [3.5, 3.5]], 'O': [[8.0, 0.1], [56.0, 7.0], [7.0, 7.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 146.3], [146.3, 146.3]], 'I': [[8.0, 8.0], [112.0, 3.5], [3.5, 3.5]], 'O': [[8.0, 8.0], [3584.0, 56.0], [56.0, 7.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 146.3], [146.3, 0]], 'I': [[8.0, 8.0], [112.0, 3.5], [3.5, 0]], 'O': [[8.0, 0.1], [56.0, 7.0], [7.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1199.0, 205.8], [149.8, 7.0]], 'I': [[8.0, 8.0], [1199.0, 205.8], [149.8, 7.0]], 'O': [[8.0, 0.1], [1199.0, 205.8], [149.8, 7.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 114688], [1, 1, 114688], [114688, 114688, 1]], 'I': [[1, 1, 114688], [64, 2048, 56], [114688, 114688, 1]], 'O': [[1, 1, 114688], [64, 64, 1792], [114688, 114688, 1]]}<trans_time_real />{'W': [[0, 1, 114688], [[0, 1, 114688], [2, 1, 114688]], [[32768, 114688, 1], [8192, 114688, 1]]], 'I': [[0, 1, 114688], [[8, 2048, 56], [14, 2048, 56]], [[784, 114688, 1], [196, 114688, 1]]], 'O': [[0, 1, 114688], [[0, 64, 1792], [7, 64, 1792]], [[1568, 114688, 1], [392, 114688, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 1], [-81920, -106496]], 'I': [[-1], [-56, -50], [-113904, -114492]], 'O': [[-1], [-64, -57], [-113120, -114296]]}<single_stall_count />{'W': [114687, 114687, 0], 'I': [114687, 55, 0], 'O': [114688, 1792, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [114687, 0], 'I': [770, 0], 'O': [12544, 1568]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[13313, -114688], [-102144, -113120]], 1: [[-114688, -114688], [-113120, -114688]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>