{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 00:28:20 2025 " "Info: Processing started: Tue Nov 25 00:28:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off the7th_group_final -c the7th_group_final " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off the7th_group_final -c the7th_group_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "the7th_group_final.v(89) " "Warning (10268): Verilog HDL information at the7th_group_final.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "the7th_group_final.v(147) " "Warning (10268): Verilog HDL information at the7th_group_final.v(147): always construct contains both blocking and non-blocking assignments" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 147 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "the7th_group_final.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file the7th_group_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 the7th_group_final " "Info: Found entity 1: the7th_group_final" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "the7th_group_final " "Info: Elaborating entity \"the7th_group_final\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 the7th_group_final.v(74) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(74): truncated value with size 32 to match size of target (3)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 the7th_group_final.v(76) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(76): truncated value with size 32 to match size of target (3)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 the7th_group_final.v(78) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(78): truncated value with size 32 to match size of target (3)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 the7th_group_final.v(80) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(80): truncated value with size 32 to match size of target (3)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 the7th_group_final.v(82) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(82): truncated value with size 32 to match size of target (3)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 the7th_group_final.v(84) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(84): truncated value with size 32 to match size of target (3)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 the7th_group_final.v(101) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(101): truncated value with size 32 to match size of target (3)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 the7th_group_final.v(104) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(104): truncated value with size 32 to match size of target (3)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 the7th_group_final.v(106) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(106): truncated value with size 32 to match size of target (3)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 the7th_group_final.v(108) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(108): truncated value with size 32 to match size of target (3)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 the7th_group_final.v(110) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(110): truncated value with size 32 to match size of target (3)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 the7th_group_final.v(112) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(112): truncated value with size 32 to match size of target (3)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 the7th_group_final.v(117) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(117): truncated value with size 32 to match size of target (4)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 the7th_group_final.v(131) " "Warning (10230): Verilog HDL assignment warning at the7th_group_final.v(131): truncated value with size 32 to match size of target (10)" {  } { { "the7th_group_final.v" "" { Text "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.map.smsg " "Info: Generated suppressed messages file Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+1A2B/CS255B-7/Final Project - 1A2B/the7th_group_final.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "285 " "Info: Implemented 285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Info: Implemented 233 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 00:29:13 2025 " "Info: Processing ended: Tue Nov 25 00:29:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Info: Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
