module top_module (
    input clk,
    input a,
    output [3:0] q );
    
    always@(posedge clk)begin
        if(a==1)
            q <= 4'd4;
        else if(q==4'd6)
            q<=0;
        else if(a==0)
            q <= q + 4'd1;
    end

endmodule
