vendor_name = ModelSim
source_file = 1, DE1_SOC_golden_top.sdc
source_file = 1, C:/Users/mollyle/EE469/Lab1/alu.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/branch_adder.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/control_signal.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/data_memory.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/DE1_SOC_golden_top.v
source_file = 1, C:/Users/mollyle/EE469/Lab1/instruction_memory.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/instruction_type.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/jalr_adder.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/pc.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/pc_adder.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/pc_in_out.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/pc_mux.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/pc_top_level.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/pc_top_level_tb.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/register_file.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/serial_transmitter.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/top.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/display.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/clock_divider.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/fsm.sv
source_file = 1, C:/Users/mollyle/EE469/Lab1/constants.svh
source_file = 1, /users/mollyle/ee469/assets/code.hex
source_file = 1, /users/mollyle/ee469/assets/register.txt
source_file = 1, /users/mollyle/ee469/assets/data3_extended.hex
source_file = 1, /users/mollyle/ee469/assets/data0_extended.hex
source_file = 1, /users/mollyle/ee469/assets/data2_extended.hex
source_file = 1, /users/mollyle/ee469/assets/data1_extended.hex
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/mollyle/EE469/Lab1/db/altsyncram_37s1.tdf
source_file = 1, C:/Users/mollyle/EE469/Lab1/db/de1_soc.ram0_data_memory_8ae84398.hdl.mif
source_file = 1, C:/Users/mollyle/EE469/Lab1/db/altsyncram_47s1.tdf
source_file = 1, C:/Users/mollyle/EE469/Lab1/db/de1_soc.ram1_data_memory_8ae84398.hdl.mif
source_file = 1, C:/Users/mollyle/EE469/Lab1/db/altsyncram_57s1.tdf
source_file = 1, C:/Users/mollyle/EE469/Lab1/db/de1_soc.ram2_data_memory_8ae84398.hdl.mif
source_file = 1, C:/Users/mollyle/EE469/Lab1/db/altsyncram_67s1.tdf
source_file = 1, C:/Users/mollyle/EE469/Lab1/db/de1_soc.ram3_data_memory_8ae84398.hdl.mif
source_file = 1, C:/Users/mollyle/EE469/Lab1/db/altsyncram_g5v1.tdf
source_file = 1, C:/Users/mollyle/EE469/Lab1/db/de1_soc.ram0_register_file_87c776fc.hdl.mif
source_file = 1, C:/Users/mollyle/EE469/Lab1/db/altsyncram_qee1.tdf
source_file = 1, C:/Users/mollyle/EE469/Lab1/db/de1_soc.ram0_instruction_memory_68fd8bb8.hdl.mif
design_name = top
instance = comp, \HEX0[0]~output , HEX0[0]~output, top, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, top, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, top, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, top, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, top, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, top, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, top, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, top, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, top, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, top, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, top, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, top, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, top, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, top, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, top, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, top, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, top, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, top, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, top, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, top, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, top, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, top, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, top, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, top, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, top, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, top, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, top, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, top, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, top, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, top, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, top, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, top, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, top, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, top, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, top, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, top, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, top, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, top, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, top, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, top, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, top, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, top, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, top, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, top, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, top, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, top, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, top, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, top, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, top, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, top, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, top, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, top, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, top, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, top, 1
instance = comp, \my_alu|pc_delay_1[2] , my_alu|pc_delay_1[2], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[2]~0 , pc_top|p_mux|address_from_increment_temp_2[2]~0, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[2] , pc_top|p_mux|address_from_increment_temp_2[2], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[2] , pc_top|p_mux|address_from_increment_temp_3[2], top, 1
instance = comp, \pc_top|p_adder|Add0~1 , pc_top|p_adder|Add0~1, top, 1
instance = comp, \pc_top|p_adder|Add0~5 , pc_top|p_adder|Add0~5, top, 1
instance = comp, \pc_top|p_adder|Add0~9 , pc_top|p_adder|Add0~9, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[5] , pc_top|p_mux|address_from_increment_temp_1[5], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[5] , pc_top|p_mux|address_from_increment_temp_2[5], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[5] , pc_top|p_mux|address_from_increment_temp_3[5], top, 1
instance = comp, \pc_top|p_adder|Add0~13 , pc_top|p_adder|Add0~13, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[6] , pc_top|p_mux|address_from_increment_temp_1[6], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[6] , pc_top|p_mux|address_from_increment_temp_2[6], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[6] , pc_top|p_mux|address_from_increment_temp_3[6], top, 1
instance = comp, \KEY[3]~input , KEY[3]~input, top, 1
instance = comp, \pc_top|p_adder|Add0~17 , pc_top|p_adder|Add0~17, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[7] , pc_top|p_mux|address_from_increment_temp_1[7], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[7] , pc_top|p_mux|address_from_increment_temp_2[7], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[7] , pc_top|p_mux|address_from_increment_temp_3[7], top, 1
instance = comp, \pc_top|p_adder|Add0~21 , pc_top|p_adder|Add0~21, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[8] , pc_top|p_mux|address_from_increment_temp_1[8], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[8]~feeder , pc_top|p_mux|address_from_increment_temp_2[8]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[8] , pc_top|p_mux|address_from_increment_temp_2[8], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[8] , pc_top|p_mux|address_from_increment_temp_3[8], top, 1
instance = comp, \pc_top|p_adder|Add0~25 , pc_top|p_adder|Add0~25, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[9] , pc_top|p_mux|address_from_increment_temp_1[9], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[9]~feeder , pc_top|p_mux|address_from_increment_temp_2[9]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[9] , pc_top|p_mux|address_from_increment_temp_2[9], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[9] , pc_top|p_mux|address_from_increment_temp_3[9], top, 1
instance = comp, \pc_top|p_adder|Add0~29 , pc_top|p_adder|Add0~29, top, 1
instance = comp, \pc_top|p_adder|Add0~33 , pc_top|p_adder|Add0~33, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[11] , pc_top|p_mux|address_from_increment_temp_1[11], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[11] , pc_top|p_mux|address_from_increment_temp_2[11], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[11] , pc_top|p_mux|address_from_increment_temp_3[11], top, 1
instance = comp, \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 , inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7, top, 1
instance = comp, \reg_file|wr_reg_temp_1[1] , reg_file|wr_reg_temp_1[1], top, 1
instance = comp, \reg_file|wr_reg_temp_2[1] , reg_file|wr_reg_temp_2[1], top, 1
instance = comp, \reg_file|wr_reg_temp_3[1] , reg_file|wr_reg_temp_3[1], top, 1
instance = comp, \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 , inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9, top, 1
instance = comp, \reg_file|wr_reg_temp_1[2]~feeder , reg_file|wr_reg_temp_1[2]~feeder, top, 1
instance = comp, \reg_file|wr_reg_temp_1[2] , reg_file|wr_reg_temp_1[2], top, 1
instance = comp, \reg_file|wr_reg_temp_2[2] , reg_file|wr_reg_temp_2[2], top, 1
instance = comp, \reg_file|wr_reg_temp_3[2] , reg_file|wr_reg_temp_3[2], top, 1
instance = comp, \reg_file|wr_reg_temp_1[3] , reg_file|wr_reg_temp_1[3], top, 1
instance = comp, \reg_file|wr_reg_temp_2[3]~feeder , reg_file|wr_reg_temp_2[3]~feeder, top, 1
instance = comp, \reg_file|wr_reg_temp_2[3] , reg_file|wr_reg_temp_2[3], top, 1
instance = comp, \reg_file|wr_reg_temp_3[3] , reg_file|wr_reg_temp_3[3], top, 1
instance = comp, \reg_file|wr_reg_temp_1[4] , reg_file|wr_reg_temp_1[4], top, 1
instance = comp, \reg_file|wr_reg_temp_2[4] , reg_file|wr_reg_temp_2[4], top, 1
instance = comp, \reg_file|wr_reg_temp_3[4] , reg_file|wr_reg_temp_3[4], top, 1
instance = comp, \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 , inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1, top, 1
instance = comp, \control|Equal5~0 , control|Equal5~0, top, 1
instance = comp, \control|Selector35~0 , control|Selector35~0, top, 1
instance = comp, \control|Selector35~1 , control|Selector35~1, top, 1
instance = comp, \my_alu|control_delay[3] , my_alu|control_delay[3], top, 1
instance = comp, \control|WideOr19~0 , control|WideOr19~0, top, 1
instance = comp, \control|WideOr19~1 , control|WideOr19~1, top, 1
instance = comp, \my_alu|control_delay[4] , my_alu|control_delay[4], top, 1
instance = comp, \my_alu|out[30]~5 , my_alu|out[30]~5, top, 1
instance = comp, \my_alu|out[30]~4 , my_alu|out[30]~4, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[1] , pc_top|p_mux|address_from_increment_temp_3[1], top, 1
instance = comp, \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 , inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0, top, 1
instance = comp, \control|inst_tp|WideOr2~0 , control|inst_tp|WideOr2~0, top, 1
instance = comp, \control|inst_tp|WideOr0~1 , control|inst_tp|WideOr0~1, top, 1
instance = comp, \control|inst_tp|WideOr0~0 , control|inst_tp|WideOr0~0, top, 1
instance = comp, \control|Mux11~0 , control|Mux11~0, top, 1
instance = comp, \my_alu|imm_delay[1]~feeder , my_alu|imm_delay[1]~feeder, top, 1
instance = comp, \my_alu|imm_delay[1] , my_alu|imm_delay[1], top, 1
instance = comp, \d_mem|xfer_size_delay_1[1] , d_mem|xfer_size_delay_1[1], top, 1
instance = comp, \d_mem|xfer_size_delay_2[1] , d_mem|xfer_size_delay_2[1], top, 1
instance = comp, \d_mem|xfer_size_delay_3[1] , d_mem|xfer_size_delay_3[1], top, 1
instance = comp, \control|Decoder4~2 , control|Decoder4~2, top, 1
instance = comp, \d_mem|read_en_delay_1 , d_mem|read_en_delay_1, top, 1
instance = comp, \reg_file|wr_en_temp_2[1]~feeder , reg_file|wr_en_temp_2[1]~feeder, top, 1
instance = comp, \reg_file|wr_en_temp_2[1] , reg_file|wr_en_temp_2[1], top, 1
instance = comp, \d_mem|read_en_delay_3 , d_mem|read_en_delay_3, top, 1
instance = comp, \d_mem|always4~5 , d_mem|always4~5, top, 1
instance = comp, \control|Selector37~1 , control|Selector37~1, top, 1
instance = comp, \control|Selector37~2 , control|Selector37~2, top, 1
instance = comp, \control|Selector37~3 , control|Selector37~3, top, 1
instance = comp, \control|Selector37~0 , control|Selector37~0, top, 1
instance = comp, \control|Selector37~4 , control|Selector37~4, top, 1
instance = comp, \my_alu|control_delay[1] , my_alu|control_delay[1], top, 1
instance = comp, \control|Selector38~0 , control|Selector38~0, top, 1
instance = comp, \control|Selector38~1 , control|Selector38~1, top, 1
instance = comp, \control|Selector38~2 , control|Selector38~2, top, 1
instance = comp, \my_alu|control_delay[0]~DUPLICATE , my_alu|control_delay[0]~DUPLICATE, top, 1
instance = comp, \control|Mux5~2 , control|Mux5~2, top, 1
instance = comp, \control|Mux5~0 , control|Mux5~0, top, 1
instance = comp, \control|Mux1~0 , control|Mux1~0, top, 1
instance = comp, \my_alu|imm_delay[11]~DUPLICATE , my_alu|imm_delay[11]~DUPLICATE, top, 1
instance = comp, \reg_file|wr_reg_temp_3[0]~DUPLICATE , reg_file|wr_reg_temp_3[0]~DUPLICATE, top, 1
instance = comp, \reg_file|always3~0 , reg_file|always3~0, top, 1
instance = comp, \reg_file|always3~1 , reg_file|always3~1, top, 1
instance = comp, \control|inst_tp|WideOr4~0 , control|inst_tp|WideOr4~0, top, 1
instance = comp, \control|inst_tp|WideOr4~1 , control|inst_tp|WideOr4~1, top, 1
instance = comp, \pc_top|b_adder|Mux12~0 , pc_top|b_adder|Mux12~0, top, 1
instance = comp, \my_alu|imm_en_delay[1] , my_alu|imm_en_delay[1], top, 1
instance = comp, \control|imm_en~0 , control|imm_en~0, top, 1
instance = comp, \my_alu|imm_en_delay[0]~0 , my_alu|imm_en_delay[0]~0, top, 1
instance = comp, \my_alu|imm_en_delay[0]~DUPLICATE , my_alu|imm_en_delay[0]~DUPLICATE, top, 1
instance = comp, \control|imm_U_J[17]~18 , control|imm_U_J[17]~18, top, 1
instance = comp, \my_alu|imm_U_J_delay[17] , my_alu|imm_U_J_delay[17], top, 1
instance = comp, \d_mem|xfer_size_delay_1[0] , d_mem|xfer_size_delay_1[0], top, 1
instance = comp, \d_mem|xfer_size_delay_2[0]~feeder , d_mem|xfer_size_delay_2[0]~feeder, top, 1
instance = comp, \d_mem|xfer_size_delay_2[0]~DUPLICATE , d_mem|xfer_size_delay_2[0]~DUPLICATE, top, 1
instance = comp, \my_alu|Add3~117 , my_alu|Add3~117, top, 1
instance = comp, \my_alu|imm_en_delay[1]~DUPLICATE , my_alu|imm_en_delay[1]~DUPLICATE, top, 1
instance = comp, \control|Mux10~0 , control|Mux10~0, top, 1
instance = comp, \my_alu|imm_delay[2] , my_alu|imm_delay[2], top, 1
instance = comp, \reg_file|Equal2~0 , reg_file|Equal2~0, top, 1
instance = comp, \my_alu|pc_delay_1[7]~feeder , my_alu|pc_delay_1[7]~feeder, top, 1
instance = comp, \my_alu|pc_delay_1[7] , my_alu|pc_delay_1[7], top, 1
instance = comp, \my_alu|pc_delay_2[7] , my_alu|pc_delay_2[7], top, 1
instance = comp, \my_alu|pc_delay_1[6] , my_alu|pc_delay_1[6], top, 1
instance = comp, \my_alu|pc_delay_2[6]~DUPLICATE , my_alu|pc_delay_2[6]~DUPLICATE, top, 1
instance = comp, \my_alu|pc_delay_1[5] , my_alu|pc_delay_1[5], top, 1
instance = comp, \my_alu|pc_delay_2[5]~DUPLICATE , my_alu|pc_delay_2[5]~DUPLICATE, top, 1
instance = comp, \my_alu|pc_delay_1[4] , my_alu|pc_delay_1[4], top, 1
instance = comp, \my_alu|pc_delay_2[4]~DUPLICATE , my_alu|pc_delay_2[4]~DUPLICATE, top, 1
instance = comp, \my_alu|pc_delay_1[3]~feeder , my_alu|pc_delay_1[3]~feeder, top, 1
instance = comp, \my_alu|pc_delay_1[3] , my_alu|pc_delay_1[3], top, 1
instance = comp, \my_alu|pc_delay_2[3] , my_alu|pc_delay_2[3], top, 1
instance = comp, \my_alu|Add3~113 , my_alu|Add3~113, top, 1
instance = comp, \my_alu|Add3~49 , my_alu|Add3~49, top, 1
instance = comp, \my_alu|Add3~45 , my_alu|Add3~45, top, 1
instance = comp, \my_alu|Add3~41 , my_alu|Add3~41, top, 1
instance = comp, \my_alu|Add3~37 , my_alu|Add3~37, top, 1
instance = comp, \my_alu|imm_en_delay[0] , my_alu|imm_en_delay[0], top, 1
instance = comp, \control|Selector42~0 , control|Selector42~0, top, 1
instance = comp, \d_mem|is_signed_delay_1 , d_mem|is_signed_delay_1, top, 1
instance = comp, \d_mem|is_signed_delay_2 , d_mem|is_signed_delay_2, top, 1
instance = comp, \d_mem|is_signed_delay_3 , d_mem|is_signed_delay_3, top, 1
instance = comp, \d_mem|xfer_size_delay_3[0]~DUPLICATE , d_mem|xfer_size_delay_3[0]~DUPLICATE, top, 1
instance = comp, \reg_file|register~51 , reg_file|register~51, top, 1
instance = comp, \reg_file|register~50 , reg_file|register~50, top, 1
instance = comp, \d_mem|xfer_size_delay_3[0] , d_mem|xfer_size_delay_3[0], top, 1
instance = comp, \reg_file|register~52 , reg_file|register~52, top, 1
instance = comp, \reg_file|register~53 , reg_file|register~53, top, 1
instance = comp, \d_mem|data_memory_bank_1~0 , d_mem|data_memory_bank_1~0, top, 1
instance = comp, \d_mem|data_memory_bank_1~1 , d_mem|data_memory_bank_1~1, top, 1
instance = comp, \control|Mux2~0 , control|Mux2~0, top, 1
instance = comp, \my_alu|imm_delay[10] , my_alu|imm_delay[10], top, 1
instance = comp, \my_alu|Mux28~0 , my_alu|Mux28~0, top, 1
instance = comp, \control|imm_U_J[0]~4 , control|imm_U_J[0]~4, top, 1
instance = comp, \my_alu|imm_U_J_delay[0] , my_alu|imm_U_J_delay[0], top, 1
instance = comp, \control|imm_U_J[1]~3 , control|imm_U_J[1]~3, top, 1
instance = comp, \my_alu|imm_U_J_delay[1] , my_alu|imm_U_J_delay[1], top, 1
instance = comp, \my_alu|Mux18~0 , my_alu|Mux18~0, top, 1
instance = comp, \d_mem|data_memory_bank_2~2 , d_mem|data_memory_bank_2~2, top, 1
instance = comp, \reg_file|register~14 , reg_file|register~14, top, 1
instance = comp, \reg_file|register~15 , reg_file|register~15, top, 1
instance = comp, \reg_file|register~16 , reg_file|register~16, top, 1
instance = comp, \control|Mux8~0 , control|Mux8~0, top, 1
instance = comp, \my_alu|imm_delay[4] , my_alu|imm_delay[4], top, 1
instance = comp, \d_mem|address_delay[17] , d_mem|address_delay[17], top, 1
instance = comp, \d_mem|address_delay[18] , d_mem|address_delay[18], top, 1
instance = comp, \my_alu|Mux26~0 , my_alu|Mux26~0, top, 1
instance = comp, \my_alu|pc_delay_2[5] , my_alu|pc_delay_2[5], top, 1
instance = comp, \my_alu|pc_delay_2[4] , my_alu|pc_delay_2[4], top, 1
instance = comp, \control|imm_U_J[7]~10 , control|imm_U_J[7]~10, top, 1
instance = comp, \my_alu|imm_U_J_delay[7] , my_alu|imm_U_J_delay[7], top, 1
instance = comp, \control|Mux12~0 , control|Mux12~0, top, 1
instance = comp, \my_alu|imm_delay[0]~DUPLICATE , my_alu|imm_delay[0]~DUPLICATE, top, 1
instance = comp, \my_alu|control_delay[0] , my_alu|control_delay[0], top, 1
instance = comp, \my_alu|out[30]~95 , my_alu|out[30]~95, top, 1
instance = comp, \my_alu|imm_delay[0] , my_alu|imm_delay[0], top, 1
instance = comp, \my_alu|Mux31~0 , my_alu|Mux31~0, top, 1
instance = comp, \my_alu|Mux30~0 , my_alu|Mux30~0, top, 1
instance = comp, \my_alu|ShiftLeft0~20 , my_alu|ShiftLeft0~20, top, 1
instance = comp, \my_alu|out[30]~8 , my_alu|out[30]~8, top, 1
instance = comp, \d_mem|address_delay[24] , d_mem|address_delay[24], top, 1
instance = comp, \reg_file|register~36 , reg_file|register~36, top, 1
instance = comp, \reg_file|register~37 , reg_file|register~37, top, 1
instance = comp, \control|imm_U_J[13]~14 , control|imm_U_J[13]~14, top, 1
instance = comp, \my_alu|imm_U_J_delay[13] , my_alu|imm_U_J_delay[13], top, 1
instance = comp, \control|imm_U_J[15]~15 , control|imm_U_J[15]~15, top, 1
instance = comp, \my_alu|imm_U_J_delay[15] , my_alu|imm_U_J_delay[15], top, 1
instance = comp, \control|imm_U_J[16]~6 , control|imm_U_J[16]~6, top, 1
instance = comp, \my_alu|imm_U_J_delay[16] , my_alu|imm_U_J_delay[16], top, 1
instance = comp, \reg_file|register~44 , reg_file|register~44, top, 1
instance = comp, \my_alu|ShiftRight1~1 , my_alu|ShiftRight1~1, top, 1
instance = comp, \my_alu|ShiftRight1~2 , my_alu|ShiftRight1~2, top, 1
instance = comp, \my_alu|ShiftRight1~3 , my_alu|ShiftRight1~3, top, 1
instance = comp, \my_alu|ShiftRight1~17 , my_alu|ShiftRight1~17, top, 1
instance = comp, \my_alu|imm_U_J_delay[19] , my_alu|imm_U_J_delay[19], top, 1
instance = comp, \reg_file|register_rtl_1|auto_generated|ram_block1a0 , reg_file|register_rtl_1|auto_generated|ram_block1a0, top, 1
instance = comp, \my_alu|Mux0~0 , my_alu|Mux0~0, top, 1
instance = comp, \reg_file|register_rtl_0|auto_generated|ram_block1a0 , reg_file|register_rtl_0|auto_generated|ram_block1a0, top, 1
instance = comp, \my_alu|ShiftLeft0~44 , my_alu|ShiftLeft0~44, top, 1
instance = comp, \my_alu|ShiftLeft0~46 , my_alu|ShiftLeft0~46, top, 1
instance = comp, \my_alu|ShiftLeft0~42 , my_alu|ShiftLeft0~42, top, 1
instance = comp, \my_alu|ShiftLeft0~39 , my_alu|ShiftLeft0~39, top, 1
instance = comp, \my_alu|ShiftLeft0~47 , my_alu|ShiftLeft0~47, top, 1
instance = comp, \my_alu|ShiftLeft0~10 , my_alu|ShiftLeft0~10, top, 1
instance = comp, \my_alu|ShiftLeft0~7 , my_alu|ShiftLeft0~7, top, 1
instance = comp, \my_alu|ShiftLeft0~8 , my_alu|ShiftLeft0~8, top, 1
instance = comp, \my_alu|ShiftLeft0~9 , my_alu|ShiftLeft0~9, top, 1
instance = comp, \my_alu|ShiftLeft0~11 , my_alu|ShiftLeft0~11, top, 1
instance = comp, \my_alu|ShiftLeft0~48 , my_alu|ShiftLeft0~48, top, 1
instance = comp, \my_alu|Mux33~1 , my_alu|Mux33~1, top, 1
instance = comp, \pc_top|b_adder|Mux1~0 , pc_top|b_adder|Mux1~0, top, 1
instance = comp, \control|imm_U_J[18]~17 , control|imm_U_J[18]~17, top, 1
instance = comp, \pc_top|b_adder|Mux1~1 , pc_top|b_adder|Mux1~1, top, 1
instance = comp, \my_alu|pc_delay_1[30] , my_alu|pc_delay_1[30], top, 1
instance = comp, \control|Mux5~1 , control|Mux5~1, top, 1
instance = comp, \my_alu|imm_delay[7] , my_alu|imm_delay[7], top, 1
instance = comp, \control|Mux6~0 , control|Mux6~0, top, 1
instance = comp, \my_alu|imm_delay[6] , my_alu|imm_delay[6], top, 1
instance = comp, \pc_top|j_adder|Add0~126 , pc_top|j_adder|Add0~126, top, 1
instance = comp, \pc_top|j_adder|Add0~41 , pc_top|j_adder|Add0~41, top, 1
instance = comp, \pc_top|j_adder|Add0~1 , pc_top|j_adder|Add0~1, top, 1
instance = comp, \pc_top|j_adder|Add0~5 , pc_top|j_adder|Add0~5, top, 1
instance = comp, \pc_top|j_adder|Add0~9 , pc_top|j_adder|Add0~9, top, 1
instance = comp, \pc_top|j_adder|Add0~13 , pc_top|j_adder|Add0~13, top, 1
instance = comp, \pc_top|j_adder|Add0~17 , pc_top|j_adder|Add0~17, top, 1
instance = comp, \pc_top|j_adder|Add0~21 , pc_top|j_adder|Add0~21, top, 1
instance = comp, \pc_top|j_adder|Add0~25 , pc_top|j_adder|Add0~25, top, 1
instance = comp, \pc_top|j_adder|Add0~29 , pc_top|j_adder|Add0~29, top, 1
instance = comp, \pc_top|j_adder|Add0~33 , pc_top|j_adder|Add0~33, top, 1
instance = comp, \pc_top|j_adder|Add0~37 , pc_top|j_adder|Add0~37, top, 1
instance = comp, \pc_top|j_adder|Add0~61 , pc_top|j_adder|Add0~61, top, 1
instance = comp, \pc_top|j_adder|Add0~57 , pc_top|j_adder|Add0~57, top, 1
instance = comp, \pc_top|j_adder|Add0~53 , pc_top|j_adder|Add0~53, top, 1
instance = comp, \pc_top|j_adder|Add0~49 , pc_top|j_adder|Add0~49, top, 1
instance = comp, \pc_top|j_adder|Add0~45 , pc_top|j_adder|Add0~45, top, 1
instance = comp, \pc_top|j_adder|Add0~65 , pc_top|j_adder|Add0~65, top, 1
instance = comp, \pc_top|j_adder|Add0~89 , pc_top|j_adder|Add0~89, top, 1
instance = comp, \pc_top|j_adder|Add0~85 , pc_top|j_adder|Add0~85, top, 1
instance = comp, \pc_top|j_adder|Add0~81 , pc_top|j_adder|Add0~81, top, 1
instance = comp, \pc_top|j_adder|Add0~77 , pc_top|j_adder|Add0~77, top, 1
instance = comp, \pc_top|j_adder|Add0~73 , pc_top|j_adder|Add0~73, top, 1
instance = comp, \pc_top|j_adder|Add0~93 , pc_top|j_adder|Add0~93, top, 1
instance = comp, \pc_top|j_adder|Add0~97 , pc_top|j_adder|Add0~97, top, 1
instance = comp, \pc_top|j_adder|Add0~101 , pc_top|j_adder|Add0~101, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[25] , pc_top|p_mux|address_from_jalr_temp[25], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[19] , pc_top|p_mux|address_from_jalr_temp[19], top, 1
instance = comp, \pc_top|p_mux|control_branch_temp_2 , pc_top|p_mux|control_branch_temp_2, top, 1
instance = comp, \pc_top|p_adder|Add0~41 , pc_top|p_adder|Add0~41, top, 1
instance = comp, \pc_top|p_adder|Add0~37 , pc_top|p_adder|Add0~37, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[16] , pc_top|p_mux|address_from_increment_temp_1[16], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[16] , pc_top|p_mux|address_from_increment_temp_2[16], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[16] , pc_top|p_mux|address_from_increment_temp_3[16], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[16] , pc_top|p_mux|address_from_jalr_temp[16], top, 1
instance = comp, \my_alu|pc_delay_1[16] , my_alu|pc_delay_1[16], top, 1
instance = comp, \control|imm_U_J[4]~0 , control|imm_U_J[4]~0, top, 1
instance = comp, \pc_top|b_adder|Mux15~0 , pc_top|b_adder|Mux15~0, top, 1
instance = comp, \control|imm_U_J[14]~16 , control|imm_U_J[14]~16, top, 1
instance = comp, \control|imm_U_J[3]~1 , control|imm_U_J[3]~1, top, 1
instance = comp, \pc_top|b_adder|Mux16~0 , pc_top|b_adder|Mux16~0, top, 1
instance = comp, \control|imm_U_J[2]~2 , control|imm_U_J[2]~2, top, 1
instance = comp, \pc_top|b_adder|Mux17~0 , pc_top|b_adder|Mux17~0, top, 1
instance = comp, \my_alu|pc_delay_1[14]~feeder , my_alu|pc_delay_1[14]~feeder, top, 1
instance = comp, \my_alu|pc_delay_1[14] , my_alu|pc_delay_1[14], top, 1
instance = comp, \my_alu|pc_delay_1[13] , my_alu|pc_delay_1[13], top, 1
instance = comp, \control|imm_U_J[12]~13 , control|imm_U_J[12]~13, top, 1
instance = comp, \pc_top|b_adder|Mux18~0 , pc_top|b_adder|Mux18~0, top, 1
instance = comp, \control|imm_U_J[11]~12 , control|imm_U_J[11]~12, top, 1
instance = comp, \pc_top|b_adder|Mux19~0 , pc_top|b_adder|Mux19~0, top, 1
instance = comp, \my_alu|pc_delay_1[12] , my_alu|pc_delay_1[12], top, 1
instance = comp, \control|imm_U_J[10]~7 , control|imm_U_J[10]~7, top, 1
instance = comp, \pc_top|b_adder|Mux20~0 , pc_top|b_adder|Mux20~0, top, 1
instance = comp, \my_alu|pc_delay_1[11]~feeder , my_alu|pc_delay_1[11]~feeder, top, 1
instance = comp, \my_alu|pc_delay_1[11] , my_alu|pc_delay_1[11], top, 1
instance = comp, \control|imm_U_J[9]~8 , control|imm_U_J[9]~8, top, 1
instance = comp, \pc_top|b_adder|Mux21~0 , pc_top|b_adder|Mux21~0, top, 1
instance = comp, \my_alu|pc_delay_1[10] , my_alu|pc_delay_1[10], top, 1
instance = comp, \control|imm_U_J[8]~9 , control|imm_U_J[8]~9, top, 1
instance = comp, \pc_top|b_adder|Mux22~0 , pc_top|b_adder|Mux22~0, top, 1
instance = comp, \my_alu|pc_delay_1[9]~feeder , my_alu|pc_delay_1[9]~feeder, top, 1
instance = comp, \my_alu|pc_delay_1[9] , my_alu|pc_delay_1[9], top, 1
instance = comp, \pc_top|b_adder|Mux23~0 , pc_top|b_adder|Mux23~0, top, 1
instance = comp, \my_alu|pc_delay_1[8] , my_alu|pc_delay_1[8], top, 1
instance = comp, \control|imm_U_J[6]~11 , control|imm_U_J[6]~11, top, 1
instance = comp, \pc_top|b_adder|Mux24~0 , pc_top|b_adder|Mux24~0, top, 1
instance = comp, \control|imm_U_J[5]~5 , control|imm_U_J[5]~5, top, 1
instance = comp, \pc_top|b_adder|Mux25~0 , pc_top|b_adder|Mux25~0, top, 1
instance = comp, \pc_top|b_adder|Mux26~0 , pc_top|b_adder|Mux26~0, top, 1
instance = comp, \pc_top|b_adder|Mux27~0 , pc_top|b_adder|Mux27~0, top, 1
instance = comp, \pc_top|b_adder|Mux28~0 , pc_top|b_adder|Mux28~0, top, 1
instance = comp, \pc_top|b_adder|Mux29~0 , pc_top|b_adder|Mux29~0, top, 1
instance = comp, \pc_top|b_adder|Mux30~0 , pc_top|b_adder|Mux30~0, top, 1
instance = comp, \pc_top|b_adder|Add0~41 , pc_top|b_adder|Add0~41, top, 1
instance = comp, \pc_top|b_adder|Add0~1 , pc_top|b_adder|Add0~1, top, 1
instance = comp, \pc_top|b_adder|Add0~5 , pc_top|b_adder|Add0~5, top, 1
instance = comp, \pc_top|b_adder|Add0~9 , pc_top|b_adder|Add0~9, top, 1
instance = comp, \pc_top|b_adder|Add0~13 , pc_top|b_adder|Add0~13, top, 1
instance = comp, \pc_top|b_adder|Add0~17 , pc_top|b_adder|Add0~17, top, 1
instance = comp, \pc_top|b_adder|Add0~21 , pc_top|b_adder|Add0~21, top, 1
instance = comp, \pc_top|b_adder|Add0~25 , pc_top|b_adder|Add0~25, top, 1
instance = comp, \pc_top|b_adder|Add0~29 , pc_top|b_adder|Add0~29, top, 1
instance = comp, \pc_top|b_adder|Add0~33 , pc_top|b_adder|Add0~33, top, 1
instance = comp, \pc_top|b_adder|Add0~37 , pc_top|b_adder|Add0~37, top, 1
instance = comp, \pc_top|b_adder|Add0~61 , pc_top|b_adder|Add0~61, top, 1
instance = comp, \pc_top|b_adder|Add0~57 , pc_top|b_adder|Add0~57, top, 1
instance = comp, \pc_top|b_adder|Add0~53 , pc_top|b_adder|Add0~53, top, 1
instance = comp, \pc_top|b_adder|Add0~49 , pc_top|b_adder|Add0~49, top, 1
instance = comp, \pc_top|b_adder|Add0~45 , pc_top|b_adder|Add0~45, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[16] , pc_top|p_mux|address_from_branch_temp_1[16], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[16] , pc_top|p_mux|address_from_branch_temp_2[16], top, 1
instance = comp, \pc_top|my_pc|address_out~10 , pc_top|my_pc|address_out~10, top, 1
instance = comp, \pc_top|my_pc|address_out[16] , pc_top|my_pc|address_out[16], top, 1
instance = comp, \pc_top|p_adder|Add0~57 , pc_top|p_adder|Add0~57, top, 1
instance = comp, \pc_top|p_adder|Add0~81 , pc_top|p_adder|Add0~81, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[18] , pc_top|p_mux|address_from_increment_temp_1[18], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[18] , pc_top|p_mux|address_from_increment_temp_2[18], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[18] , pc_top|p_mux|address_from_increment_temp_3[18], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[18] , pc_top|p_mux|address_from_jalr_temp[18], top, 1
instance = comp, \my_alu|pc_delay_1[18] , my_alu|pc_delay_1[18], top, 1
instance = comp, \pc_top|b_adder|Mux13~0 , pc_top|b_adder|Mux13~0, top, 1
instance = comp, \my_alu|pc_delay_1[17]~DUPLICATE , my_alu|pc_delay_1[17]~DUPLICATE, top, 1
instance = comp, \pc_top|b_adder|Mux14~0 , pc_top|b_adder|Mux14~0, top, 1
instance = comp, \pc_top|b_adder|Add0~65 , pc_top|b_adder|Add0~65, top, 1
instance = comp, \pc_top|b_adder|Add0~89 , pc_top|b_adder|Add0~89, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[18] , pc_top|p_mux|address_from_branch_temp_1[18], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[18]~feeder , pc_top|p_mux|address_from_branch_temp_2[18]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[18] , pc_top|p_mux|address_from_branch_temp_2[18], top, 1
instance = comp, \pc_top|my_pc|address_out~21 , pc_top|my_pc|address_out~21, top, 1
instance = comp, \pc_top|my_pc|address_out[18] , pc_top|my_pc|address_out[18], top, 1
instance = comp, \pc_top|p_adder|Add0~77 , pc_top|p_adder|Add0~77, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[19] , pc_top|p_mux|address_from_increment_temp_1[19], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[19] , pc_top|p_mux|address_from_increment_temp_2[19], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[19] , pc_top|p_mux|address_from_increment_temp_3[19], top, 1
instance = comp, \my_alu|pc_delay_1[19]~DUPLICATE , my_alu|pc_delay_1[19]~DUPLICATE, top, 1
instance = comp, \pc_top|b_adder|Mux12~1 , pc_top|b_adder|Mux12~1, top, 1
instance = comp, \pc_top|b_adder|Add0~85 , pc_top|b_adder|Add0~85, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[19] , pc_top|p_mux|address_from_branch_temp_1[19], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[19]~feeder , pc_top|p_mux|address_from_branch_temp_2[19]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[19] , pc_top|p_mux|address_from_branch_temp_2[19], top, 1
instance = comp, \pc_top|my_pc|address_out~20 , pc_top|my_pc|address_out~20, top, 1
instance = comp, \pc_top|my_pc|address_out[19] , pc_top|my_pc|address_out[19], top, 1
instance = comp, \pc_top|p_adder|Add0~73 , pc_top|p_adder|Add0~73, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[20] , pc_top|p_mux|address_from_increment_temp_1[20], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[20]~feeder , pc_top|p_mux|address_from_increment_temp_2[20]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[20] , pc_top|p_mux|address_from_increment_temp_2[20], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[20] , pc_top|p_mux|address_from_increment_temp_3[20], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[20] , pc_top|p_mux|address_from_jalr_temp[20], top, 1
instance = comp, \my_alu|pc_delay_1[20] , my_alu|pc_delay_1[20], top, 1
instance = comp, \pc_top|b_adder|Mux11~0 , pc_top|b_adder|Mux11~0, top, 1
instance = comp, \pc_top|b_adder|Add0~81 , pc_top|b_adder|Add0~81, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[20] , pc_top|p_mux|address_from_branch_temp_1[20], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[20]~feeder , pc_top|p_mux|address_from_branch_temp_2[20]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[20] , pc_top|p_mux|address_from_branch_temp_2[20], top, 1
instance = comp, \pc_top|my_pc|address_out~19 , pc_top|my_pc|address_out~19, top, 1
instance = comp, \pc_top|my_pc|address_out[20] , pc_top|my_pc|address_out[20], top, 1
instance = comp, \pc_top|p_adder|Add0~69 , pc_top|p_adder|Add0~69, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[21] , pc_top|p_mux|address_from_increment_temp_1[21], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[21] , pc_top|p_mux|address_from_increment_temp_2[21], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[21] , pc_top|p_mux|address_from_increment_temp_3[21], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[21] , pc_top|p_mux|address_from_jalr_temp[21], top, 1
instance = comp, \my_alu|pc_delay_1[21]~DUPLICATE , my_alu|pc_delay_1[21]~DUPLICATE, top, 1
instance = comp, \pc_top|b_adder|Mux10~0 , pc_top|b_adder|Mux10~0, top, 1
instance = comp, \pc_top|b_adder|Add0~77 , pc_top|b_adder|Add0~77, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[21] , pc_top|p_mux|address_from_branch_temp_1[21], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[21] , pc_top|p_mux|address_from_branch_temp_2[21], top, 1
instance = comp, \pc_top|my_pc|address_out~18 , pc_top|my_pc|address_out~18, top, 1
instance = comp, \pc_top|my_pc|address_out[21] , pc_top|my_pc|address_out[21], top, 1
instance = comp, \pc_top|p_adder|Add0~65 , pc_top|p_adder|Add0~65, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[22] , pc_top|p_mux|address_from_increment_temp_1[22], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[22]~feeder , pc_top|p_mux|address_from_increment_temp_2[22]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[22] , pc_top|p_mux|address_from_increment_temp_2[22], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[22] , pc_top|p_mux|address_from_increment_temp_3[22], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[22] , pc_top|p_mux|address_from_jalr_temp[22], top, 1
instance = comp, \pc_top|b_adder|Mux9~0 , pc_top|b_adder|Mux9~0, top, 1
instance = comp, \my_alu|pc_delay_1[22] , my_alu|pc_delay_1[22], top, 1
instance = comp, \pc_top|b_adder|Add0~73 , pc_top|b_adder|Add0~73, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[22] , pc_top|p_mux|address_from_branch_temp_1[22], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[22] , pc_top|p_mux|address_from_branch_temp_2[22], top, 1
instance = comp, \pc_top|my_pc|address_out~17 , pc_top|my_pc|address_out~17, top, 1
instance = comp, \pc_top|my_pc|address_out[22] , pc_top|my_pc|address_out[22], top, 1
instance = comp, \pc_top|p_adder|Add0~85 , pc_top|p_adder|Add0~85, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[23] , pc_top|p_mux|address_from_increment_temp_1[23], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[23] , pc_top|p_mux|address_from_increment_temp_2[23], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[23] , pc_top|p_mux|address_from_increment_temp_3[23], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[23] , pc_top|p_mux|address_from_jalr_temp[23], top, 1
instance = comp, \pc_top|b_adder|Mux8~0 , pc_top|b_adder|Mux8~0, top, 1
instance = comp, \my_alu|pc_delay_1[23]~feeder , my_alu|pc_delay_1[23]~feeder, top, 1
instance = comp, \my_alu|pc_delay_1[23] , my_alu|pc_delay_1[23], top, 1
instance = comp, \pc_top|b_adder|Add0~93 , pc_top|b_adder|Add0~93, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[23] , pc_top|p_mux|address_from_branch_temp_1[23], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[23] , pc_top|p_mux|address_from_branch_temp_2[23], top, 1
instance = comp, \pc_top|my_pc|address_out~22 , pc_top|my_pc|address_out~22, top, 1
instance = comp, \pc_top|my_pc|address_out[23] , pc_top|my_pc|address_out[23], top, 1
instance = comp, \pc_top|p_adder|Add0~89 , pc_top|p_adder|Add0~89, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[24] , pc_top|p_mux|address_from_increment_temp_1[24], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[24]~feeder , pc_top|p_mux|address_from_increment_temp_2[24]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[24] , pc_top|p_mux|address_from_increment_temp_2[24], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[24] , pc_top|p_mux|address_from_increment_temp_3[24], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[24] , pc_top|p_mux|address_from_jalr_temp[24], top, 1
instance = comp, \pc_top|b_adder|Mux7~0 , pc_top|b_adder|Mux7~0, top, 1
instance = comp, \my_alu|pc_delay_1[24]~feeder , my_alu|pc_delay_1[24]~feeder, top, 1
instance = comp, \my_alu|pc_delay_1[24] , my_alu|pc_delay_1[24], top, 1
instance = comp, \pc_top|b_adder|Add0~97 , pc_top|b_adder|Add0~97, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[24] , pc_top|p_mux|address_from_branch_temp_1[24], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[24] , pc_top|p_mux|address_from_branch_temp_2[24], top, 1
instance = comp, \pc_top|my_pc|address_out~23 , pc_top|my_pc|address_out~23, top, 1
instance = comp, \pc_top|my_pc|address_out[24] , pc_top|my_pc|address_out[24], top, 1
instance = comp, \pc_top|p_adder|Add0~93 , pc_top|p_adder|Add0~93, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[25] , pc_top|p_mux|address_from_increment_temp_1[25], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[25]~feeder , pc_top|p_mux|address_from_increment_temp_2[25]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[25] , pc_top|p_mux|address_from_increment_temp_2[25], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[25] , pc_top|p_mux|address_from_increment_temp_3[25], top, 1
instance = comp, \my_alu|pc_delay_1[25] , my_alu|pc_delay_1[25], top, 1
instance = comp, \pc_top|b_adder|Mux6~0 , pc_top|b_adder|Mux6~0, top, 1
instance = comp, \pc_top|b_adder|Add0~101 , pc_top|b_adder|Add0~101, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[25] , pc_top|p_mux|address_from_branch_temp_1[25], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[25] , pc_top|p_mux|address_from_branch_temp_2[25], top, 1
instance = comp, \pc_top|my_pc|address_out~24 , pc_top|my_pc|address_out~24, top, 1
instance = comp, \pc_top|my_pc|address_out[25] , pc_top|my_pc|address_out[25], top, 1
instance = comp, \pc_top|p_adder|Add0~101 , pc_top|p_adder|Add0~101, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[26] , pc_top|p_mux|address_from_increment_temp_1[26], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[26]~feeder , pc_top|p_mux|address_from_increment_temp_2[26]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[26] , pc_top|p_mux|address_from_increment_temp_2[26], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[26]~feeder , pc_top|p_mux|address_from_increment_temp_3[26]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[26] , pc_top|p_mux|address_from_increment_temp_3[26], top, 1
instance = comp, \pc_top|j_adder|Add0~109 , pc_top|j_adder|Add0~109, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[26] , pc_top|p_mux|address_from_jalr_temp[26], top, 1
instance = comp, \pc_top|b_adder|Mux5~0 , pc_top|b_adder|Mux5~0, top, 1
instance = comp, \my_alu|pc_delay_1[26]~feeder , my_alu|pc_delay_1[26]~feeder, top, 1
instance = comp, \my_alu|pc_delay_1[26] , my_alu|pc_delay_1[26], top, 1
instance = comp, \pc_top|b_adder|Add0~109 , pc_top|b_adder|Add0~109, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[26] , pc_top|p_mux|address_from_branch_temp_1[26], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[26] , pc_top|p_mux|address_from_branch_temp_2[26], top, 1
instance = comp, \pc_top|my_pc|address_out~26 , pc_top|my_pc|address_out~26, top, 1
instance = comp, \pc_top|my_pc|address_out[26] , pc_top|my_pc|address_out[26], top, 1
instance = comp, \pc_top|p_adder|Add0~97 , pc_top|p_adder|Add0~97, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[27] , pc_top|p_mux|address_from_increment_temp_1[27], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[27] , pc_top|p_mux|address_from_increment_temp_2[27], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[27] , pc_top|p_mux|address_from_increment_temp_3[27], top, 1
instance = comp, \pc_top|j_adder|Add0~105 , pc_top|j_adder|Add0~105, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[27] , pc_top|p_mux|address_from_jalr_temp[27], top, 1
instance = comp, \pc_top|b_adder|Mux4~0 , pc_top|b_adder|Mux4~0, top, 1
instance = comp, \my_alu|pc_delay_1[27]~feeder , my_alu|pc_delay_1[27]~feeder, top, 1
instance = comp, \my_alu|pc_delay_1[27] , my_alu|pc_delay_1[27], top, 1
instance = comp, \pc_top|b_adder|Add0~105 , pc_top|b_adder|Add0~105, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[27] , pc_top|p_mux|address_from_branch_temp_1[27], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[27] , pc_top|p_mux|address_from_branch_temp_2[27], top, 1
instance = comp, \pc_top|my_pc|address_out~25 , pc_top|my_pc|address_out~25, top, 1
instance = comp, \pc_top|my_pc|address_out[27] , pc_top|my_pc|address_out[27], top, 1
instance = comp, \pc_top|p_adder|Add0~61 , pc_top|p_adder|Add0~61, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[28] , pc_top|p_mux|address_from_increment_temp_1[28], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[28] , pc_top|p_mux|address_from_increment_temp_2[28], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[28] , pc_top|p_mux|address_from_increment_temp_3[28], top, 1
instance = comp, \pc_top|j_adder|Add0~69 , pc_top|j_adder|Add0~69, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[28] , pc_top|p_mux|address_from_jalr_temp[28], top, 1
instance = comp, \my_alu|pc_delay_1[28]~DUPLICATE , my_alu|pc_delay_1[28]~DUPLICATE, top, 1
instance = comp, \pc_top|b_adder|Mux3~0 , pc_top|b_adder|Mux3~0, top, 1
instance = comp, \pc_top|b_adder|Add0~69 , pc_top|b_adder|Add0~69, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[28] , pc_top|p_mux|address_from_branch_temp_1[28], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[28] , pc_top|p_mux|address_from_branch_temp_2[28], top, 1
instance = comp, \pc_top|my_pc|address_out~16 , pc_top|my_pc|address_out~16, top, 1
instance = comp, \pc_top|my_pc|address_out[28] , pc_top|my_pc|address_out[28], top, 1
instance = comp, \pc_top|p_adder|Add0~109 , pc_top|p_adder|Add0~109, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[29] , pc_top|p_mux|address_from_increment_temp_1[29], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[29] , pc_top|p_mux|address_from_increment_temp_2[29], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[29]~feeder , pc_top|p_mux|address_from_increment_temp_3[29]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[29] , pc_top|p_mux|address_from_increment_temp_3[29], top, 1
instance = comp, \pc_top|j_adder|Add0~117 , pc_top|j_adder|Add0~117, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[29] , pc_top|p_mux|address_from_jalr_temp[29], top, 1
instance = comp, \pc_top|b_adder|Mux2~0 , pc_top|b_adder|Mux2~0, top, 1
instance = comp, \pc_top|b_adder|Add0~117 , pc_top|b_adder|Add0~117, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[29] , pc_top|p_mux|address_from_branch_temp_1[29], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[29] , pc_top|p_mux|address_from_branch_temp_2[29], top, 1
instance = comp, \pc_top|my_pc|address_out~28 , pc_top|my_pc|address_out~28, top, 1
instance = comp, \pc_top|my_pc|address_out[29] , pc_top|my_pc|address_out[29], top, 1
instance = comp, \my_alu|pc_delay_1[29]~feeder , my_alu|pc_delay_1[29]~feeder, top, 1
instance = comp, \my_alu|pc_delay_1[29] , my_alu|pc_delay_1[29], top, 1
instance = comp, \pc_top|b_adder|Add0~113 , pc_top|b_adder|Add0~113, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[30] , pc_top|p_mux|address_from_branch_temp_1[30], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[30] , pc_top|p_mux|address_from_branch_temp_2[30], top, 1
instance = comp, \pc_top|j_adder|Add0~113 , pc_top|j_adder|Add0~113, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[30] , pc_top|p_mux|address_from_jalr_temp[30], top, 1
instance = comp, \pc_top|p_adder|Add0~105 , pc_top|p_adder|Add0~105, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[30] , pc_top|p_mux|address_from_increment_temp_1[30], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[30] , pc_top|p_mux|address_from_increment_temp_2[30], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[30] , pc_top|p_mux|address_from_increment_temp_3[30], top, 1
instance = comp, \pc_top|my_pc|address_out~27 , pc_top|my_pc|address_out~27, top, 1
instance = comp, \pc_top|my_pc|address_out[30] , pc_top|my_pc|address_out[30], top, 1
instance = comp, \pc_top|p_adder|Add0~113 , pc_top|p_adder|Add0~113, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[31] , pc_top|p_mux|address_from_increment_temp_1[31], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[31] , pc_top|p_mux|address_from_increment_temp_2[31], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[31] , pc_top|p_mux|address_from_increment_temp_3[31], top, 1
instance = comp, \pc_top|j_adder|Add0~121 , pc_top|j_adder|Add0~121, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[31] , pc_top|p_mux|address_from_jalr_temp[31], top, 1
instance = comp, \pc_top|b_adder|Add0~121 , pc_top|b_adder|Add0~121, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[31] , pc_top|p_mux|address_from_branch_temp_1[31], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[31] , pc_top|p_mux|address_from_branch_temp_2[31], top, 1
instance = comp, \pc_top|my_pc|address_out~29 , pc_top|my_pc|address_out~29, top, 1
instance = comp, \pc_top|my_pc|address_out[31] , pc_top|my_pc|address_out[31], top, 1
instance = comp, \my_alu|pc_delay_1[31] , my_alu|pc_delay_1[31], top, 1
instance = comp, \my_alu|pc_delay_2[31] , my_alu|pc_delay_2[31], top, 1
instance = comp, \my_alu|pc_delay_2[30] , my_alu|pc_delay_2[30], top, 1
instance = comp, \my_alu|pc_delay_2[29] , my_alu|pc_delay_2[29], top, 1
instance = comp, \my_alu|pc_delay_1[28] , my_alu|pc_delay_1[28], top, 1
instance = comp, \my_alu|pc_delay_2[28] , my_alu|pc_delay_2[28], top, 1
instance = comp, \my_alu|pc_delay_2[27] , my_alu|pc_delay_2[27], top, 1
instance = comp, \my_alu|pc_delay_2[26] , my_alu|pc_delay_2[26], top, 1
instance = comp, \my_alu|pc_delay_2[25] , my_alu|pc_delay_2[25], top, 1
instance = comp, \my_alu|pc_delay_2[24] , my_alu|pc_delay_2[24], top, 1
instance = comp, \my_alu|pc_delay_1[23]~DUPLICATE , my_alu|pc_delay_1[23]~DUPLICATE, top, 1
instance = comp, \my_alu|pc_delay_2[23] , my_alu|pc_delay_2[23], top, 1
instance = comp, \my_alu|pc_delay_2[22] , my_alu|pc_delay_2[22], top, 1
instance = comp, \my_alu|pc_delay_1[21] , my_alu|pc_delay_1[21], top, 1
instance = comp, \my_alu|pc_delay_2[21] , my_alu|pc_delay_2[21], top, 1
instance = comp, \my_alu|pc_delay_2[20] , my_alu|pc_delay_2[20], top, 1
instance = comp, \my_alu|pc_delay_1[19] , my_alu|pc_delay_1[19], top, 1
instance = comp, \my_alu|pc_delay_2[19] , my_alu|pc_delay_2[19], top, 1
instance = comp, \my_alu|pc_delay_2[18] , my_alu|pc_delay_2[18], top, 1
instance = comp, \my_alu|pc_delay_2[16] , my_alu|pc_delay_2[16], top, 1
instance = comp, \my_alu|pc_delay_2[14] , my_alu|pc_delay_2[14], top, 1
instance = comp, \my_alu|pc_delay_2[13] , my_alu|pc_delay_2[13], top, 1
instance = comp, \my_alu|pc_delay_2[12] , my_alu|pc_delay_2[12], top, 1
instance = comp, \my_alu|pc_delay_2[11] , my_alu|pc_delay_2[11], top, 1
instance = comp, \my_alu|pc_delay_2[10] , my_alu|pc_delay_2[10], top, 1
instance = comp, \my_alu|pc_delay_1[9]~DUPLICATE , my_alu|pc_delay_1[9]~DUPLICATE, top, 1
instance = comp, \my_alu|pc_delay_2[9] , my_alu|pc_delay_2[9], top, 1
instance = comp, \my_alu|pc_delay_2[8] , my_alu|pc_delay_2[8], top, 1
instance = comp, \my_alu|Add3~33 , my_alu|Add3~33, top, 1
instance = comp, \my_alu|Add3~29 , my_alu|Add3~29, top, 1
instance = comp, \my_alu|Add3~25 , my_alu|Add3~25, top, 1
instance = comp, \my_alu|Add3~21 , my_alu|Add3~21, top, 1
instance = comp, \my_alu|Add3~17 , my_alu|Add3~17, top, 1
instance = comp, \my_alu|Add3~13 , my_alu|Add3~13, top, 1
instance = comp, \my_alu|Add3~9 , my_alu|Add3~9, top, 1
instance = comp, \my_alu|Add3~5 , my_alu|Add3~5, top, 1
instance = comp, \my_alu|Add3~1 , my_alu|Add3~1, top, 1
instance = comp, \my_alu|Add3~53 , my_alu|Add3~53, top, 1
instance = comp, \my_alu|Add3~77 , my_alu|Add3~77, top, 1
instance = comp, \my_alu|Add3~73 , my_alu|Add3~73, top, 1
instance = comp, \my_alu|Add3~69 , my_alu|Add3~69, top, 1
instance = comp, \my_alu|Add3~65 , my_alu|Add3~65, top, 1
instance = comp, \my_alu|Add3~61 , my_alu|Add3~61, top, 1
instance = comp, \my_alu|Add3~81 , my_alu|Add3~81, top, 1
instance = comp, \my_alu|Add3~85 , my_alu|Add3~85, top, 1
instance = comp, \my_alu|Add3~89 , my_alu|Add3~89, top, 1
instance = comp, \my_alu|Add3~97 , my_alu|Add3~97, top, 1
instance = comp, \my_alu|Add3~93 , my_alu|Add3~93, top, 1
instance = comp, \my_alu|Add3~57 , my_alu|Add3~57, top, 1
instance = comp, \my_alu|Add3~105 , my_alu|Add3~105, top, 1
instance = comp, \my_alu|Add3~101 , my_alu|Add3~101, top, 1
instance = comp, \my_alu|Add3~109 , my_alu|Add3~109, top, 1
instance = comp, \my_alu|imm_U_J_delay[18] , my_alu|imm_U_J_delay[18], top, 1
instance = comp, \my_alu|Mux1~0 , my_alu|Mux1~0, top, 1
instance = comp, \my_alu|Mux3~0 , my_alu|Mux3~0, top, 1
instance = comp, \my_alu|imm_delay[11] , my_alu|imm_delay[11], top, 1
instance = comp, \my_alu|Mux4~0 , my_alu|Mux4~0, top, 1
instance = comp, \my_alu|imm_U_J_delay[14]~feeder , my_alu|imm_U_J_delay[14]~feeder, top, 1
instance = comp, \my_alu|imm_U_J_delay[14] , my_alu|imm_U_J_delay[14], top, 1
instance = comp, \my_alu|Mux5~0 , my_alu|Mux5~0, top, 1
instance = comp, \my_alu|imm_U_J_delay[12] , my_alu|imm_U_J_delay[12], top, 1
instance = comp, \my_alu|Mux7~0 , my_alu|Mux7~0, top, 1
instance = comp, \my_alu|imm_U_J_delay[11] , my_alu|imm_U_J_delay[11], top, 1
instance = comp, \my_alu|Mux8~0 , my_alu|Mux8~0, top, 1
instance = comp, \my_alu|imm_U_J_delay[10] , my_alu|imm_U_J_delay[10], top, 1
instance = comp, \my_alu|Mux9~0 , my_alu|Mux9~0, top, 1
instance = comp, \my_alu|imm_U_J_delay[9] , my_alu|imm_U_J_delay[9], top, 1
instance = comp, \my_alu|Mux10~0 , my_alu|Mux10~0, top, 1
instance = comp, \my_alu|imm_U_J_delay[8] , my_alu|imm_U_J_delay[8], top, 1
instance = comp, \my_alu|Mux11~0 , my_alu|Mux11~0, top, 1
instance = comp, \my_alu|imm_U_J_delay[6] , my_alu|imm_U_J_delay[6], top, 1
instance = comp, \my_alu|Mux13~0 , my_alu|Mux13~0, top, 1
instance = comp, \my_alu|imm_U_J_delay[5] , my_alu|imm_U_J_delay[5], top, 1
instance = comp, \my_alu|Mux14~0 , my_alu|Mux14~0, top, 1
instance = comp, \my_alu|imm_U_J_delay[4] , my_alu|imm_U_J_delay[4], top, 1
instance = comp, \my_alu|Mux15~0 , my_alu|Mux15~0, top, 1
instance = comp, \my_alu|imm_U_J_delay[3] , my_alu|imm_U_J_delay[3], top, 1
instance = comp, \my_alu|Mux16~0 , my_alu|Mux16~0, top, 1
instance = comp, \my_alu|imm_U_J_delay[2] , my_alu|imm_U_J_delay[2], top, 1
instance = comp, \my_alu|Mux17~0 , my_alu|Mux17~0, top, 1
instance = comp, \my_alu|pc_delay_2[6] , my_alu|pc_delay_2[6], top, 1
instance = comp, \my_alu|Add4~45 , my_alu|Add4~45, top, 1
instance = comp, \my_alu|Add4~41 , my_alu|Add4~41, top, 1
instance = comp, \my_alu|Add4~37 , my_alu|Add4~37, top, 1
instance = comp, \my_alu|Add4~33 , my_alu|Add4~33, top, 1
instance = comp, \my_alu|Add4~29 , my_alu|Add4~29, top, 1
instance = comp, \my_alu|Add4~25 , my_alu|Add4~25, top, 1
instance = comp, \my_alu|Add4~21 , my_alu|Add4~21, top, 1
instance = comp, \my_alu|Add4~17 , my_alu|Add4~17, top, 1
instance = comp, \my_alu|Add4~13 , my_alu|Add4~13, top, 1
instance = comp, \my_alu|Add4~9 , my_alu|Add4~9, top, 1
instance = comp, \my_alu|Add4~5 , my_alu|Add4~5, top, 1
instance = comp, \my_alu|Add4~1 , my_alu|Add4~1, top, 1
instance = comp, \my_alu|Add4~53 , my_alu|Add4~53, top, 1
instance = comp, \my_alu|Add4~77 , my_alu|Add4~77, top, 1
instance = comp, \my_alu|Add4~73 , my_alu|Add4~73, top, 1
instance = comp, \my_alu|Add4~69 , my_alu|Add4~69, top, 1
instance = comp, \my_alu|Add4~65 , my_alu|Add4~65, top, 1
instance = comp, \my_alu|Add4~61 , my_alu|Add4~61, top, 1
instance = comp, \my_alu|Add4~81 , my_alu|Add4~81, top, 1
instance = comp, \my_alu|Add4~85 , my_alu|Add4~85, top, 1
instance = comp, \my_alu|Add4~89 , my_alu|Add4~89, top, 1
instance = comp, \my_alu|Add4~97 , my_alu|Add4~97, top, 1
instance = comp, \my_alu|Add4~93 , my_alu|Add4~93, top, 1
instance = comp, \my_alu|Add4~57 , my_alu|Add4~57, top, 1
instance = comp, \my_alu|Add4~105 , my_alu|Add4~105, top, 1
instance = comp, \my_alu|Add4~101 , my_alu|Add4~101, top, 1
instance = comp, \my_alu|Add4~109 , my_alu|Add4~109, top, 1
instance = comp, \my_alu|Mux33~2 , my_alu|Mux33~2, top, 1
instance = comp, \my_alu|Add2~130 , my_alu|Add2~130, top, 1
instance = comp, \my_alu|Add2~121 , my_alu|Add2~121, top, 1
instance = comp, \my_alu|Add2~125 , my_alu|Add2~125, top, 1
instance = comp, \my_alu|Add2~117 , my_alu|Add2~117, top, 1
instance = comp, \my_alu|Add2~113 , my_alu|Add2~113, top, 1
instance = comp, \my_alu|Add2~49 , my_alu|Add2~49, top, 1
instance = comp, \my_alu|Add2~45 , my_alu|Add2~45, top, 1
instance = comp, \my_alu|Add2~41 , my_alu|Add2~41, top, 1
instance = comp, \my_alu|Add2~37 , my_alu|Add2~37, top, 1
instance = comp, \my_alu|Add2~33 , my_alu|Add2~33, top, 1
instance = comp, \my_alu|Add2~29 , my_alu|Add2~29, top, 1
instance = comp, \my_alu|Add2~25 , my_alu|Add2~25, top, 1
instance = comp, \my_alu|Add2~21 , my_alu|Add2~21, top, 1
instance = comp, \my_alu|Add2~17 , my_alu|Add2~17, top, 1
instance = comp, \my_alu|Add2~13 , my_alu|Add2~13, top, 1
instance = comp, \my_alu|Add2~9 , my_alu|Add2~9, top, 1
instance = comp, \my_alu|Add2~5 , my_alu|Add2~5, top, 1
instance = comp, \my_alu|Add2~1 , my_alu|Add2~1, top, 1
instance = comp, \my_alu|Add2~53 , my_alu|Add2~53, top, 1
instance = comp, \my_alu|Add2~77 , my_alu|Add2~77, top, 1
instance = comp, \my_alu|Add2~73 , my_alu|Add2~73, top, 1
instance = comp, \my_alu|Add2~69 , my_alu|Add2~69, top, 1
instance = comp, \my_alu|Add2~65 , my_alu|Add2~65, top, 1
instance = comp, \my_alu|Add2~61 , my_alu|Add2~61, top, 1
instance = comp, \my_alu|Add2~81 , my_alu|Add2~81, top, 1
instance = comp, \my_alu|Add2~85 , my_alu|Add2~85, top, 1
instance = comp, \my_alu|Add2~89 , my_alu|Add2~89, top, 1
instance = comp, \my_alu|Add2~97 , my_alu|Add2~97, top, 1
instance = comp, \my_alu|Add2~93 , my_alu|Add2~93, top, 1
instance = comp, \my_alu|Add2~57 , my_alu|Add2~57, top, 1
instance = comp, \my_alu|Add2~105 , my_alu|Add2~105, top, 1
instance = comp, \my_alu|Add2~101 , my_alu|Add2~101, top, 1
instance = comp, \my_alu|Add2~109 , my_alu|Add2~109, top, 1
instance = comp, \my_alu|Add1~121 , my_alu|Add1~121, top, 1
instance = comp, \my_alu|Add1~125 , my_alu|Add1~125, top, 1
instance = comp, \my_alu|Add1~117 , my_alu|Add1~117, top, 1
instance = comp, \my_alu|Add1~113 , my_alu|Add1~113, top, 1
instance = comp, \my_alu|Add1~49 , my_alu|Add1~49, top, 1
instance = comp, \my_alu|Add1~45 , my_alu|Add1~45, top, 1
instance = comp, \my_alu|Add1~41 , my_alu|Add1~41, top, 1
instance = comp, \my_alu|Add1~37 , my_alu|Add1~37, top, 1
instance = comp, \my_alu|Add1~33 , my_alu|Add1~33, top, 1
instance = comp, \my_alu|Add1~29 , my_alu|Add1~29, top, 1
instance = comp, \my_alu|Add1~25 , my_alu|Add1~25, top, 1
instance = comp, \my_alu|Add1~21 , my_alu|Add1~21, top, 1
instance = comp, \my_alu|Add1~17 , my_alu|Add1~17, top, 1
instance = comp, \my_alu|Add1~13 , my_alu|Add1~13, top, 1
instance = comp, \my_alu|Add1~9 , my_alu|Add1~9, top, 1
instance = comp, \my_alu|Add1~5 , my_alu|Add1~5, top, 1
instance = comp, \my_alu|Add1~1 , my_alu|Add1~1, top, 1
instance = comp, \my_alu|Add1~53 , my_alu|Add1~53, top, 1
instance = comp, \my_alu|Add1~77 , my_alu|Add1~77, top, 1
instance = comp, \my_alu|Add1~73 , my_alu|Add1~73, top, 1
instance = comp, \my_alu|Add1~69 , my_alu|Add1~69, top, 1
instance = comp, \my_alu|Add1~65 , my_alu|Add1~65, top, 1
instance = comp, \my_alu|Add1~61 , my_alu|Add1~61, top, 1
instance = comp, \my_alu|Add1~81 , my_alu|Add1~81, top, 1
instance = comp, \my_alu|Add1~85 , my_alu|Add1~85, top, 1
instance = comp, \my_alu|Add1~89 , my_alu|Add1~89, top, 1
instance = comp, \my_alu|Add1~97 , my_alu|Add1~97, top, 1
instance = comp, \my_alu|Add1~93 , my_alu|Add1~93, top, 1
instance = comp, \my_alu|Add1~57 , my_alu|Add1~57, top, 1
instance = comp, \my_alu|Add1~105 , my_alu|Add1~105, top, 1
instance = comp, \my_alu|Add1~101 , my_alu|Add1~101, top, 1
instance = comp, \my_alu|Add1~109 , my_alu|Add1~109, top, 1
instance = comp, \my_alu|Mux33~0 , my_alu|Mux33~0, top, 1
instance = comp, \my_alu|Mux33~3 , my_alu|Mux33~3, top, 1
instance = comp, \my_alu|out[31] , my_alu|out[31], top, 1
instance = comp, \d_mem|address_delay[31] , d_mem|address_delay[31], top, 1
instance = comp, \reg_file|register~18 , reg_file|register~18, top, 1
instance = comp, \reg_file|register~19 , reg_file|register~19, top, 1
instance = comp, \my_alu|out~182 , my_alu|out~182, top, 1
instance = comp, \my_alu|out[30]~102 , my_alu|out[30]~102, top, 1
instance = comp, \my_alu|ShiftRight1~4 , my_alu|ShiftRight1~4, top, 1
instance = comp, \my_alu|ShiftRight1~5 , my_alu|ShiftRight1~5, top, 1
instance = comp, \my_alu|ShiftRight0~13 , my_alu|ShiftRight0~13, top, 1
instance = comp, \my_alu|out~181 , my_alu|out~181, top, 1
instance = comp, \my_alu|out~183 , my_alu|out~183, top, 1
instance = comp, \my_alu|ShiftLeft0~36 , my_alu|ShiftLeft0~36, top, 1
instance = comp, \my_alu|ShiftLeft0~45 , my_alu|ShiftLeft0~45, top, 1
instance = comp, \my_alu|ShiftLeft0~37 , my_alu|ShiftLeft0~37, top, 1
instance = comp, \my_alu|out~184 , my_alu|out~184, top, 1
instance = comp, \my_alu|ShiftLeft0~15 , my_alu|ShiftLeft0~15, top, 1
instance = comp, \my_alu|ShiftLeft0~13 , my_alu|ShiftLeft0~13, top, 1
instance = comp, \my_alu|ShiftLeft0~16 , my_alu|ShiftLeft0~16, top, 1
instance = comp, \my_alu|out~185 , my_alu|out~185, top, 1
instance = comp, \my_alu|out~186 , my_alu|out~186, top, 1
instance = comp, \my_alu|out~180 , my_alu|out~180, top, 1
instance = comp, \my_alu|out~187 , my_alu|out~187, top, 1
instance = comp, \my_alu|out[30] , my_alu|out[30], top, 1
instance = comp, \d_mem|address_delay[30] , d_mem|address_delay[30], top, 1
instance = comp, \reg_file|register~48 , reg_file|register~48, top, 1
instance = comp, \reg_file|register~49 , reg_file|register~49, top, 1
instance = comp, \my_alu|ShiftLeft0~32 , my_alu|ShiftLeft0~32, top, 1
instance = comp, \my_alu|ShiftLeft0~38 , my_alu|ShiftLeft0~38, top, 1
instance = comp, \my_alu|ShiftLeft0~43 , my_alu|ShiftLeft0~43, top, 1
instance = comp, \my_alu|out~191 , my_alu|out~191, top, 1
instance = comp, \my_alu|out~192 , my_alu|out~192, top, 1
instance = comp, \my_alu|ShiftRight0~18 , my_alu|ShiftRight0~18, top, 1
instance = comp, \my_alu|ShiftRight1~6 , my_alu|ShiftRight1~6, top, 1
instance = comp, \my_alu|out~189 , my_alu|out~189, top, 1
instance = comp, \my_alu|out~190 , my_alu|out~190, top, 1
instance = comp, \my_alu|ShiftLeft0~17 , my_alu|ShiftLeft0~17, top, 1
instance = comp, \my_alu|ShiftLeft0~19 , my_alu|ShiftLeft0~19, top, 1
instance = comp, \my_alu|ShiftLeft0~21 , my_alu|ShiftLeft0~21, top, 1
instance = comp, \my_alu|out~193 , my_alu|out~193, top, 1
instance = comp, \my_alu|out~194 , my_alu|out~194, top, 1
instance = comp, \my_alu|out~188 , my_alu|out~188, top, 1
instance = comp, \my_alu|out~195 , my_alu|out~195, top, 1
instance = comp, \my_alu|out[29] , my_alu|out[29], top, 1
instance = comp, \d_mem|address_delay[29] , d_mem|address_delay[29], top, 1
instance = comp, \reg_file|register~45 , reg_file|register~45, top, 1
instance = comp, \my_alu|out~104 , my_alu|out~104, top, 1
instance = comp, \my_alu|ShiftRight0~3 , my_alu|ShiftRight0~3, top, 1
instance = comp, \my_alu|out~103 , my_alu|out~103, top, 1
instance = comp, \my_alu|ShiftLeft0~3 , my_alu|ShiftLeft0~3, top, 1
instance = comp, \my_alu|ShiftLeft0~2 , my_alu|ShiftLeft0~2, top, 1
instance = comp, \my_alu|ShiftLeft0~4 , my_alu|ShiftLeft0~4, top, 1
instance = comp, \my_alu|ShiftLeft0~22 , my_alu|ShiftLeft0~22, top, 1
instance = comp, \my_alu|out~105 , my_alu|out~105, top, 1
instance = comp, \my_alu|ShiftLeft0~1 , my_alu|ShiftLeft0~1, top, 1
instance = comp, \my_alu|ShiftLeft0~35 , my_alu|ShiftLeft0~35, top, 1
instance = comp, \my_alu|ShiftLeft0~34 , my_alu|ShiftLeft0~34, top, 1
instance = comp, \my_alu|out~106 , my_alu|out~106, top, 1
instance = comp, \my_alu|out~107 , my_alu|out~107, top, 1
instance = comp, \my_alu|out~108 , my_alu|out~108, top, 1
instance = comp, \my_alu|out~101 , my_alu|out~101, top, 1
instance = comp, \my_alu|out~109 , my_alu|out~109, top, 1
instance = comp, \my_alu|out[28] , my_alu|out[28], top, 1
instance = comp, \d_mem|address_delay[28] , d_mem|address_delay[28], top, 1
instance = comp, \reg_file|register~46 , reg_file|register~46, top, 1
instance = comp, \reg_file|register~47 , reg_file|register~47, top, 1
instance = comp, \my_alu|out~168 , my_alu|out~168, top, 1
instance = comp, \my_alu|ShiftLeft0~24 , my_alu|ShiftLeft0~24, top, 1
instance = comp, \my_alu|ShiftRight0~8 , my_alu|ShiftRight0~8, top, 1
instance = comp, \my_alu|ShiftRight1~15 , my_alu|ShiftRight1~15, top, 1
instance = comp, \my_alu|out~167 , my_alu|out~167, top, 1
instance = comp, \my_alu|out~169 , my_alu|out~169, top, 1
instance = comp, \my_alu|out~170 , my_alu|out~170, top, 1
instance = comp, \my_alu|out~166 , my_alu|out~166, top, 1
instance = comp, \my_alu|out~171 , my_alu|out~171, top, 1
instance = comp, \my_alu|out~172 , my_alu|out~172, top, 1
instance = comp, \my_alu|out[30]~10 , my_alu|out[30]~10, top, 1
instance = comp, \my_alu|out[22]~99 , my_alu|out[22]~99, top, 1
instance = comp, \my_alu|out[22]~100 , my_alu|out[22]~100, top, 1
instance = comp, \my_alu|out[27] , my_alu|out[27], top, 1
instance = comp, \d_mem|address_delay[27] , d_mem|address_delay[27], top, 1
instance = comp, \my_alu|ShiftLeft0~29 , my_alu|ShiftLeft0~29, top, 1
instance = comp, \my_alu|Mux25~0 , my_alu|Mux25~0, top, 1
instance = comp, \my_alu|out[9]~7 , my_alu|out[9]~7, top, 1
instance = comp, \my_alu|ShiftRight0~11 , my_alu|ShiftRight0~11, top, 1
instance = comp, \my_alu|ShiftRight0~12 , my_alu|ShiftRight0~12, top, 1
instance = comp, \my_alu|ShiftRight1~7 , my_alu|ShiftRight1~7, top, 1
instance = comp, \my_alu|ShiftRight0~26 , my_alu|ShiftRight0~26, top, 1
instance = comp, \my_alu|ShiftRight0~10 , my_alu|ShiftRight0~10, top, 1
instance = comp, \my_alu|ShiftRight0~21 , my_alu|ShiftRight0~21, top, 1
instance = comp, \my_alu|ShiftRight0~9 , my_alu|ShiftRight0~9, top, 1
instance = comp, \my_alu|ShiftRight0~25 , my_alu|ShiftRight0~25, top, 1
instance = comp, \my_alu|out~75 , my_alu|out~75, top, 1
instance = comp, \my_alu|out~76 , my_alu|out~76, top, 1
instance = comp, \my_alu|out~77 , my_alu|out~77, top, 1
instance = comp, \my_alu|out~74 , my_alu|out~74, top, 1
instance = comp, \my_alu|out~73 , my_alu|out~73, top, 1
instance = comp, \my_alu|out~78 , my_alu|out~78, top, 1
instance = comp, \my_alu|out[6] , my_alu|out[6], top, 1
instance = comp, \my_alu|Mux23~0 , my_alu|Mux23~0, top, 1
instance = comp, \my_alu|ShiftRight0~23 , my_alu|ShiftRight0~23, top, 1
instance = comp, \my_alu|ShiftRight0~1 , my_alu|ShiftRight0~1, top, 1
instance = comp, \my_alu|ShiftRight0~19 , my_alu|ShiftRight0~19, top, 1
instance = comp, \my_alu|ShiftRight0~0 , my_alu|ShiftRight0~0, top, 1
instance = comp, \my_alu|out~60 , my_alu|out~60, top, 1
instance = comp, \my_alu|ShiftRight0~2 , my_alu|ShiftRight0~2, top, 1
instance = comp, \my_alu|ShiftRight1~0 , my_alu|ShiftRight1~0, top, 1
instance = comp, \my_alu|out~61 , my_alu|out~61, top, 1
instance = comp, \my_alu|out~62 , my_alu|out~62, top, 1
instance = comp, \my_alu|out~59 , my_alu|out~59, top, 1
instance = comp, \my_alu|out~58 , my_alu|out~58, top, 1
instance = comp, \my_alu|out~63 , my_alu|out~63, top, 1
instance = comp, \my_alu|out[8] , my_alu|out[8], top, 1
instance = comp, \my_alu|Mux22~0 , my_alu|Mux22~0, top, 1
instance = comp, \my_alu|out~51 , my_alu|out~51, top, 1
instance = comp, \my_alu|ShiftRight0~15 , my_alu|ShiftRight0~15, top, 1
instance = comp, \my_alu|ShiftRight0~16 , my_alu|ShiftRight0~16, top, 1
instance = comp, \my_alu|ShiftRight0~22 , my_alu|ShiftRight0~22, top, 1
instance = comp, \my_alu|ShiftRight0~14 , my_alu|ShiftRight0~14, top, 1
instance = comp, \my_alu|out~52 , my_alu|out~52, top, 1
instance = comp, \my_alu|ShiftRight0~17 , my_alu|ShiftRight0~17, top, 1
instance = comp, \my_alu|out~53 , my_alu|out~53, top, 1
instance = comp, \my_alu|out~54 , my_alu|out~54, top, 1
instance = comp, \my_alu|ShiftLeft0~26 , my_alu|ShiftLeft0~26, top, 1
instance = comp, \my_alu|out~55 , my_alu|out~55, top, 1
instance = comp, \my_alu|out~56 , my_alu|out~56, top, 1
instance = comp, \my_alu|out~50 , my_alu|out~50, top, 1
instance = comp, \my_alu|out~49 , my_alu|out~49, top, 1
instance = comp, \my_alu|out~57 , my_alu|out~57, top, 1
instance = comp, \my_alu|out[9] , my_alu|out[9], top, 1
instance = comp, \my_alu|Mux20~0 , my_alu|Mux20~0, top, 1
instance = comp, \my_alu|out~31 , my_alu|out~31, top, 1
instance = comp, \my_alu|out~32 , my_alu|out~32, top, 1
instance = comp, \my_alu|out~33 , my_alu|out~33, top, 1
instance = comp, \my_alu|out~36 , my_alu|out~36, top, 1
instance = comp, \my_alu|out~35 , my_alu|out~35, top, 1
instance = comp, \my_alu|ShiftRight0~6 , my_alu|ShiftRight0~6, top, 1
instance = comp, \my_alu|ShiftRight0~20 , my_alu|ShiftRight0~20, top, 1
instance = comp, \my_alu|ShiftRight0~5 , my_alu|ShiftRight0~5, top, 1
instance = comp, \my_alu|out~34 , my_alu|out~34, top, 1
instance = comp, \my_alu|out~37 , my_alu|out~37, top, 1
instance = comp, \my_alu|out~38 , my_alu|out~38, top, 1
instance = comp, \my_alu|out~39 , my_alu|out~39, top, 1
instance = comp, \my_alu|out[11] , my_alu|out[11], top, 1
instance = comp, \d_mem|write_data_delay_1[1] , d_mem|write_data_delay_1[1], top, 1
instance = comp, \d_mem|write_data_delay_1[25] , d_mem|write_data_delay_1[25], top, 1
instance = comp, \d_mem|write_data_delay_1[9] , d_mem|write_data_delay_1[9], top, 1
instance = comp, \d_mem|data_memory_bank_3~3 , d_mem|data_memory_bank_3~3, top, 1
instance = comp, \d_mem|write_data_delay_1[2]~feeder , d_mem|write_data_delay_1[2]~feeder, top, 1
instance = comp, \d_mem|write_data_delay_1[2] , d_mem|write_data_delay_1[2], top, 1
instance = comp, \d_mem|write_data_delay_1[26] , d_mem|write_data_delay_1[26], top, 1
instance = comp, \d_mem|write_data_delay_1[10] , d_mem|write_data_delay_1[10], top, 1
instance = comp, \d_mem|data_memory_bank_3~4 , d_mem|data_memory_bank_3~4, top, 1
instance = comp, \d_mem|write_data_delay_1[11] , d_mem|write_data_delay_1[11], top, 1
instance = comp, \d_mem|write_data_delay_1[27] , d_mem|write_data_delay_1[27], top, 1
instance = comp, \d_mem|write_data_delay_1[3] , d_mem|write_data_delay_1[3], top, 1
instance = comp, \d_mem|data_memory_bank_3~5 , d_mem|data_memory_bank_3~5, top, 1
instance = comp, \d_mem|write_data_delay_1[12] , d_mem|write_data_delay_1[12], top, 1
instance = comp, \d_mem|write_data_delay_1[28] , d_mem|write_data_delay_1[28], top, 1
instance = comp, \d_mem|write_data_delay_1[4] , d_mem|write_data_delay_1[4], top, 1
instance = comp, \d_mem|data_memory_bank_3~6 , d_mem|data_memory_bank_3~6, top, 1
instance = comp, \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 , d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0, top, 1
instance = comp, \reg_file|register~42 , reg_file|register~42, top, 1
instance = comp, \reg_file|register~43 , reg_file|register~43, top, 1
instance = comp, \my_alu|ShiftLeft0~12 , my_alu|ShiftLeft0~12, top, 1
instance = comp, \my_alu|out~176 , my_alu|out~176, top, 1
instance = comp, \my_alu|ShiftRight0~36 , my_alu|ShiftRight0~36, top, 1
instance = comp, \my_alu|ShiftRight1~16 , my_alu|ShiftRight1~16, top, 1
instance = comp, \my_alu|out~174 , my_alu|out~174, top, 1
instance = comp, \my_alu|out~175 , my_alu|out~175, top, 1
instance = comp, \my_alu|ShiftLeft0~25 , my_alu|ShiftLeft0~25, top, 1
instance = comp, \my_alu|out~177 , my_alu|out~177, top, 1
instance = comp, \my_alu|out~173 , my_alu|out~173, top, 1
instance = comp, \my_alu|out~178 , my_alu|out~178, top, 1
instance = comp, \my_alu|out~179 , my_alu|out~179, top, 1
instance = comp, \my_alu|out[26] , my_alu|out[26], top, 1
instance = comp, \d_mem|address_delay[26] , d_mem|address_delay[26], top, 1
instance = comp, \reg_file|register~38 , reg_file|register~38, top, 1
instance = comp, \reg_file|register~39 , reg_file|register~39, top, 1
instance = comp, \my_alu|Mux6~0 , my_alu|Mux6~0, top, 1
instance = comp, \my_alu|out~159 , my_alu|out~159, top, 1
instance = comp, \my_alu|ShiftRight0~35 , my_alu|ShiftRight0~35, top, 1
instance = comp, \my_alu|ShiftRight1~14 , my_alu|ShiftRight1~14, top, 1
instance = comp, \my_alu|out~160 , my_alu|out~160, top, 1
instance = comp, \my_alu|out~161 , my_alu|out~161, top, 1
instance = comp, \my_alu|out~162 , my_alu|out~162, top, 1
instance = comp, \my_alu|out~163 , my_alu|out~163, top, 1
instance = comp, \my_alu|out~164 , my_alu|out~164, top, 1
instance = comp, \my_alu|out~165 , my_alu|out~165, top, 1
instance = comp, \my_alu|out[25] , my_alu|out[25], top, 1
instance = comp, \d_mem|address_delay[25] , d_mem|address_delay[25], top, 1
instance = comp, \reg_file|register~40 , reg_file|register~40, top, 1
instance = comp, \reg_file|register~41 , reg_file|register~41, top, 1
instance = comp, \my_alu|ShiftRight1~13 , my_alu|ShiftRight1~13, top, 1
instance = comp, \my_alu|ShiftRight0~34 , my_alu|ShiftRight0~34, top, 1
instance = comp, \my_alu|out~146 , my_alu|out~146, top, 1
instance = comp, \my_alu|out~147 , my_alu|out~147, top, 1
instance = comp, \my_alu|ShiftLeft0~28 , my_alu|ShiftLeft0~28, top, 1
instance = comp, \my_alu|out~148 , my_alu|out~148, top, 1
instance = comp, \my_alu|out~149 , my_alu|out~149, top, 1
instance = comp, \my_alu|out~145 , my_alu|out~145, top, 1
instance = comp, \my_alu|out~150 , my_alu|out~150, top, 1
instance = comp, \my_alu|out~151 , my_alu|out~151, top, 1
instance = comp, \my_alu|out[23] , my_alu|out[23], top, 1
instance = comp, \d_mem|address_delay[23] , d_mem|address_delay[23], top, 1
instance = comp, \reg_file|register~34 , reg_file|register~34, top, 1
instance = comp, \reg_file|register~35 , reg_file|register~35, top, 1
instance = comp, \my_alu|ShiftLeft0~14 , my_alu|ShiftLeft0~14, top, 1
instance = comp, \my_alu|out~113 , my_alu|out~113, top, 1
instance = comp, \my_alu|out~111 , my_alu|out~111, top, 1
instance = comp, \my_alu|out~114 , my_alu|out~114, top, 1
instance = comp, \my_alu|out~110 , my_alu|out~110, top, 1
instance = comp, \my_alu|out~115 , my_alu|out~115, top, 1
instance = comp, \my_alu|out~116 , my_alu|out~116, top, 1
instance = comp, \my_alu|out[22] , my_alu|out[22], top, 1
instance = comp, \d_mem|address_delay[22] , d_mem|address_delay[22], top, 1
instance = comp, \reg_file|register~30 , reg_file|register~30, top, 1
instance = comp, \reg_file|register~31 , reg_file|register~31, top, 1
instance = comp, \my_alu|ShiftLeft0~18 , my_alu|ShiftLeft0~18, top, 1
instance = comp, \my_alu|ShiftLeft0~30 , my_alu|ShiftLeft0~30, top, 1
instance = comp, \my_alu|out~119 , my_alu|out~119, top, 1
instance = comp, \my_alu|ShiftRight0~28 , my_alu|ShiftRight0~28, top, 1
instance = comp, \my_alu|ShiftRight1~8 , my_alu|ShiftRight1~8, top, 1
instance = comp, \my_alu|out~118 , my_alu|out~118, top, 1
instance = comp, \my_alu|out~120 , my_alu|out~120, top, 1
instance = comp, \my_alu|out~121 , my_alu|out~121, top, 1
instance = comp, \my_alu|out~117 , my_alu|out~117, top, 1
instance = comp, \my_alu|out~122 , my_alu|out~122, top, 1
instance = comp, \my_alu|out~123 , my_alu|out~123, top, 1
instance = comp, \my_alu|out[21] , my_alu|out[21], top, 1
instance = comp, \d_mem|address_delay[21] , d_mem|address_delay[21], top, 1
instance = comp, \d_mem|write_data_delay_1[6] , d_mem|write_data_delay_1[6], top, 1
instance = comp, \d_mem|write_data_delay_1[22] , d_mem|write_data_delay_1[22], top, 1
instance = comp, \d_mem|write_data_delay_1[14] , d_mem|write_data_delay_1[14], top, 1
instance = comp, \d_mem|data_memory_bank_2~9 , d_mem|data_memory_bank_2~9, top, 1
instance = comp, \d_mem|write_data_delay_1[15] , d_mem|write_data_delay_1[15], top, 1
instance = comp, \d_mem|write_data_delay_1[23] , d_mem|write_data_delay_1[23], top, 1
instance = comp, \d_mem|write_data_delay_1[7] , d_mem|write_data_delay_1[7], top, 1
instance = comp, \d_mem|data_memory_bank_2~8 , d_mem|data_memory_bank_2~8, top, 1
instance = comp, \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 , d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5, top, 1
instance = comp, \reg_file|register~32 , reg_file|register~32, top, 1
instance = comp, \reg_file|register~33 , reg_file|register~33, top, 1
instance = comp, \my_alu|ShiftLeft0~0 , my_alu|ShiftLeft0~0, top, 1
instance = comp, \my_alu|ShiftLeft0~31 , my_alu|ShiftLeft0~31, top, 1
instance = comp, \my_alu|out~126 , my_alu|out~126, top, 1
instance = comp, \my_alu|out~127 , my_alu|out~127, top, 1
instance = comp, \my_alu|ShiftRight0~30 , my_alu|ShiftRight0~30, top, 1
instance = comp, \my_alu|ShiftRight1~9 , my_alu|ShiftRight1~9, top, 1
instance = comp, \my_alu|out~125 , my_alu|out~125, top, 1
instance = comp, \my_alu|out~128 , my_alu|out~128, top, 1
instance = comp, \my_alu|out~124 , my_alu|out~124, top, 1
instance = comp, \my_alu|out~129 , my_alu|out~129, top, 1
instance = comp, \my_alu|out~130 , my_alu|out~130, top, 1
instance = comp, \my_alu|out[20] , my_alu|out[20], top, 1
instance = comp, \d_mem|address_delay[20] , d_mem|address_delay[20], top, 1
instance = comp, \d_mem|write_data_delay_1[17]~feeder , d_mem|write_data_delay_1[17]~feeder, top, 1
instance = comp, \d_mem|write_data_delay_1[17] , d_mem|write_data_delay_1[17], top, 1
instance = comp, \d_mem|data_memory_bank_2~4 , d_mem|data_memory_bank_2~4, top, 1
instance = comp, \d_mem|write_data_delay_1[18] , d_mem|write_data_delay_1[18], top, 1
instance = comp, \d_mem|data_memory_bank_2~5 , d_mem|data_memory_bank_2~5, top, 1
instance = comp, \d_mem|write_data_delay_1[19] , d_mem|write_data_delay_1[19], top, 1
instance = comp, \d_mem|data_memory_bank_2~6 , d_mem|data_memory_bank_2~6, top, 1
instance = comp, \d_mem|xfer_size_delay_2[0] , d_mem|xfer_size_delay_2[0], top, 1
instance = comp, \d_mem|write_data_delay_1[20] , d_mem|write_data_delay_1[20], top, 1
instance = comp, \d_mem|data_memory_bank_2~7 , d_mem|data_memory_bank_2~7, top, 1
instance = comp, \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 , d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0, top, 1
instance = comp, \reg_file|register~28 , reg_file|register~28, top, 1
instance = comp, \reg_file|register~29 , reg_file|register~29, top, 1
instance = comp, \my_alu|Mux12~0 , my_alu|Mux12~0, top, 1
instance = comp, \my_alu|out~131 , my_alu|out~131, top, 1
instance = comp, \my_alu|out~133 , my_alu|out~133, top, 1
instance = comp, \my_alu|ShiftLeft0~40 , my_alu|ShiftLeft0~40, top, 1
instance = comp, \my_alu|ShiftRight0~32 , my_alu|ShiftRight0~32, top, 1
instance = comp, \my_alu|out~132 , my_alu|out~132, top, 1
instance = comp, \my_alu|out~134 , my_alu|out~134, top, 1
instance = comp, \my_alu|out~135 , my_alu|out~135, top, 1
instance = comp, \my_alu|out~136 , my_alu|out~136, top, 1
instance = comp, \my_alu|out~137 , my_alu|out~137, top, 1
instance = comp, \my_alu|out[19] , my_alu|out[19], top, 1
instance = comp, \d_mem|address_delay[19] , d_mem|address_delay[19], top, 1
instance = comp, \reg_file|register~26 , reg_file|register~26, top, 1
instance = comp, \reg_file|register~27 , reg_file|register~27, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[0] , pc_top|p_mux|address_from_increment_temp_3[0], top, 1
instance = comp, \pc_top|p_mux|pc_out[0]~0 , pc_top|p_mux|pc_out[0]~0, top, 1
instance = comp, \pc_top|my_pc|address_out[0] , pc_top|my_pc|address_out[0], top, 1
instance = comp, \my_alu|pc_delay_1[0] , my_alu|pc_delay_1[0], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[0] , pc_top|p_mux|address_from_branch_temp_1[0], top, 1
instance = comp, \my_alu|Add4~121 , my_alu|Add4~121, top, 1
instance = comp, \my_alu|Add4~125 , my_alu|Add4~125, top, 1
instance = comp, \my_alu|Add4~117 , my_alu|Add4~117, top, 1
instance = comp, \my_alu|Add4~113 , my_alu|Add4~113, top, 1
instance = comp, \my_alu|Add4~49 , my_alu|Add4~49, top, 1
instance = comp, \my_alu|out~80 , my_alu|out~80, top, 1
instance = comp, \my_alu|ShiftRight0~27 , my_alu|ShiftRight0~27, top, 1
instance = comp, \my_alu|out~81 , my_alu|out~81, top, 1
instance = comp, \my_alu|out~82 , my_alu|out~82, top, 1
instance = comp, \my_alu|out~83 , my_alu|out~83, top, 1
instance = comp, \my_alu|out~79 , my_alu|out~79, top, 1
instance = comp, \my_alu|out~84 , my_alu|out~84, top, 1
instance = comp, \my_alu|out[5] , my_alu|out[5], top, 1
instance = comp, \reg_file|register~22 , reg_file|register~22, top, 1
instance = comp, \reg_file|register~23 , reg_file|register~23, top, 1
instance = comp, \d_mem|write_data_delay_1[0] , d_mem|write_data_delay_1[0], top, 1
instance = comp, \d_mem|write_data_delay_1[16] , d_mem|write_data_delay_1[16], top, 1
instance = comp, \d_mem|data_memory_bank_2~3 , d_mem|data_memory_bank_2~3, top, 1
instance = comp, \reg_file|register~24 , reg_file|register~24, top, 1
instance = comp, \reg_file|register~25 , reg_file|register~25, top, 1
instance = comp, \my_alu|out[30]~1 , my_alu|out[30]~1, top, 1
instance = comp, \my_alu|out~86 , my_alu|out~86, top, 1
instance = comp, \my_alu|ShiftRight0~29 , my_alu|ShiftRight0~29, top, 1
instance = comp, \my_alu|out~87 , my_alu|out~87, top, 1
instance = comp, \my_alu|out~88 , my_alu|out~88, top, 1
instance = comp, \my_alu|out~89 , my_alu|out~89, top, 1
instance = comp, \my_alu|out~85 , my_alu|out~85, top, 1
instance = comp, \my_alu|out~90 , my_alu|out~90, top, 1
instance = comp, \my_alu|out[4] , my_alu|out[4], top, 1
instance = comp, \d_mem|write_data_delay_1[30] , d_mem|write_data_delay_1[30], top, 1
instance = comp, \d_mem|data_memory_bank_3~9 , d_mem|data_memory_bank_3~9, top, 1
instance = comp, \d_mem|write_data_delay_1[31] , d_mem|write_data_delay_1[31], top, 1
instance = comp, \d_mem|data_memory_bank_3~7 , d_mem|data_memory_bank_3~7, top, 1
instance = comp, \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 , d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5, top, 1
instance = comp, \d_mem|bank_num_delayed[0]~DUPLICATE , d_mem|bank_num_delayed[0]~DUPLICATE, top, 1
instance = comp, \d_mem|read_data~0 , d_mem|read_data~0, top, 1
instance = comp, \reg_file|register~17 , reg_file|register~17, top, 1
instance = comp, \my_alu|out~0 , my_alu|out~0, top, 1
instance = comp, \my_alu|ShiftLeft0~5 , my_alu|ShiftLeft0~5, top, 1
instance = comp, \my_alu|ShiftLeft0~6 , my_alu|ShiftLeft0~6, top, 1
instance = comp, \my_alu|ShiftRight0~4 , my_alu|ShiftRight0~4, top, 1
instance = comp, \my_alu|out~2 , my_alu|out~2, top, 1
instance = comp, \my_alu|Mux48~3 , my_alu|Mux48~3, top, 1
instance = comp, \my_alu|Mux48~1 , my_alu|Mux48~1, top, 1
instance = comp, \my_alu|Mux48~0 , my_alu|Mux48~0, top, 1
instance = comp, \my_alu|Mux48~2 , my_alu|Mux48~2, top, 1
instance = comp, \my_alu|out[16] , my_alu|out[16], top, 1
instance = comp, \d_mem|address_delay[16] , d_mem|address_delay[16], top, 1
instance = comp, \reg_file|register~20 , reg_file|register~20, top, 1
instance = comp, \reg_file|register~21 , reg_file|register~21, top, 1
instance = comp, \d_mem|write_data_delay_1[5] , d_mem|write_data_delay_1[5], top, 1
instance = comp, \d_mem|data_memory_bank_1~9 , d_mem|data_memory_bank_1~9, top, 1
instance = comp, \d_mem|data_memory_bank_1~8 , d_mem|data_memory_bank_1~8, top, 1
instance = comp, \d_mem|data_memory_bank_1~7 , d_mem|data_memory_bank_1~7, top, 1
instance = comp, \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 , d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5, top, 1
instance = comp, \reg_file|register~56 , reg_file|register~56, top, 1
instance = comp, \reg_file|register~57 , reg_file|register~57, top, 1
instance = comp, \d_mem|write_data_delay_1[21] , d_mem|write_data_delay_1[21], top, 1
instance = comp, \d_mem|data_memory_bank_2~10 , d_mem|data_memory_bank_2~10, top, 1
instance = comp, \reg_file|register~54 , reg_file|register~54, top, 1
instance = comp, \my_alu|out~15 , my_alu|out~15, top, 1
instance = comp, \my_alu|out~17 , my_alu|out~17, top, 1
instance = comp, \my_alu|out~16 , my_alu|out~16, top, 1
instance = comp, \my_alu|out~221 , my_alu|out~221, top, 1
instance = comp, \my_alu|out~18 , my_alu|out~18, top, 1
instance = comp, \my_alu|out~14 , my_alu|out~14, top, 1
instance = comp, \my_alu|out~19 , my_alu|out~19, top, 1
instance = comp, \my_alu|out[14] , my_alu|out[14], top, 1
instance = comp, \d_mem|address_delay[14] , d_mem|address_delay[14], top, 1
instance = comp, \reg_file|register~55 , reg_file|register~55, top, 1
instance = comp, \my_alu|out~22 , my_alu|out~22, top, 1
instance = comp, \my_alu|out~217 , my_alu|out~217, top, 1
instance = comp, \my_alu|out~23 , my_alu|out~23, top, 1
instance = comp, \my_alu|out~21 , my_alu|out~21, top, 1
instance = comp, \my_alu|out~20 , my_alu|out~20, top, 1
instance = comp, \my_alu|out~24 , my_alu|out~24, top, 1
instance = comp, \my_alu|out[13] , my_alu|out[13], top, 1
instance = comp, \d_mem|address_delay[13] , d_mem|address_delay[13], top, 1
instance = comp, \reg_file|register~58 , reg_file|register~58, top, 1
instance = comp, \reg_file|register~59 , reg_file|register~59, top, 1
instance = comp, \my_alu|Mux19~0 , my_alu|Mux19~0, top, 1
instance = comp, \my_alu|out~25 , my_alu|out~25, top, 1
instance = comp, \my_alu|out~26 , my_alu|out~26, top, 1
instance = comp, \my_alu|out~27 , my_alu|out~27, top, 1
instance = comp, \my_alu|out~28 , my_alu|out~28, top, 1
instance = comp, \my_alu|out~29 , my_alu|out~29, top, 1
instance = comp, \my_alu|out~30 , my_alu|out~30, top, 1
instance = comp, \my_alu|out[12] , my_alu|out[12], top, 1
instance = comp, \d_mem|address_delay[12] , d_mem|address_delay[12], top, 1
instance = comp, \d_mem|data_memory_bank_1~3 , d_mem|data_memory_bank_1~3, top, 1
instance = comp, \d_mem|data_memory_bank_1~4 , d_mem|data_memory_bank_1~4, top, 1
instance = comp, \d_mem|data_memory_bank_1~5 , d_mem|data_memory_bank_1~5, top, 1
instance = comp, \d_mem|data_memory_bank_1~6 , d_mem|data_memory_bank_1~6, top, 1
instance = comp, \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 , d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0, top, 1
instance = comp, \reg_file|register~69 , reg_file|register~69, top, 1
instance = comp, \reg_file|register~70 , reg_file|register~70, top, 1
instance = comp, \my_alu|ShiftRight0~7 , my_alu|ShiftRight0~7, top, 1
instance = comp, \my_alu|ShiftRight1~11 , my_alu|ShiftRight1~11, top, 1
instance = comp, \my_alu|out~212 , my_alu|out~212, top, 1
instance = comp, \my_alu|ShiftRight0~24 , my_alu|ShiftRight0~24, top, 1
instance = comp, \my_alu|out~213 , my_alu|out~213, top, 1
instance = comp, \my_alu|out~214 , my_alu|out~214, top, 1
instance = comp, \my_alu|out~215 , my_alu|out~215, top, 1
instance = comp, \my_alu|out~211 , my_alu|out~211, top, 1
instance = comp, \my_alu|out~210 , my_alu|out~210, top, 1
instance = comp, \my_alu|out~216 , my_alu|out~216, top, 1
instance = comp, \my_alu|out[3] , my_alu|out[3], top, 1
instance = comp, \reg_file|register~73 , reg_file|register~73, top, 1
instance = comp, \d_mem|address_delay[11] , d_mem|address_delay[11], top, 1
instance = comp, \reg_file|register~74 , reg_file|register~74, top, 1
instance = comp, \my_alu|out~42 , my_alu|out~42, top, 1
instance = comp, \my_alu|out~45 , my_alu|out~45, top, 1
instance = comp, \my_alu|out~43 , my_alu|out~43, top, 1
instance = comp, \my_alu|out~44 , my_alu|out~44, top, 1
instance = comp, \my_alu|out~46 , my_alu|out~46, top, 1
instance = comp, \my_alu|out~47 , my_alu|out~47, top, 1
instance = comp, \my_alu|Mux21~0 , my_alu|Mux21~0, top, 1
instance = comp, \my_alu|out~41 , my_alu|out~41, top, 1
instance = comp, \my_alu|out~40 , my_alu|out~40, top, 1
instance = comp, \my_alu|out~48 , my_alu|out~48, top, 1
instance = comp, \my_alu|out[10] , my_alu|out[10], top, 1
instance = comp, \d_mem|address_delay[10] , d_mem|address_delay[10], top, 1
instance = comp, \reg_file|register~71 , reg_file|register~71, top, 1
instance = comp, \reg_file|register~72 , reg_file|register~72, top, 1
instance = comp, \d_mem|write_data_delay_1[8] , d_mem|write_data_delay_1[8], top, 1
instance = comp, \d_mem|data_memory_bank_1~2 , d_mem|data_memory_bank_1~2, top, 1
instance = comp, \reg_file|register~75 , reg_file|register~75, top, 1
instance = comp, \d_mem|address_delay[9] , d_mem|address_delay[9], top, 1
instance = comp, \reg_file|register~76 , reg_file|register~76, top, 1
instance = comp, \my_alu|ShiftLeft0~23 , my_alu|ShiftLeft0~23, top, 1
instance = comp, \my_alu|ShiftLeft0~27 , my_alu|ShiftLeft0~27, top, 1
instance = comp, \my_alu|out~154 , my_alu|out~154, top, 1
instance = comp, \my_alu|out~153 , my_alu|out~153, top, 1
instance = comp, \my_alu|out~155 , my_alu|out~155, top, 1
instance = comp, \my_alu|out~156 , my_alu|out~156, top, 1
instance = comp, \my_alu|out~152 , my_alu|out~152, top, 1
instance = comp, \my_alu|out~157 , my_alu|out~157, top, 1
instance = comp, \my_alu|out~158 , my_alu|out~158, top, 1
instance = comp, \my_alu|out[24] , my_alu|out[24], top, 1
instance = comp, \d_mem|LessThan2~3 , d_mem|LessThan2~3, top, 1
instance = comp, \d_mem|always2~1 , d_mem|always2~1, top, 1
instance = comp, \d_mem|data_memory_bank_2~0 , d_mem|data_memory_bank_2~0, top, 1
instance = comp, \d_mem|data_memory_bank_2~1 , d_mem|data_memory_bank_2~1, top, 1
instance = comp, \d_mem|data_memory_bank_0~0 , d_mem|data_memory_bank_0~0, top, 1
instance = comp, \d_mem|write_en_delay_2~DUPLICATE , d_mem|write_en_delay_2~DUPLICATE, top, 1
instance = comp, \d_mem|data_memory_bank_0~1 , d_mem|data_memory_bank_0~1, top, 1
instance = comp, \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 , d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5, top, 1
instance = comp, \d_mem|read_data~1 , d_mem|read_data~1, top, 1
instance = comp, \d_mem|address_delay[8] , d_mem|address_delay[8], top, 1
instance = comp, \reg_file|register~60 , reg_file|register~60, top, 1
instance = comp, \reg_file|register~61 , reg_file|register~61, top, 1
instance = comp, \my_alu|Mux24~0 , my_alu|Mux24~0, top, 1
instance = comp, \my_alu|out~65 , my_alu|out~65, top, 1
instance = comp, \my_alu|out~66 , my_alu|out~66, top, 1
instance = comp, \my_alu|out~67 , my_alu|out~67, top, 1
instance = comp, \my_alu|out~69 , my_alu|out~69, top, 1
instance = comp, \my_alu|out~68 , my_alu|out~68, top, 1
instance = comp, \my_alu|out~70 , my_alu|out~70, top, 1
instance = comp, \my_alu|out~71 , my_alu|out~71, top, 1
instance = comp, \my_alu|out~64 , my_alu|out~64, top, 1
instance = comp, \my_alu|out~72 , my_alu|out~72, top, 1
instance = comp, \my_alu|out[7] , my_alu|out[7], top, 1
instance = comp, \d_mem|address_delay[7] , d_mem|address_delay[7], top, 1
instance = comp, \reg_file|register~64 , reg_file|register~64, top, 1
instance = comp, \reg_file|register~65 , reg_file|register~65, top, 1
instance = comp, \reg_file|register~66 , reg_file|register~66, top, 1
instance = comp, \my_alu|Mux29~0 , my_alu|Mux29~0, top, 1
instance = comp, \my_alu|out~204 , my_alu|out~204, top, 1
instance = comp, \my_alu|out~203 , my_alu|out~203, top, 1
instance = comp, \my_alu|ShiftLeft0~41 , my_alu|ShiftLeft0~41, top, 1
instance = comp, \my_alu|ShiftRight1~12 , my_alu|ShiftRight1~12, top, 1
instance = comp, \my_alu|ShiftRight0~33 , my_alu|ShiftRight0~33, top, 1
instance = comp, \my_alu|out~205 , my_alu|out~205, top, 1
instance = comp, \my_alu|out~206 , my_alu|out~206, top, 1
instance = comp, \my_alu|out~207 , my_alu|out~207, top, 1
instance = comp, \my_alu|out~208 , my_alu|out~208, top, 1
instance = comp, \my_alu|out~209 , my_alu|out~209, top, 1
instance = comp, \my_alu|out[2] , my_alu|out[2], top, 1
instance = comp, \d_mem|address_delay[6] , d_mem|address_delay[6], top, 1
instance = comp, \reg_file|register~62 , reg_file|register~62, top, 1
instance = comp, \reg_file|register~63 , reg_file|register~63, top, 1
instance = comp, \d_mem|write_data_delay_1[13] , d_mem|write_data_delay_1[13], top, 1
instance = comp, \d_mem|write_data_delay_1[29] , d_mem|write_data_delay_1[29], top, 1
instance = comp, \d_mem|data_memory_bank_3~8 , d_mem|data_memory_bank_3~8, top, 1
instance = comp, \reg_file|register~67 , reg_file|register~67, top, 1
instance = comp, \d_mem|address_delay[5] , d_mem|address_delay[5], top, 1
instance = comp, \reg_file|register~68 , reg_file|register~68, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[17] , pc_top|p_mux|address_from_jalr_temp[17], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[17] , pc_top|p_mux|address_from_increment_temp_1[17], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[17]~feeder , pc_top|p_mux|address_from_increment_temp_2[17]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[17] , pc_top|p_mux|address_from_increment_temp_2[17], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[17] , pc_top|p_mux|address_from_increment_temp_3[17], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[17] , pc_top|p_mux|address_from_branch_temp_1[17], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[17] , pc_top|p_mux|address_from_branch_temp_2[17], top, 1
instance = comp, \pc_top|my_pc|address_out~15 , pc_top|my_pc|address_out~15, top, 1
instance = comp, \pc_top|my_pc|address_out[17] , pc_top|my_pc|address_out[17], top, 1
instance = comp, \my_alu|pc_delay_1[17]~feeder , my_alu|pc_delay_1[17]~feeder, top, 1
instance = comp, \my_alu|pc_delay_1[17] , my_alu|pc_delay_1[17], top, 1
instance = comp, \my_alu|pc_delay_2[17] , my_alu|pc_delay_2[17], top, 1
instance = comp, \my_alu|out~91 , my_alu|out~91, top, 1
instance = comp, \my_alu|ShiftLeft0~33 , my_alu|ShiftLeft0~33, top, 1
instance = comp, \my_alu|out~94 , my_alu|out~94, top, 1
instance = comp, \my_alu|out~93 , my_alu|out~93, top, 1
instance = comp, \my_alu|ShiftRight0~31 , my_alu|ShiftRight0~31, top, 1
instance = comp, \my_alu|ShiftRight1~10 , my_alu|ShiftRight1~10, top, 1
instance = comp, \my_alu|out~92 , my_alu|out~92, top, 1
instance = comp, \my_alu|out~96 , my_alu|out~96, top, 1
instance = comp, \my_alu|out~97 , my_alu|out~97, top, 1
instance = comp, \my_alu|out~98 , my_alu|out~98, top, 1
instance = comp, \my_alu|out[17] , my_alu|out[17], top, 1
instance = comp, \d_mem|always2~0 , d_mem|always2~0, top, 1
instance = comp, \d_mem|LessThan2~1 , d_mem|LessThan2~1, top, 1
instance = comp, \d_mem|LessThan2~0 , d_mem|LessThan2~0, top, 1
instance = comp, \d_mem|LessThan2~6 , d_mem|LessThan2~6, top, 1
instance = comp, \d_mem|always2~2 , d_mem|always2~2, top, 1
instance = comp, \d_mem|write_data_delay_1[24] , d_mem|write_data_delay_1[24], top, 1
instance = comp, \d_mem|data_memory_bank_3~2 , d_mem|data_memory_bank_3~2, top, 1
instance = comp, \d_mem|address_delay[4] , d_mem|address_delay[4], top, 1
instance = comp, \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 , d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0, top, 1
instance = comp, \reg_file|register~12 , reg_file|register~12, top, 1
instance = comp, \reg_file|register~13 , reg_file|register~13, top, 1
instance = comp, \my_alu|Mux2~0 , my_alu|Mux2~0, top, 1
instance = comp, \my_alu|LessThan1~16 , my_alu|LessThan1~16, top, 1
instance = comp, \my_alu|Mux64~5 , my_alu|Mux64~5, top, 1
instance = comp, \my_alu|Mux32~1 , my_alu|Mux32~1, top, 1
instance = comp, \my_alu|LessThan1~3 , my_alu|LessThan1~3, top, 1
instance = comp, \my_alu|LessThan1~1 , my_alu|LessThan1~1, top, 1
instance = comp, \my_alu|LessThan1~2 , my_alu|LessThan1~2, top, 1
instance = comp, \my_alu|LessThan1~4 , my_alu|LessThan1~4, top, 1
instance = comp, \my_alu|LessThan1~6 , my_alu|LessThan1~6, top, 1
instance = comp, \my_alu|LessThan1~0 , my_alu|LessThan1~0, top, 1
instance = comp, \my_alu|LessThan1~18 , my_alu|LessThan1~18, top, 1
instance = comp, \my_alu|LessThan1~17 , my_alu|LessThan1~17, top, 1
instance = comp, \my_alu|LessThan1~7 , my_alu|LessThan1~7, top, 1
instance = comp, \my_alu|LessThan1~20 , my_alu|LessThan1~20, top, 1
instance = comp, \my_alu|LessThan1~5 , my_alu|LessThan1~5, top, 1
instance = comp, \my_alu|LessThan1~9 , my_alu|LessThan1~9, top, 1
instance = comp, \my_alu|out~140 , my_alu|out~140, top, 1
instance = comp, \my_alu|LessThan1~19 , my_alu|LessThan1~19, top, 1
instance = comp, \my_alu|LessThan1~10 , my_alu|LessThan1~10, top, 1
instance = comp, \my_alu|Mux32~0 , my_alu|Mux32~0, top, 1
instance = comp, \my_alu|Mux32~2 , my_alu|Mux32~2, top, 1
instance = comp, \my_alu|LessThan1~11 , my_alu|LessThan1~11, top, 1
instance = comp, \my_alu|LessThan1~12 , my_alu|LessThan1~12, top, 1
instance = comp, \my_alu|LessThan1~8 , my_alu|LessThan1~8, top, 1
instance = comp, \my_alu|LessThan1~13 , my_alu|LessThan1~13, top, 1
instance = comp, \my_alu|LessThan1~14 , my_alu|LessThan1~14, top, 1
instance = comp, \my_alu|Mux32~3 , my_alu|Mux32~3, top, 1
instance = comp, \my_alu|LessThan1~15 , my_alu|LessThan1~15, top, 1
instance = comp, \my_alu|Mux64~8 , my_alu|Mux64~8, top, 1
instance = comp, \my_alu|Mux32~5 , my_alu|Mux32~5, top, 1
instance = comp, \my_alu|Mux64~4 , my_alu|Mux64~4, top, 1
instance = comp, \my_alu|ShiftRight0~37 , my_alu|ShiftRight0~37, top, 1
instance = comp, \my_alu|ShiftRight0~38 , my_alu|ShiftRight0~38, top, 1
instance = comp, \my_alu|ShiftRight1~18 , my_alu|ShiftRight1~18, top, 1
instance = comp, \my_alu|Mux64~1 , my_alu|Mux64~1, top, 1
instance = comp, \my_alu|Mux64~2 , my_alu|Mux64~2, top, 1
instance = comp, \my_alu|Mux64~0 , my_alu|Mux64~0, top, 1
instance = comp, \my_alu|Mux64~3 , my_alu|Mux64~3, top, 1
instance = comp, \my_alu|Mux64~7 , my_alu|Mux64~7, top, 1
instance = comp, \my_alu|Add0~122 , my_alu|Add0~122, top, 1
instance = comp, \my_alu|Add0~118 , my_alu|Add0~118, top, 1
instance = comp, \my_alu|Add0~114 , my_alu|Add0~114, top, 1
instance = comp, \my_alu|Add0~110 , my_alu|Add0~110, top, 1
instance = comp, \my_alu|Add0~106 , my_alu|Add0~106, top, 1
instance = comp, \my_alu|Add0~102 , my_alu|Add0~102, top, 1
instance = comp, \my_alu|Add0~98 , my_alu|Add0~98, top, 1
instance = comp, \my_alu|Add0~94 , my_alu|Add0~94, top, 1
instance = comp, \my_alu|Add0~90 , my_alu|Add0~90, top, 1
instance = comp, \my_alu|Add0~86 , my_alu|Add0~86, top, 1
instance = comp, \my_alu|Add0~82 , my_alu|Add0~82, top, 1
instance = comp, \my_alu|Add0~78 , my_alu|Add0~78, top, 1
instance = comp, \my_alu|Add0~74 , my_alu|Add0~74, top, 1
instance = comp, \my_alu|Add0~70 , my_alu|Add0~70, top, 1
instance = comp, \my_alu|Add0~66 , my_alu|Add0~66, top, 1
instance = comp, \my_alu|Add0~62 , my_alu|Add0~62, top, 1
instance = comp, \my_alu|Add0~58 , my_alu|Add0~58, top, 1
instance = comp, \my_alu|Add0~54 , my_alu|Add0~54, top, 1
instance = comp, \my_alu|Add0~50 , my_alu|Add0~50, top, 1
instance = comp, \my_alu|Add0~46 , my_alu|Add0~46, top, 1
instance = comp, \my_alu|Add0~42 , my_alu|Add0~42, top, 1
instance = comp, \my_alu|Add0~38 , my_alu|Add0~38, top, 1
instance = comp, \my_alu|Add0~34 , my_alu|Add0~34, top, 1
instance = comp, \my_alu|Add0~30 , my_alu|Add0~30, top, 1
instance = comp, \my_alu|Add0~26 , my_alu|Add0~26, top, 1
instance = comp, \my_alu|Add0~22 , my_alu|Add0~22, top, 1
instance = comp, \my_alu|Add0~18 , my_alu|Add0~18, top, 1
instance = comp, \my_alu|Add0~14 , my_alu|Add0~14, top, 1
instance = comp, \my_alu|Add0~10 , my_alu|Add0~10, top, 1
instance = comp, \my_alu|Add0~6 , my_alu|Add0~6, top, 1
instance = comp, \my_alu|Add0~2 , my_alu|Add0~2, top, 1
instance = comp, \my_alu|less_than_temp[31]~1 , my_alu|less_than_temp[31]~1, top, 1
instance = comp, \my_alu|Mux64~6 , my_alu|Mux64~6, top, 1
instance = comp, \my_alu|out[0] , my_alu|out[0], top, 1
instance = comp, \d_mem|bank_num_delayed[0] , d_mem|bank_num_delayed[0], top, 1
instance = comp, \d_mem|bank_num_delayed[1] , d_mem|bank_num_delayed[1], top, 1
instance = comp, \reg_file|register~1 , reg_file|register~1, top, 1
instance = comp, \reg_file|register~3 , reg_file|register~3, top, 1
instance = comp, \d_mem|address_delay[3] , d_mem|address_delay[3], top, 1
instance = comp, \reg_file|register~10 , reg_file|register~10, top, 1
instance = comp, \reg_file|register~11 , reg_file|register~11, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[12] , pc_top|p_mux|address_from_jalr_temp[12], top, 1
instance = comp, \pc_top|p_adder|Add0~53 , pc_top|p_adder|Add0~53, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[12] , pc_top|p_mux|address_from_increment_temp_1[12], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[12] , pc_top|p_mux|address_from_increment_temp_2[12], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[12] , pc_top|p_mux|address_from_increment_temp_3[12], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[12] , pc_top|p_mux|address_from_branch_temp_1[12], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[12]~feeder , pc_top|p_mux|address_from_branch_temp_2[12]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[12] , pc_top|p_mux|address_from_branch_temp_2[12], top, 1
instance = comp, \pc_top|my_pc|address_out~14 , pc_top|my_pc|address_out~14, top, 1
instance = comp, \pc_top|my_pc|address_out[12] , pc_top|my_pc|address_out[12], top, 1
instance = comp, \pc_top|p_adder|Add0~49 , pc_top|p_adder|Add0~49, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[13] , pc_top|p_mux|address_from_increment_temp_1[13], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[13] , pc_top|p_mux|address_from_increment_temp_2[13], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[13]~feeder , pc_top|p_mux|address_from_increment_temp_3[13]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[13] , pc_top|p_mux|address_from_increment_temp_3[13], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[13] , pc_top|p_mux|address_from_jalr_temp[13], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[13] , pc_top|p_mux|address_from_branch_temp_1[13], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[13]~feeder , pc_top|p_mux|address_from_branch_temp_2[13]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[13] , pc_top|p_mux|address_from_branch_temp_2[13], top, 1
instance = comp, \pc_top|my_pc|address_out~13 , pc_top|my_pc|address_out~13, top, 1
instance = comp, \pc_top|my_pc|address_out[13] , pc_top|my_pc|address_out[13], top, 1
instance = comp, \pc_top|p_adder|Add0~45 , pc_top|p_adder|Add0~45, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[14] , pc_top|p_mux|address_from_increment_temp_1[14], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[14]~feeder , pc_top|p_mux|address_from_increment_temp_2[14]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[14] , pc_top|p_mux|address_from_increment_temp_2[14], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[14] , pc_top|p_mux|address_from_increment_temp_3[14], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[14] , pc_top|p_mux|address_from_jalr_temp[14], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[14] , pc_top|p_mux|address_from_branch_temp_1[14], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[14] , pc_top|p_mux|address_from_branch_temp_2[14], top, 1
instance = comp, \pc_top|my_pc|address_out~12 , pc_top|my_pc|address_out~12, top, 1
instance = comp, \pc_top|my_pc|address_out[14] , pc_top|my_pc|address_out[14], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[15] , pc_top|p_mux|address_from_increment_temp_1[15], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[15] , pc_top|p_mux|address_from_increment_temp_2[15], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[15] , pc_top|p_mux|address_from_increment_temp_3[15], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[15] , pc_top|p_mux|address_from_jalr_temp[15], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[15] , pc_top|p_mux|address_from_branch_temp_1[15], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[15] , pc_top|p_mux|address_from_branch_temp_2[15], top, 1
instance = comp, \pc_top|my_pc|address_out~11 , pc_top|my_pc|address_out~11, top, 1
instance = comp, \pc_top|my_pc|address_out[15] , pc_top|my_pc|address_out[15], top, 1
instance = comp, \my_alu|pc_delay_1[15] , my_alu|pc_delay_1[15], top, 1
instance = comp, \my_alu|pc_delay_2[15] , my_alu|pc_delay_2[15], top, 1
instance = comp, \my_alu|out~6 , my_alu|out~6, top, 1
instance = comp, \my_alu|out~9 , my_alu|out~9, top, 1
instance = comp, \my_alu|out~11 , my_alu|out~11, top, 1
instance = comp, \my_alu|out~12 , my_alu|out~12, top, 1
instance = comp, \my_alu|out~3 , my_alu|out~3, top, 1
instance = comp, \my_alu|out~13 , my_alu|out~13, top, 1
instance = comp, \my_alu|out[15] , my_alu|out[15], top, 1
instance = comp, \d_mem|address_delay[15] , d_mem|address_delay[15], top, 1
instance = comp, \d_mem|always4~4 , d_mem|always4~4, top, 1
instance = comp, \d_mem|always4~0 , d_mem|always4~0, top, 1
instance = comp, \d_mem|always4~1 , d_mem|always4~1, top, 1
instance = comp, \d_mem|always4~2 , d_mem|always4~2, top, 1
instance = comp, \d_mem|always4~3 , d_mem|always4~3, top, 1
instance = comp, \d_mem|always4~6 , d_mem|always4~6, top, 1
instance = comp, \reg_file|register~4 , reg_file|register~4, top, 1
instance = comp, \d_mem|address_delay[2] , d_mem|address_delay[2], top, 1
instance = comp, \reg_file|register~8 , reg_file|register~8, top, 1
instance = comp, \reg_file|register~9 , reg_file|register~9, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[1] , pc_top|p_mux|address_from_jalr_temp[1], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[1] , pc_top|p_mux|address_from_branch_temp_1[1], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[1] , pc_top|p_mux|address_from_branch_temp_2[1], top, 1
instance = comp, \pc_top|my_pc|address_out~30 , pc_top|my_pc|address_out~30, top, 1
instance = comp, \pc_top|my_pc|address_out[1] , pc_top|my_pc|address_out[1], top, 1
instance = comp, \my_alu|pc_delay_1[1] , my_alu|pc_delay_1[1], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[1] , pc_top|p_mux|address_from_increment_temp_2[1], top, 1
instance = comp, \my_alu|out~197 , my_alu|out~197, top, 1
instance = comp, \my_alu|out~196 , my_alu|out~196, top, 1
instance = comp, \my_alu|out~198 , my_alu|out~198, top, 1
instance = comp, \my_alu|out~199 , my_alu|out~199, top, 1
instance = comp, \my_alu|out~200 , my_alu|out~200, top, 1
instance = comp, \my_alu|out~201 , my_alu|out~201, top, 1
instance = comp, \my_alu|out~202 , my_alu|out~202, top, 1
instance = comp, \my_alu|out[1] , my_alu|out[1], top, 1
instance = comp, \d_mem|bank_num_delayed[1]~DUPLICATE , d_mem|bank_num_delayed[1]~DUPLICATE, top, 1
instance = comp, \reg_file|register~6 , reg_file|register~6, top, 1
instance = comp, \reg_file|register~7 , reg_file|register~7, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[11] , pc_top|p_mux|address_from_jalr_temp[11], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[11] , pc_top|p_mux|address_from_branch_temp_1[11], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[11]~feeder , pc_top|p_mux|address_from_branch_temp_2[11]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[11] , pc_top|p_mux|address_from_branch_temp_2[11], top, 1
instance = comp, \pc_top|my_pc|address_out~9 , pc_top|my_pc|address_out~9, top, 1
instance = comp, \pc_top|my_pc|address_out[11] , pc_top|my_pc|address_out[11], top, 1
instance = comp, \reg_file|wr_reg_temp_1[0]~feeder , reg_file|wr_reg_temp_1[0]~feeder, top, 1
instance = comp, \reg_file|wr_reg_temp_1[0] , reg_file|wr_reg_temp_1[0], top, 1
instance = comp, \reg_file|wr_reg_temp_2[0] , reg_file|wr_reg_temp_2[0], top, 1
instance = comp, \reg_file|wr_reg_temp_3[0] , reg_file|wr_reg_temp_3[0], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[10] , pc_top|p_mux|address_from_jalr_temp[10], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[10] , pc_top|p_mux|address_from_increment_temp_1[10], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[10]~feeder , pc_top|p_mux|address_from_increment_temp_2[10]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[10] , pc_top|p_mux|address_from_increment_temp_2[10], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[10] , pc_top|p_mux|address_from_increment_temp_3[10], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[10] , pc_top|p_mux|address_from_branch_temp_1[10], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[10] , pc_top|p_mux|address_from_branch_temp_2[10], top, 1
instance = comp, \pc_top|my_pc|address_out~8 , pc_top|my_pc|address_out~8, top, 1
instance = comp, \pc_top|my_pc|address_out[10] , pc_top|my_pc|address_out[10], top, 1
instance = comp, \control|Mux3~0 , control|Mux3~0, top, 1
instance = comp, \my_alu|imm_delay[9] , my_alu|imm_delay[9], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[9] , pc_top|p_mux|address_from_jalr_temp[9], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[9] , pc_top|p_mux|address_from_branch_temp_1[9], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[9] , pc_top|p_mux|address_from_branch_temp_2[9], top, 1
instance = comp, \pc_top|my_pc|address_out~7 , pc_top|my_pc|address_out~7, top, 1
instance = comp, \pc_top|my_pc|address_out[9] , pc_top|my_pc|address_out[9], top, 1
instance = comp, \control|Mux4~0 , control|Mux4~0, top, 1
instance = comp, \my_alu|imm_delay[8] , my_alu|imm_delay[8], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[8] , pc_top|p_mux|address_from_jalr_temp[8], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[8] , pc_top|p_mux|address_from_branch_temp_1[8], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[8] , pc_top|p_mux|address_from_branch_temp_2[8], top, 1
instance = comp, \pc_top|my_pc|address_out~6 , pc_top|my_pc|address_out~6, top, 1
instance = comp, \pc_top|my_pc|address_out[8] , pc_top|my_pc|address_out[8], top, 1
instance = comp, \control|Decoder4~0 , control|Decoder4~0, top, 1
instance = comp, \control|Decoder4~3 , control|Decoder4~3, top, 1
instance = comp, \pc_top|p_mux|jalr_branch_temp_1 , pc_top|p_mux|jalr_branch_temp_1, top, 1
instance = comp, \pc_top|p_mux|jalr_branch_temp_2~feeder , pc_top|p_mux|jalr_branch_temp_2~feeder, top, 1
instance = comp, \pc_top|p_mux|jalr_branch_temp_2 , pc_top|p_mux|jalr_branch_temp_2, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[7] , pc_top|p_mux|address_from_jalr_temp[7], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[7] , pc_top|p_mux|address_from_branch_temp_1[7], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[7] , pc_top|p_mux|address_from_branch_temp_2[7], top, 1
instance = comp, \pc_top|my_pc|address_out~5 , pc_top|my_pc|address_out~5, top, 1
instance = comp, \pc_top|my_pc|address_out[7] , pc_top|my_pc|address_out[7], top, 1
instance = comp, \control|Selector36~0 , control|Selector36~0, top, 1
instance = comp, \control|Selector36~1 , control|Selector36~1, top, 1
instance = comp, \my_alu|control_delay[2] , my_alu|control_delay[2], top, 1
instance = comp, \my_alu|out~141 , my_alu|out~141, top, 1
instance = comp, \my_alu|out~139 , my_alu|out~139, top, 1
instance = comp, \my_alu|out~142 , my_alu|out~142, top, 1
instance = comp, \my_alu|out~138 , my_alu|out~138, top, 1
instance = comp, \my_alu|out~143 , my_alu|out~143, top, 1
instance = comp, \my_alu|out~144 , my_alu|out~144, top, 1
instance = comp, \my_alu|out[18] , my_alu|out[18], top, 1
instance = comp, \d_mem|LessThan2~2 , d_mem|LessThan2~2, top, 1
instance = comp, \d_mem|LessThan2~4 , d_mem|LessThan2~4, top, 1
instance = comp, \d_mem|data_memory_bank_3~0 , d_mem|data_memory_bank_3~0, top, 1
instance = comp, \d_mem|data_memory_bank_3~1 , d_mem|data_memory_bank_3~1, top, 1
instance = comp, \reg_file|register~2 , reg_file|register~2, top, 1
instance = comp, \reg_file|register~5 , reg_file|register~5, top, 1
instance = comp, \my_alu|out~112 , my_alu|out~112, top, 1
instance = comp, \my_alu|Mux32~4 , my_alu|Mux32~4, top, 1
instance = comp, \my_alu|Mux32~7 , my_alu|Mux32~7, top, 1
instance = comp, \my_alu|Mux32~8 , my_alu|Mux32~8, top, 1
instance = comp, \my_alu|Mux32~9 , my_alu|Mux32~9, top, 1
instance = comp, \my_alu|Mux32~11 , my_alu|Mux32~11, top, 1
instance = comp, \my_alu|Mux32~6 , my_alu|Mux32~6, top, 1
instance = comp, \my_alu|Mux32~12 , my_alu|Mux32~12, top, 1
instance = comp, \my_alu|Mux32~14 , my_alu|Mux32~14, top, 1
instance = comp, \my_alu|Mux32~13 , my_alu|Mux32~13, top, 1
instance = comp, \my_alu|Mux32~10 , my_alu|Mux32~10, top, 1
instance = comp, \my_alu|take_branch , my_alu|take_branch, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[6] , pc_top|p_mux|address_from_jalr_temp[6], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[6] , pc_top|p_mux|address_from_branch_temp_1[6], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[6]~feeder , pc_top|p_mux|address_from_branch_temp_2[6]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[6] , pc_top|p_mux|address_from_branch_temp_2[6], top, 1
instance = comp, \pc_top|my_pc|address_out~4 , pc_top|my_pc|address_out~4, top, 1
instance = comp, \pc_top|my_pc|address_out[6] , pc_top|my_pc|address_out[6], top, 1
instance = comp, \control|Mux7~0 , control|Mux7~0, top, 1
instance = comp, \my_alu|imm_delay[5] , my_alu|imm_delay[5], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[5] , pc_top|p_mux|address_from_jalr_temp[5], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[5] , pc_top|p_mux|address_from_branch_temp_1[5], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[5] , pc_top|p_mux|address_from_branch_temp_2[5], top, 1
instance = comp, \pc_top|my_pc|address_out~3 , pc_top|my_pc|address_out~3, top, 1
instance = comp, \pc_top|my_pc|address_out[5] , pc_top|my_pc|address_out[5], top, 1
instance = comp, \control|WideOr16~0 , control|WideOr16~0, top, 1
instance = comp, \control|WideOr16~1 , control|WideOr16~1, top, 1
instance = comp, \reg_file|wr_en_temp_1[0] , reg_file|wr_en_temp_1[0], top, 1
instance = comp, \reg_file|wr_en_temp_2[0] , reg_file|wr_en_temp_2[0], top, 1
instance = comp, \reg_file|wr_en_temp_3[0] , reg_file|wr_en_temp_3[0], top, 1
instance = comp, \reg_file|register~0 , reg_file|register~0, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[4] , pc_top|p_mux|address_from_jalr_temp[4], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[4] , pc_top|p_mux|address_from_branch_temp_1[4], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[4]~feeder , pc_top|p_mux|address_from_branch_temp_2[4]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[4] , pc_top|p_mux|address_from_branch_temp_2[4], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[4] , pc_top|p_mux|address_from_increment_temp_1[4], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[4] , pc_top|p_mux|address_from_increment_temp_2[4], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[4] , pc_top|p_mux|address_from_increment_temp_3[4], top, 1
instance = comp, \pc_top|my_pc|address_out~2 , pc_top|my_pc|address_out~2, top, 1
instance = comp, \pc_top|my_pc|address_out[4]~feeder , pc_top|my_pc|address_out[4]~feeder, top, 1
instance = comp, \pc_top|my_pc|address_out[4] , pc_top|my_pc|address_out[4], top, 1
instance = comp, \control|Mux9~0 , control|Mux9~0, top, 1
instance = comp, \my_alu|imm_delay[3] , my_alu|imm_delay[3], top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[3] , pc_top|p_mux|address_from_jalr_temp[3], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_1[3] , pc_top|p_mux|address_from_increment_temp_1[3], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[3]~feeder , pc_top|p_mux|address_from_increment_temp_2[3]~feeder, top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_2[3] , pc_top|p_mux|address_from_increment_temp_2[3], top, 1
instance = comp, \pc_top|p_mux|address_from_increment_temp_3[3] , pc_top|p_mux|address_from_increment_temp_3[3], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[3] , pc_top|p_mux|address_from_branch_temp_1[3], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[3] , pc_top|p_mux|address_from_branch_temp_2[3], top, 1
instance = comp, \pc_top|my_pc|address_out~1 , pc_top|my_pc|address_out~1, top, 1
instance = comp, \pc_top|my_pc|address_out[3] , pc_top|my_pc|address_out[3], top, 1
instance = comp, \control|WideOr24~0 , control|WideOr24~0, top, 1
instance = comp, \pc_top|p_mux|control_branch_temp_1 , pc_top|p_mux|control_branch_temp_1, top, 1
instance = comp, \pc_top|p_mux|control_branch_temp_2~feeder , pc_top|p_mux|control_branch_temp_2~feeder, top, 1
instance = comp, \pc_top|p_mux|control_branch_temp_2~DUPLICATE , pc_top|p_mux|control_branch_temp_2~DUPLICATE, top, 1
instance = comp, \pc_top|p_mux|address_from_jalr_temp[2] , pc_top|p_mux|address_from_jalr_temp[2], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_1[2] , pc_top|p_mux|address_from_branch_temp_1[2], top, 1
instance = comp, \pc_top|p_mux|address_from_branch_temp_2[2] , pc_top|p_mux|address_from_branch_temp_2[2], top, 1
instance = comp, \pc_top|my_pc|address_out~0 , pc_top|my_pc|address_out~0, top, 1
instance = comp, \pc_top|my_pc|address_out[2] , pc_top|my_pc|address_out[2], top, 1
instance = comp, \control|Decoder4~1 , control|Decoder4~1, top, 1
instance = comp, \d_mem|write_en_delay_1 , d_mem|write_en_delay_1, top, 1
instance = comp, \d_mem|write_en_delay_2 , d_mem|write_en_delay_2, top, 1
instance = comp, \d_mem|LessThan2~5 , d_mem|LessThan2~5, top, 1
instance = comp, \d_mem|counter~0 , d_mem|counter~0, top, 1
instance = comp, \d_mem|counter , d_mem|counter, top, 1
instance = comp, \d_mem|always1~1 , d_mem|always1~1, top, 1
instance = comp, \d_mem|io_flag_23 , d_mem|io_flag_23, top, 1
instance = comp, \counter~7 , counter~7, top, 1
instance = comp, \counter~5 , counter~5, top, 1
instance = comp, \d_mem|always1~0 , d_mem|always1~0, top, 1
instance = comp, \d_mem|io_flag_01 , d_mem|io_flag_01, top, 1
instance = comp, \io_flag_01~feeder , io_flag_01~feeder, top, 1
instance = comp, \counter~6 , counter~6, top, 1
instance = comp, \counter~4 , counter~4, top, 1
instance = comp, \in0~0 , in0~0, top, 1
instance = comp, \in0[4] , in0[4], top, 1
instance = comp, \d_mem|HEX_out[3] , d_mem|HEX_out[3], top, 1
instance = comp, \HEX_out[3]~feeder , HEX_out[3]~feeder, top, 1
instance = comp, \HEX_out[3] , HEX_out[3], top, 1
instance = comp, \in1[3]~0 , in1[3]~0, top, 1
instance = comp, \in0[3] , in0[3], top, 1
instance = comp, \d_mem|HEX_out[1] , d_mem|HEX_out[1], top, 1
instance = comp, \HEX_out[1] , HEX_out[1], top, 1
instance = comp, \in0[1] , in0[1], top, 1
instance = comp, \d_mem|HEX_out[0] , d_mem|HEX_out[0], top, 1
instance = comp, \HEX_out[0]~feeder , HEX_out[0]~feeder, top, 1
instance = comp, \HEX_out[0] , HEX_out[0], top, 1
instance = comp, \in0[0]~feeder , in0[0]~feeder, top, 1
instance = comp, \in0[0] , in0[0], top, 1
instance = comp, \d_mem|HEX_out[2] , d_mem|HEX_out[2], top, 1
instance = comp, \HEX_out[2] , HEX_out[2], top, 1
instance = comp, \in0[2] , in0[2], top, 1
instance = comp, \h0|WideOr6~0 , h0|WideOr6~0, top, 1
instance = comp, \f0|out[1]~0 , f0|out[1]~0, top, 1
instance = comp, \f0|out[0] , f0|out[0], top, 1
instance = comp, \h0|WideOr5~0 , h0|WideOr5~0, top, 1
instance = comp, \f0|out[1] , f0|out[1], top, 1
instance = comp, \h0|WideOr4~0 , h0|WideOr4~0, top, 1
instance = comp, \f0|out[2] , f0|out[2], top, 1
instance = comp, \h0|WideOr3~0 , h0|WideOr3~0, top, 1
instance = comp, \f0|out[3] , f0|out[3], top, 1
instance = comp, \h0|WideOr2~0 , h0|WideOr2~0, top, 1
instance = comp, \f0|out[4] , f0|out[4], top, 1
instance = comp, \h0|WideOr1~0 , h0|WideOr1~0, top, 1
instance = comp, \f0|out[5] , f0|out[5], top, 1
instance = comp, \h0|WideOr0~0 , h0|WideOr0~0, top, 1
instance = comp, \f0|out[6] , f0|out[6], top, 1
instance = comp, \d_mem|HEX_out[7]~feeder , d_mem|HEX_out[7]~feeder, top, 1
instance = comp, \d_mem|HEX_out[7] , d_mem|HEX_out[7], top, 1
instance = comp, \HEX_out[7]~feeder , HEX_out[7]~feeder, top, 1
instance = comp, \HEX_out[7] , HEX_out[7], top, 1
instance = comp, \in1[3] , in1[3], top, 1
instance = comp, \d_mem|HEX_out[4] , d_mem|HEX_out[4], top, 1
instance = comp, \HEX_out[4] , HEX_out[4], top, 1
instance = comp, \in1[0]~feeder , in1[0]~feeder, top, 1
instance = comp, \in1[0] , in1[0], top, 1
instance = comp, \d_mem|HEX_out[6]~feeder , d_mem|HEX_out[6]~feeder, top, 1
instance = comp, \d_mem|HEX_out[6] , d_mem|HEX_out[6], top, 1
instance = comp, \HEX_out[6] , HEX_out[6], top, 1
instance = comp, \in1[2] , in1[2], top, 1
instance = comp, \d_mem|HEX_out[5]~feeder , d_mem|HEX_out[5]~feeder, top, 1
instance = comp, \d_mem|HEX_out[5] , d_mem|HEX_out[5], top, 1
instance = comp, \HEX_out[5]~feeder , HEX_out[5]~feeder, top, 1
instance = comp, \HEX_out[5] , HEX_out[5], top, 1
instance = comp, \in1[1]~feeder , in1[1]~feeder, top, 1
instance = comp, \in1[1] , in1[1], top, 1
instance = comp, \h1|WideOr6~0 , h1|WideOr6~0, top, 1
instance = comp, \f1|out[0] , f1|out[0], top, 1
instance = comp, \h1|WideOr5~0 , h1|WideOr5~0, top, 1
instance = comp, \f1|out[1] , f1|out[1], top, 1
instance = comp, \h1|WideOr4~0 , h1|WideOr4~0, top, 1
instance = comp, \f1|out[2] , f1|out[2], top, 1
instance = comp, \h1|WideOr3~0 , h1|WideOr3~0, top, 1
instance = comp, \f1|out[3] , f1|out[3], top, 1
instance = comp, \h1|WideOr2~0 , h1|WideOr2~0, top, 1
instance = comp, \f1|out[4] , f1|out[4], top, 1
instance = comp, \h1|WideOr1~0 , h1|WideOr1~0, top, 1
instance = comp, \f1|out[5] , f1|out[5], top, 1
instance = comp, \h1|WideOr0~0 , h1|WideOr0~0, top, 1
instance = comp, \f1|out[6] , f1|out[6], top, 1
instance = comp, \in2~0 , in2~0, top, 1
instance = comp, \in2[4] , in2[4], top, 1
instance = comp, \in3[3]~0 , in3[3]~0, top, 1
instance = comp, \in2[3] , in2[3], top, 1
instance = comp, \in2[2] , in2[2], top, 1
instance = comp, \in2[1] , in2[1], top, 1
instance = comp, \in2[0] , in2[0], top, 1
instance = comp, \h2|WideOr6~0 , h2|WideOr6~0, top, 1
instance = comp, \f2|out[0]~0 , f2|out[0]~0, top, 1
instance = comp, \f2|out[0] , f2|out[0], top, 1
instance = comp, \h2|WideOr5~0 , h2|WideOr5~0, top, 1
instance = comp, \f2|out[1] , f2|out[1], top, 1
instance = comp, \h2|WideOr4~0 , h2|WideOr4~0, top, 1
instance = comp, \f2|out[2] , f2|out[2], top, 1
instance = comp, \h2|WideOr3~0 , h2|WideOr3~0, top, 1
instance = comp, \f2|out[3] , f2|out[3], top, 1
instance = comp, \h2|WideOr2~0 , h2|WideOr2~0, top, 1
instance = comp, \f2|out[4] , f2|out[4], top, 1
instance = comp, \h2|WideOr1~0 , h2|WideOr1~0, top, 1
instance = comp, \f2|out[5] , f2|out[5], top, 1
instance = comp, \h2|WideOr0~0 , h2|WideOr0~0, top, 1
instance = comp, \f2|out[6] , f2|out[6], top, 1
instance = comp, \in3[1]~feeder , in3[1]~feeder, top, 1
instance = comp, \in3[1] , in3[1], top, 1
instance = comp, \in3[0]~feeder , in3[0]~feeder, top, 1
instance = comp, \in3[0] , in3[0], top, 1
instance = comp, \in3[2] , in3[2], top, 1
instance = comp, \in3[3] , in3[3], top, 1
instance = comp, \h3|WideOr6~0 , h3|WideOr6~0, top, 1
instance = comp, \f3|out[0] , f3|out[0], top, 1
instance = comp, \h3|WideOr5~0 , h3|WideOr5~0, top, 1
instance = comp, \f3|out[1] , f3|out[1], top, 1
instance = comp, \h3|WideOr4~0 , h3|WideOr4~0, top, 1
instance = comp, \f3|out[2] , f3|out[2], top, 1
instance = comp, \h3|WideOr3~0 , h3|WideOr3~0, top, 1
instance = comp, \f3|out[3] , f3|out[3], top, 1
instance = comp, \h3|WideOr2~0 , h3|WideOr2~0, top, 1
instance = comp, \f3|out[4] , f3|out[4], top, 1
instance = comp, \h3|WideOr1~0 , h3|WideOr1~0, top, 1
instance = comp, \f3|out[5] , f3|out[5], top, 1
instance = comp, \h3|WideOr0~0 , h3|WideOr0~0, top, 1
instance = comp, \f3|out[6] , f3|out[6], top, 1
instance = comp, \KEY[0]~input , KEY[0]~input, top, 1
instance = comp, \KEY[1]~input , KEY[1]~input, top, 1
instance = comp, \KEY[2]~input , KEY[2]~input, top, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, top, 1
