AArch64 RV+SB+po-addrss
"PodWR DpAddrsR Fre PodWR DpAddrsR Fre"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=PodWR DpAddrsR Fre PodWR DpAddrsR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0                  | P1                  ;
 MOV W0,#1           | MOV W0,#1           ;
 STR W0,[X1]         | STR W0,[X1]         ;
 LDR W2,[X3]         | LDR W2,[X3]         ;
 EOR W4,W2,W2        | EOR W4,W2,W2        ;
 LDR W5,[X3,W4,SXTW] | LDR W5,[X3,W4,SXTW] ;
exists
(0:X5=0 /\ 1:X5=0)
