#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Sep 27 09:04:27 2019
# Process ID: 4976
# Current directory: C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11020 C:\Users\shuyuz\Desktop\Xilinx_work\20190902\AWS_aes\AWS_aes.xpr
# Log file: C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/vivado.log
# Journal file: C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 863.621 ; gain = 170.684
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AWS_aes_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AWS_aes_top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 94413ddf38c945fc9ff03aa0f06a71bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AWS_aes_top_tb_behav xil_defaultlib.AWS_aes_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port o_addr [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/new/AWS_aes_top.v:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AWS_aes_top_tb_behav -key {Behavioral:sim_1:Functional:AWS_aes_top_tb} -tclbatch {AWS_aes_top_tb.tcl} -view {C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes_top_tb_behav.wcfg
source AWS_aes_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module AWS_aes_top_tb.AWS_aes_top_dut.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AWS_aes_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 873.695 ; gain = 10.074
run all
blk_mem_gen_v8_4_1 collision detected at time: 303784000, Instance: AWS_aes_top_tb.AWS_aes_top_dut.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B  read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 304504000, Instance: AWS_aes_top_tb.AWS_aes_top_dut.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  read address: 11
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 898.027 ; gain = 13.215
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AWS_aes_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AWS_aes_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/new/AWS_aes_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AWS_aes_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/qspi/QSPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QSPI_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/light_sensor/ad_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_drive
WARNING: [VRFC 10-1315] redeclaration of ansi port data128 is not allowed [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/light_sensor/ad_drive.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/key_128test/key_128test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_128test
WARNING: [VRFC 10-1315] redeclaration of ansi port en is not allowed [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/key_128test/key_128test.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port key_data is not allowed [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/key_128test/key_128test.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/light_sensor/light_sensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_sensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/ram_count/ram_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sim_1/new/AWS_aes_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AWS_aes_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 94413ddf38c945fc9ff03aa0f06a71bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AWS_aes_top_tb_behav xil_defaultlib.AWS_aes_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port o_addr [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/new/AWS_aes_top.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_128test
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.ad_drive
Compiling module xil_defaultlib.light_sensor
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.ram_count
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.QSPI_slave
Compiling module xil_defaultlib.AWS_aes_top
Compiling module xil_defaultlib.AWS_aes_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AWS_aes_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module AWS_aes_top_tb.AWS_aes_top_dut.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 940.871 ; gain = 0.000
run all
blk_mem_gen_v8_4_1 collision detected at time: 303784000, Instance: AWS_aes_top_tb.AWS_aes_top_dut.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B  read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 304504000, Instance: AWS_aes_top_tb.AWS_aes_top_dut.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  read address: 11
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.578 ; gain = 22.121
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AWS_aes_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AWS_aes_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/new/AWS_aes_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AWS_aes_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/qspi/QSPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QSPI_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/light_sensor/ad_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_drive
WARNING: [VRFC 10-1315] redeclaration of ansi port data128 is not allowed [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/light_sensor/ad_drive.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/key_128test/key_128test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_128test
WARNING: [VRFC 10-1315] redeclaration of ansi port en is not allowed [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/key_128test/key_128test.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port key_data is not allowed [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/key_128test/key_128test.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/light_sensor/light_sensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_sensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/ram_count/ram_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sim_1/new/AWS_aes_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AWS_aes_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 94413ddf38c945fc9ff03aa0f06a71bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AWS_aes_top_tb_behav xil_defaultlib.AWS_aes_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port o_addr [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/new/AWS_aes_top.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_128test
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.ad_drive
Compiling module xil_defaultlib.light_sensor
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.ram_count
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.QSPI_slave
Compiling module xil_defaultlib.AWS_aes_top
Compiling module xil_defaultlib.AWS_aes_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AWS_aes_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module AWS_aes_top_tb.AWS_aes_top_dut.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1032.969 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1039.969 ; gain = 7.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AWS_aes_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AWS_aes_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/new/AWS_aes_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AWS_aes_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/qspi/QSPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QSPI_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/light_sensor/ad_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_drive
WARNING: [VRFC 10-1315] redeclaration of ansi port data128 is not allowed [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/light_sensor/ad_drive.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/key_128test/key_128test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_128test
WARNING: [VRFC 10-1315] redeclaration of ansi port en is not allowed [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/key_128test/key_128test.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port key_data is not allowed [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/key_128test/key_128test.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/light_sensor/light_sensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_sensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/ram_count/ram_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sim_1/new/AWS_aes_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AWS_aes_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 94413ddf38c945fc9ff03aa0f06a71bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AWS_aes_top_tb_behav xil_defaultlib.AWS_aes_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port o_addr [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/new/AWS_aes_top.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_128test
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.ad_drive
Compiling module xil_defaultlib.light_sensor
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.ram_count
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.QSPI_slave
Compiling module xil_defaultlib.AWS_aes_top
Compiling module xil_defaultlib.AWS_aes_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AWS_aes_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module AWS_aes_top_tb.AWS_aes_top_dut.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1046.402 ; gain = 0.000
run all
blk_mem_gen_v8_4_1 collision detected at time: 303784000, Instance: AWS_aes_top_tb.AWS_aes_top_dut.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B  read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 304504000, Instance: AWS_aes_top_tb.AWS_aes_top_dut.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  read address: 11
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.781 ; gain = 5.379
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AWS_aes_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AWS_aes_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/new/AWS_aes_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AWS_aes_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/qspi/QSPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QSPI_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/light_sensor/ad_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_drive
WARNING: [VRFC 10-1315] redeclaration of ansi port data128 is not allowed [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/light_sensor/ad_drive.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/aes_cipher_core/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/key_128test/key_128test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_128test
WARNING: [VRFC 10-1315] redeclaration of ansi port en is not allowed [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/key_128test/key_128test.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port key_data is not allowed [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/key_128test/key_128test.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/light_sensor/light_sensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_sensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/verilog/ram_count/ram_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sim_1/new/AWS_aes_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AWS_aes_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 94413ddf38c945fc9ff03aa0f06a71bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AWS_aes_top_tb_behav xil_defaultlib.AWS_aes_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port o_addr [C:/Users/shuyuz/Desktop/Xilinx_work/20190902/AWS_aes/AWS_aes.srcs/sources_1/new/AWS_aes_top.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_128test
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.ad_drive
Compiling module xil_defaultlib.light_sensor
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.ram_count
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.QSPI_slave
Compiling module xil_defaultlib.AWS_aes_top
Compiling module xil_defaultlib.AWS_aes_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AWS_aes_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module AWS_aes_top_tb.AWS_aes_top_dut.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1055.672 ; gain = 0.000
run all
blk_mem_gen_v8_4_1 collision detected at time: 303784000, Instance: AWS_aes_top_tb.AWS_aes_top_dut.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B  read address: 8
blk_mem_gen_v8_4_1 collision detected at time: 304504000, Instance: AWS_aes_top_tb.AWS_aes_top_dut.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  read address: 11
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.996 ; gain = 4.324
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 27 09:49:59 2019...
