// Seed: 1736592972
module module_0 #(
    parameter id_1 = 32'd36
);
  logic _id_1;
  always begin
    id_1[id_1[1 : 1]][id_1] <= 1 < 1;
    id_1 <= 1;
  end
  assign id_1 = id_1;
  logic id_2;
  logic id_3, id_4 = id_2;
  type_11(
      id_1
  ); type_12(
      id_1
  );
  logic id_5;
  assign id_5 = id_4;
  defparam id_6 = id_2;
  genvar id_7;
endmodule
