module single_port_ram_1(
	input write_enable,clk,
    input [5:0] rd_addr,wrt_addr,
	input [7:0] data_in,
	output reg [7:0] data_out );

    reg [7:0] memory[63:0];

    always@(posedge clk)
        begin
	if(write_enable)
            memory[wrt_addr] = data_in;
        data_out = memory[rd_addr]; //reading new data
    end

endmodule
