<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset="utf-8" />

<title>TriCore TC1798 (DMA)</title>
<style type="text/css">
.url { text-decoration:none; }
td   { vertical-align:top; }
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>DMA</h2>

<h2><tt>#include &lt;tc1798/dma.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#DMA_CLC">DMA_CLC</a></td>
<td>DMA Clock Control Register</td>
<td>0xF0003C00</td>
<td><a class="url" href="types/d.html#DMA_CLC_t">DMA_CLC_t</a></td>
<td>0x00000008</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ID">DMA_ID</a></td>
<td>Module Identification Register</td>
<td>0xF0003C08</td>
<td><a class="url" href="types/d.html#DMA_ID_t">DMA_ID_t</a></td>
<td>0x001AC0XX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHRSTR">DMA_CHRSTR</a></td>
<td>DMA Channel Reset Request Register</td>
<td>0xF0003C10</td>
<td><a class="url" href="types/d.html#DMA_CHRSTR_t">DMA_CHRSTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_TRSR">DMA_TRSR</a></td>
<td>DMA Transaction Request State Register</td>
<td>0xF0003C14</td>
<td><a class="url" href="types/d.html#DMA_TRSR_t">DMA_TRSR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_STREQ">DMA_STREQ</a></td>
<td>DMA Software Transaction Request Register</td>
<td>0xF0003C18</td>
<td><a class="url" href="types/d.html#DMA_STREQ_t">DMA_STREQ_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_HTREQ">DMA_HTREQ</a></td>
<td>DMA Hardware Transaction Request Register</td>
<td>0xF0003C1C</td>
<td><a class="url" href="types/d.html#DMA_HTREQ_t">DMA_HTREQ_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_EER">DMA_EER</a></td>
<td>DMA Enable Error Register</td>
<td>0xF0003C20</td>
<td><a class="url" href="types/d.html#DMA_EER_t">DMA_EER_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ERRSR">DMA_ERRSR</a></td>
<td>DMA Error Status Register</td>
<td>0xF0003C24</td>
<td><a class="url" href="types/d.html#DMA_ERRSR_t">DMA_ERRSR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CLRE">DMA_CLRE</a></td>
<td>DMA Clear Error Register</td>
<td>0xF0003C28</td>
<td><a class="url" href="types/d.html#DMA_CLRE_t">DMA_CLRE_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_GINTR">DMA_GINTR</a></td>
<td>DMA Global Interrupt Set Register</td>
<td>0xF0003C2C</td>
<td><a class="url" href="types/d.html#DMA_GINTR_t">DMA_GINTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_MESR">DMA_MESR</a></td>
<td>DMA Move Engine Status Register</td>
<td>0xF0003C30</td>
<td><a class="url" href="types/d.html#DMA_MESR_t">DMA_MESR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ME0R">DMA_ME0R</a></td>
<td>DMA Move Engine 0 Read Register</td>
<td>0xF0003C34</td>
<td><a class="url" href="types/d.html#DMA_MEmR_t">DMA_MEmR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ME1R">DMA_ME1R</a></td>
<td>DMA Move Engine 1 Read Register</td>
<td>0xF0003C38</td>
<td><a class="url" href="types/d.html#DMA_MEmR_t">DMA_MEmR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ME0PR">DMA_ME0PR</a></td>
<td>DMA Move Engine 0 Pattern Register</td>
<td>0xF0003C3C</td>
<td><a class="url" href="types/d.html#DMA_MEmPR_t">DMA_MEmPR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ME1PR">DMA_ME1PR</a></td>
<td>DMA Move Engine 1Pattern Register</td>
<td>0xF0003C40</td>
<td><a class="url" href="types/d.html#DMA_MEmPR_t">DMA_MEmPR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ME0AENR0">DMA_ME0AENR0</a></td>
<td>DMA Move Engine 0 Access Enable Register 0</td>
<td>0xF0003C44</td>
<td><a class="url" href="types/d.html#DMA_MEnAENRm_t">DMA_MEnAENRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ME0ARR0">DMA_ME0ARR0</a></td>
<td>DMA Move Engine 0 Access Range Register 0</td>
<td>0xF0003C48</td>
<td><a class="url" href="types/d.html#DMA_MEnARRm_t">DMA_MEnARRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ME1AENR0">DMA_ME1AENR0</a></td>
<td>DMA Move Engine 1 Access Enable Register 0</td>
<td>0xF0003C4C</td>
<td><a class="url" href="types/d.html#DMA_MEnAENRm_t">DMA_MEnAENRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ME1ARR0">DMA_ME1ARR0</a></td>
<td>DMA Move Engine 1 Access Range Register 0</td>
<td>0xF0003C50</td>
<td><a class="url" href="types/d.html#DMA_MEnARRm_t">DMA_MEnARRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_INTSR">DMA_INTSR</a></td>
<td>DMA Interrupt Status Register</td>
<td>0xF0003C54</td>
<td><a class="url" href="types/d.html#DMA_INTSR_t">DMA_INTSR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_INTCR">DMA_INTCR</a></td>
<td>DMA Interrupt Clear Register</td>
<td>0xF0003C58</td>
<td><a class="url" href="types/d.html#DMA_INTCR_t">DMA_INTCR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_WRPSR">DMA_WRPSR</a></td>
<td>DMA Wrap Status Register</td>
<td>0xF0003C5C</td>
<td><a class="url" href="types/d.html#DMA_WRPSR_t">DMA_WRPSR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_OCDSR">DMA_OCDSR</a></td>
<td>DMA OCDS Register</td>
<td>0xF0003C64</td>
<td><a class="url" href="types/d.html#DMA_OCDSR_t">DMA_OCDSR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SUSPMR">DMA_SUSPMR</a></td>
<td>DMA Suspend Mode Register</td>
<td>0xF0003C68</td>
<td><a class="url" href="types/d.html#DMA_SUSPMR_t">DMA_SUSPMR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ME0AENR1">DMA_ME0AENR1</a></td>
<td>DMA Move Engine 0 Access Enable Register 1</td>
<td>0xF0003C6C</td>
<td><a class="url" href="types/d.html#DMA_MEnAENRm_t">DMA_MEnAENRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ME0ARR1">DMA_ME0ARR1</a></td>
<td>DMA Move Engine 0 Access Range Register 1</td>
<td>0xF0003C70</td>
<td><a class="url" href="types/d.html#DMA_MEnARRm_t">DMA_MEnARRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ME1AENR1">DMA_ME1AENR1</a></td>
<td>DMA Move Engine 1 Access Enable Register 1</td>
<td>0xF0003C74</td>
<td><a class="url" href="types/d.html#DMA_MEnAENRm_t">DMA_MEnAENRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ME1ARR1">DMA_ME1ARR1</a></td>
<td>DMA Move Engine 1 Access Range Register 1</td>
<td>0xF0003C78</td>
<td><a class="url" href="types/d.html#DMA_MEnARRm_t">DMA_MEnARRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR00">DMA_CHSR00</a></td>
<td>DMA Channel 00 Status Register</td>
<td>0xF0003C80</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR00">DMA_CHCR00</a></td>
<td>DMA Channel 00 Control Register</td>
<td>0xF0003C84</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR00">DMA_CHICR00</a></td>
<td>DMA Channel 00 Interrupt Control Register</td>
<td>0xF0003C88</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR00">DMA_ADRCR00</a></td>
<td>DMA Channel 00 Address Control Register</td>
<td>0xF0003C8C</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR00">DMA_SADR00</a></td>
<td>DMA Channel 00 Source Address Register</td>
<td>0xF0003C90</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR00">DMA_DADR00</a></td>
<td>DMA Channel 00 Destination Address Register</td>
<td>0xF0003C94</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR00">DMA_SHADR00</a></td>
<td>DMA Channel 00 Shadow Address Register</td>
<td>0xF0003C98</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR01">DMA_CHSR01</a></td>
<td>DMA Channel 01 Status Register</td>
<td>0xF0003CA0</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR01">DMA_CHCR01</a></td>
<td>DMA Channel 01 Control Register</td>
<td>0xF0003CA4</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR01">DMA_CHICR01</a></td>
<td>DMA Channel 01 Interrupt Control Register</td>
<td>0xF0003CA8</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR01">DMA_ADRCR01</a></td>
<td>DMA Channel 01 Address Control Register</td>
<td>0xF0003CAC</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR01">DMA_SADR01</a></td>
<td>DMA Channel 01 Source Address Register</td>
<td>0xF0003CB0</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR01">DMA_DADR01</a></td>
<td>DMA Channel 01 Destination Address Register</td>
<td>0xF0003CB4</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR01">DMA_SHADR01</a></td>
<td>DMA Channel 01 Shadow Address Register</td>
<td>0xF0003CB8</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR02">DMA_CHSR02</a></td>
<td>DMA Channel 02 Status Register</td>
<td>0xF0003CC0</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR02">DMA_CHCR02</a></td>
<td>DMA Channel 02 Control Register</td>
<td>0xF0003CC4</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR02">DMA_CHICR02</a></td>
<td>DMA Channel 02 Interrupt Control Register</td>
<td>0xF0003CC8</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR02">DMA_ADRCR02</a></td>
<td>DMA Channel 02 Address Control Register</td>
<td>0xF0003CCC</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR02">DMA_SADR02</a></td>
<td>DMA Channel 02 Source Address Register</td>
<td>0xF0003CD0</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR02">DMA_DADR02</a></td>
<td>DMA Channel 02 Destination Address Register</td>
<td>0xF0003CD4</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR02">DMA_SHADR02</a></td>
<td>DMA Channel 02 Shadow Address Register</td>
<td>0xF0003CD8</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR03">DMA_CHSR03</a></td>
<td>DMA Channel 03 Status Register</td>
<td>0xF0003CE0</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR03">DMA_CHCR03</a></td>
<td>DMA Channel 03 Control Register</td>
<td>0xF0003CE4</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR03">DMA_CHICR03</a></td>
<td>DMA Channel 03 Interrupt Control Register</td>
<td>0xF0003CE8</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR03">DMA_ADRCR03</a></td>
<td>DMA Channel 03 Address Control Register</td>
<td>0xF0003CEC</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR03">DMA_SADR03</a></td>
<td>DMA Channel 03 Source Address Register</td>
<td>0xF0003CF0</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR03">DMA_DADR03</a></td>
<td>DMA Channel 03 Destination Address Register</td>
<td>0xF0003CF4</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR03">DMA_SHADR03</a></td>
<td>DMA Channel 03 Shadow Address Register</td>
<td>0xF0003CF8</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR04">DMA_CHSR04</a></td>
<td>DMA Channel 04 Status Register</td>
<td>0xF0003D00</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR04">DMA_CHCR04</a></td>
<td>DMA Channel 04 Control Register</td>
<td>0xF0003D04</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR04">DMA_CHICR04</a></td>
<td>DMA Channel 04 Interrupt Control Register</td>
<td>0xF0003D08</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR04">DMA_ADRCR04</a></td>
<td>DMA Channel 04 Address Control Register</td>
<td>0xF0003D0C</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR04">DMA_SADR04</a></td>
<td>DMA Channel 04 Source Address Register</td>
<td>0xF0003D10</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR04">DMA_DADR04</a></td>
<td>DMA Channel 04 Destination Address Register</td>
<td>0xF0003D14</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR04">DMA_SHADR04</a></td>
<td>DMA Channel 04 Shadow Address Register</td>
<td>0xF0003D18</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR05">DMA_CHSR05</a></td>
<td>DMA Channel 05 Status Register</td>
<td>0xF0003D20</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR05">DMA_CHCR05</a></td>
<td>DMA Channel 05 Control Register</td>
<td>0xF0003D24</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR05">DMA_CHICR05</a></td>
<td>DMA Channel 05 Interrupt Control Register</td>
<td>0xF0003D28</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR05">DMA_ADRCR05</a></td>
<td>DMA Channel 05 Address Control Register</td>
<td>0xF0003D2C</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR05">DMA_SADR05</a></td>
<td>DMA Channel 05 Source Address Register</td>
<td>0xF0003D30</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR05">DMA_DADR05</a></td>
<td>DMA Channel 05 Destination Address Register</td>
<td>0xF0003D34</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR05">DMA_SHADR05</a></td>
<td>DMA Channel 05 Shadow Address Register</td>
<td>0xF0003D38</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR06">DMA_CHSR06</a></td>
<td>DMA Channel 06 Status Register</td>
<td>0xF0003D40</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR06">DMA_CHCR06</a></td>
<td>DMA Channel 06 Control Register</td>
<td>0xF0003D44</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR06">DMA_CHICR06</a></td>
<td>DMA Channel 06 Interrupt Control Register</td>
<td>0xF0003D48</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR06">DMA_ADRCR06</a></td>
<td>DMA Channel 06 Address Control Register</td>
<td>0xF0003D4C</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR06">DMA_SADR06</a></td>
<td>DMA Channel 06 Source Address Register</td>
<td>0xF0003D50</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR06">DMA_DADR06</a></td>
<td>DMA Channel 06 Destination Address Register</td>
<td>0xF0003D54</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR06">DMA_SHADR06</a></td>
<td>DMA Channel 06 Shadow Address Register</td>
<td>0xF0003D58</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR07">DMA_CHSR07</a></td>
<td>DMA Channel 07 Status Register</td>
<td>0xF0003D60</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR07">DMA_CHCR07</a></td>
<td>DMA Channel 07 Control Register</td>
<td>0xF0003D64</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR07">DMA_CHICR07</a></td>
<td>DMA Channel 07 Interrupt Control Register</td>
<td>0xF0003D68</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR07">DMA_ADRCR07</a></td>
<td>DMA Channel 07 Address Control Register</td>
<td>0xF0003D6C</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR07">DMA_SADR07</a></td>
<td>DMA Channel 07 Source Address Register</td>
<td>0xF0003D70</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR07">DMA_DADR07</a></td>
<td>DMA Channel 07 Destination Address Register</td>
<td>0xF0003D74</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR07">DMA_SHADR07</a></td>
<td>DMA Channel 07 Shadow Address Register</td>
<td>0xF0003D78</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR10">DMA_CHSR10</a></td>
<td>DMA Channel 10 Status Register</td>
<td>0xF0003D80</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR10">DMA_CHCR10</a></td>
<td>DMA Channel 10 Control Register</td>
<td>0xF0003D84</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR10">DMA_CHICR10</a></td>
<td>DMA Channel 10 Interrupt Control Register</td>
<td>0xF0003D88</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR10">DMA_ADRCR10</a></td>
<td>DMA Channel 10 Address Control Register</td>
<td>0xF0003D8C</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR10">DMA_SADR10</a></td>
<td>DMA Channel 10 Source Address Register</td>
<td>0xF0003D90</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR10">DMA_DADR10</a></td>
<td>DMA Channel 10 Destination Address Register</td>
<td>0xF0003D94</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR10">DMA_SHADR10</a></td>
<td>DMA Channel 10 Shadow Address Register</td>
<td>0xF0003D98</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR11">DMA_CHSR11</a></td>
<td>DMA Channel 11 Status Register</td>
<td>0xF0003DA0</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR11">DMA_CHCR11</a></td>
<td>DMA Channel 11 Control Register</td>
<td>0xF0003DA4</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR11">DMA_CHICR11</a></td>
<td>DMA Channel 11 Interrupt Control Register</td>
<td>0xF0003DA8</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR11">DMA_ADRCR11</a></td>
<td>DMA Channel 11 Address Control Register</td>
<td>0xF0003DAC</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR11">DMA_SADR11</a></td>
<td>DMA Channel 11 Source Address Register</td>
<td>0xF0003DB0</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR11">DMA_DADR11</a></td>
<td>DMA Channel 11 Destination Address Register</td>
<td>0xF0003DB4</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR11">DMA_SHADR11</a></td>
<td>DMA Channel 11 Shadow Address Register</td>
<td>0xF0003DB8</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR12">DMA_CHSR12</a></td>
<td>DMA Channel 12 Status Register</td>
<td>0xF0003DC0</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR12">DMA_CHCR12</a></td>
<td>DMA Channel 12 Control Register</td>
<td>0xF0003DC4</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR12">DMA_CHICR12</a></td>
<td>DMA Channel 12 Interrupt Control Register</td>
<td>0xF0003DC8</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR12">DMA_ADRCR12</a></td>
<td>DMA Channel 12 Address Control Register</td>
<td>0xF0003DCC</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR12">DMA_SADR12</a></td>
<td>DMA Channel 12 Source Address Register</td>
<td>0xF0003DD0</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR12">DMA_DADR12</a></td>
<td>DMA Channel 12 Destination Address Register</td>
<td>0xF0003DD4</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR12">DMA_SHADR12</a></td>
<td>DMA Channel 12 Shadow Address Register</td>
<td>0xF0003DD8</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR13">DMA_CHSR13</a></td>
<td>DMA Channel 13 Status Register</td>
<td>0xF0003DE0</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR13">DMA_CHCR13</a></td>
<td>DMA Channel 13 Control Register</td>
<td>0xF0003DE4</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR13">DMA_CHICR13</a></td>
<td>DMA Channel 13 Interrupt Control Register</td>
<td>0xF0003DE8</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR13">DMA_ADRCR13</a></td>
<td>DMA Channel 13 Address Control Register</td>
<td>0xF0003DEC</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR13">DMA_SADR13</a></td>
<td>DMA Channel 13 Source Address Register</td>
<td>0xF0003DF0</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR13">DMA_DADR13</a></td>
<td>DMA Channel 13 Destination Address Register</td>
<td>0xF0003DF4</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR13">DMA_SHADR13</a></td>
<td>DMA Channel 13 Shadow Address Register</td>
<td>0xF0003DF8</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR14">DMA_CHSR14</a></td>
<td>DMA Channel 14 Status Register</td>
<td>0xF0003E00</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR14">DMA_CHCR14</a></td>
<td>DMA Channel 14 Control Register</td>
<td>0xF0003E04</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR14">DMA_CHICR14</a></td>
<td>DMA Channel 14 Interrupt Control Register</td>
<td>0xF0003E08</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR14">DMA_ADRCR14</a></td>
<td>DMA Channel 14 Address Control Register</td>
<td>0xF0003E0C</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR14">DMA_SADR14</a></td>
<td>DMA Channel 14 Source Address Register</td>
<td>0xF0003E10</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR14">DMA_DADR14</a></td>
<td>DMA Channel 14 Destination Address Register</td>
<td>0xF0003E14</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR14">DMA_SHADR14</a></td>
<td>DMA Channel 14 Shadow Address Register</td>
<td>0xF0003E18</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR15">DMA_CHSR15</a></td>
<td>DMA Channel 15 Status Register</td>
<td>0xF0003E20</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR15">DMA_CHCR15</a></td>
<td>DMA Channel 15 Control Register</td>
<td>0xF0003E24</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR15">DMA_CHICR15</a></td>
<td>DMA Channel 15 Interrupt Control Register</td>
<td>0xF0003E28</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR15">DMA_ADRCR15</a></td>
<td>DMA Channel 15 Address Control Register</td>
<td>0xF0003E2C</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR15">DMA_SADR15</a></td>
<td>DMA Channel 15 Source Address Register</td>
<td>0xF0003E30</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR15">DMA_DADR15</a></td>
<td>DMA Channel 15 Destination Address Register</td>
<td>0xF0003E34</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR15">DMA_SHADR15</a></td>
<td>DMA Channel 15 Shadow Address Register</td>
<td>0xF0003E38</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR16">DMA_CHSR16</a></td>
<td>DMA Channel 16 Status Register</td>
<td>0xF0003E40</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR16">DMA_CHCR16</a></td>
<td>DMA Channel 16 Control Register</td>
<td>0xF0003E44</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR16">DMA_CHICR16</a></td>
<td>DMA Channel 16 Interrupt Control Register</td>
<td>0xF0003E48</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR16">DMA_ADRCR16</a></td>
<td>DMA Channel 16 Address Control Register</td>
<td>0xF0003E4C</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR16">DMA_SADR16</a></td>
<td>DMA Channel 16 Source Address Register</td>
<td>0xF0003E50</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR16">DMA_DADR16</a></td>
<td>DMA Channel 16 Destination Address Register</td>
<td>0xF0003E54</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR16">DMA_SHADR16</a></td>
<td>DMA Channel 16 Shadow Address Register</td>
<td>0xF0003E58</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHSR17">DMA_CHSR17</a></td>
<td>DMA Channel 17 Status Register</td>
<td>0xF0003E60</td>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHCR17">DMA_CHCR17</a></td>
<td>DMA Channel 17 Control Register</td>
<td>0xF0003E64</td>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_CHICR17">DMA_CHICR17</a></td>
<td>DMA Channel 17 Interrupt Control Register</td>
<td>0xF0003E68</td>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_ADRCR17">DMA_ADRCR17</a></td>
<td>DMA Channel 17 Address Control Register</td>
<td>0xF0003E6C</td>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SADR17">DMA_SADR17</a></td>
<td>DMA Channel 17 Source Address Register</td>
<td>0xF0003E70</td>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_DADR17">DMA_DADR17</a></td>
<td>DMA Channel 17 Destination Address Register</td>
<td>0xF0003E74</td>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SHADR17">DMA_SHADR17</a></td>
<td>DMA Channel 17 Shadow Address Register</td>
<td>0xF0003E78</td>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_MLI0SRC3">DMA_MLI0SRC3</a></td>
<td>DMA MLI0 Service Request Control Register 3</td>
<td>0xF0003EA0</td>
<td><a class="url" href="types/d.html#DMA_MLInSRCm_t">DMA_MLInSRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_MLI0SRC2">DMA_MLI0SRC2</a></td>
<td>DMA MLI0 Service Request Control Register 2</td>
<td>0xF0003EA4</td>
<td><a class="url" href="types/d.html#DMA_MLInSRCm_t">DMA_MLInSRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_MLI0SRC1">DMA_MLI0SRC1</a></td>
<td>DMA MLI0 Service Request Control Register 1</td>
<td>0xF0003EA8</td>
<td><a class="url" href="types/d.html#DMA_MLInSRCm_t">DMA_MLInSRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_MLI0SRC0">DMA_MLI0SRC0</a></td>
<td>DMA MLI0 Service Request Control Register 0</td>
<td>0xF0003EAC</td>
<td><a class="url" href="types/d.html#DMA_MLInSRCm_t">DMA_MLInSRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_MLI1SRC1">DMA_MLI1SRC1</a></td>
<td>DMA MLI1 Service Request Control Register 1</td>
<td>0xF0003EB8</td>
<td><a class="url" href="types/d.html#DMA_MLInSRCm_t">DMA_MLInSRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_MLI1SRC0">DMA_MLI1SRC0</a></td>
<td>DMA MLI1 Service Request Control Register 0</td>
<td>0xF0003EBC</td>
<td><a class="url" href="types/d.html#DMA_MLInSRCm_t">DMA_MLInSRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SRC7">DMA_SRC7</a></td>
<td>DMA Service Request Control Register 7</td>
<td>0xF0003EE0</td>
<td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SRC6">DMA_SRC6</a></td>
<td>DMA Service Request Control Register 6</td>
<td>0xF0003EE4</td>
<td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SRC5">DMA_SRC5</a></td>
<td>DMA Service Request Control Register 5</td>
<td>0xF0003EE8</td>
<td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SRC4">DMA_SRC4</a></td>
<td>DMA Service Request Control Register 4</td>
<td>0xF0003EEC</td>
<td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SRC3">DMA_SRC3</a></td>
<td>DMA Service Request Control Register 3</td>
<td>0xF0003EF0</td>
<td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SRC2">DMA_SRC2</a></td>
<td>DMA Service Request Control Register 2</td>
<td>0xF0003EF4</td>
<td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SRC1">DMA_SRC1</a></td>
<td>DMA Service Request Control Register 1</td>
<td>0xF0003EF8</td>
<td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMA_SRC0">DMA_SRC0</a></td>
<td>DMA Service Request Control Register 0</td>
<td>0xF0003EFC</td>
<td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td>
<td><a class="url" href="dma.html#DMA_ADRCR00">DMA_ADRCR00</a>,       
<a class="url" href="dma.html#DMA_ADRCR01">DMA_ADRCR01</a>,       
<a class="url" href="dma.html#DMA_ADRCR02">DMA_ADRCR02</a>,       
<a class="url" href="dma.html#DMA_ADRCR03">DMA_ADRCR03</a>,       
<a class="url" href="dma.html#DMA_ADRCR04">DMA_ADRCR04</a>,       
<a class="url" href="dma.html#DMA_ADRCR05">DMA_ADRCR05</a>,       
<a class="url" href="dma.html#DMA_ADRCR06">DMA_ADRCR06</a>,       
<a class="url" href="dma.html#DMA_ADRCR07">DMA_ADRCR07</a>,       
<a class="url" href="dma.html#DMA_ADRCR10">DMA_ADRCR10</a>,       
<a class="url" href="dma.html#DMA_ADRCR11">DMA_ADRCR11</a>,       
<a class="url" href="dma.html#DMA_ADRCR12">DMA_ADRCR12</a>,       
<a class="url" href="dma.html#DMA_ADRCR13">DMA_ADRCR13</a>,       
<a class="url" href="dma.html#DMA_ADRCR14">DMA_ADRCR14</a>,       
<a class="url" href="dma.html#DMA_ADRCR15">DMA_ADRCR15</a>,       
<a class="url" href="dma.html#DMA_ADRCR16">DMA_ADRCR16</a>,       
<a class="url" href="dma.html#DMA_ADRCR17">DMA_ADRCR17</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td>
<td><a class="url" href="dma.html#DMA_CHCR00">DMA_CHCR00</a>,       
<a class="url" href="dma.html#DMA_CHCR01">DMA_CHCR01</a>,       
<a class="url" href="dma.html#DMA_CHCR02">DMA_CHCR02</a>,       
<a class="url" href="dma.html#DMA_CHCR03">DMA_CHCR03</a>,       
<a class="url" href="dma.html#DMA_CHCR04">DMA_CHCR04</a>,       
<a class="url" href="dma.html#DMA_CHCR05">DMA_CHCR05</a>,       
<a class="url" href="dma.html#DMA_CHCR06">DMA_CHCR06</a>,       
<a class="url" href="dma.html#DMA_CHCR07">DMA_CHCR07</a>,       
<a class="url" href="dma.html#DMA_CHCR10">DMA_CHCR10</a>,       
<a class="url" href="dma.html#DMA_CHCR11">DMA_CHCR11</a>,       
<a class="url" href="dma.html#DMA_CHCR12">DMA_CHCR12</a>,       
<a class="url" href="dma.html#DMA_CHCR13">DMA_CHCR13</a>,       
<a class="url" href="dma.html#DMA_CHCR14">DMA_CHCR14</a>,       
<a class="url" href="dma.html#DMA_CHCR15">DMA_CHCR15</a>,       
<a class="url" href="dma.html#DMA_CHCR16">DMA_CHCR16</a>,       
<a class="url" href="dma.html#DMA_CHCR17">DMA_CHCR17</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td>
<td><a class="url" href="dma.html#DMA_CHICR00">DMA_CHICR00</a>,       
<a class="url" href="dma.html#DMA_CHICR01">DMA_CHICR01</a>,       
<a class="url" href="dma.html#DMA_CHICR02">DMA_CHICR02</a>,       
<a class="url" href="dma.html#DMA_CHICR03">DMA_CHICR03</a>,       
<a class="url" href="dma.html#DMA_CHICR04">DMA_CHICR04</a>,       
<a class="url" href="dma.html#DMA_CHICR05">DMA_CHICR05</a>,       
<a class="url" href="dma.html#DMA_CHICR06">DMA_CHICR06</a>,       
<a class="url" href="dma.html#DMA_CHICR07">DMA_CHICR07</a>,       
<a class="url" href="dma.html#DMA_CHICR10">DMA_CHICR10</a>,       
<a class="url" href="dma.html#DMA_CHICR11">DMA_CHICR11</a>,       
<a class="url" href="dma.html#DMA_CHICR12">DMA_CHICR12</a>,       
<a class="url" href="dma.html#DMA_CHICR13">DMA_CHICR13</a>,       
<a class="url" href="dma.html#DMA_CHICR14">DMA_CHICR14</a>,       
<a class="url" href="dma.html#DMA_CHICR15">DMA_CHICR15</a>,       
<a class="url" href="dma.html#DMA_CHICR16">DMA_CHICR16</a>,       
<a class="url" href="dma.html#DMA_CHICR17">DMA_CHICR17</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_CHRSTR_t">DMA_CHRSTR_t</a></td>
<td><a class="url" href="dma.html#DMA_CHRSTR">DMA_CHRSTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td>
<td><a class="url" href="dma.html#DMA_CHSR00">DMA_CHSR00</a>,       
<a class="url" href="dma.html#DMA_CHSR01">DMA_CHSR01</a>,       
<a class="url" href="dma.html#DMA_CHSR02">DMA_CHSR02</a>,       
<a class="url" href="dma.html#DMA_CHSR03">DMA_CHSR03</a>,       
<a class="url" href="dma.html#DMA_CHSR04">DMA_CHSR04</a>,       
<a class="url" href="dma.html#DMA_CHSR05">DMA_CHSR05</a>,       
<a class="url" href="dma.html#DMA_CHSR06">DMA_CHSR06</a>,       
<a class="url" href="dma.html#DMA_CHSR07">DMA_CHSR07</a>,       
<a class="url" href="dma.html#DMA_CHSR10">DMA_CHSR10</a>,       
<a class="url" href="dma.html#DMA_CHSR11">DMA_CHSR11</a>,       
<a class="url" href="dma.html#DMA_CHSR12">DMA_CHSR12</a>,       
<a class="url" href="dma.html#DMA_CHSR13">DMA_CHSR13</a>,       
<a class="url" href="dma.html#DMA_CHSR14">DMA_CHSR14</a>,       
<a class="url" href="dma.html#DMA_CHSR15">DMA_CHSR15</a>,       
<a class="url" href="dma.html#DMA_CHSR16">DMA_CHSR16</a>,       
<a class="url" href="dma.html#DMA_CHSR17">DMA_CHSR17</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_CLC_t">DMA_CLC_t</a></td>
<td><a class="url" href="dma.html#DMA_CLC">DMA_CLC</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_CLRE_t">DMA_CLRE_t</a></td>
<td><a class="url" href="dma.html#DMA_CLRE">DMA_CLRE</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td>
<td><a class="url" href="dma.html#DMA_DADR00">DMA_DADR00</a>,       
<a class="url" href="dma.html#DMA_DADR01">DMA_DADR01</a>,       
<a class="url" href="dma.html#DMA_DADR02">DMA_DADR02</a>,       
<a class="url" href="dma.html#DMA_DADR03">DMA_DADR03</a>,       
<a class="url" href="dma.html#DMA_DADR04">DMA_DADR04</a>,       
<a class="url" href="dma.html#DMA_DADR05">DMA_DADR05</a>,       
<a class="url" href="dma.html#DMA_DADR06">DMA_DADR06</a>,       
<a class="url" href="dma.html#DMA_DADR07">DMA_DADR07</a>,       
<a class="url" href="dma.html#DMA_DADR10">DMA_DADR10</a>,       
<a class="url" href="dma.html#DMA_DADR11">DMA_DADR11</a>,       
<a class="url" href="dma.html#DMA_DADR12">DMA_DADR12</a>,       
<a class="url" href="dma.html#DMA_DADR13">DMA_DADR13</a>,       
<a class="url" href="dma.html#DMA_DADR14">DMA_DADR14</a>,       
<a class="url" href="dma.html#DMA_DADR15">DMA_DADR15</a>,       
<a class="url" href="dma.html#DMA_DADR16">DMA_DADR16</a>,       
<a class="url" href="dma.html#DMA_DADR17">DMA_DADR17</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_EER_t">DMA_EER_t</a></td>
<td><a class="url" href="dma.html#DMA_EER">DMA_EER</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_ERRSR_t">DMA_ERRSR_t</a></td>
<td><a class="url" href="dma.html#DMA_ERRSR">DMA_ERRSR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_GINTR_t">DMA_GINTR_t</a></td>
<td><a class="url" href="dma.html#DMA_GINTR">DMA_GINTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_HTREQ_t">DMA_HTREQ_t</a></td>
<td><a class="url" href="dma.html#DMA_HTREQ">DMA_HTREQ</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_ID_t">DMA_ID_t</a></td>
<td><a class="url" href="dma.html#DMA_ID">DMA_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_INTCR_t">DMA_INTCR_t</a></td>
<td><a class="url" href="dma.html#DMA_INTCR">DMA_INTCR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_INTSR_t">DMA_INTSR_t</a></td>
<td><a class="url" href="dma.html#DMA_INTSR">DMA_INTSR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_MESR_t">DMA_MESR_t</a></td>
<td><a class="url" href="dma.html#DMA_MESR">DMA_MESR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_MEmPR_t">DMA_MEmPR_t</a></td>
<td><a class="url" href="dma.html#DMA_ME0PR">DMA_ME0PR</a>,       
<a class="url" href="dma.html#DMA_ME1PR">DMA_ME1PR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_MEmR_t">DMA_MEmR_t</a></td>
<td><a class="url" href="dma.html#DMA_ME0R">DMA_ME0R</a>,       
<a class="url" href="dma.html#DMA_ME1R">DMA_ME1R</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_MEnAENRm_t">DMA_MEnAENRm_t</a></td>
<td><a class="url" href="dma.html#DMA_ME0AENR0">DMA_ME0AENR0</a>,       
<a class="url" href="dma.html#DMA_ME1AENR0">DMA_ME1AENR0</a>,       
<a class="url" href="dma.html#DMA_ME0AENR1">DMA_ME0AENR1</a>,       
<a class="url" href="dma.html#DMA_ME1AENR1">DMA_ME1AENR1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_MEnARRm_t">DMA_MEnARRm_t</a></td>
<td><a class="url" href="dma.html#DMA_ME0ARR0">DMA_ME0ARR0</a>,       
<a class="url" href="dma.html#DMA_ME1ARR0">DMA_ME1ARR0</a>,       
<a class="url" href="dma.html#DMA_ME0ARR1">DMA_ME0ARR1</a>,       
<a class="url" href="dma.html#DMA_ME1ARR1">DMA_ME1ARR1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_MLInSRCm_t">DMA_MLInSRCm_t</a></td>
<td><a class="url" href="dma.html#DMA_MLI0SRC3">DMA_MLI0SRC3</a>,       
<a class="url" href="dma.html#DMA_MLI0SRC2">DMA_MLI0SRC2</a>,       
<a class="url" href="dma.html#DMA_MLI0SRC1">DMA_MLI0SRC1</a>,       
<a class="url" href="dma.html#DMA_MLI0SRC0">DMA_MLI0SRC0</a>,       
<a class="url" href="dma.html#DMA_MLI1SRC1">DMA_MLI1SRC1</a>,       
<a class="url" href="dma.html#DMA_MLI1SRC0">DMA_MLI1SRC0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_OCDSR_t">DMA_OCDSR_t</a></td>
<td><a class="url" href="dma.html#DMA_OCDSR">DMA_OCDSR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td>
<td><a class="url" href="dma.html#DMA_SADR00">DMA_SADR00</a>,       
<a class="url" href="dma.html#DMA_SADR01">DMA_SADR01</a>,       
<a class="url" href="dma.html#DMA_SADR02">DMA_SADR02</a>,       
<a class="url" href="dma.html#DMA_SADR03">DMA_SADR03</a>,       
<a class="url" href="dma.html#DMA_SADR04">DMA_SADR04</a>,       
<a class="url" href="dma.html#DMA_SADR05">DMA_SADR05</a>,       
<a class="url" href="dma.html#DMA_SADR06">DMA_SADR06</a>,       
<a class="url" href="dma.html#DMA_SADR07">DMA_SADR07</a>,       
<a class="url" href="dma.html#DMA_SADR10">DMA_SADR10</a>,       
<a class="url" href="dma.html#DMA_SADR11">DMA_SADR11</a>,       
<a class="url" href="dma.html#DMA_SADR12">DMA_SADR12</a>,       
<a class="url" href="dma.html#DMA_SADR13">DMA_SADR13</a>,       
<a class="url" href="dma.html#DMA_SADR14">DMA_SADR14</a>,       
<a class="url" href="dma.html#DMA_SADR15">DMA_SADR15</a>,       
<a class="url" href="dma.html#DMA_SADR16">DMA_SADR16</a>,       
<a class="url" href="dma.html#DMA_SADR17">DMA_SADR17</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td>
<td><a class="url" href="dma.html#DMA_SHADR00">DMA_SHADR00</a>,       
<a class="url" href="dma.html#DMA_SHADR01">DMA_SHADR01</a>,       
<a class="url" href="dma.html#DMA_SHADR02">DMA_SHADR02</a>,       
<a class="url" href="dma.html#DMA_SHADR03">DMA_SHADR03</a>,       
<a class="url" href="dma.html#DMA_SHADR04">DMA_SHADR04</a>,       
<a class="url" href="dma.html#DMA_SHADR05">DMA_SHADR05</a>,       
<a class="url" href="dma.html#DMA_SHADR06">DMA_SHADR06</a>,       
<a class="url" href="dma.html#DMA_SHADR07">DMA_SHADR07</a>,       
<a class="url" href="dma.html#DMA_SHADR10">DMA_SHADR10</a>,       
<a class="url" href="dma.html#DMA_SHADR11">DMA_SHADR11</a>,       
<a class="url" href="dma.html#DMA_SHADR12">DMA_SHADR12</a>,       
<a class="url" href="dma.html#DMA_SHADR13">DMA_SHADR13</a>,       
<a class="url" href="dma.html#DMA_SHADR14">DMA_SHADR14</a>,       
<a class="url" href="dma.html#DMA_SHADR15">DMA_SHADR15</a>,       
<a class="url" href="dma.html#DMA_SHADR16">DMA_SHADR16</a>,       
<a class="url" href="dma.html#DMA_SHADR17">DMA_SHADR17</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td>
<td><a class="url" href="dma.html#DMA_SRC7">DMA_SRC7</a>,       
<a class="url" href="dma.html#DMA_SRC6">DMA_SRC6</a>,       
<a class="url" href="dma.html#DMA_SRC5">DMA_SRC5</a>,       
<a class="url" href="dma.html#DMA_SRC4">DMA_SRC4</a>,       
<a class="url" href="dma.html#DMA_SRC3">DMA_SRC3</a>,       
<a class="url" href="dma.html#DMA_SRC2">DMA_SRC2</a>,       
<a class="url" href="dma.html#DMA_SRC1">DMA_SRC1</a>,       
<a class="url" href="dma.html#DMA_SRC0">DMA_SRC0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_STREQ_t">DMA_STREQ_t</a></td>
<td><a class="url" href="dma.html#DMA_STREQ">DMA_STREQ</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_SUSPMR_t">DMA_SUSPMR_t</a></td>
<td><a class="url" href="dma.html#DMA_SUSPMR">DMA_SUSPMR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_TRSR_t">DMA_TRSR_t</a></td>
<td><a class="url" href="dma.html#DMA_TRSR">DMA_TRSR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMA_WRPSR_t">DMA_WRPSR_t</a></td>
<td><a class="url" href="dma.html#DMA_WRPSR">DMA_WRPSR</a>      
</td>
</tr>

</table>

<br><hr><br>

<a name="DMA_CLC">&nbsp;</a>
<h3>DMA_CLC</h3>
<h3>"DMA Clock Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CLC_ADDR = 0xF0003C00</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CLC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000008</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CLC_t">DMA_CLC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CLC.bits</b>&nbsp;&quot;DMA Clock Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CLC_MASK = <tt>0x0000001f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CLC_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CLC_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DISR</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Module Disable Request Bit
</td>
</tr>
<tr>
<td>DISS</td>
<td>1</td>
<td>1 - 1</td>
<td>r</td>
<td><tt>0x00000002</tt></td>
<td>Module Disable Status Bit
</td>
</tr>
<tr>
<td>SPEN</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Module Suspend Enable for OCDS
</td>
</tr>
<tr>
<td>ONE</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>
</td>
</tr>
<tr>
<td>SBWE</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Module Suspend Bit Write Enable for OCDS
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000000f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000001d</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ID">&nbsp;</a>
<h3>DMA_ID</h3>
<h3>"Module Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ID_ADDR = 0xF0003C08</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x001AC0XX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ID_t">DMA_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ID.bits</b>&nbsp;&quot;Module Identification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ID_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ID_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ID_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>r</td>
<td><tt>0x000000ff</tt></td>
<td>Module Revision Number
</td>
</tr>
<tr>
<td>MOD_TYPE</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Module Type
</td>
</tr>
<tr>
<td>MOD_NUMBER</td>
<td>16</td>
<td>16 - 31</td>
<td>r</td>
<td><tt>0xffff0000</tt></td>
<td>Module Number Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHRSTR">&nbsp;</a>
<h3>DMA_CHRSTR</h3>
<h3>"DMA Channel Reset Request Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHRSTR_ADDR = 0xF0003C10</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHRSTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHRSTR_t">DMA_CHRSTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHRSTR.bits</b>&nbsp;&quot;DMA Channel Reset Request Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHRSTR_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHRSTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHRSTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CH00</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Channel 0n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH01</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Channel 0n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH02</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Channel 0n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH03</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Channel 0n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH04</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Channel 0n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH05</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>Channel 0n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH06</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Channel 0n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH07</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Channel 0n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH10</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Channel 1n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH11</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Channel 1n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH12</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>Channel 1n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH13</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>Channel 1n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH14</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>Channel 1n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH15</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>Channel 1n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH16</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>Channel 1n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is stopped. More details see .</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH17</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>Channel 1n Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action (write) or the requested channel reset has been reset (read).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is stopped. More details see .</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_TRSR">&nbsp;</a>
<h3>DMA_TRSR</h3>
<h3>"DMA Transaction Request State Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_TRSR_ADDR = 0xF0003C14</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_TRSR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_TRSR_t">DMA_TRSR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_TRSR.bits</b>&nbsp;&quot;DMA Transaction Request State Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_TRSR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_TRSR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_TRSR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CH00</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Transaction Request State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH01</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Transaction Request State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH02</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Transaction Request State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH03</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Transaction Request State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH04</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>Transaction Request State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH05</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Transaction Request State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH06</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Transaction Request State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH07</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Transaction Request State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH10</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Transaction Request State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH11</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Transaction Request State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH12</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Transaction Request State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH13</td>
<td>1</td>
<td>11 - 11</td>
<td>rh</td>
<td><tt>0x00000800</tt></td>
<td>Transaction Request State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH14</td>
<td>1</td>
<td>12 - 12</td>
<td>rh</td>
<td><tt>0x00001000</tt></td>
<td>Transaction Request State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH15</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Transaction Request State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH16</td>
<td>1</td>
<td>14 - 14</td>
<td>rh</td>
<td><tt>0x00004000</tt></td>
<td>Transaction Request State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH17</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Transaction Request State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DMA request is pending for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DMA request is pending for channel 1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE00</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is disabled. An input DMA request will not trigger the channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE01</td>
<td>1</td>
<td>17 - 17</td>
<td>rh</td>
<td><tt>0x00020000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is disabled. An input DMA request will not trigger the channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE02</td>
<td>1</td>
<td>18 - 18</td>
<td>rh</td>
<td><tt>0x00040000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is disabled. An input DMA request will not trigger the channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE03</td>
<td>1</td>
<td>19 - 19</td>
<td>rh</td>
<td><tt>0x00080000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is disabled. An input DMA request will not trigger the channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE04</td>
<td>1</td>
<td>20 - 20</td>
<td>rh</td>
<td><tt>0x00100000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is disabled. An input DMA request will not trigger the channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE05</td>
<td>1</td>
<td>21 - 21</td>
<td>rh</td>
<td><tt>0x00200000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is disabled. An input DMA request will not trigger the channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE06</td>
<td>1</td>
<td>22 - 22</td>
<td>rh</td>
<td><tt>0x00400000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is disabled. An input DMA request will not trigger the channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE07</td>
<td>1</td>
<td>23 - 23</td>
<td>rh</td>
<td><tt>0x00800000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is disabled. An input DMA request will not trigger the channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 0n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE10</td>
<td>1</td>
<td>24 - 24</td>
<td>rh</td>
<td><tt>0x01000000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is disabled. An input DMA request will not trigger the channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE11</td>
<td>1</td>
<td>25 - 25</td>
<td>rh</td>
<td><tt>0x02000000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is disabled. An input DMA request will not trigger the channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE12</td>
<td>1</td>
<td>26 - 26</td>
<td>rh</td>
<td><tt>0x04000000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is disabled. An input DMA request will not trigger the channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE13</td>
<td>1</td>
<td>27 - 27</td>
<td>rh</td>
<td><tt>0x08000000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is disabled. An input DMA request will not trigger the channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE14</td>
<td>1</td>
<td>28 - 28</td>
<td>rh</td>
<td><tt>0x10000000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is disabled. An input DMA request will not trigger the channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE15</td>
<td>1</td>
<td>29 - 29</td>
<td>rh</td>
<td><tt>0x20000000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is disabled. An input DMA request will not trigger the channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE16</td>
<td>1</td>
<td>30 - 30</td>
<td>rh</td>
<td><tt>0x40000000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is disabled. An input DMA request will not trigger the channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HTRE17</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Hardware Transaction Request Enable State of DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is disabled. An input DMA request will not trigger the channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Hardware transaction request for DMA Channel 1n is enabled. The transfers of a DMA transaction are controlled by the corresponding channel request line of the DMA requesting source.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_STREQ">&nbsp;</a>
<h3>DMA_STREQ</h3>
<h3>"DMA Software Transaction Request Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_STREQ_ADDR = 0xF0003C18</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_STREQ_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_STREQ_t">DMA_STREQ_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_STREQ.bits</b>&nbsp;&quot;DMA Software Transaction Request Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_STREQ_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_STREQ_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_STREQ_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SCH00</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Set Transaction Request for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 0n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH01</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Set Transaction Request for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 0n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH02</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Set Transaction Request for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 0n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH03</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Transaction Request for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 0n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH04</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Set Transaction Request for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 0n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH05</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Set Transaction Request for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 0n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH06</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Set Transaction Request for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 0n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH07</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Set Transaction Request for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 0n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH10</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Set Transaction Request for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 1n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH11</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Set Transaction Request for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 1n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH12</td>
<td>1</td>
<td>10 - 10</td>
<td>w</td>
<td><tt>0x00000400</tt></td>
<td>Set Transaction Request for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 1n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH13</td>
<td>1</td>
<td>11 - 11</td>
<td>w</td>
<td><tt>0x00000800</tt></td>
<td>Set Transaction Request for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 1n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH14</td>
<td>1</td>
<td>12 - 12</td>
<td>w</td>
<td><tt>0x00001000</tt></td>
<td>Set Transaction Request for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 1n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH15</td>
<td>1</td>
<td>13 - 13</td>
<td>w</td>
<td><tt>0x00002000</tt></td>
<td>Set Transaction Request for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 1n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH16</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Set Transaction Request for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 1n is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCH17</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Set Transaction Request for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction for DMA channel 1n is requested.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_HTREQ">&nbsp;</a>
<h3>DMA_HTREQ</h3>
<h3>"DMA Hardware Transaction Request Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_HTREQ_ADDR = 0xF0003C1C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_HTREQ_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_HTREQ_t">DMA_HTREQ_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_HTREQ.bits</b>&nbsp;&quot;DMA Hardware Transaction Request Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_HTREQ_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_HTREQ_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_HTREQ_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ECH00</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>ECH01</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>ECH02</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>ECH03</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>ECH04</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>ECH05</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>ECH06</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>ECH07</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>ECH10</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>ECH11</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>ECH12</td>
<td>1</td>
<td>10 - 10</td>
<td>w</td>
<td><tt>0x00000400</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>ECH13</td>
<td>1</td>
<td>11 - 11</td>
<td>w</td>
<td><tt>0x00000800</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>ECH14</td>
<td>1</td>
<td>12 - 12</td>
<td>w</td>
<td><tt>0x00001000</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>ECH15</td>
<td>1</td>
<td>13 - 13</td>
<td>w</td>
<td><tt>0x00002000</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>ECH16</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>ECH17</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Enable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>DCH00</td>
<td>1</td>
<td>16 - 16</td>
<td>w</td>
<td><tt>0x00010000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>DCH01</td>
<td>1</td>
<td>17 - 17</td>
<td>w</td>
<td><tt>0x00020000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>DCH02</td>
<td>1</td>
<td>18 - 18</td>
<td>w</td>
<td><tt>0x00040000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>DCH03</td>
<td>1</td>
<td>19 - 19</td>
<td>w</td>
<td><tt>0x00080000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>DCH04</td>
<td>1</td>
<td>20 - 20</td>
<td>w</td>
<td><tt>0x00100000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>DCH05</td>
<td>1</td>
<td>21 - 21</td>
<td>w</td>
<td><tt>0x00200000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>DCH06</td>
<td>1</td>
<td>22 - 22</td>
<td>w</td>
<td><tt>0x00400000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>DCH07</td>
<td>1</td>
<td>23 - 23</td>
<td>w</td>
<td><tt>0x00800000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 0n
</td>
</tr>
<tr>
<td>DCH10</td>
<td>1</td>
<td>24 - 24</td>
<td>w</td>
<td><tt>0x01000000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>DCH11</td>
<td>1</td>
<td>25 - 25</td>
<td>w</td>
<td><tt>0x02000000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>DCH12</td>
<td>1</td>
<td>26 - 26</td>
<td>w</td>
<td><tt>0x04000000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>DCH13</td>
<td>1</td>
<td>27 - 27</td>
<td>w</td>
<td><tt>0x08000000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>DCH14</td>
<td>1</td>
<td>28 - 28</td>
<td>w</td>
<td><tt>0x10000000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>DCH15</td>
<td>1</td>
<td>29 - 29</td>
<td>w</td>
<td><tt>0x20000000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>DCH16</td>
<td>1</td>
<td>30 - 30</td>
<td>w</td>
<td><tt>0x40000000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>
<tr>
<td>DCH17</td>
<td>1</td>
<td>31 - 31</td>
<td>w</td>
<td><tt>0x80000000</tt></td>
<td>Disable Hardware Transfer Request for DMA Channel 1n
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_EER">&nbsp;</a>
<h3>DMA_EER</h3>
<h3>"DMA Enable Error Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_EER_ADDR = 0xF0003C20</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_EER_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_EER_t">DMA_EER_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_EER.bits</b>&nbsp;&quot;DMA Enable Error Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_EER_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_EER_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_EER_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ETRL00</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL01</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL02</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL03</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL04</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL05</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL06</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL07</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 0n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL10</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL11</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL12</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL13</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL14</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL15</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL16</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ETRL17</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Enable Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The interrupt generation for a request lost event for channel 1n is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EME0SER</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Enable Move Engine 0 Source Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Move Engine 0 source error interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Move Engine 0 source error interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EME0DER</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Enable Move Engine 0 Destination Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Move Engine 0 destination error interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Move Engine 0 destination error interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EME1SER</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Enable Move Engine 1 Source Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Move Engine 1 source error interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Move Engine 1 source error interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EME1DER</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Enable Move Engine 1 Destination Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Move Engine 1 destination error interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Move Engine 1 destination error interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ME0INP</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Move Engine 0 Error Interrupt Node Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for Move Engine 0 interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for Move Engine 0 interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for Move Engine 0 interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for Move Engine 0 interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for Move Engine 0 interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for Move Engine 0 interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for Move Engine 0 interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for Move Engine 0 interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for Move Engine 0 interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for Move Engine 0 interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for Move Engine 0 interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for Move Engine 0 interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for Move Engine 0 interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for Move Engine 0 interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for Move Engine 0 interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for Move Engine 0 interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>ME1INP</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>Move Engine 1 Error Interrupt Node Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for Move Engine 1 interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for Move Engine 1 interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for Move Engine 1 interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for Move Engine 1 interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for Move Engine 1 interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for Move Engine 1 interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for Move Engine 1 interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for Move Engine 1 interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for Move Engine 1 interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for Move Engine 1 interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for Move Engine 1 interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for Move Engine 1 interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for Move Engine 1 interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for Move Engine 1 interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for Move Engine 1 interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for Move Engine 1 interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRLINP</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Transaction Lost Interrupt Node Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for transaction lost interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for transaction lost interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for transaction lost interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for transaction lost interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for transaction lost interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for transaction lost interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for transaction lost interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for transaction lost interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for transaction lost interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for transaction lost interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for transaction lost interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for transaction lost interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for transaction lost interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for transaction lost interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for transaction lost interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for transaction lost interrupt</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ERRSR">&nbsp;</a>
<h3>DMA_ERRSR</h3>
<h3>"DMA Error Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ERRSR_ADDR = 0xF0003C24</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ERRSR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ERRSR_t">DMA_ERRSR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ERRSR.bits</b>&nbsp;&quot;DMA Error Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ERRSR_MASK = <tt>0xff7fffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ERRSR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ERRSR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TRL00</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>0 No request lost event has been detected for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>1 A new DMA request was detected while TRSR.CH0n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL01</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>0 No request lost event has been detected for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>1 A new DMA request was detected while TRSR.CH0n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL02</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>0 No request lost event has been detected for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>1 A new DMA request was detected while TRSR.CH0n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL03</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>0 No request lost event has been detected for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>1 A new DMA request was detected while TRSR.CH0n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL04</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>0 No request lost event has been detected for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>1 A new DMA request was detected while TRSR.CH0n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL05</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>0 No request lost event has been detected for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>1 A new DMA request was detected while TRSR.CH0n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL06</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>0 No request lost event has been detected for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>1 A new DMA request was detected while TRSR.CH0n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL07</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>0 No request lost event has been detected for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>1 A new DMA request was detected while TRSR.CH0n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL10</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No request lost event has been detected for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A new DMA request was detected while TRSR.CH1n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL11</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No request lost event has been detected for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A new DMA request was detected while TRSR.CH1n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL12</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No request lost event has been detected for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A new DMA request was detected while TRSR.CH1n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL13</td>
<td>1</td>
<td>11 - 11</td>
<td>rh</td>
<td><tt>0x00000800</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No request lost event has been detected for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A new DMA request was detected while TRSR.CH1n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL14</td>
<td>1</td>
<td>12 - 12</td>
<td>rh</td>
<td><tt>0x00001000</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No request lost event has been detected for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A new DMA request was detected while TRSR.CH1n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL15</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No request lost event has been detected for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A new DMA request was detected while TRSR.CH1n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL16</td>
<td>1</td>
<td>14 - 14</td>
<td>rh</td>
<td><tt>0x00004000</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No request lost event has been detected for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A new DMA request was detected while TRSR.CH1n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRL17</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Transaction/Transfer Request Lost of DMA Channel1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No request lost event has been detected for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A new DMA request was detected while TRSR.CH1n=1 (request lost event).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ME0SER</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Move Engine 0 Source Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Move Engine 0 source error has occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Move Engine 0 source error has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ME0DER</td>
<td>1</td>
<td>17 - 17</td>
<td>rh</td>
<td><tt>0x00020000</tt></td>
<td>Move Engine 0 Destination Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Move Engine 0 destination error has occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Move Engine 0 destination error has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ME1SER</td>
<td>1</td>
<td>18 - 18</td>
<td>rh</td>
<td><tt>0x00040000</tt></td>
<td>Move Engine 1 Source Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Move Engine 1 source error has occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Move Engine 1 source error has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ME1DER</td>
<td>1</td>
<td>19 - 19</td>
<td>rh</td>
<td><tt>0x00080000</tt></td>
<td>Move Engine 1 Destination Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Move Engine 1 destination error has occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Move Engine 1 destination error has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FPIER</td>
<td>1</td>
<td>20 - 20</td>
<td>rh</td>
<td><tt>0x00100000</tt></td>
<td>SPB Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No error occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An error occurred on FPIBus interface.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRIER</td>
<td>1</td>
<td>21 - 21</td>
<td>rh</td>
<td><tt>0x00200000</tt></td>
<td>SRI Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No error occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An error occurred on SRIBus interface.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CERBERUSER</td>
<td>1</td>
<td>22 - 22</td>
<td>rh</td>
<td><tt>0x00400000</tt></td>
<td>Cerberus Error Source
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No OnChipBus error occurred due to Cerberus.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An OnChipBus error occurred due to Cerberus.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LECME0</td>
<td>3</td>
<td>24 - 26</td>
<td>rh</td>
<td><tt>0x07000000</tt></td>
<td>Last Error Channel Move Engine 0
</td>
</tr>
<tr>
<td>MLI0</td>
<td>1</td>
<td>27 - 27</td>
<td>rh</td>
<td><tt>0x08000000</tt></td>
<td>MLI0 Error Source
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No OnChipBus error occurred due to MLI0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An OnChipBus error occurred due to MLI0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LECME1</td>
<td>3</td>
<td>28 - 30</td>
<td>rh</td>
<td><tt>0x70000000</tt></td>
<td>Last Error Channel Move Engine 1
</td>
</tr>
<tr>
<td>MLI1</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>MLI1 Error Source
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No OnChipBus error occurred due to MLI1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An OnChipBus error occurred due to MLI1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff7fffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff7fffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CLRE">&nbsp;</a>
<h3>DMA_CLRE</h3>
<h3>"DMA Clear Error Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CLRE_ADDR = 0xF0003C28</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CLRE_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CLRE_t">DMA_CLRE_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CLRE.bits</b>&nbsp;&quot;DMA Clear Error Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CLRE_MASK = <tt>0x887fffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CLRE_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CLRE_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CTL00</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 0n transaction request lost flag ERRSR.TRL0n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL01</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 0n transaction request lost flag ERRSR.TRL0n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL02</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 0n transaction request lost flag ERRSR.TRL0n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL03</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 0n transaction request lost flag ERRSR.TRL0n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL04</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 0n transaction request lost flag ERRSR.TRL0n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL05</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 0n transaction request lost flag ERRSR.TRL0n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL06</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 0n transaction request lost flag ERRSR.TRL0n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL07</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 0n transaction request lost flag ERRSR.TRL0n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL10</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 1n transaction request lost flag ERRSR.TRL1n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL11</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 1n transaction request lost flag ERRSR.TRL1n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL12</td>
<td>1</td>
<td>10 - 10</td>
<td>w</td>
<td><tt>0x00000400</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 1n transaction request lost flag ERRSR.TRL1n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL13</td>
<td>1</td>
<td>11 - 11</td>
<td>w</td>
<td><tt>0x00000800</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 1n transaction request lost flag ERRSR.TRL1n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL14</td>
<td>1</td>
<td>12 - 12</td>
<td>w</td>
<td><tt>0x00001000</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 1n transaction request lost flag ERRSR.TRL1n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL15</td>
<td>1</td>
<td>13 - 13</td>
<td>w</td>
<td><tt>0x00002000</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 1n transaction request lost flag ERRSR.TRL1n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL16</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 1n transaction request lost flag ERRSR.TRL1n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTL17</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Clear Transaction Request Lost for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear DMA channel 1n transaction request lost flag ERRSR.TRL1n</td></tr>
</table>
</td>
</tr>
<tr>
<td>CME0SER</td>
<td>1</td>
<td>16 - 16</td>
<td>w</td>
<td><tt>0x00010000</tt></td>
<td>Clear Move Engine 0 Source Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear source error flag ERRSR.ME0SER.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CME0DER</td>
<td>1</td>
<td>17 - 17</td>
<td>w</td>
<td><tt>0x00020000</tt></td>
<td>Clear Move Engine 0 Destination Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear destination error flag ERRSR.ME0DER.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CME1SER</td>
<td>1</td>
<td>18 - 18</td>
<td>w</td>
<td><tt>0x00040000</tt></td>
<td>Clear Move Engine 1 Source Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear source error flag ERRSR.ME1SER.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CME1DER</td>
<td>1</td>
<td>19 - 19</td>
<td>w</td>
<td><tt>0x00080000</tt></td>
<td>Clear Move Engine 1 Destination Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear destination error flag ERRSR.ME1DER.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFPIER</td>
<td>1</td>
<td>20 - 20</td>
<td>w</td>
<td><tt>0x00100000</tt></td>
<td>Clear FPI Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear error flag ERRSR.FPIER.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CSRIER</td>
<td>1</td>
<td>21 - 21</td>
<td>w</td>
<td><tt>0x00200000</tt></td>
<td>Clear SRI Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear error flag ERRSR.SRIER.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLCERBERUS</td>
<td>1</td>
<td>22 - 22</td>
<td>w</td>
<td><tt>0x00400000</tt></td>
<td>Clear Cerberus Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear error flag ERRSR.Cerberus.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRMLI0</td>
<td>1</td>
<td>27 - 27</td>
<td>w</td>
<td><tt>0x08000000</tt></td>
<td>Clear MLI0 Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear error flag ERRSR.MLI0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRMLI1</td>
<td>1</td>
<td>31 - 31</td>
<td>w</td>
<td><tt>0x80000000</tt></td>
<td>Clear MLI1 Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear error flag ERRSR.MLI1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x887fffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_GINTR">&nbsp;</a>
<h3>DMA_GINTR</h3>
<h3>"DMA Global Interrupt Set Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_GINTR_ADDR = 0xF0003C2C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_GINTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_GINTR_t">DMA_GINTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_GINTR.bits</b>&nbsp;&quot;DMA Global Interrupt Set Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_GINTR_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_GINTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_GINTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SIDMA0</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA1</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA2</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA3</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA4</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA5</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA6</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA7</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA8</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA9</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA10</td>
<td>1</td>
<td>10 - 10</td>
<td>w</td>
<td><tt>0x00000400</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA11</td>
<td>1</td>
<td>11 - 11</td>
<td>w</td>
<td><tt>0x00000800</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA12</td>
<td>1</td>
<td>12 - 12</td>
<td>w</td>
<td><tt>0x00001000</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA13</td>
<td>1</td>
<td>13 - 13</td>
<td>w</td>
<td><tt>0x00002000</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA14</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIDMA15</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Set DMA Interrupt Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA interrupt output line SRx will be activated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_MESR">&nbsp;</a>
<h3>DMA_MESR</h3>
<h3>"DMA Move Engine Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_MESR_ADDR = 0xF0003C30</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MESR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MESR_t">DMA_MESR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_MESR.bits</b>&nbsp;&quot;DMA Move Engine Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MESR_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MESR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MESR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ME0RS</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Move Engine 0 Read Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Move Engine 0 is not performing a read.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Move Engine 0 is performing a read.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH0</td>
<td>3</td>
<td>1 - 3</td>
<td>rh</td>
<td><tt>0x0000000e</tt></td>
<td>Reading Channel in Move Engine 0
</td>
</tr>
<tr>
<td>ME0WS</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>Move Engine 0 Write Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Move Engine 0 is not performing a write.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Move Engine 0 is performing a write.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RBTFPI</td>
<td>3</td>
<td>5 - 7</td>
<td>rh</td>
<td><tt>0x000000e0</tt></td>
<td>Read Buffer Trace for FPI Bus Interface
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Default value.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>DMA Move Engine 0</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>DMA Move Engine 1</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>MLI0</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>MLI1</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Cerberus</td></tr>
</table>
</td>
</tr>
<tr>
<td>ME1RS</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Move Engine 1 Read Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Move Engine 1 is not performing a read.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Move Engine 1 is performing a read.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH1</td>
<td>3</td>
<td>9 - 11</td>
<td>rh</td>
<td><tt>0x00000e00</tt></td>
<td>Reading Channel in Move Engine 1
</td>
</tr>
<tr>
<td>ME1WS</td>
<td>1</td>
<td>12 - 12</td>
<td>rh</td>
<td><tt>0x00001000</tt></td>
<td>Move Engine 1 Write Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Move Engine 1 is not performing a write.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Move Engine 1 is performing a write.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RBTSRI</td>
<td>3</td>
<td>13 - 15</td>
<td>rh</td>
<td><tt>0x0000e000</tt></td>
<td>Read Buffer Trace for SRI Bus Interface
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>DMA Move Engine 0</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>DMA Move Engine 1</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>MLI0</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>MLI1</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Cerberus</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ME0R">&nbsp;</a>
<h3>DMA_ME0R</h3>
<h3>"DMA Move Engine 0 Read Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ME0R_ADDR = 0xF0003C34</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MEmR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MEmR_t">DMA_MEmR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ME0R.bits</b>&nbsp;&quot;DMA Move Engine 0 Read Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MEmR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MEmR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MEmR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RD00</td>
<td>8</td>
<td>0 - 7</td>
<td>rh</td>
<td><tt>0x000000ff</tt></td>
<td>Read Value for Move Engine 0
</td>
</tr>
<tr>
<td>RD01</td>
<td>8</td>
<td>8 - 15</td>
<td>rh</td>
<td><tt>0x0000ff00</tt></td>
<td>Read Value for Move Engine 0
</td>
</tr>
<tr>
<td>RD02</td>
<td>8</td>
<td>16 - 23</td>
<td>rh</td>
<td><tt>0x00ff0000</tt></td>
<td>Read Value for Move Engine 0
</td>
</tr>
<tr>
<td>RD03</td>
<td>8</td>
<td>24 - 31</td>
<td>rh</td>
<td><tt>0xff000000</tt></td>
<td>Read Value for Move Engine 0
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ME1R">&nbsp;</a>
<h3>DMA_ME1R</h3>
<h3>"DMA Move Engine 1 Read Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ME1R_ADDR = 0xF0003C38</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MEmR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MEmR_t">DMA_MEmR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ME1R.bits</b>&nbsp;&quot;DMA Move Engine 1 Read Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MEmR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MEmR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MEmR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RD00</td>
<td>8</td>
<td>0 - 7</td>
<td>rh</td>
<td><tt>0x000000ff</tt></td>
<td>Read Value for Move Engine 0
</td>
</tr>
<tr>
<td>RD01</td>
<td>8</td>
<td>8 - 15</td>
<td>rh</td>
<td><tt>0x0000ff00</tt></td>
<td>Read Value for Move Engine 0
</td>
</tr>
<tr>
<td>RD02</td>
<td>8</td>
<td>16 - 23</td>
<td>rh</td>
<td><tt>0x00ff0000</tt></td>
<td>Read Value for Move Engine 0
</td>
</tr>
<tr>
<td>RD03</td>
<td>8</td>
<td>24 - 31</td>
<td>rh</td>
<td><tt>0xff000000</tt></td>
<td>Read Value for Move Engine 0
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ME0PR">&nbsp;</a>
<h3>DMA_ME0PR</h3>
<h3>"DMA Move Engine 0 Pattern Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ME0PR_ADDR = 0xF0003C3C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MEmPR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MEmPR_t">DMA_MEmPR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ME0PR.bits</b>&nbsp;&quot;DMA Move Engine 0 Pattern Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MEmPR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MEmPR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MEmPR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PAT00</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Pattern for Move Engine 0
</td>
</tr>
<tr>
<td>PAT01</td>
<td>8</td>
<td>8 - 15</td>
<td>rw</td>
<td><tt>0x0000ff00</tt></td>
<td>Pattern for Move Engine 0
</td>
</tr>
<tr>
<td>PAT02</td>
<td>8</td>
<td>16 - 23</td>
<td>rw</td>
<td><tt>0x00ff0000</tt></td>
<td>Pattern for Move Engine 0
</td>
</tr>
<tr>
<td>PAT03</td>
<td>8</td>
<td>24 - 31</td>
<td>rw</td>
<td><tt>0xff000000</tt></td>
<td>Pattern for Move Engine 0
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ME1PR">&nbsp;</a>
<h3>DMA_ME1PR</h3>
<h3>"DMA Move Engine 1Pattern Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ME1PR_ADDR = 0xF0003C40</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MEmPR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MEmPR_t">DMA_MEmPR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ME1PR.bits</b>&nbsp;&quot;DMA Move Engine 1Pattern Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MEmPR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MEmPR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MEmPR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PAT00</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Pattern for Move Engine 0
</td>
</tr>
<tr>
<td>PAT01</td>
<td>8</td>
<td>8 - 15</td>
<td>rw</td>
<td><tt>0x0000ff00</tt></td>
<td>Pattern for Move Engine 0
</td>
</tr>
<tr>
<td>PAT02</td>
<td>8</td>
<td>16 - 23</td>
<td>rw</td>
<td><tt>0x00ff0000</tt></td>
<td>Pattern for Move Engine 0
</td>
</tr>
<tr>
<td>PAT03</td>
<td>8</td>
<td>24 - 31</td>
<td>rw</td>
<td><tt>0xff000000</tt></td>
<td>Pattern for Move Engine 0
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ME0AENR0">&nbsp;</a>
<h3>DMA_ME0AENR0</h3>
<h3>"DMA Move Engine 0 Access Enable Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ME0AENR0_ADDR = 0xF0003C44</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MEnAENRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MEnAENRm_t">DMA_MEnAENRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ME0AENR0.bits</b>&nbsp;&quot;DMA Move Engine 0 Access Enable Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MEnAENRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MEnAENRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MEnAENRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>AEN0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN1</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN2</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN3</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN4</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN5</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN6</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN7</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN8</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN9</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN10</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN11</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN12</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN13</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN14</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN15</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN16</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN17</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN18</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN19</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN20</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN21</td>
<td>1</td>
<td>21 - 21</td>
<td>rw</td>
<td><tt>0x00200000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN22</td>
<td>1</td>
<td>22 - 22</td>
<td>rw</td>
<td><tt>0x00400000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN23</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN24</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN25</td>
<td>1</td>
<td>25 - 25</td>
<td>rw</td>
<td><tt>0x02000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN26</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN27</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN28</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN29</td>
<td>1</td>
<td>29 - 29</td>
<td>rw</td>
<td><tt>0x20000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN30</td>
<td>1</td>
<td>30 - 30</td>
<td>rw</td>
<td><tt>0x40000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN31</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ME0ARR0">&nbsp;</a>
<h3>DMA_ME0ARR0</h3>
<h3>"DMA Move Engine 0 Access Range Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ME0ARR0_ADDR = 0xF0003C48</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MEnARRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MEnARRm_t">DMA_MEnARRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ME0ARR0.bits</b>&nbsp;&quot;DMA Move Engine 0 Access Range Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MEnARRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MEnARRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MEnARRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SLICE0</td>
<td>5</td>
<td>0 - 4</td>
<td>rw</td>
<td><tt>0x0000001f</tt></td>
<td>Address Slice 0
</td>
</tr>
<tr>
<td>SIZE0</td>
<td>3</td>
<td>5 - 7</td>
<td>rw</td>
<td><tt>0x000000e0</tt></td>
<td>Address Size 0
</td>
</tr>
<tr>
<td>SLICE1</td>
<td>5</td>
<td>8 - 12</td>
<td>rw</td>
<td><tt>0x00001f00</tt></td>
<td>Address Slice 1
</td>
</tr>
<tr>
<td>SIZE1</td>
<td>3</td>
<td>13 - 15</td>
<td>rw</td>
<td><tt>0x0000e000</tt></td>
<td>Address Size 1
</td>
</tr>
<tr>
<td>SLICE2</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Address Slice 2
</td>
</tr>
<tr>
<td>SIZE2</td>
<td>3</td>
<td>21 - 23</td>
<td>rw</td>
<td><tt>0x00e00000</tt></td>
<td>Address Size 2
</td>
</tr>
<tr>
<td>SLICE3</td>
<td>5</td>
<td>24 - 28</td>
<td>rw</td>
<td><tt>0x1f000000</tt></td>
<td>Address Slice 3
</td>
</tr>
<tr>
<td>SIZE3</td>
<td>3</td>
<td>29 - 31</td>
<td>rw</td>
<td><tt>0xe0000000</tt></td>
<td>Address Size 3
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ME1AENR0">&nbsp;</a>
<h3>DMA_ME1AENR0</h3>
<h3>"DMA Move Engine 1 Access Enable Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ME1AENR0_ADDR = 0xF0003C4C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MEnAENRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MEnAENRm_t">DMA_MEnAENRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ME1AENR0.bits</b>&nbsp;&quot;DMA Move Engine 1 Access Enable Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MEnAENRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MEnAENRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MEnAENRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>AEN0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN1</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN2</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN3</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN4</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN5</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN6</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN7</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN8</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN9</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN10</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN11</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN12</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN13</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN14</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN15</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN16</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN17</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN18</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN19</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN20</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN21</td>
<td>1</td>
<td>21 - 21</td>
<td>rw</td>
<td><tt>0x00200000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN22</td>
<td>1</td>
<td>22 - 22</td>
<td>rw</td>
<td><tt>0x00400000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN23</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN24</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN25</td>
<td>1</td>
<td>25 - 25</td>
<td>rw</td>
<td><tt>0x02000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN26</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN27</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN28</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN29</td>
<td>1</td>
<td>29 - 29</td>
<td>rw</td>
<td><tt>0x20000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN30</td>
<td>1</td>
<td>30 - 30</td>
<td>rw</td>
<td><tt>0x40000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN31</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ME1ARR0">&nbsp;</a>
<h3>DMA_ME1ARR0</h3>
<h3>"DMA Move Engine 1 Access Range Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ME1ARR0_ADDR = 0xF0003C50</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MEnARRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MEnARRm_t">DMA_MEnARRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ME1ARR0.bits</b>&nbsp;&quot;DMA Move Engine 1 Access Range Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MEnARRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MEnARRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MEnARRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SLICE0</td>
<td>5</td>
<td>0 - 4</td>
<td>rw</td>
<td><tt>0x0000001f</tt></td>
<td>Address Slice 0
</td>
</tr>
<tr>
<td>SIZE0</td>
<td>3</td>
<td>5 - 7</td>
<td>rw</td>
<td><tt>0x000000e0</tt></td>
<td>Address Size 0
</td>
</tr>
<tr>
<td>SLICE1</td>
<td>5</td>
<td>8 - 12</td>
<td>rw</td>
<td><tt>0x00001f00</tt></td>
<td>Address Slice 1
</td>
</tr>
<tr>
<td>SIZE1</td>
<td>3</td>
<td>13 - 15</td>
<td>rw</td>
<td><tt>0x0000e000</tt></td>
<td>Address Size 1
</td>
</tr>
<tr>
<td>SLICE2</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Address Slice 2
</td>
</tr>
<tr>
<td>SIZE2</td>
<td>3</td>
<td>21 - 23</td>
<td>rw</td>
<td><tt>0x00e00000</tt></td>
<td>Address Size 2
</td>
</tr>
<tr>
<td>SLICE3</td>
<td>5</td>
<td>24 - 28</td>
<td>rw</td>
<td><tt>0x1f000000</tt></td>
<td>Address Slice 3
</td>
</tr>
<tr>
<td>SIZE3</td>
<td>3</td>
<td>29 - 31</td>
<td>rw</td>
<td><tt>0xe0000000</tt></td>
<td>Address Size 3
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_INTSR">&nbsp;</a>
<h3>DMA_INTSR</h3>
<h3>"DMA Interrupt Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_INTSR_ADDR = 0xF0003C54</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_INTSR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_INTSR_t">DMA_INTSR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_INTSR.bits</b>&nbsp;&quot;DMA Interrupt Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_INTSR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_INTSR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_INTSR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ICH00</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Interrupt from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH01</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Interrupt from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH02</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Interrupt from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH03</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH04</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>Interrupt from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH05</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Interrupt from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH06</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Interrupt from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH07</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Interrupt from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH10</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Interrupt from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH11</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Interrupt from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH12</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Interrupt from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH13</td>
<td>1</td>
<td>11 - 11</td>
<td>rh</td>
<td><tt>0x00000800</tt></td>
<td>Interrupt from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH14</td>
<td>1</td>
<td>12 - 12</td>
<td>rh</td>
<td><tt>0x00001000</tt></td>
<td>Interrupt from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH15</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Interrupt from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH16</td>
<td>1</td>
<td>14 - 14</td>
<td>rh</td>
<td><tt>0x00004000</tt></td>
<td>Interrupt from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICH17</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Interrupt from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel interrupt has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM00</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Pattern Detection from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM01</td>
<td>1</td>
<td>17 - 17</td>
<td>rh</td>
<td><tt>0x00020000</tt></td>
<td>Pattern Detection from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM02</td>
<td>1</td>
<td>18 - 18</td>
<td>rh</td>
<td><tt>0x00040000</tt></td>
<td>Pattern Detection from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM03</td>
<td>1</td>
<td>19 - 19</td>
<td>rh</td>
<td><tt>0x00080000</tt></td>
<td>Pattern Detection from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM04</td>
<td>1</td>
<td>20 - 20</td>
<td>rh</td>
<td><tt>0x00100000</tt></td>
<td>Pattern Detection from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM05</td>
<td>1</td>
<td>21 - 21</td>
<td>rh</td>
<td><tt>0x00200000</tt></td>
<td>Pattern Detection from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM06</td>
<td>1</td>
<td>22 - 22</td>
<td>rh</td>
<td><tt>0x00400000</tt></td>
<td>Pattern Detection from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM07</td>
<td>1</td>
<td>23 - 23</td>
<td>rh</td>
<td><tt>0x00800000</tt></td>
<td>Pattern Detection from Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM10</td>
<td>1</td>
<td>24 - 24</td>
<td>rh</td>
<td><tt>0x01000000</tt></td>
<td>Pattern Detection from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM11</td>
<td>1</td>
<td>25 - 25</td>
<td>rh</td>
<td><tt>0x02000000</tt></td>
<td>Pattern Detection from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM12</td>
<td>1</td>
<td>26 - 26</td>
<td>rh</td>
<td><tt>0x04000000</tt></td>
<td>Pattern Detection from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM13</td>
<td>1</td>
<td>27 - 27</td>
<td>rh</td>
<td><tt>0x08000000</tt></td>
<td>Pattern Detection from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM14</td>
<td>1</td>
<td>28 - 28</td>
<td>rh</td>
<td><tt>0x10000000</tt></td>
<td>Pattern Detection from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM15</td>
<td>1</td>
<td>29 - 29</td>
<td>rh</td>
<td><tt>0x20000000</tt></td>
<td>Pattern Detection from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM16</td>
<td>1</td>
<td>30 - 30</td>
<td>rh</td>
<td><tt>0x40000000</tt></td>
<td>Pattern Detection from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPM17</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Pattern Detection from Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A pattern has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A pattern has been detected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_INTCR">&nbsp;</a>
<h3>DMA_INTCR</h3>
<h3>"DMA Interrupt Clear Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_INTCR_ADDR = 0xF0003C58</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_INTCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_INTCR_t">DMA_INTCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_INTCR.bits</b>&nbsp;&quot;DMA Interrupt Clear Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_INTCR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_INTCR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_INTCR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CICH00</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Clear Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH0n and INTSR.IPM0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH01</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Clear Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH0n and INTSR.IPM0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH02</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Clear Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH0n and INTSR.IPM0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH03</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Clear Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH0n and INTSR.IPM0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH04</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Clear Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH0n and INTSR.IPM0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH05</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Clear Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH0n and INTSR.IPM0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH06</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Clear Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH0n and INTSR.IPM0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH07</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Clear Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH0n and INTSR.IPM0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH10</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Clear Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH1n and INTSR.IPM1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH11</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Clear Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH1n and INTSR.IPM1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH12</td>
<td>1</td>
<td>10 - 10</td>
<td>w</td>
<td><tt>0x00000400</tt></td>
<td>Clear Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH1n and INTSR.IPM1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH13</td>
<td>1</td>
<td>11 - 11</td>
<td>w</td>
<td><tt>0x00000800</tt></td>
<td>Clear Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH1n and INTSR.IPM1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH14</td>
<td>1</td>
<td>12 - 12</td>
<td>w</td>
<td><tt>0x00001000</tt></td>
<td>Clear Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH1n and INTSR.IPM1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH15</td>
<td>1</td>
<td>13 - 13</td>
<td>w</td>
<td><tt>0x00002000</tt></td>
<td>Clear Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH1n and INTSR.IPM1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH16</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Clear Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH1n and INTSR.IPM1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CICH17</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Clear Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits INTSR.ICH1n and INTSR.IPM1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP00</td>
<td>1</td>
<td>16 - 16</td>
<td>w</td>
<td><tt>0x00010000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS0n and WRPSR.WRPD0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP01</td>
<td>1</td>
<td>17 - 17</td>
<td>w</td>
<td><tt>0x00020000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS0n and WRPSR.WRPD0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP02</td>
<td>1</td>
<td>18 - 18</td>
<td>w</td>
<td><tt>0x00040000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS0n and WRPSR.WRPD0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP03</td>
<td>1</td>
<td>19 - 19</td>
<td>w</td>
<td><tt>0x00080000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS0n and WRPSR.WRPD0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP04</td>
<td>1</td>
<td>20 - 20</td>
<td>w</td>
<td><tt>0x00100000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS0n and WRPSR.WRPD0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP05</td>
<td>1</td>
<td>21 - 21</td>
<td>w</td>
<td><tt>0x00200000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS0n and WRPSR.WRPD0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP06</td>
<td>1</td>
<td>22 - 22</td>
<td>w</td>
<td><tt>0x00400000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS0n and WRPSR.WRPD0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP07</td>
<td>1</td>
<td>23 - 23</td>
<td>w</td>
<td><tt>0x00800000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS0n and WRPSR.WRPD0n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP10</td>
<td>1</td>
<td>24 - 24</td>
<td>w</td>
<td><tt>0x01000000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS1n and WRPSR.WRPD1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP11</td>
<td>1</td>
<td>25 - 25</td>
<td>w</td>
<td><tt>0x02000000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS1n and WRPSR.WRPD1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP12</td>
<td>1</td>
<td>26 - 26</td>
<td>w</td>
<td><tt>0x04000000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS1n and WRPSR.WRPD1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP13</td>
<td>1</td>
<td>27 - 27</td>
<td>w</td>
<td><tt>0x08000000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS1n and WRPSR.WRPD1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP14</td>
<td>1</td>
<td>28 - 28</td>
<td>w</td>
<td><tt>0x10000000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS1n and WRPSR.WRPD1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP15</td>
<td>1</td>
<td>29 - 29</td>
<td>w</td>
<td><tt>0x20000000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS1n and WRPSR.WRPD1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP16</td>
<td>1</td>
<td>30 - 30</td>
<td>w</td>
<td><tt>0x40000000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS1n and WRPSR.WRPD1n are reset.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CWRP17</td>
<td>1</td>
<td>31 - 31</td>
<td>w</td>
<td><tt>0x80000000</tt></td>
<td>Clear Wrap Buffer Interrupt for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits WRPSR.WRPS1n and WRPSR.WRPD1n are reset.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_WRPSR">&nbsp;</a>
<h3>DMA_WRPSR</h3>
<h3>"DMA Wrap Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_WRPSR_ADDR = 0xF0003C5C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_WRPSR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_WRPSR_t">DMA_WRPSR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_WRPSR.bits</b>&nbsp;&quot;DMA Wrap Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_WRPSR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_WRPSR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_WRPSR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPS00</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS01</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Source Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS02</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Wrap Source Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS03</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Wrap Source Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS04</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>Wrap Source Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS05</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Wrap Source Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS06</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Wrap Source Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS07</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Wrap Source Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS10</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Wrap Source Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS11</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Wrap Source Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS12</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Wrap Source Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS13</td>
<td>1</td>
<td>11 - 11</td>
<td>rh</td>
<td><tt>0x00000800</tt></td>
<td>Wrap Source Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS14</td>
<td>1</td>
<td>12 - 12</td>
<td>rh</td>
<td><tt>0x00001000</tt></td>
<td>Wrap Source Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS15</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Wrap Source Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS16</td>
<td>1</td>
<td>14 - 14</td>
<td>rh</td>
<td><tt>0x00004000</tt></td>
<td>Wrap Source Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPS17</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Wrap Source Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD00</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Wrap Destination Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD01</td>
<td>1</td>
<td>17 - 17</td>
<td>rh</td>
<td><tt>0x00020000</tt></td>
<td>Wrap Destination Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD02</td>
<td>1</td>
<td>18 - 18</td>
<td>rh</td>
<td><tt>0x00040000</tt></td>
<td>Wrap Destination Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD03</td>
<td>1</td>
<td>19 - 19</td>
<td>rh</td>
<td><tt>0x00080000</tt></td>
<td>Wrap Destination Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD04</td>
<td>1</td>
<td>20 - 20</td>
<td>rh</td>
<td><tt>0x00100000</tt></td>
<td>Wrap Destination Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD05</td>
<td>1</td>
<td>21 - 21</td>
<td>rh</td>
<td><tt>0x00200000</tt></td>
<td>Wrap Destination Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD06</td>
<td>1</td>
<td>22 - 22</td>
<td>rh</td>
<td><tt>0x00400000</tt></td>
<td>Wrap Destination Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD07</td>
<td>1</td>
<td>23 - 23</td>
<td>rh</td>
<td><tt>0x00800000</tt></td>
<td>Wrap Destination Buffer for Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 0n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 0n. This bit is reset by software by writing a 1 to INTCR.CWRP0n or CHRSTR.CH0n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD10</td>
<td>1</td>
<td>24 - 24</td>
<td>rh</td>
<td><tt>0x01000000</tt></td>
<td>Wrap Destination Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD11</td>
<td>1</td>
<td>25 - 25</td>
<td>rh</td>
<td><tt>0x02000000</tt></td>
<td>Wrap Destination Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD12</td>
<td>1</td>
<td>26 - 26</td>
<td>rh</td>
<td><tt>0x04000000</tt></td>
<td>Wrap Destination Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD13</td>
<td>1</td>
<td>27 - 27</td>
<td>rh</td>
<td><tt>0x08000000</tt></td>
<td>Wrap Destination Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD14</td>
<td>1</td>
<td>28 - 28</td>
<td>rh</td>
<td><tt>0x10000000</tt></td>
<td>Wrap Destination Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD15</td>
<td>1</td>
<td>29 - 29</td>
<td>rh</td>
<td><tt>0x20000000</tt></td>
<td>Wrap Destination Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD16</td>
<td>1</td>
<td>30 - 30</td>
<td>rh</td>
<td><tt>0x40000000</tt></td>
<td>Wrap Destination Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPD17</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Wrap Destination Buffer for Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No wrap-around occurred for channel 1n.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A wrap-around occurred for channel 1n. This bit is reset by software by writing a 1 to INTCR.CWRP1n or CHRSTR.CH1n.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_OCDSR">&nbsp;</a>
<h3>DMA_OCDSR</h3>
<h3>"DMA OCDS Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_OCDSR_ADDR = 0xF0003C64</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_OCDSR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_OCDSR_t">DMA_OCDSR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_OCDSR.bits</b>&nbsp;&quot;DMA OCDS Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_OCDSR_MASK = <tt>0x00003f3f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_OCDSR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_OCDSR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BTRC0</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Break Trigger Condition In Sub-Block 0
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No break condition is generated</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>A break condition is generated when TRSR.CH0n changes from 0 to 1</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>A break condition is generated when TRSR.CH0n changes from 1 to 0</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>A break condition is generated when TRSR.CH0n changes its state</td></tr>
</table>
</td>
</tr>
<tr>
<td>BCHS0</td>
<td>3</td>
<td>2 - 4</td>
<td>rw</td>
<td><tt>0x0000001c</tt></td>
<td>Break Channel Select In Sub-Block 0
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>DMA channel 00 selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>DMA channel 01 selected</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>DMA channel 06 selected</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>DMA channel 07 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BRL0</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Break On Request Lost in Sub-Block 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No break condition is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A break condition is generated for DMA Sub-Block 0 when at least one of its eight transaction lost interrupts becomes active</td></tr>
</table>
</td>
</tr>
<tr>
<td>BTRC1</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Break Trigger Condition In Sub-Block 1
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No break condition is generated</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>A break condition is generated when TRSR.CH1n changes from 0 to 1</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>A break condition is generated when TRSR.CH1n changes from 1 to 0</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>A break condition is generated when TRSR.CH1n changes its state</td></tr>
</table>
</td>
</tr>
<tr>
<td>BCHS1</td>
<td>3</td>
<td>10 - 12</td>
<td>rw</td>
<td><tt>0x00001c00</tt></td>
<td>Break Channel Select In Sub-Block 1
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>DMA channel 10 selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>DMA channel 11 selected</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>DMA channel 16 selected</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>DMA channel 17 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BRL1</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Break On Request Lost in Sub-Block 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No break condition is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A break condition is generated for DMA Sub-Block 1when at least one of its eight transaction lost interrupts becomes active</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00003f3f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00003f3f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SUSPMR">&nbsp;</a>
<h3>DMA_SUSPMR</h3>
<h3>"DMA Suspend Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SUSPMR_ADDR = 0xF0003C68</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SUSPMR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SUSPMR_t">DMA_SUSPMR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SUSPMR.bits</b>&nbsp;&quot;DMA Suspend Mode Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SUSPMR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SUSPMR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SUSPMR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SUSEN00</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is disabled for Soft-suspend Mode. The DMA channel 0n does not react on an active suspend request signal SUSREQ.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 0n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN01</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is disabled for Soft-suspend Mode. The DMA channel 0n does not react on an active suspend request signal SUSREQ.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 0n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN02</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is disabled for Soft-suspend Mode. The DMA channel 0n does not react on an active suspend request signal SUSREQ.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 0n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN03</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is disabled for Soft-suspend Mode. The DMA channel 0n does not react on an active suspend request signal SUSREQ.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 0n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN04</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is disabled for Soft-suspend Mode. The DMA channel 0n does not react on an active suspend request signal SUSREQ.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 0n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN05</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is disabled for Soft-suspend Mode. The DMA channel 0n does not react on an active suspend request signal SUSREQ.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 0n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN06</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is disabled for Soft-suspend Mode. The DMA channel 0n does not react on an active suspend request signal SUSREQ.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 0n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN07</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is disabled for Soft-suspend Mode. The DMA channel 0n does not react on an active suspend request signal SUSREQ.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 0n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN10</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is disabled for Soft-suspend Mode. The DMA channel 1n does not react on an active suspend request signal SUSREQ</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 1n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN11</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is disabled for Soft-suspend Mode. The DMA channel 1n does not react on an active suspend request signal SUSREQ</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 1n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN12</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is disabled for Soft-suspend Mode. The DMA channel 1n does not react on an active suspend request signal SUSREQ</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 1n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN13</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is disabled for Soft-suspend Mode. The DMA channel 1n does not react on an active suspend request signal SUSREQ</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 1n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN14</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is disabled for Soft-suspend Mode. The DMA channel 1n does not react on an active suspend request signal SUSREQ</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 1n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN15</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is disabled for Soft-suspend Mode. The DMA channel 1n does not react on an active suspend request signal SUSREQ</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 1n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN16</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is disabled for Soft-suspend Mode. The DMA channel 1n does not react on an active suspend request signal SUSREQ</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 1n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSEN17</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Suspend Enable for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is disabled for Soft-suspend Mode. The DMA channel 1n does not react on an active suspend request signal SUSREQ</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is enabled for Soft-suspend Mode. If the suspend request signal SUSREQ becomes active, a DMA transaction of DMA channel 1n is stopped after the current DMA transfer has been finished</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC00</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Suspend Active for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC01</td>
<td>1</td>
<td>17 - 17</td>
<td>rh</td>
<td><tt>0x00020000</tt></td>
<td>Suspend Active for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC02</td>
<td>1</td>
<td>18 - 18</td>
<td>rh</td>
<td><tt>0x00040000</tt></td>
<td>Suspend Active for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC03</td>
<td>1</td>
<td>19 - 19</td>
<td>rh</td>
<td><tt>0x00080000</tt></td>
<td>Suspend Active for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC04</td>
<td>1</td>
<td>20 - 20</td>
<td>rh</td>
<td><tt>0x00100000</tt></td>
<td>Suspend Active for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC05</td>
<td>1</td>
<td>21 - 21</td>
<td>rh</td>
<td><tt>0x00200000</tt></td>
<td>Suspend Active for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC06</td>
<td>1</td>
<td>22 - 22</td>
<td>rh</td>
<td><tt>0x00400000</tt></td>
<td>Suspend Active for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC07</td>
<td>1</td>
<td>23 - 23</td>
<td>rh</td>
<td><tt>0x00800000</tt></td>
<td>Suspend Active for DMA Channel 0n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 0n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 0n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC10</td>
<td>1</td>
<td>24 - 24</td>
<td>rh</td>
<td><tt>0x01000000</tt></td>
<td>Suspend Active for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC11</td>
<td>1</td>
<td>25 - 25</td>
<td>rh</td>
<td><tt>0x02000000</tt></td>
<td>Suspend Active for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC12</td>
<td>1</td>
<td>26 - 26</td>
<td>rh</td>
<td><tt>0x04000000</tt></td>
<td>Suspend Active for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC13</td>
<td>1</td>
<td>27 - 27</td>
<td>rh</td>
<td><tt>0x08000000</tt></td>
<td>Suspend Active for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC14</td>
<td>1</td>
<td>28 - 28</td>
<td>rh</td>
<td><tt>0x10000000</tt></td>
<td>Suspend Active for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC15</td>
<td>1</td>
<td>29 - 29</td>
<td>rh</td>
<td><tt>0x20000000</tt></td>
<td>Suspend Active for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC16</td>
<td>1</td>
<td>30 - 30</td>
<td>rh</td>
<td><tt>0x40000000</tt></td>
<td>Suspend Active for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSAC17</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Suspend Active for DMA Channel 1n
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel 1n is not in Soft-suspend Mode or internal actions are not yet finished after the Soft-suspend Mode was requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel 1n is in Soft-suspend Mode</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffff0000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ME0AENR1">&nbsp;</a>
<h3>DMA_ME0AENR1</h3>
<h3>"DMA Move Engine 0 Access Enable Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ME0AENR1_ADDR = 0xF0003C6C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MEnAENRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MEnAENRm_t">DMA_MEnAENRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ME0AENR1.bits</b>&nbsp;&quot;DMA Move Engine 0 Access Enable Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MEnAENRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MEnAENRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MEnAENRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>AEN0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN1</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN2</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN3</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN4</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN5</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN6</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN7</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN8</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN9</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN10</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN11</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN12</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN13</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN14</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN15</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN16</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN17</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN18</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN19</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN20</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN21</td>
<td>1</td>
<td>21 - 21</td>
<td>rw</td>
<td><tt>0x00200000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN22</td>
<td>1</td>
<td>22 - 22</td>
<td>rw</td>
<td><tt>0x00400000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN23</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN24</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN25</td>
<td>1</td>
<td>25 - 25</td>
<td>rw</td>
<td><tt>0x02000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN26</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN27</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN28</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN29</td>
<td>1</td>
<td>29 - 29</td>
<td>rw</td>
<td><tt>0x20000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN30</td>
<td>1</td>
<td>30 - 30</td>
<td>rw</td>
<td><tt>0x40000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN31</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ME0ARR1">&nbsp;</a>
<h3>DMA_ME0ARR1</h3>
<h3>"DMA Move Engine 0 Access Range Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ME0ARR1_ADDR = 0xF0003C70</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MEnARRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MEnARRm_t">DMA_MEnARRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ME0ARR1.bits</b>&nbsp;&quot;DMA Move Engine 0 Access Range Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MEnARRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MEnARRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MEnARRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SLICE0</td>
<td>5</td>
<td>0 - 4</td>
<td>rw</td>
<td><tt>0x0000001f</tt></td>
<td>Address Slice 0
</td>
</tr>
<tr>
<td>SIZE0</td>
<td>3</td>
<td>5 - 7</td>
<td>rw</td>
<td><tt>0x000000e0</tt></td>
<td>Address Size 0
</td>
</tr>
<tr>
<td>SLICE1</td>
<td>5</td>
<td>8 - 12</td>
<td>rw</td>
<td><tt>0x00001f00</tt></td>
<td>Address Slice 1
</td>
</tr>
<tr>
<td>SIZE1</td>
<td>3</td>
<td>13 - 15</td>
<td>rw</td>
<td><tt>0x0000e000</tt></td>
<td>Address Size 1
</td>
</tr>
<tr>
<td>SLICE2</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Address Slice 2
</td>
</tr>
<tr>
<td>SIZE2</td>
<td>3</td>
<td>21 - 23</td>
<td>rw</td>
<td><tt>0x00e00000</tt></td>
<td>Address Size 2
</td>
</tr>
<tr>
<td>SLICE3</td>
<td>5</td>
<td>24 - 28</td>
<td>rw</td>
<td><tt>0x1f000000</tt></td>
<td>Address Slice 3
</td>
</tr>
<tr>
<td>SIZE3</td>
<td>3</td>
<td>29 - 31</td>
<td>rw</td>
<td><tt>0xe0000000</tt></td>
<td>Address Size 3
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ME1AENR1">&nbsp;</a>
<h3>DMA_ME1AENR1</h3>
<h3>"DMA Move Engine 1 Access Enable Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ME1AENR1_ADDR = 0xF0003C74</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MEnAENRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MEnAENRm_t">DMA_MEnAENRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ME1AENR1.bits</b>&nbsp;&quot;DMA Move Engine 1 Access Enable Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MEnAENRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MEnAENRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MEnAENRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>AEN0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN1</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN2</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN3</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN4</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN5</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN6</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN7</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN8</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN9</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN10</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN11</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN12</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN13</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN14</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN15</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN16</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN17</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN18</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN19</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN20</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN21</td>
<td>1</td>
<td>21 - 21</td>
<td>rw</td>
<td><tt>0x00200000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN22</td>
<td>1</td>
<td>22 - 22</td>
<td>rw</td>
<td><tt>0x00400000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN23</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN24</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN25</td>
<td>1</td>
<td>25 - 25</td>
<td>rw</td>
<td><tt>0x02000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN26</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN27</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN28</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN29</td>
<td>1</td>
<td>29 - 29</td>
<td>rw</td>
<td><tt>0x20000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN30</td>
<td>1</td>
<td>30 - 30</td>
<td>rw</td>
<td><tt>0x40000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN31</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA read and write moves to address range x are disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA read and write moves to address range x are enabled</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ME1ARR1">&nbsp;</a>
<h3>DMA_ME1ARR1</h3>
<h3>"DMA Move Engine 1 Access Range Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ME1ARR1_ADDR = 0xF0003C78</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MEnARRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MEnARRm_t">DMA_MEnARRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ME1ARR1.bits</b>&nbsp;&quot;DMA Move Engine 1 Access Range Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MEnARRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MEnARRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MEnARRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SLICE0</td>
<td>5</td>
<td>0 - 4</td>
<td>rw</td>
<td><tt>0x0000001f</tt></td>
<td>Address Slice 0
</td>
</tr>
<tr>
<td>SIZE0</td>
<td>3</td>
<td>5 - 7</td>
<td>rw</td>
<td><tt>0x000000e0</tt></td>
<td>Address Size 0
</td>
</tr>
<tr>
<td>SLICE1</td>
<td>5</td>
<td>8 - 12</td>
<td>rw</td>
<td><tt>0x00001f00</tt></td>
<td>Address Slice 1
</td>
</tr>
<tr>
<td>SIZE1</td>
<td>3</td>
<td>13 - 15</td>
<td>rw</td>
<td><tt>0x0000e000</tt></td>
<td>Address Size 1
</td>
</tr>
<tr>
<td>SLICE2</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Address Slice 2
</td>
</tr>
<tr>
<td>SIZE2</td>
<td>3</td>
<td>21 - 23</td>
<td>rw</td>
<td><tt>0x00e00000</tt></td>
<td>Address Size 2
</td>
</tr>
<tr>
<td>SLICE3</td>
<td>5</td>
<td>24 - 28</td>
<td>rw</td>
<td><tt>0x1f000000</tt></td>
<td>Address Slice 3
</td>
</tr>
<tr>
<td>SIZE3</td>
<td>3</td>
<td>29 - 31</td>
<td>rw</td>
<td><tt>0xe0000000</tt></td>
<td>Address Size 3
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR00">&nbsp;</a>
<h3>DMA_CHSR00</h3>
<h3>"DMA Channel 00 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR00_ADDR = 0xF0003C80</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR00.bits</b>&nbsp;&quot;DMA Channel 00 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR00">&nbsp;</a>
<h3>DMA_CHCR00</h3>
<h3>"DMA Channel 00 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR00_ADDR = 0xF0003C84</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR00.bits</b>&nbsp;&quot;DMA Channel 00 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR00">&nbsp;</a>
<h3>DMA_CHICR00</h3>
<h3>"DMA Channel 00 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR00_ADDR = 0xF0003C88</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR00.bits</b>&nbsp;&quot;DMA Channel 00 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR00">&nbsp;</a>
<h3>DMA_ADRCR00</h3>
<h3>"DMA Channel 00 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR00_ADDR = 0xF0003C8C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR00.bits</b>&nbsp;&quot;DMA Channel 00 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR00">&nbsp;</a>
<h3>DMA_SADR00</h3>
<h3>"DMA Channel 00 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR00_ADDR = 0xF0003C90</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR00.bits</b>&nbsp;&quot;DMA Channel 00 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR00">&nbsp;</a>
<h3>DMA_DADR00</h3>
<h3>"DMA Channel 00 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR00_ADDR = 0xF0003C94</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR00.bits</b>&nbsp;&quot;DMA Channel 00 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR00">&nbsp;</a>
<h3>DMA_SHADR00</h3>
<h3>"DMA Channel 00 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR00_ADDR = 0xF0003C98</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR00.bits</b>&nbsp;&quot;DMA Channel 00 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR01">&nbsp;</a>
<h3>DMA_CHSR01</h3>
<h3>"DMA Channel 01 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR01_ADDR = 0xF0003CA0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR01.bits</b>&nbsp;&quot;DMA Channel 01 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR01">&nbsp;</a>
<h3>DMA_CHCR01</h3>
<h3>"DMA Channel 01 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR01_ADDR = 0xF0003CA4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR01.bits</b>&nbsp;&quot;DMA Channel 01 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR01">&nbsp;</a>
<h3>DMA_CHICR01</h3>
<h3>"DMA Channel 01 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR01_ADDR = 0xF0003CA8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR01.bits</b>&nbsp;&quot;DMA Channel 01 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR01">&nbsp;</a>
<h3>DMA_ADRCR01</h3>
<h3>"DMA Channel 01 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR01_ADDR = 0xF0003CAC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR01.bits</b>&nbsp;&quot;DMA Channel 01 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR01">&nbsp;</a>
<h3>DMA_SADR01</h3>
<h3>"DMA Channel 01 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR01_ADDR = 0xF0003CB0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR01.bits</b>&nbsp;&quot;DMA Channel 01 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR01">&nbsp;</a>
<h3>DMA_DADR01</h3>
<h3>"DMA Channel 01 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR01_ADDR = 0xF0003CB4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR01.bits</b>&nbsp;&quot;DMA Channel 01 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR01">&nbsp;</a>
<h3>DMA_SHADR01</h3>
<h3>"DMA Channel 01 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR01_ADDR = 0xF0003CB8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR01.bits</b>&nbsp;&quot;DMA Channel 01 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR02">&nbsp;</a>
<h3>DMA_CHSR02</h3>
<h3>"DMA Channel 02 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR02_ADDR = 0xF0003CC0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR02.bits</b>&nbsp;&quot;DMA Channel 02 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR02">&nbsp;</a>
<h3>DMA_CHCR02</h3>
<h3>"DMA Channel 02 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR02_ADDR = 0xF0003CC4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR02.bits</b>&nbsp;&quot;DMA Channel 02 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR02">&nbsp;</a>
<h3>DMA_CHICR02</h3>
<h3>"DMA Channel 02 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR02_ADDR = 0xF0003CC8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR02.bits</b>&nbsp;&quot;DMA Channel 02 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR02">&nbsp;</a>
<h3>DMA_ADRCR02</h3>
<h3>"DMA Channel 02 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR02_ADDR = 0xF0003CCC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR02.bits</b>&nbsp;&quot;DMA Channel 02 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR02">&nbsp;</a>
<h3>DMA_SADR02</h3>
<h3>"DMA Channel 02 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR02_ADDR = 0xF0003CD0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR02.bits</b>&nbsp;&quot;DMA Channel 02 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR02">&nbsp;</a>
<h3>DMA_DADR02</h3>
<h3>"DMA Channel 02 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR02_ADDR = 0xF0003CD4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR02.bits</b>&nbsp;&quot;DMA Channel 02 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR02">&nbsp;</a>
<h3>DMA_SHADR02</h3>
<h3>"DMA Channel 02 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR02_ADDR = 0xF0003CD8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR02.bits</b>&nbsp;&quot;DMA Channel 02 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR03">&nbsp;</a>
<h3>DMA_CHSR03</h3>
<h3>"DMA Channel 03 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR03_ADDR = 0xF0003CE0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR03.bits</b>&nbsp;&quot;DMA Channel 03 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR03">&nbsp;</a>
<h3>DMA_CHCR03</h3>
<h3>"DMA Channel 03 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR03_ADDR = 0xF0003CE4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR03.bits</b>&nbsp;&quot;DMA Channel 03 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR03">&nbsp;</a>
<h3>DMA_CHICR03</h3>
<h3>"DMA Channel 03 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR03_ADDR = 0xF0003CE8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR03.bits</b>&nbsp;&quot;DMA Channel 03 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR03">&nbsp;</a>
<h3>DMA_ADRCR03</h3>
<h3>"DMA Channel 03 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR03_ADDR = 0xF0003CEC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR03.bits</b>&nbsp;&quot;DMA Channel 03 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR03">&nbsp;</a>
<h3>DMA_SADR03</h3>
<h3>"DMA Channel 03 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR03_ADDR = 0xF0003CF0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR03.bits</b>&nbsp;&quot;DMA Channel 03 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR03">&nbsp;</a>
<h3>DMA_DADR03</h3>
<h3>"DMA Channel 03 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR03_ADDR = 0xF0003CF4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR03.bits</b>&nbsp;&quot;DMA Channel 03 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR03">&nbsp;</a>
<h3>DMA_SHADR03</h3>
<h3>"DMA Channel 03 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR03_ADDR = 0xF0003CF8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR03.bits</b>&nbsp;&quot;DMA Channel 03 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR04">&nbsp;</a>
<h3>DMA_CHSR04</h3>
<h3>"DMA Channel 04 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR04_ADDR = 0xF0003D00</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR04.bits</b>&nbsp;&quot;DMA Channel 04 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR04">&nbsp;</a>
<h3>DMA_CHCR04</h3>
<h3>"DMA Channel 04 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR04_ADDR = 0xF0003D04</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR04.bits</b>&nbsp;&quot;DMA Channel 04 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR04">&nbsp;</a>
<h3>DMA_CHICR04</h3>
<h3>"DMA Channel 04 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR04_ADDR = 0xF0003D08</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR04.bits</b>&nbsp;&quot;DMA Channel 04 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR04">&nbsp;</a>
<h3>DMA_ADRCR04</h3>
<h3>"DMA Channel 04 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR04_ADDR = 0xF0003D0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR04.bits</b>&nbsp;&quot;DMA Channel 04 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR04">&nbsp;</a>
<h3>DMA_SADR04</h3>
<h3>"DMA Channel 04 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR04_ADDR = 0xF0003D10</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR04.bits</b>&nbsp;&quot;DMA Channel 04 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR04">&nbsp;</a>
<h3>DMA_DADR04</h3>
<h3>"DMA Channel 04 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR04_ADDR = 0xF0003D14</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR04.bits</b>&nbsp;&quot;DMA Channel 04 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR04">&nbsp;</a>
<h3>DMA_SHADR04</h3>
<h3>"DMA Channel 04 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR04_ADDR = 0xF0003D18</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR04.bits</b>&nbsp;&quot;DMA Channel 04 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR05">&nbsp;</a>
<h3>DMA_CHSR05</h3>
<h3>"DMA Channel 05 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR05_ADDR = 0xF0003D20</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR05.bits</b>&nbsp;&quot;DMA Channel 05 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR05">&nbsp;</a>
<h3>DMA_CHCR05</h3>
<h3>"DMA Channel 05 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR05_ADDR = 0xF0003D24</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR05.bits</b>&nbsp;&quot;DMA Channel 05 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR05">&nbsp;</a>
<h3>DMA_CHICR05</h3>
<h3>"DMA Channel 05 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR05_ADDR = 0xF0003D28</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR05.bits</b>&nbsp;&quot;DMA Channel 05 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR05">&nbsp;</a>
<h3>DMA_ADRCR05</h3>
<h3>"DMA Channel 05 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR05_ADDR = 0xF0003D2C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR05.bits</b>&nbsp;&quot;DMA Channel 05 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR05">&nbsp;</a>
<h3>DMA_SADR05</h3>
<h3>"DMA Channel 05 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR05_ADDR = 0xF0003D30</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR05.bits</b>&nbsp;&quot;DMA Channel 05 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR05">&nbsp;</a>
<h3>DMA_DADR05</h3>
<h3>"DMA Channel 05 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR05_ADDR = 0xF0003D34</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR05.bits</b>&nbsp;&quot;DMA Channel 05 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR05">&nbsp;</a>
<h3>DMA_SHADR05</h3>
<h3>"DMA Channel 05 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR05_ADDR = 0xF0003D38</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR05.bits</b>&nbsp;&quot;DMA Channel 05 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR06">&nbsp;</a>
<h3>DMA_CHSR06</h3>
<h3>"DMA Channel 06 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR06_ADDR = 0xF0003D40</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR06.bits</b>&nbsp;&quot;DMA Channel 06 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR06">&nbsp;</a>
<h3>DMA_CHCR06</h3>
<h3>"DMA Channel 06 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR06_ADDR = 0xF0003D44</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR06.bits</b>&nbsp;&quot;DMA Channel 06 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR06">&nbsp;</a>
<h3>DMA_CHICR06</h3>
<h3>"DMA Channel 06 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR06_ADDR = 0xF0003D48</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR06.bits</b>&nbsp;&quot;DMA Channel 06 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR06">&nbsp;</a>
<h3>DMA_ADRCR06</h3>
<h3>"DMA Channel 06 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR06_ADDR = 0xF0003D4C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR06.bits</b>&nbsp;&quot;DMA Channel 06 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR06">&nbsp;</a>
<h3>DMA_SADR06</h3>
<h3>"DMA Channel 06 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR06_ADDR = 0xF0003D50</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR06.bits</b>&nbsp;&quot;DMA Channel 06 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR06">&nbsp;</a>
<h3>DMA_DADR06</h3>
<h3>"DMA Channel 06 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR06_ADDR = 0xF0003D54</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR06.bits</b>&nbsp;&quot;DMA Channel 06 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR06">&nbsp;</a>
<h3>DMA_SHADR06</h3>
<h3>"DMA Channel 06 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR06_ADDR = 0xF0003D58</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR06.bits</b>&nbsp;&quot;DMA Channel 06 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR07">&nbsp;</a>
<h3>DMA_CHSR07</h3>
<h3>"DMA Channel 07 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR07_ADDR = 0xF0003D60</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR07.bits</b>&nbsp;&quot;DMA Channel 07 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR07">&nbsp;</a>
<h3>DMA_CHCR07</h3>
<h3>"DMA Channel 07 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR07_ADDR = 0xF0003D64</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR07.bits</b>&nbsp;&quot;DMA Channel 07 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR07">&nbsp;</a>
<h3>DMA_CHICR07</h3>
<h3>"DMA Channel 07 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR07_ADDR = 0xF0003D68</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR07.bits</b>&nbsp;&quot;DMA Channel 07 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR07">&nbsp;</a>
<h3>DMA_ADRCR07</h3>
<h3>"DMA Channel 07 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR07_ADDR = 0xF0003D6C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR07.bits</b>&nbsp;&quot;DMA Channel 07 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR07">&nbsp;</a>
<h3>DMA_SADR07</h3>
<h3>"DMA Channel 07 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR07_ADDR = 0xF0003D70</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR07.bits</b>&nbsp;&quot;DMA Channel 07 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR07">&nbsp;</a>
<h3>DMA_DADR07</h3>
<h3>"DMA Channel 07 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR07_ADDR = 0xF0003D74</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR07.bits</b>&nbsp;&quot;DMA Channel 07 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR07">&nbsp;</a>
<h3>DMA_SHADR07</h3>
<h3>"DMA Channel 07 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR07_ADDR = 0xF0003D78</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR07.bits</b>&nbsp;&quot;DMA Channel 07 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR10">&nbsp;</a>
<h3>DMA_CHSR10</h3>
<h3>"DMA Channel 10 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR10_ADDR = 0xF0003D80</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR10.bits</b>&nbsp;&quot;DMA Channel 10 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR10">&nbsp;</a>
<h3>DMA_CHCR10</h3>
<h3>"DMA Channel 10 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR10_ADDR = 0xF0003D84</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR10.bits</b>&nbsp;&quot;DMA Channel 10 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR10">&nbsp;</a>
<h3>DMA_CHICR10</h3>
<h3>"DMA Channel 10 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR10_ADDR = 0xF0003D88</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR10.bits</b>&nbsp;&quot;DMA Channel 10 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR10">&nbsp;</a>
<h3>DMA_ADRCR10</h3>
<h3>"DMA Channel 10 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR10_ADDR = 0xF0003D8C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR10.bits</b>&nbsp;&quot;DMA Channel 10 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR10">&nbsp;</a>
<h3>DMA_SADR10</h3>
<h3>"DMA Channel 10 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR10_ADDR = 0xF0003D90</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR10.bits</b>&nbsp;&quot;DMA Channel 10 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR10">&nbsp;</a>
<h3>DMA_DADR10</h3>
<h3>"DMA Channel 10 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR10_ADDR = 0xF0003D94</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR10.bits</b>&nbsp;&quot;DMA Channel 10 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR10">&nbsp;</a>
<h3>DMA_SHADR10</h3>
<h3>"DMA Channel 10 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR10_ADDR = 0xF0003D98</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR10.bits</b>&nbsp;&quot;DMA Channel 10 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR11">&nbsp;</a>
<h3>DMA_CHSR11</h3>
<h3>"DMA Channel 11 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR11_ADDR = 0xF0003DA0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR11.bits</b>&nbsp;&quot;DMA Channel 11 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR11">&nbsp;</a>
<h3>DMA_CHCR11</h3>
<h3>"DMA Channel 11 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR11_ADDR = 0xF0003DA4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR11.bits</b>&nbsp;&quot;DMA Channel 11 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR11">&nbsp;</a>
<h3>DMA_CHICR11</h3>
<h3>"DMA Channel 11 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR11_ADDR = 0xF0003DA8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR11.bits</b>&nbsp;&quot;DMA Channel 11 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR11">&nbsp;</a>
<h3>DMA_ADRCR11</h3>
<h3>"DMA Channel 11 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR11_ADDR = 0xF0003DAC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR11.bits</b>&nbsp;&quot;DMA Channel 11 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR11">&nbsp;</a>
<h3>DMA_SADR11</h3>
<h3>"DMA Channel 11 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR11_ADDR = 0xF0003DB0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR11.bits</b>&nbsp;&quot;DMA Channel 11 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR11">&nbsp;</a>
<h3>DMA_DADR11</h3>
<h3>"DMA Channel 11 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR11_ADDR = 0xF0003DB4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR11.bits</b>&nbsp;&quot;DMA Channel 11 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR11">&nbsp;</a>
<h3>DMA_SHADR11</h3>
<h3>"DMA Channel 11 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR11_ADDR = 0xF0003DB8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR11.bits</b>&nbsp;&quot;DMA Channel 11 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR12">&nbsp;</a>
<h3>DMA_CHSR12</h3>
<h3>"DMA Channel 12 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR12_ADDR = 0xF0003DC0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR12.bits</b>&nbsp;&quot;DMA Channel 12 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR12">&nbsp;</a>
<h3>DMA_CHCR12</h3>
<h3>"DMA Channel 12 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR12_ADDR = 0xF0003DC4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR12.bits</b>&nbsp;&quot;DMA Channel 12 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR12">&nbsp;</a>
<h3>DMA_CHICR12</h3>
<h3>"DMA Channel 12 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR12_ADDR = 0xF0003DC8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR12.bits</b>&nbsp;&quot;DMA Channel 12 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR12">&nbsp;</a>
<h3>DMA_ADRCR12</h3>
<h3>"DMA Channel 12 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR12_ADDR = 0xF0003DCC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR12.bits</b>&nbsp;&quot;DMA Channel 12 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR12">&nbsp;</a>
<h3>DMA_SADR12</h3>
<h3>"DMA Channel 12 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR12_ADDR = 0xF0003DD0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR12.bits</b>&nbsp;&quot;DMA Channel 12 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR12">&nbsp;</a>
<h3>DMA_DADR12</h3>
<h3>"DMA Channel 12 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR12_ADDR = 0xF0003DD4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR12.bits</b>&nbsp;&quot;DMA Channel 12 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR12">&nbsp;</a>
<h3>DMA_SHADR12</h3>
<h3>"DMA Channel 12 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR12_ADDR = 0xF0003DD8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR12.bits</b>&nbsp;&quot;DMA Channel 12 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR13">&nbsp;</a>
<h3>DMA_CHSR13</h3>
<h3>"DMA Channel 13 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR13_ADDR = 0xF0003DE0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR13.bits</b>&nbsp;&quot;DMA Channel 13 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR13">&nbsp;</a>
<h3>DMA_CHCR13</h3>
<h3>"DMA Channel 13 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR13_ADDR = 0xF0003DE4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR13.bits</b>&nbsp;&quot;DMA Channel 13 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR13">&nbsp;</a>
<h3>DMA_CHICR13</h3>
<h3>"DMA Channel 13 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR13_ADDR = 0xF0003DE8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR13.bits</b>&nbsp;&quot;DMA Channel 13 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR13">&nbsp;</a>
<h3>DMA_ADRCR13</h3>
<h3>"DMA Channel 13 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR13_ADDR = 0xF0003DEC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR13.bits</b>&nbsp;&quot;DMA Channel 13 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR13">&nbsp;</a>
<h3>DMA_SADR13</h3>
<h3>"DMA Channel 13 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR13_ADDR = 0xF0003DF0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR13.bits</b>&nbsp;&quot;DMA Channel 13 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR13">&nbsp;</a>
<h3>DMA_DADR13</h3>
<h3>"DMA Channel 13 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR13_ADDR = 0xF0003DF4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR13.bits</b>&nbsp;&quot;DMA Channel 13 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR13">&nbsp;</a>
<h3>DMA_SHADR13</h3>
<h3>"DMA Channel 13 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR13_ADDR = 0xF0003DF8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR13.bits</b>&nbsp;&quot;DMA Channel 13 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR14">&nbsp;</a>
<h3>DMA_CHSR14</h3>
<h3>"DMA Channel 14 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR14_ADDR = 0xF0003E00</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR14.bits</b>&nbsp;&quot;DMA Channel 14 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR14">&nbsp;</a>
<h3>DMA_CHCR14</h3>
<h3>"DMA Channel 14 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR14_ADDR = 0xF0003E04</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR14.bits</b>&nbsp;&quot;DMA Channel 14 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR14">&nbsp;</a>
<h3>DMA_CHICR14</h3>
<h3>"DMA Channel 14 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR14_ADDR = 0xF0003E08</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR14.bits</b>&nbsp;&quot;DMA Channel 14 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR14">&nbsp;</a>
<h3>DMA_ADRCR14</h3>
<h3>"DMA Channel 14 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR14_ADDR = 0xF0003E0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR14.bits</b>&nbsp;&quot;DMA Channel 14 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR14">&nbsp;</a>
<h3>DMA_SADR14</h3>
<h3>"DMA Channel 14 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR14_ADDR = 0xF0003E10</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR14.bits</b>&nbsp;&quot;DMA Channel 14 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR14">&nbsp;</a>
<h3>DMA_DADR14</h3>
<h3>"DMA Channel 14 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR14_ADDR = 0xF0003E14</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR14.bits</b>&nbsp;&quot;DMA Channel 14 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR14">&nbsp;</a>
<h3>DMA_SHADR14</h3>
<h3>"DMA Channel 14 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR14_ADDR = 0xF0003E18</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR14.bits</b>&nbsp;&quot;DMA Channel 14 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR15">&nbsp;</a>
<h3>DMA_CHSR15</h3>
<h3>"DMA Channel 15 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR15_ADDR = 0xF0003E20</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR15.bits</b>&nbsp;&quot;DMA Channel 15 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR15">&nbsp;</a>
<h3>DMA_CHCR15</h3>
<h3>"DMA Channel 15 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR15_ADDR = 0xF0003E24</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR15.bits</b>&nbsp;&quot;DMA Channel 15 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR15">&nbsp;</a>
<h3>DMA_CHICR15</h3>
<h3>"DMA Channel 15 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR15_ADDR = 0xF0003E28</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR15.bits</b>&nbsp;&quot;DMA Channel 15 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR15">&nbsp;</a>
<h3>DMA_ADRCR15</h3>
<h3>"DMA Channel 15 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR15_ADDR = 0xF0003E2C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR15.bits</b>&nbsp;&quot;DMA Channel 15 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR15">&nbsp;</a>
<h3>DMA_SADR15</h3>
<h3>"DMA Channel 15 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR15_ADDR = 0xF0003E30</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR15.bits</b>&nbsp;&quot;DMA Channel 15 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR15">&nbsp;</a>
<h3>DMA_DADR15</h3>
<h3>"DMA Channel 15 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR15_ADDR = 0xF0003E34</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR15.bits</b>&nbsp;&quot;DMA Channel 15 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR15">&nbsp;</a>
<h3>DMA_SHADR15</h3>
<h3>"DMA Channel 15 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR15_ADDR = 0xF0003E38</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR15.bits</b>&nbsp;&quot;DMA Channel 15 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR16">&nbsp;</a>
<h3>DMA_CHSR16</h3>
<h3>"DMA Channel 16 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR16_ADDR = 0xF0003E40</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR16.bits</b>&nbsp;&quot;DMA Channel 16 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR16">&nbsp;</a>
<h3>DMA_CHCR16</h3>
<h3>"DMA Channel 16 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR16_ADDR = 0xF0003E44</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR16.bits</b>&nbsp;&quot;DMA Channel 16 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR16">&nbsp;</a>
<h3>DMA_CHICR16</h3>
<h3>"DMA Channel 16 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR16_ADDR = 0xF0003E48</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR16.bits</b>&nbsp;&quot;DMA Channel 16 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR16">&nbsp;</a>
<h3>DMA_ADRCR16</h3>
<h3>"DMA Channel 16 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR16_ADDR = 0xF0003E4C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR16.bits</b>&nbsp;&quot;DMA Channel 16 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR16">&nbsp;</a>
<h3>DMA_SADR16</h3>
<h3>"DMA Channel 16 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR16_ADDR = 0xF0003E50</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR16.bits</b>&nbsp;&quot;DMA Channel 16 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR16">&nbsp;</a>
<h3>DMA_DADR16</h3>
<h3>"DMA Channel 16 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR16_ADDR = 0xF0003E54</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR16.bits</b>&nbsp;&quot;DMA Channel 16 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR16">&nbsp;</a>
<h3>DMA_SHADR16</h3>
<h3>"DMA Channel 16 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR16_ADDR = 0xF0003E58</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR16.bits</b>&nbsp;&quot;DMA Channel 16 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHSR17">&nbsp;</a>
<h3>DMA_CHSR17</h3>
<h3>"DMA Channel 17 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHSR17_ADDR = 0xF0003E60</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHSRm_t">DMA_CHSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHSR17.bits</b>&nbsp;&quot;DMA Channel 17 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHSRm_MASK = <tt>0x000083ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TCOUNT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Count Status
</td>
</tr>
<tr>
<td>LXO</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Old Value of Pattern Detection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding pattern compare operation did not find a pattern match on the last move</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding pattern compare operation found a pattern match at the last move</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000083ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000083ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHCR17">&nbsp;</a>
<h3>DMA_CHCR17</h3>
<h3>"DMA Channel 17 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHCR17_ADDR = 0xF0003E64</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHCRm_t">DMA_CHCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHCR17.bits</b>&nbsp;&quot;DMA Channel 17 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHCRm_MASK = <tt>0xd37ff3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TREL</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Transfer Reload Value
</td>
</tr>
<tr>
<td>PRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Peripheral Request Select
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Input CHmn_REQI0 selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Input CHmn_REQI1 selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Input CHmn_REQI2 selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Input CHmn_REQI3 selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Input CHmn_REQI4 selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Input CHmn_REQI5 selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Input CHmn_REQI6 selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Input CHmn_REQI7 selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>Input CHmn_REQI8 selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Input CHmn_REQI9 selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>Input CHmn_REQI10 selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>Input CHmn_REQI11 selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>Input CHmn_REQI12 selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>Input CHmn_REQI13 selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Input CHmn_REQI14 selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Input CHmn_REQI15 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BLKM</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Block Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>One DMA transfer has 1 DMA move</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>One DMA transfer has 2 DMA move</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>One DMA transfer has 4 DMA move</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>One DMA transfer has 8 DMA move</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>One DMA transfer has 16 DMA move</td></tr>
</table>
</td>
</tr>
<tr>
<td>RROAT</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Only After Transaction
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TRSR.CHmn is reset after each transfer. A transfer request is required for each transfer.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TRSR.CHmn is reset when CHSRmn.TCOUNT=0 after a transfer. One transfer request starts a complete DMA transaction</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHMODE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Channel Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Mode operation is selected for DMA channel mn. After a transaction, DMA channel mn is disabled for further hardware requests (TRSR.HTREmn is reset by hardware) TRSR.HTREmn must be set again by software for starting a new transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous Mode operation is selected for DMA channel mn. After a transaction, bit TRSR.HTREmn remains set</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHDW</td>
<td>2</td>
<td>21 - 22</td>
<td>rw</td>
<td><tt>0x00600000</tt></td>
<td>Channel Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit (byte) data width for moves selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit (half-word) data width for moves selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit (word) data width for moves selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PATSEL</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Pattern Select
</td>
</tr>
<tr>
<td>CHPRIO</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Channel Priority
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DMA channel mn has a low channel priority</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DMA channel mn has a high channel priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMAPRIO</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>DMA Priority
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Low priority selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Medium priority selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>High priority selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xd37ff3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xd37ff3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_CHICR17">&nbsp;</a>
<h3>DMA_CHICR17</h3>
<h3>"DMA Channel 17 Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_CHICR17_ADDR = 0xF0003E68</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_CHICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_CHICRm_t">DMA_CHICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_CHICR17.bits</b>&nbsp;&quot;DMA Channel 17 Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_CHICRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_CHICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRPSE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Wrap Source Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap source buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap source buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPDE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Wrap Destination Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Wrap destination buffer interrupt disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Wrap destination buffer interrupt enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTCT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT equals IRDV.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>No interrupt will be generated on changing the TCOUNT value. The bit INTSR.ICHmx is set when TCOUNT is decremented</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT equals IRDV</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt is generated and bit INTSR.ICHmx is set each time TCOUNT is decremented</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRPP</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Wrap Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx wrap buffer interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx wrap buffer interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTP</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Interrupt Pointer
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>SR0 selected for channel mx interrupt</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>SR1 selected for channel mx interrupt</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>SR2 selected for channel mx interrupt</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>SR3 selected for channel mx interrupt</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>SR4 selected for channel mx interrupt</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>SR5 selected for channel mx interrupt</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>SR6 selected for channel mx interrupt</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>SR7 selected for channel mx interrupt</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>SR8 selected for channel mx interrupt</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>SR9 selected for channel mx interrupt</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>SR10 selected for channel mx interrupt</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>SR11 selected for channel mx interrupt</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>SR12 selected for channel mx interrupt</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>SR13 selected for channel mx interrupt</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>SR14 selected for channel mx interrupt</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>SR15 selected for channel mx interrupt</td></tr>
</table>
</td>
</tr>
<tr>
<td>IRDV</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Interrupt Raise Detect Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_ADRCR17">&nbsp;</a>
<h3>DMA_ADRCR17</h3>
<h3>"DMA Channel 17 Address Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_ADRCR17_ADDR = 0xF0003E6C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_ADRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_ADRCRm_t">DMA_ADRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_ADRCR17.bits</b>&nbsp;&quot;DMA Channel 17 Address Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_ADRCRm_MASK = <tt>0x0007ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_ADRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SMF</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Source Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHCRmx.CHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHCRmx.CHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHCRmx.CHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHCRmx.CHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHCRmx.CHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHCRmx.CHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHCRmx.CHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHCRmx.CHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Increment of Source Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DMF</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Destination Address Modification Factor
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Address offset is 1 xCHDW</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Address offset is 2 xCHDW</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Address offset is 4 xCHDW</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Address offset is 8 xCHDW</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Address offset is 16 xCHDW</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Address offset is 32 xCHDW</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Address offset is 64 xCHDW</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Address offset is 128 xCHDW</td></tr>
</table>
</td>
</tr>
<tr>
<td>INCD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Increment of Destination Address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address offset will be subtracted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address offset will be added</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLS</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Circular Buffer Length Source
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Source address SADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Source address SADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Source address SADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Source address SADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Source address SADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Source address SADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBLD</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Circular Buffer Length Destination
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Destination address DADR[31:0] is not updated</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Destination address DADR[31:1] is not updated</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Destination address DADR[31:2] is not updated</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Destination address DADR[31:3] is not updated</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Destination address DADR[31:14] is not updated</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Destination address DADR[31:15] is not updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHCT</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Shadow Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Shadow address register not used. Source and destination address register are written directly</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>SHWEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Shadow Address Register Write Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow address register is read only and the value stored in the SHADRmx is automatically set to 00000000H when the shadow transfer takes place</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow address register SHADRmx can be read and can be directly written. The value stored in the SHADRmx is not automatically modified when the shadow transfer takes place</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0007ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0007ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SADR17">&nbsp;</a>
<h3>DMA_SADR17</h3>
<h3>"DMA Channel 17 Source Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SADR17_ADDR = 0xF0003E70</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SADRm_t">DMA_SADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SADR17.bits</b>&nbsp;&quot;DMA Channel 17 Source Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Source Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_DADR17">&nbsp;</a>
<h3>DMA_DADR17</h3>
<h3>"DMA Channel 17 Destination Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_DADR17_ADDR = 0xF0003E74</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_DADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_DADRm_t">DMA_DADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_DADR17.bits</b>&nbsp;&quot;DMA Channel 17 Destination Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_DADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_DADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Destination Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SHADR17">&nbsp;</a>
<h3>DMA_SHADR17</h3>
<h3>"DMA Channel 17 Shadow Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SHADR17_ADDR = 0xF0003E78</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SHADRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SHADRm_t">DMA_SHADRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SHADR17.bits</b>&nbsp;&quot;DMA Channel 17 Shadow Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SHADRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SHADRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SHADR</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Shadowed Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_MLI0SRC3">&nbsp;</a>
<h3>DMA_MLI0SRC3</h3>
<h3>"DMA MLI0 Service Request Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_MLI0SRC3_ADDR = 0xF0003EA0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MLInSRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MLInSRCm_t">DMA_MLInSRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_MLI0SRC3.bits</b>&nbsp;&quot;DMA MLI0 Service Request Control Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MLInSRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MLInSRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MLInSRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_MLI0SRC2">&nbsp;</a>
<h3>DMA_MLI0SRC2</h3>
<h3>"DMA MLI0 Service Request Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_MLI0SRC2_ADDR = 0xF0003EA4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MLInSRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MLInSRCm_t">DMA_MLInSRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_MLI0SRC2.bits</b>&nbsp;&quot;DMA MLI0 Service Request Control Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MLInSRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MLInSRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MLInSRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_MLI0SRC1">&nbsp;</a>
<h3>DMA_MLI0SRC1</h3>
<h3>"DMA MLI0 Service Request Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_MLI0SRC1_ADDR = 0xF0003EA8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MLInSRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MLInSRCm_t">DMA_MLInSRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_MLI0SRC1.bits</b>&nbsp;&quot;DMA MLI0 Service Request Control Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MLInSRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MLInSRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MLInSRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_MLI0SRC0">&nbsp;</a>
<h3>DMA_MLI0SRC0</h3>
<h3>"DMA MLI0 Service Request Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_MLI0SRC0_ADDR = 0xF0003EAC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MLInSRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MLInSRCm_t">DMA_MLInSRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_MLI0SRC0.bits</b>&nbsp;&quot;DMA MLI0 Service Request Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MLInSRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MLInSRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MLInSRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_MLI1SRC1">&nbsp;</a>
<h3>DMA_MLI1SRC1</h3>
<h3>"DMA MLI1 Service Request Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_MLI1SRC1_ADDR = 0xF0003EB8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MLInSRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MLInSRCm_t">DMA_MLInSRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_MLI1SRC1.bits</b>&nbsp;&quot;DMA MLI1 Service Request Control Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MLInSRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MLInSRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MLInSRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_MLI1SRC0">&nbsp;</a>
<h3>DMA_MLI1SRC0</h3>
<h3>"DMA MLI1 Service Request Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_MLI1SRC0_ADDR = 0xF0003EBC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_MLInSRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_MLInSRCm_t">DMA_MLInSRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_MLI1SRC0.bits</b>&nbsp;&quot;DMA MLI1 Service Request Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_MLInSRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_MLInSRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_MLInSRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SRC7">&nbsp;</a>
<h3>DMA_SRC7</h3>
<h3>"DMA Service Request Control Register 7"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SRC7_ADDR = 0xF0003EE0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SRC7.bits</b>&nbsp;&quot;DMA Service Request Control Register 7&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SRC6">&nbsp;</a>
<h3>DMA_SRC6</h3>
<h3>"DMA Service Request Control Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SRC6_ADDR = 0xF0003EE4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SRC6.bits</b>&nbsp;&quot;DMA Service Request Control Register 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SRC5">&nbsp;</a>
<h3>DMA_SRC5</h3>
<h3>"DMA Service Request Control Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SRC5_ADDR = 0xF0003EE8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SRC5.bits</b>&nbsp;&quot;DMA Service Request Control Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SRC4">&nbsp;</a>
<h3>DMA_SRC4</h3>
<h3>"DMA Service Request Control Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SRC4_ADDR = 0xF0003EEC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SRC4.bits</b>&nbsp;&quot;DMA Service Request Control Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SRC3">&nbsp;</a>
<h3>DMA_SRC3</h3>
<h3>"DMA Service Request Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SRC3_ADDR = 0xF0003EF0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SRC3.bits</b>&nbsp;&quot;DMA Service Request Control Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SRC2">&nbsp;</a>
<h3>DMA_SRC2</h3>
<h3>"DMA Service Request Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SRC2_ADDR = 0xF0003EF4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SRC2.bits</b>&nbsp;&quot;DMA Service Request Control Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SRC1">&nbsp;</a>
<h3>DMA_SRC1</h3>
<h3>"DMA Service Request Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SRC1_ADDR = 0xF0003EF8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SRC1.bits</b>&nbsp;&quot;DMA Service Request Control Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMA_SRC0">&nbsp;</a>
<h3>DMA_SRC0</h3>
<h3>"DMA Service Request Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>DMA_SRC0_ADDR = 0xF0003EFC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>DMA_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMA_SRCm_t">DMA_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMA_SRC0.bits</b>&nbsp;&quot;DMA Service Request Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMA_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMA_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


