from typing import Dict, Any, List
import json

def _simulate_external_call_effects(rz_instance, instruction_disasm: str, current_op: Dict[str, Any], arch: str, bits: int) -> str:
    """
    å¢å¼ºç‰ˆå¤–éƒ¨å‡½æ•°è°ƒç”¨æ•ˆæœæ¨¡æ‹Ÿå™¨

    æ”¯æŒæ›´å¤šæ¶æ„ï¼Œç”Ÿæˆæ­£ç¡®çš„æ‰§è¡Œè¾“å‡ºï¼Œå¹¶æ­£ç¡®è°ƒæ•´PCå¯„å­˜å™¨åˆ°ä¸‹ä¸€æ¡æŒ‡ä»¤ä½ç½®

    Args:
        rz_instance: rzpipe å®ä¾‹
        instruction_disasm: æŒ‡ä»¤åæ±‡ç¼–æ–‡æœ¬
        current_op: å½“å‰æŒ‡ä»¤çš„ä¿¡æ¯å­—å…¸ï¼ˆåŒ…å«offsetç­‰ä¿¡æ¯ï¼‰
        arch: æ¶æ„åç§° (å¦‚ "x86", "arm", "ppc", ç­‰)
        bits: ä½æ•° (32 æˆ– 64)

    Returns:
        str: æ¨¡æ‹Ÿå¤–éƒ¨è°ƒç”¨çš„JSONæ ¼å¼æ‰§è¡Œè¾“å‡º
    """
    disasm_lower = instruction_disasm.lower()
    changes = []

    # ç¡®å®šæ¶æ„ç‰¹å®šçš„å¯„å­˜å™¨åç§°
    arch_info = _get_architecture_register_info(arch, bits)

    # è·å–å½“å‰æŒ‡ä»¤çš„ä¸‹ä¸€æ¡æŒ‡ä»¤åœ°å€ï¼ˆç”¨äºPCè°ƒæ•´ï¼‰
    current_offset = current_op.get("offset", 0)
    instruction_size = current_op.get("size", 4)  # é»˜è®¤4å­—èŠ‚æŒ‡ä»¤é•¿åº¦
    next_pc = hex(current_offset + instruction_size)

    print(f"ğŸ­ Simulating external call: {instruction_disasm}")
    print(f"ğŸ—ï¸ Architecture: {arch} {bits}-bit")
    print(f"ğŸ“ Current PC: {hex(current_offset)} -> Next PC: {next_pc}")

    try:
        # 1. é¦–å…ˆè°ƒæ•´PCåˆ°ä¸‹ä¸€æ¡æŒ‡ä»¤
        old_pc = _get_current_pc_value(rz_instance, arch_info["pc_register"])
        rz_instance.cmd(f"aezv {arch_info['pc_register']} {next_pc}")

        changes.append({
            "type": "pc_write",
            "old": old_pc,
            "new": next_pc
        })

        # 2. æ¨¡æ‹Ÿç‰¹å®šå¤–éƒ¨å‡½æ•°çš„æ•ˆæœ
        function_effects = _simulate_specific_function_effects(
            rz_instance, disasm_lower, arch_info, instruction_disasm
        )
        changes.extend(function_effects)

        # 3. é€šç”¨è°ƒç”¨çº¦å®šå¤„ç†ï¼ˆå¦‚æœæ²¡æœ‰ç‰¹å®šå‡½æ•°å¤„ç†ï¼‰
        if not function_effects:
            generic_effects = _simulate_generic_call_effects(
                rz_instance, arch_info, instruction_disasm
            )
            changes.extend(generic_effects)

    except Exception as e:
        print(f"âŒ Error simulating external call: {e}")
        changes.append({
            "type": "simulation_error",
            "error": str(e),
            "instruction": instruction_disasm
        })

    return json.dumps(changes) if changes else ""

def _get_architecture_register_info(arch: str, bits: int) -> Dict[str, str]:
    """
    è·å–æ¶æ„ç‰¹å®šçš„å¯„å­˜å™¨ä¿¡æ¯

    Returns:
        Dict åŒ…å« pc_register, return_register, stack_pointer ç­‰ä¿¡æ¯
    """
    arch = arch.lower()

    if arch == "x86":
        if bits == 64:
            return {
                "pc_register": "rip",
                "return_register": "rax",  # è¿”å›å€¼å¯„å­˜å™¨
                "stack_pointer": "rsp",
                "base_pointer": "rbp",
                "arg_registers": ["rdi", "rsi", "rdx", "rcx", "r8", "r9"],  # System V ABI
                "calling_convention": "sysv"
            }
        elif bits == 32:
            return {
                "pc_register": "eip",
                "return_register": "eax",
                "stack_pointer": "esp",
                "base_pointer": "ebp",
                "arg_registers": [],  # x86-32 ä¸»è¦ä½¿ç”¨æ ˆä¼ å‚
                "calling_convention": "cdecl"
            }
        else:  # 16-bit
            return {
                "pc_register": "ip",
                "return_register": "ax",
                "stack_pointer": "sp",
                "base_pointer": "bp",
                "arg_registers": [],
                "calling_convention": "cdecl"
            }

    elif arch == "arm":
        if bits == 64:  # AArch64
            return {
                "pc_register": "PC",
                "return_register": "x0",  # ARM64 ABI
                "stack_pointer": "sp",
                "base_pointer": "x29",    # Frame pointer
                "arg_registers": ["x0", "x1", "x2", "x3", "x4", "x5", "x6", "x7"],
                "calling_convention": "aapcs64"
            }
        else:  # AArch32
            return {
                "pc_register": "pc",
                "return_register": "r0",   # ARM AAPCS
                "stack_pointer": "sp",
                "base_pointer": "fp",      # r11 or r7
                "arg_registers": ["r0", "r1", "r2", "r3"],
                "calling_convention": "aapcs"
            }

    elif arch in ["ppc", "powerpc"]:
        if bits == 64:
            return {
                "pc_register": "PC",
                "return_register": "r3",   # PowerPC ABI
                "stack_pointer": "r1",
                "base_pointer": "r1",      # PowerPC ä½¿ç”¨ r1 ä½œä¸ºæ ˆæŒ‡é’ˆ
                "arg_registers": ["r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10"],
                "calling_convention": "powerpc"
            }
        else:  # 32-bit PowerPC
            return {
                "pc_register": "pc",
                "return_register": "r3",
                "stack_pointer": "r1",
                "base_pointer": "r1",
                "arg_registers": ["r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10"],
                "calling_convention": "powerpc"
            }

    elif arch == "mips":
        return {
            "pc_register": "PC",
            "return_register": "v0" if bits == 32 else "v0",  # MIPS O32/N64 ABI
            "stack_pointer": "sp",
            "base_pointer": "fp",
            "arg_registers": ["a0", "a1", "a2", "a3"] if bits == 32 else ["a0", "a1", "a2", "a3", "a4", "a5", "a6", "a7"],
            "calling_convention": "o32" if bits == 32 else "n64"
        }

    elif arch == "riscv":
        return {
            "pc_register": "PC",
            "return_register": "x10",   # a0 in RISC-V ABI
            "stack_pointer": "x2",      # sp
            "base_pointer": "x8",       # fp/s0
            "arg_registers": ["x10", "x11", "x12", "x13", "x14", "x15", "x16", "x17"],  # a0-a7
            "calling_convention": "riscv"
        }

    elif arch in ["sparc", "sparc64"]:
        return {
            "pc_register": "PC",
            "return_register": "o0",    # SPARC V9 ABI
            "stack_pointer": "sp",
            "base_pointer": "fp",
            "arg_registers": ["o0", "o1", "o2", "o3", "o4", "o5"],
            "calling_convention": "sparc"
        }

    else:
        # é€šç”¨/æœªçŸ¥æ¶æ„çš„é»˜è®¤å€¼
        print(f"âš ï¸ Unknown architecture {arch}, using generic register names")
        return {
            "pc_register": "PC",
            "return_register": "r0",
            "stack_pointer": "sp",
            "base_pointer": "fp",
            "arg_registers": ["r0", "r1", "r2", "r3"],
            "calling_convention": "generic"
        }

def _get_current_pc_value(rz_instance, pc_register: str) -> str:
    """
    è·å–å½“å‰PCå¯„å­˜å™¨çš„å€¼
    """
    try:
        current_pc_output = rz_instance.cmd(f"aezv {pc_register}")
        # è§£æè¾“å‡ºï¼Œæ ¼å¼é€šå¸¸æ˜¯ "pc: 0x1234abcd"
        if ":" in current_pc_output:
            return hex(int(current_pc_output.split(":")[1].strip(), 16))
        return hex(int(current_pc_output.strip(), 16))
    except Exception:
        return "0x0"

def _simulate_specific_function_effects(rz_instance, disasm_lower: str, arch_info: Dict[str, str], instruction_disasm: str) -> List[Dict[str, Any]]:
    """
    æ¨¡æ‹Ÿç‰¹å®šå·²çŸ¥å‡½æ•°çš„æ•ˆæœ
    """
    changes = []
    return_reg = arch_info["return_register"]

    try:
        # printf ç³»åˆ—å‡½æ•°
        if any(func in disasm_lower for func in ["printf", "sprintf", "fprintf", "snprintf", "vprintf"]):
            print("ğŸ–¨ï¸ Simulating printf-family function effects...")
            # printf é€šå¸¸è¿”å›æ‰“å°çš„å­—ç¬¦æ•°
            old_ret_value = _get_current_pc_value(rz_instance, return_reg)
            rz_instance.cmd(f"aezv {return_reg} 0x10")  # å‡è®¾æ‰“å°äº†16ä¸ªå­—ç¬¦

            changes.append({
                "type": "var_write",
                "name": return_reg,
                "old": old_ret_value,
                "new": "0x10"
            })

        # scanf ç³»åˆ—å‡½æ•°
        elif any(func in disasm_lower for func in ["scanf", "sscanf", "fscanf", "vscanf"]):
            print("âŒ¨ï¸ Simulating scanf-family function effects...")
            old_ret_value = _get_current_pc_value(rz_instance, return_reg)
            rz_instance.cmd(f"aezv {return_reg} 0x1")   # å‡è®¾æˆåŠŸè¯»å–äº†1ä¸ªé¡¹ç›®

            changes.append({
                "type": "var_write",
                "name": return_reg,
                "old": old_ret_value,
                "new": "0x1"
            })

        # å†…å­˜åˆ†é…å‡½æ•°
        elif any(func in disasm_lower for func in ["malloc", "calloc", "realloc"]):
            print("ğŸ§  Simulating memory allocation function effects...")
            old_ret_value = _get_current_pc_value(rz_instance, return_reg)
            # è¿”å›ä¸€ä¸ªæ¨¡æ‹Ÿçš„å †åœ°å€
            fake_heap_addr = "0x10000000"
            rz_instance.cmd(f"aezv {return_reg} {fake_heap_addr}")

            changes.append({
                "type": "var_write",
                "name": return_reg,
                "old": old_ret_value,
                "new": fake_heap_addr
            })

        # å†…å­˜é‡Šæ”¾å‡½æ•°
        elif "free" in disasm_lower:
            print("ğŸ—‘ï¸ Simulating free function effects...")
            # free é€šå¸¸ä¸è¿”å›å€¼ï¼Œä½†å¯èƒ½ä¿®æ”¹å †ç®¡ç†å™¨çŠ¶æ€
            # è¿™é‡Œæˆ‘ä»¬åªæ˜¯æ ‡è®°ä¸€ä¸‹
            changes.append({
                "type": "heap_operation",
                "operation": "free",
                "function": "free"
            })

        # å­—ç¬¦ä¸²å‡½æ•°
        elif any(func in disasm_lower for func in ["strlen", "strcmp", "strcpy", "strcat", "strchr", "strstr"]):
            print("ğŸ“ Simulating string function effects...")
            old_ret_value = _get_current_pc_value(rz_instance, return_reg)

            if "strlen" in disasm_lower:
                # strlen è¿”å›å­—ç¬¦ä¸²é•¿åº¦
                rz_instance.cmd(f"aezv {return_reg} 0x8")  # å‡è®¾å­—ç¬¦ä¸²é•¿åº¦ä¸º8
                new_value = "0x8"
            elif "strcmp" in disasm_lower:
                # strcmp è¿”å›æ¯”è¾ƒç»“æœ
                rz_instance.cmd(f"aezv {return_reg} 0x0")  # å‡è®¾å­—ç¬¦ä¸²ç›¸ç­‰
                new_value = "0x0"
            else:
                # strcpy, strcat ç­‰è¿”å›ç›®æ ‡å­—ç¬¦ä¸²æŒ‡é’ˆ
                # é€šå¸¸æ˜¯ç¬¬ä¸€ä¸ªå‚æ•°ï¼Œè¿™é‡Œç®€åŒ–ä¸ºä¸€ä¸ªåœ°å€
                rz_instance.cmd(f"aezv {return_reg} 0x20000000")
                new_value = "0x20000000"

            changes.append({
                "type": "var_write",
                "name": return_reg,
                "old": old_ret_value,
                "new": new_value
            })

        # æ•°å­¦å‡½æ•°
        elif any(func in disasm_lower for func in ["sin", "cos", "tan", "sqrt", "pow", "log", "exp"]):
            print("ğŸ”¢ Simulating math function effects...")
            old_ret_value = _get_current_pc_value(rz_instance, return_reg)
            # æ•°å­¦å‡½æ•°é€šå¸¸è¿”å›æµ®ç‚¹æ•°ï¼Œè¿™é‡Œç®€åŒ–å¤„ç†
            rz_instance.cmd(f"aezv {return_reg} 0x3ff00000")  # æ¨¡æ‹Ÿæµ®ç‚¹æ•°1.0

            changes.append({
                "type": "var_write",
                "name": return_reg,
                "old": old_ret_value,
                "new": "0x3ff00000"
            })

        # æ–‡ä»¶æ“ä½œå‡½æ•°
        elif any(func in disasm_lower for func in ["fopen", "fclose", "fread", "fwrite", "fseek", "ftell"]):
            print("ğŸ“ Simulating file operation function effects...")
            old_ret_value = _get_current_pc_value(rz_instance, return_reg)

            if "fopen" in disasm_lower:
                # fopen è¿”å›æ–‡ä»¶æŒ‡é’ˆ
                rz_instance.cmd(f"aezv {return_reg} 0x30000000")
                new_value = "0x30000000"
            elif "fclose" in disasm_lower:
                # fclose è¿”å›0è¡¨ç¤ºæˆåŠŸ
                rz_instance.cmd(f"aezv {return_reg} 0x0")
                new_value = "0x0"
            elif any(func in disasm_lower for func in ["fread", "fwrite"]):
                # è¿”å›è¯»å†™çš„å­—èŠ‚æ•°
                rz_instance.cmd(f"aezv {return_reg} 0x100")
                new_value = "0x100"
            else:
                # å…¶ä»–æ–‡ä»¶å‡½æ•°
                rz_instance.cmd(f"aezv {return_reg} 0x0")
                new_value = "0x0"

            changes.append({
                "type": "var_write",
                "name": return_reg,
                "old": old_ret_value,
                "new": new_value
            })

        # ç³»ç»Ÿè°ƒç”¨
        elif any(func in disasm_lower for func in ["exit", "_exit", "abort"]):
            print("ğŸšª Simulating exit function effects...")
            # exit å‡½æ•°é€šå¸¸ä¸è¿”å›ï¼Œä½†åœ¨æ¨¡æ‹Ÿä¸­æˆ‘ä»¬åªæ˜¯è®°å½•
            changes.append({
                "type": "system_exit",
                "function": "exit",
                "note": "Program termination simulated"
            })

        # sleep/å»¶è¿Ÿå‡½æ•°
        elif any(func in disasm_lower for func in ["sleep", "usleep", "nanosleep", "delay"]):
            print("ğŸ’¤ Simulating sleep function effects...")
            old_ret_value = _get_current_pc_value(rz_instance, return_reg)
            rz_instance.cmd(f"aezv {return_reg} 0x0")  # sleepé€šå¸¸è¿”å›0

            changes.append({
                "type": "var_write",
                "name": return_reg,
                "old": old_ret_value,
                "new": "0x0"
            })

    except Exception as e:
        print(f"âŒ Error in specific function simulation: {e}")
        changes.append({
            "type": "simulation_error",
            "error": str(e),
            "function": "specific_function_simulation"
        })

    return changes

def _simulate_generic_call_effects(rz_instance, arch_info: Dict[str, str], instruction_disasm: str) -> List[Dict[str, Any]]:
    """
    æ¨¡æ‹Ÿé€šç”¨å‡½æ•°è°ƒç”¨çš„æ•ˆæœï¼ˆå½“æ²¡æœ‰ç‰¹å®šå‡½æ•°å¤„ç†æ—¶ï¼‰
    """
    changes = []
    return_reg = arch_info["return_register"]

    try:
        print("ğŸ”„ Simulating generic external call effects...")

        # 1. è®¾ç½®ä¸€ä¸ªé€šç”¨çš„è¿”å›å€¼ï¼ˆé€šå¸¸å¤–éƒ¨å‡½æ•°ä¼šä¿®æ”¹è¿”å›å¯„å­˜å™¨ï¼‰
        old_ret_value = _get_current_pc_value(rz_instance, return_reg)
        generic_return_value = "0x1"  # å‡è®¾å‡½æ•°æ‰§è¡ŒæˆåŠŸ
        rz_instance.cmd(f"aezv {return_reg} {generic_return_value}")

        changes.append({
            "type": "var_write",
            "name": return_reg,
            "old": old_ret_value,
            "new": generic_return_value
        })

        # 2. æ ¹æ®è°ƒç”¨çº¦å®šï¼Œå¯èƒ½éœ€è¦æ¢å¤ä¸€äº›è¢«è°ƒç”¨è€…ä¿å­˜çš„å¯„å­˜å™¨
        # è¿™é‡Œç®€åŒ–å¤„ç†ï¼Œåªæ˜¯æ ‡è®°å‘ç”Ÿäº†å¤–éƒ¨è°ƒç”¨
        changes.append({
            "type": "external_call",
            "instruction": instruction_disasm,
            "calling_convention": arch_info["calling_convention"],
            "note": "Generic external function call simulated"
        })

    except Exception as e:
        print(f"âŒ Error in generic call simulation: {e}")
        changes.append({
            "type": "simulation_error",
            "error": str(e),
            "function": "generic_call_simulation"
        })

    return changes
