#! /classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1560-g899d45923)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/lib/ivl/system.vpi";
:vpi_module "/classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/lib/ivl/va_math.vpi";
:vpi_module "/classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/lib/ivl/v2009.vpi";
S_0x7f444167c180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f44416ab1c0 .scope module, "top" "top" 3 5;
 .timescale 0 0;
P_0x7f44416a56f0 .param/l "ADDR_SIZE" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x7f44416a5730 .param/l "PAYLOAD_SIZE" 0 3 8, +C4<00000000000000000000000000001000>;
v0x7f44416db5a0_0 .var "clk", 0 0;
v0x7f44416db660_0 .var "recv_msg", 12 0;
v0x7f44416db730_0 .var "reset", 0 0;
v0x7f44416db830_0 .net "send_msg", 12 0, v0x7f44416db180_0;  1 drivers
S_0x7f44416bbb80 .scope module, "config_reg" "ConfigRegVRTL" 3 17, 4 3 0, S_0x7f44416ab1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "recv_val";
    .port_info 3 /OUTPUT 1 "recv_rdy";
    .port_info 4 /OUTPUT 1 "send_val";
    .port_info 5 /INPUT 1 "send_rdy";
    .port_info 6 /INPUT 13 "recv_msg";
    .port_info 7 /OUTPUT 13 "send_msg";
P_0x7f444167c710 .param/l "ADDR_SIZE" 0 4 6, +C4<00000000000000000000000000000100>;
P_0x7f444167c750 .param/l "CONFIG_ADDR" 0 4 8, C4<0000>;
P_0x7f444167c790 .param/l "PAYLOAD_SIZE" 0 4 7, +C4<00000000000000000000000000001000>;
v0x7f44416bbea0_0 .var "addr", 3 0;
v0x7f44416dab80_0 .net "clk", 0 0, v0x7f44416db5a0_0;  1 drivers
v0x7f44416dac40_0 .var "msg", 12 0;
v0x7f44416dad30_0 .var "payload", 7 0;
v0x7f44416dae10_0 .net "recv_msg", 12 0, v0x7f44416db660_0;  1 drivers
v0x7f44416daf40_0 .var "recv_rdy", 0 0;
L_0x7f44403ca018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f44416db000_0 .net "recv_val", 0 0, L_0x7f44403ca018;  1 drivers
v0x7f44416db0c0_0 .net "reset", 0 0, v0x7f44416db730_0;  1 drivers
v0x7f44416db180_0 .var "send_msg", 12 0;
L_0x7f44403ca060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f44416db260_0 .net "send_rdy", 0 0, L_0x7f44403ca060;  1 drivers
v0x7f44416db320_0 .var "send_val", 0 0;
v0x7f44416db3e0_0 .var "success", 0 0;
E_0x7f44416b4290 .event anyedge, v0x7f44416dae10_0;
E_0x7f44416b58d0 .event posedge, v0x7f44416dab80_0;
    .scope S_0x7f44416bbb80;
T_0 ;
    %wait E_0x7f44416b58d0;
    %vpi_call/w 4 31 "$display", "recv_rdy: %b, recv_val: %b, send_rdy: %b, send_val: %b", v0x7f44416daf40_0, v0x7f44416db000_0, v0x7f44416db260_0, v0x7f44416db320_0 {0 0 0};
    %load/vec4 v0x7f44416db0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call/w 4 33 "$display", "reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f44416daf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f44416db320_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x7f44416dac40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f44416db000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x7f44416daf40_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 4 39 "$display", "write" {0 0 0};
    %load/vec4 v0x7f44416bbea0_0;
    %load/vec4 v0x7f44416db3e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f44416dad30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f44416dac40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f44416daf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f44416db320_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f44416db320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0x7f44416db260_0;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %vpi_call/w 4 45 "$display", "send" {0 0 0};
    %vpi_call/w 4 46 "$display", "%b", v0x7f44416dac40_0 {0 0 0};
    %load/vec4 v0x7f44416dac40_0;
    %assign/vec4 v0x7f44416db180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f44416daf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f44416db320_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %vpi_call/w 4 52 "$display", "else" {0 0 0};
    %load/vec4 v0x7f44416db180_0;
    %assign/vec4 v0x7f44416db180_0, 0;
    %load/vec4 v0x7f44416daf40_0;
    %assign/vec4 v0x7f44416daf40_0, 0;
    %load/vec4 v0x7f44416db320_0;
    %assign/vec4 v0x7f44416db320_0, 0;
T_0.6 ;
T_0.3 ;
T_0.1 ;
    %vpi_call/w 4 57 "$display", "msg: %b", v0x7f44416dac40_0 {0 0 0};
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f44416bbb80;
T_1 ;
    %wait E_0x7f44416b4290;
    %load/vec4 v0x7f44416dae10_0;
    %parti/s 4, 9, 5;
    %cmpi/e 0, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_1.2, 4;
    %load/vec4 v0x7f44416dae10_0;
    %parti/s 1, 8, 5;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f44416dae10_0;
    %parti/s 4, 9, 5;
    %store/vec4 v0x7f44416bbea0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f44416db3e0_0, 0, 1;
    %load/vec4 v0x7f44416dae10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7f44416dad30_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f44416bbea0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f44416db3e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f44416dad30_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f44416ab1c0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f44416db5a0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x7f44416ab1c0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7f44416db5a0_0;
    %inv;
    %store/vec4 v0x7f44416db5a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f44416ab1c0;
T_4 ;
    %vpi_call/w 3 28 "$dumpfile", "ConfigRegVRTLTest.vcd" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f44416db730_0, 0, 1;
    %pushi/vec4 511, 0, 13;
    %store/vec4 v0x7f44416db660_0, 0, 13;
    %delay 11, 0;
    %vpi_call/w 3 34 "$display", "TEST 1 (reset): recv_msg = %b,  send_msg= %b", v0x7f44416db660_0, v0x7f44416db830_0 {0 0 0};
    %vpi_call/w 3 36 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f44416db730_0, 0, 1;
    %pushi/vec4 341, 0, 13;
    %store/vec4 v0x7f44416db660_0, 0, 13;
    %delay 10, 0;
    %vpi_call/w 3 41 "$display", "TEST 2 (addr matches, write): recv_msg = %b,  send_msg= %b", v0x7f44416db660_0, v0x7f44416db830_0 {0 0 0};
    %vpi_call/w 3 43 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f44416db730_0, 0, 1;
    %pushi/vec4 85, 0, 13;
    %store/vec4 v0x7f44416db660_0, 0, 13;
    %delay 10, 0;
    %vpi_call/w 3 48 "$display", "TEST 3 (addr matches, no write): recv_msg = %b,  send_msg= %b", v0x7f44416db660_0, v0x7f44416db830_0 {0 0 0};
    %vpi_call/w 3 50 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f44416db730_0, 0, 1;
    %pushi/vec4 2901, 0, 13;
    %store/vec4 v0x7f44416db660_0, 0, 13;
    %delay 10, 0;
    %vpi_call/w 3 55 "$display", "TEST 4 (addr doesn't match, write): recv_msg = %b,  send_msg= %b", v0x7f44416db660_0, v0x7f44416db830_0 {0 0 0};
    %vpi_call/w 3 57 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f44416db730_0, 0, 1;
    %pushi/vec4 2645, 0, 13;
    %store/vec4 v0x7f44416db660_0, 0, 13;
    %delay 10, 0;
    %vpi_call/w 3 63 "$display", "TEST 5 (addr doesn't match, no write): recv_msg = %b,  send_msg= %b", v0x7f44416db660_0, v0x7f44416db830_0 {0 0 0};
    %vpi_call/w 3 65 "$display", "\000" {0 0 0};
    %pushi/vec4 341, 0, 13;
    %store/vec4 v0x7f44416db660_0, 0, 13;
    %delay 10, 0;
    %vpi_call/w 3 70 "$display", "TEST 6 (addr matches, write): recv_msg = %b,  send_msg= %b", v0x7f44416db660_0, v0x7f44416db830_0 {0 0 0};
    %pushi/vec4 341, 0, 13;
    %store/vec4 v0x7f44416db660_0, 0, 13;
    %delay 10, 0;
    %vpi_call/w 3 75 "$display", "TEST 7 (addr matches, write): recv_msg = %b,  send_msg= %b", v0x7f44416db660_0, v0x7f44416db830_0 {0 0 0};
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "ConfigRegVRTLTest.v";
    "./ConfigRegVRTL.v";
