0.6
2019.1
May 24 2019
14:51:52
/home/it/Vivado_Projects/Lab1_Task3/Lab1_Task3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Vivado_Projects/Lab1_Task3/Lab1_Task3.srcs/sim_1/new/tb_full_adder.sv,1731329533,systemVerilog,,,,testbench,,,,,,,,
/home/it/Vivado_Projects/Lab1_Task3/Lab1_Task3.srcs/sources_1/new/full_adder.sv,1731329492,systemVerilog,,/home/it/Vivado_Projects/Lab1_Task3/Lab1_Task3.srcs/sim_1/new/tb_full_adder.sv,,full_adder;half_adder,,,,,,,,
