Reading timing models for corner nom_tt_025C_1v80…
Reading cell library for the 'nom_tt_025C_1v80' corner at '/home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading macro netlist at '/home/bala/git_stuff/internship/syn/RAM128_1RW1R/nl/RAM128_1RW1R.nl.v'…
Reading top-level netlist at '/home/bala/git_stuff/internship/syn/librelane/runs/final/06-yosys-synthesis/mt_cpu.nl.v'…
Linking design 'mt_cpu' from netlist…
Warning: /home/bala/git_stuff/internship/syn/RAM128_1RW1R/nl/RAM128_1RW1R.nl.v line 43593, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found. Creating black box for tap_1_0.
Warning: /home/bala/git_stuff/internship/syn/RAM128_1RW1R/nl/RAM128_1RW1R.nl.v line 43640, module sky130_fd_sc_hd__fill_2 not found. Creating black box for fill_16_1.
Reading design constraints file at '/home/bala/git_stuff/internship/syn/librelane/cons.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
