VCD info: dumpfile SoC.vcd opened for output.

000c: read instruction
  31
000d: read 2nd byte
  31 20
    srp 20
 5 cycles
expected  6 cycles

000e: read instruction
  e6
000f: read 2nd byte
  e6 f8
0010: read 3rd byte
  e6 f8 92
    ld f8, #92
    reg[f8] = 92
 7 cycles
expected 10 cycles

0011: read instruction
  b0
0012: read 2nd byte
  b0 fe
    clr fe
    alu:    00       00    =>    00
         00000000 00000000 => 00000000
    flags = 0000_0000
    reg[fe] = 00
 6 cycles

0013: read instruction
  b0
0014: read 2nd byte
  b0 ff
    clr ff
    alu:    00       00    =>    00
         00000000 00000000 => 00000000
    flags = 0000_0000
    reg[ff] = 00
 6 cycles

0015: read instruction
  0c
0016: read 2nd byte
  0c 12
    ld r0, #12
    reg[20] = 12
 5 cycles
expected  6 cycles

0017: read instruction
  70
0018: read 2nd byte
  70 e0
    push e0
 8 cycles
expected 12 cycles

0019: read instruction
  50
001a: read 2nd byte
  50 e1
    pop e1
    reg[21] = 12
 9 cycles
expected 10 cycles

001b: read instruction
  8d
001c: read 2nd byte
  8d 00
001d: read 3rd byte
  8d 00 0c
    jp    , 000c
10 cycles
expected 12 cycles

000c: read instruction
testSoC: SUCCESS
