Timing Analyzer report for Q3
Thu Oct 06 23:47:06 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 26. Slow 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 38. Fast 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 41. Fast 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Q3                                                  ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.4%      ;
;     Processor 3            ;   1.9%      ;
;     Processor 4            ;   1.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK_50                                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK2_50 ; p1|altpll_component|auto_generated|pll1|inclk[0] ; { p1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 49.97 MHz  ; 49.97 MHz       ; p1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 250.82 MHz ; 250.0 MHz       ; CLOCK_50                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.987 ; -53.646       ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 9.993  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.387 ; 0.000         ;
; CLOCK_50                                       ; 0.408 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; -4.302 ; -227.093      ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 3.428 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -3.000 ; -29.985       ;
; CLOCK2_50                                      ; 9.818  ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 19.690 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                          ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -2.987 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.473      ;
; -2.987 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.473      ;
; -2.987 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.473      ;
; -2.987 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.473      ;
; -2.905 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.391      ;
; -2.905 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.391      ;
; -2.905 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.391      ;
; -2.905 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.391      ;
; -2.890 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.376      ;
; -2.890 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.376      ;
; -2.890 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.376      ;
; -2.890 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.376      ;
; -2.868 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.786      ;
; -2.868 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.786      ;
; -2.868 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.786      ;
; -2.868 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.786      ;
; -2.824 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.310      ;
; -2.824 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.310      ;
; -2.824 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.310      ;
; -2.824 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.310      ;
; -2.787 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.273      ;
; -2.787 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.273      ;
; -2.787 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.273      ;
; -2.787 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.273      ;
; -2.672 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.590      ;
; -2.672 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.590      ;
; -2.672 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.590      ;
; -2.672 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.590      ;
; -2.671 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.589      ;
; -2.671 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.589      ;
; -2.671 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.589      ;
; -2.671 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.589      ;
; -2.625 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.111      ;
; -2.625 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.111      ;
; -2.625 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.111      ;
; -2.625 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.111      ;
; -2.583 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.501      ;
; -2.583 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.501      ;
; -2.583 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.501      ;
; -2.583 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.501      ;
; -2.538 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.458      ;
; -2.538 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.458      ;
; -2.538 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.458      ;
; -2.538 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.458      ;
; -2.519 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.420      ;
; -2.519 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.420      ;
; -2.519 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.420      ;
; -2.519 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.420      ;
; -2.519 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.420      ;
; -2.519 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.420      ;
; -2.466 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.950      ;
; -2.466 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.950      ;
; -2.466 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.950      ;
; -2.466 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.950      ;
; -2.466 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.950      ;
; -2.466 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.950      ;
; -2.466 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.950      ;
; -2.466 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.950      ;
; -2.466 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.950      ;
; -2.437 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.338      ;
; -2.437 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.338      ;
; -2.437 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.338      ;
; -2.437 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.338      ;
; -2.437 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.338      ;
; -2.437 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.338      ;
; -2.422 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.323      ;
; -2.422 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.323      ;
; -2.422 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.323      ;
; -2.422 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.323      ;
; -2.422 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.323      ;
; -2.422 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.323      ;
; -2.400 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.733      ;
; -2.400 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.733      ;
; -2.400 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.733      ;
; -2.400 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.733      ;
; -2.400 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.733      ;
; -2.400 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.733      ;
; -2.384 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.868      ;
; -2.384 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.868      ;
; -2.384 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.868      ;
; -2.384 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.868      ;
; -2.384 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.868      ;
; -2.384 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.868      ;
; -2.384 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.868      ;
; -2.384 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.868      ;
; -2.384 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.868      ;
; -2.369 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.853      ;
; -2.369 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.853      ;
; -2.369 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.853      ;
; -2.369 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.853      ;
; -2.369 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.853      ;
; -2.369 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.853      ;
; -2.369 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.853      ;
; -2.369 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.853      ;
; -2.369 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.853      ;
; -2.367 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.268      ;
; -2.367 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.268      ;
; -2.367 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.268      ;
; -2.367 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.268      ;
; -2.367 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.268      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 9.993  ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a71~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 10.013     ;
; 10.328 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a65~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 9.638      ;
; 10.548 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a53~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 9.415      ;
; 10.573 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a50~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 9.388      ;
; 10.728 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a34~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 9.267      ;
; 10.767 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a37~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 9.237      ;
; 10.776 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a66~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 9.189      ;
; 10.779 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a70~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.213      ;
; 10.890 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a51~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 9.058      ;
; 10.941 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a35~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 9.049      ;
; 10.942 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a72~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 8.991      ;
; 10.971 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a52~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 8.985      ;
; 11.167 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a69~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 8.808      ;
; 11.182 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a68~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 8.813      ;
; 11.279 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a36~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 8.702      ;
; 11.317 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a32~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 8.695      ;
; 11.373 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a64~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 8.598      ;
; 11.392 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a57~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 8.541      ;
; 11.404 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a33~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 8.558      ;
; 11.451 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a38~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 8.528      ;
; 11.475 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a28~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 8.462      ;
; 11.519 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a78~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 8.413      ;
; 11.577 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a49~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 8.380      ;
; 11.578 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a74~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 8.376      ;
; 11.582 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a67~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 8.377      ;
; 11.590 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a31~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 8.350      ;
; 11.596 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a19~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 8.336      ;
; 11.620 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a43~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 8.336      ;
; 11.681 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a55~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 8.250      ;
; 11.699 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a39~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 8.265      ;
; 11.702 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a60~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 8.237      ;
; 11.721 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a46~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 8.241      ;
; 11.785 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a14~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 8.167      ;
; 11.793 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a45~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 8.153      ;
; 11.814 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a54~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 8.131      ;
; 11.869 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a76~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 8.087      ;
; 11.874 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a42~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 8.096      ;
; 11.919 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a7~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 8.013      ;
; 11.935 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a13~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 8.015      ;
; 11.998 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a44~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 7.986      ;
; 11.999 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a23~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 7.971      ;
; 12.009 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a20~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 7.923      ;
; 12.069 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a30~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 7.866      ;
; 12.137 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a63~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.804      ;
; 12.149 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a41~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 7.838      ;
; 12.164 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a25~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 7.824      ;
; 12.279 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a61~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 7.655      ;
; 12.290 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a62~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 7.649      ;
; 12.318 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a48~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.647      ;
; 12.332 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a24~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 7.663      ;
; 12.350 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a12~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.616      ;
; 12.388 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a19~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.249      ; 7.899      ;
; 12.389 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a6~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 7.586      ;
; 12.395 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a40~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 7.605      ;
; 12.403 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a15~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 7.537      ;
; 12.404 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a1~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 7.580      ;
; 12.413 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a4~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.559      ;
; 12.415 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a20~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.249      ; 7.872      ;
; 12.443 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a5~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 7.487      ;
; 12.463 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a47~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 7.468      ;
; 12.471 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a55~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 7.817      ;
; 12.523 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a78~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.249      ; 7.764      ;
; 12.531 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a21~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 7.437      ;
; 12.609 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a3~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 7.372      ;
; 12.648 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a18~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 7.300      ;
; 12.668 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a57~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.249      ; 7.619      ;
; 12.671 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a29~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 7.307      ;
; 12.680 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a22~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 7.251      ;
; 12.695 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a9~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.277      ;
; 12.724 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a56~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.248      ; 7.562      ;
; 12.726 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a58~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.233      ; 7.545      ;
; 12.739 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a59~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 7.512      ;
; 12.747 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a26~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 7.239      ;
; 12.750 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a9~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.211      ; 7.499      ;
; 12.780 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a56~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 7.154      ;
; 12.785 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a74~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.229      ; 7.482      ;
; 12.794 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a72~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.248      ; 7.492      ;
; 12.802 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a59~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 7.168      ;
; 12.805 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a58~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 7.144      ;
; 12.811 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a76~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.227      ; 7.454      ;
; 12.831 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a10~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 7.147      ;
; 12.831 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a11~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 7.145      ;
; 12.841 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a8~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.133      ;
; 12.955 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a27~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 7.036      ;
; 13.010 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a0~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 6.973      ;
; 13.010 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a2~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 6.970      ;
; 13.019 ; vga_controller:vga_ins|ADDR[13]                                                                                        ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a52~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 7.242      ;
; 13.028 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a17~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 6.921      ;
; 13.037 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a0~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 7.251      ;
; 13.039 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a3~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.251      ; 7.250      ;
; 13.046 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a2~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.244      ;
; 13.046 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a11~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.207      ; 7.199      ;
; 13.048 ; vga_controller:vga_ins|ADDR[13]                                                                                        ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a53~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 7.206      ;
; 13.062 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a17~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.234      ; 7.210      ;
; 13.078 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a10~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.205      ; 7.165      ;
; 13.087 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|address_reg_a[0]                 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.276      ; 7.227      ;
; 13.109 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a26~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.175      ;
; 13.112 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a1~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.248      ; 7.174      ;
; 13.115 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a36~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.202      ; 7.125      ;
; 13.118 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a33~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.221      ; 7.141      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.387 ; vga_controller:vga_ins|last_ADDR_v[12]                        ; vga_controller:vga_ins|last_ADDR_v[12]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; vga_controller:vga_ins|last_ADDR_v[11]                        ; vga_controller:vga_ins|last_ADDR_v[11]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; vga_controller:vga_ins|last_ADDR_v[9]                         ; vga_controller:vga_ins|last_ADDR_v[9]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; vga_controller:vga_ins|last_ADDR_v[7]                         ; vga_controller:vga_ins|last_ADDR_v[7]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; vga_controller:vga_ins|last_ADDR_v[5]                         ; vga_controller:vga_ins|last_ADDR_v[5]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; vga_controller:vga_ins|last_ADDR_v[4]                         ; vga_controller:vga_ins|last_ADDR_v[4]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; vga_controller:vga_ins|last_ADDR_v[3]                         ; vga_controller:vga_ins|last_ADDR_v[3]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; vga_controller:vga_ins|last_ADDR_v[2]                         ; vga_controller:vga_ins|last_ADDR_v[2]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; vga_controller:vga_ins|last_ADDR_v[1]                         ; vga_controller:vga_ins|last_ADDR_v[1]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; vga_controller:vga_ins|last_ADDR_v[0]                         ; vga_controller:vga_ins|last_ADDR_v[0]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; vga_controller:vga_ins|last_ADDR_v[6]                         ; vga_controller:vga_ins|last_ADDR_v[6]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.392 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|ADDR_repeat_v                          ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.674      ;
; 0.456 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; vga_controller:vga_ins|oHS                                    ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.721      ;
; 0.628 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.911      ;
; 0.628 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.910      ;
; 0.628 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.910      ;
; 0.631 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.914      ;
; 0.639 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.921      ;
; 0.641 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.924      ;
; 0.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.926      ;
; 0.645 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.927      ;
; 0.645 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.927      ;
; 0.646 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.928      ;
; 0.658 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.922      ;
; 0.662 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.926      ;
; 0.662 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.926      ;
; 0.664 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.946      ;
; 0.667 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.931      ;
; 0.668 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.932      ;
; 0.669 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.933      ;
; 0.671 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.935      ;
; 0.671 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.935      ;
; 0.674 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.938      ;
; 0.685 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.949      ;
; 0.692 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.956      ;
; 0.692 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.956      ;
; 0.709 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|last_ADDR_v[10]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.372      ;
; 0.769 ; vga_controller:vga_ins|last_ADDR_v[10]                        ; vga_controller:vga_ins|last_ADDR_v[10]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.050      ;
; 0.777 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[3]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.059      ;
; 0.778 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[7]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.060      ;
; 0.779 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[0]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.061      ;
; 0.781 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[9]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.063      ;
; 0.782 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[2]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.064      ;
; 0.785 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[4]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.067      ;
; 0.786 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[11]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.068      ;
; 0.787 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[1]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.069      ;
; 0.788 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[5]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.070      ;
; 0.789 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[12]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.071      ;
; 0.819 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.083      ;
; 0.824 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|last_ADDR_v[6]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.498      ;
; 0.825 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.089      ;
; 0.828 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.092      ;
; 0.839 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.103      ;
; 0.842 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.106      ;
; 0.939 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|last_ADDR_v[8]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.602      ;
; 0.945 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.227      ;
; 0.945 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.228      ;
; 0.954 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.236      ;
; 0.955 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.237      ;
; 0.955 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.238      ;
; 0.957 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.240      ;
; 0.957 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.239      ;
; 0.958 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.241      ;
; 0.959 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.241      ;
; 0.960 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.242      ;
; 0.960 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.242      ;
; 0.960 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.242      ;
; 0.963 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.246      ;
; 0.966 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.249      ;
; 0.968 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.251      ;
; 0.972 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.254      ;
; 0.973 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.256      ;
; 0.976 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.240      ;
; 0.977 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.259      ;
; 0.979 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.243      ;
; 0.979 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.261      ;
; 0.984 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.248      ;
; 0.985 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.249      ;
; 0.988 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.270      ;
; 0.989 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.253      ;
; 0.990 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.273      ;
; 0.990 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.272      ;
; 0.992 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.256      ;
; 0.994 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.258      ;
; 0.994 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.277      ;
; 0.996 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.260      ;
; 0.998 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.262      ;
; 0.998 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.262      ;
; 0.998 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.262      ;
; 1.001 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.265      ;
; 1.003 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.267      ;
; 1.003 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.267      ;
; 1.003 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.267      ;
; 1.013 ; vga_controller:vga_ins|last_ADDR_v[8]                         ; vga_controller:vga_ins|last_ADDR_v[8]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.294      ;
; 1.019 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.283      ;
; 1.019 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.283      ;
; 1.021 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.288      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                          ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.408 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.411 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.694      ;
; 0.543 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.241      ;
; 0.626 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.909      ;
; 0.626 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.909      ;
; 0.627 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.910      ;
; 0.629 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.912      ;
; 0.632 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.915      ;
; 0.642 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.647 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.346      ;
; 0.659 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.661 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.361      ;
; 0.662 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.664 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.362      ;
; 0.669 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.367      ;
; 0.702 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.400      ;
; 0.725 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.423      ;
; 0.779 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.477      ;
; 0.788 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.488      ;
; 0.790 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.488      ;
; 0.792 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.492      ;
; 0.795 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.493      ;
; 0.816 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.082      ;
; 0.818 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.516      ;
; 0.828 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.526      ;
; 0.830 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.096      ;
; 0.856 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.554      ;
; 0.899 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.599      ;
; 0.900 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.598      ;
; 0.905 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.603      ;
; 0.913 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.613      ;
; 0.914 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.614      ;
; 0.918 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.618      ;
; 0.919 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.619      ;
; 0.944 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.227      ;
; 0.944 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.642      ;
; 0.946 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.229      ;
; 0.954 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.237      ;
; 0.954 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.652      ;
; 0.959 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.242      ;
; 0.959 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.242      ;
; 0.959 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.225      ;
; 0.960 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.226      ;
; 0.961 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.227      ;
; 0.964 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.247      ;
; 0.967 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.235      ;
; 0.970 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.974 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.675      ;
; 0.979 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.245      ;
; 0.980 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.246      ;
; 0.982 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.680      ;
; 1.026 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.724      ;
; 1.026 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.726      ;
; 1.030 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.730      ;
; 1.031 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.729      ;
; 1.039 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.739      ;
; 1.040 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.740      ;
; 1.044 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.744      ;
; 1.044 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.744      ;
; 1.045 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.745      ;
; 1.045 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.745      ;
; 1.065 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.348      ;
; 1.069 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.352      ;
; 1.070 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.353      ;
; 1.080 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.363      ;
; 1.081 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.347      ;
; 1.082 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.348      ;
; 1.085 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.351      ;
; 1.085 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.368      ;
; 1.085 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.351      ;
; 1.086 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.352      ;
; 1.087 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.353      ;
; 1.094 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.362      ;
; 1.096 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.363      ;
; 1.098 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.366      ;
; 1.099 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.367      ;
; 1.100 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.368      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+--------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -4.302 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.282     ; 1.958      ;
; -4.302 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.282     ; 1.958      ;
; -4.302 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.282     ; 1.958      ;
; -4.302 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.282     ; 1.958      ;
; -4.302 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.282     ; 1.958      ;
; -4.302 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.282     ; 1.958      ;
; -4.302 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.282     ; 1.958      ;
; -4.302 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.282     ; 1.958      ;
; -4.287 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.279     ; 1.946      ;
; -4.287 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.279     ; 1.946      ;
; -4.287 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.279     ; 1.946      ;
; -4.287 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.279     ; 1.946      ;
; -4.287 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.279     ; 1.946      ;
; -4.287 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.279     ; 1.946      ;
; -4.287 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.279     ; 1.946      ;
; -4.287 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.279     ; 1.946      ;
; -4.287 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.279     ; 1.946      ;
; -3.974 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[11]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.867     ; 2.045      ;
; -3.974 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[9]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.867     ; 2.045      ;
; -3.974 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[7]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.867     ; 2.045      ;
; -3.974 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[5]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.867     ; 2.045      ;
; -3.974 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[4]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.867     ; 2.045      ;
; -3.974 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[3]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.867     ; 2.045      ;
; -3.974 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[2]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.867     ; 2.045      ;
; -3.974 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[1]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.867     ; 2.045      ;
; -3.974 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[0]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.867     ; 2.045      ;
; -3.974 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[12]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.867     ; 2.045      ;
; -3.974 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR_repeat_v                          ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.867     ; 2.045      ;
; -3.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 1.895      ;
; -3.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 1.895      ;
; -3.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 1.895      ;
; -3.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 1.895      ;
; -3.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 1.895      ;
; -3.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 1.895      ;
; -3.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 1.895      ;
; -3.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 1.895      ;
; -3.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 1.895      ;
; -3.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 1.895      ;
; -3.840 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR_repeat_h                          ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.883     ; 1.895      ;
; -3.840 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|cHS_changed                            ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.883     ; 1.895      ;
; -3.579 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 1.618      ;
; -3.579 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 1.618      ;
; -3.579 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 1.618      ;
; -3.579 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 1.618      ;
; -3.579 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 1.618      ;
; -3.579 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 1.618      ;
; -3.579 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 1.618      ;
; -3.579 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 1.618      ;
; -3.579 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 1.618      ;
; -3.579 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 1.618      ;
; -3.579 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 1.618      ;
; -3.569 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[16]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.889     ; 1.618      ;
; -3.569 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[14]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.889     ; 1.618      ;
; -3.569 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[13]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.889     ; 1.618      ;
; -3.569 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[15]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.889     ; 1.618      ;
; -3.569 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[6]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.889     ; 1.618      ;
; -3.528 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[10]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.897     ; 1.569      ;
; -3.528 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[8]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.897     ; 1.569      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+-------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.428 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[10]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.285     ; 1.439      ;
; 3.428 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[8]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.285     ; 1.439      ;
; 3.456 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[16]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 1.475      ;
; 3.456 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[14]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 1.475      ;
; 3.456 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[13]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 1.475      ;
; 3.456 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[15]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 1.475      ;
; 3.456 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[6]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 1.475      ;
; 3.466 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 1.475      ;
; 3.466 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 1.475      ;
; 3.466 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 1.475      ;
; 3.466 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 1.475      ;
; 3.466 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 1.475      ;
; 3.466 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 1.475      ;
; 3.466 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 1.475      ;
; 3.466 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 1.475      ;
; 3.466 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 1.475      ;
; 3.466 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 1.475      ;
; 3.466 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 1.475      ;
; 3.745 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR_repeat_h                          ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 1.770      ;
; 3.745 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|cHS_changed                            ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 1.770      ;
; 3.747 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 1.770      ;
; 3.747 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 1.770      ;
; 3.747 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 1.770      ;
; 3.747 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 1.770      ;
; 3.747 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 1.770      ;
; 3.747 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 1.770      ;
; 3.747 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 1.770      ;
; 3.747 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 1.770      ;
; 3.747 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 1.770      ;
; 3.747 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 1.770      ;
; 3.879 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[11]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.921      ;
; 3.879 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[9]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.921      ;
; 3.879 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[7]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.921      ;
; 3.879 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[5]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.921      ;
; 3.879 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[4]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.921      ;
; 3.879 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[3]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.921      ;
; 3.879 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[2]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.921      ;
; 3.879 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[1]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.921      ;
; 3.879 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[0]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.921      ;
; 3.879 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[12]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.921      ;
; 3.879 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR_repeat_v                          ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.921      ;
; 4.179 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.684     ; 1.791      ;
; 4.179 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.684     ; 1.791      ;
; 4.179 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.684     ; 1.791      ;
; 4.179 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.684     ; 1.791      ;
; 4.179 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.684     ; 1.791      ;
; 4.179 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.684     ; 1.791      ;
; 4.179 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.684     ; 1.791      ;
; 4.179 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.684     ; 1.791      ;
; 4.179 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.684     ; 1.791      ;
; 4.191 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.687     ; 1.800      ;
; 4.191 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.687     ; 1.800      ;
; 4.191 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.687     ; 1.800      ;
; 4.191 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.687     ; 1.800      ;
; 4.191 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.687     ; 1.800      ;
; 4.191 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.687     ; 1.800      ;
; 4.191 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.687     ; 1.800      ;
; 4.191 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.687     ; 1.800      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 54.79 MHz  ; 54.79 MHz       ; p1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 272.63 MHz ; 250.0 MHz       ; CLOCK_50                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.668 ; -47.384       ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 10.875 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.338 ; 0.000         ;
; CLOCK_50                                       ; 0.366 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; -3.705 ; -195.308      ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 3.013 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -3.000 ; -29.985       ;
; CLOCK2_50                                      ; 9.803  ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 19.682 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                           ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -2.668 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.197      ;
; -2.668 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.197      ;
; -2.668 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.197      ;
; -2.668 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.197      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.081      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.081      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.081      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.081      ;
; -2.537 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.464      ;
; -2.537 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.464      ;
; -2.537 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.464      ;
; -2.537 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.464      ;
; -2.531 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.060      ;
; -2.531 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.060      ;
; -2.531 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.060      ;
; -2.531 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.060      ;
; -2.527 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.056      ;
; -2.527 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.056      ;
; -2.527 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.056      ;
; -2.527 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 3.056      ;
; -2.445 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.974      ;
; -2.445 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.974      ;
; -2.445 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.974      ;
; -2.445 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.974      ;
; -2.367 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.294      ;
; -2.367 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.294      ;
; -2.367 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.294      ;
; -2.367 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.294      ;
; -2.350 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.277      ;
; -2.350 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.277      ;
; -2.350 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.277      ;
; -2.350 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.277      ;
; -2.328 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.857      ;
; -2.328 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.857      ;
; -2.328 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.857      ;
; -2.328 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.857      ;
; -2.307 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.234      ;
; -2.307 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.234      ;
; -2.307 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.234      ;
; -2.307 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.234      ;
; -2.247 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.176      ;
; -2.247 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.176      ;
; -2.247 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.176      ;
; -2.247 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.176      ;
; -2.245 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.156      ;
; -2.245 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.156      ;
; -2.245 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.156      ;
; -2.245 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.156      ;
; -2.245 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.156      ;
; -2.245 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.156      ;
; -2.158 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.686      ;
; -2.158 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.686      ;
; -2.158 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.686      ;
; -2.158 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.686      ;
; -2.158 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.686      ;
; -2.158 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.686      ;
; -2.158 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.686      ;
; -2.158 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.686      ;
; -2.158 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.686      ;
; -2.129 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.040      ;
; -2.129 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.040      ;
; -2.129 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.040      ;
; -2.129 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.040      ;
; -2.129 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.040      ;
; -2.129 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.040      ;
; -2.114 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 3.423      ;
; -2.114 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 3.423      ;
; -2.114 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 3.423      ;
; -2.114 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 3.423      ;
; -2.114 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 3.423      ;
; -2.114 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 3.423      ;
; -2.104 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.015      ;
; -2.104 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.015      ;
; -2.104 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.015      ;
; -2.104 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.015      ;
; -2.104 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.015      ;
; -2.104 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.015      ;
; -2.102 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.013      ;
; -2.102 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.013      ;
; -2.102 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.013      ;
; -2.102 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.013      ;
; -2.102 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.013      ;
; -2.102 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.013      ;
; -2.066 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.594      ;
; -2.066 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.594      ;
; -2.066 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.594      ;
; -2.066 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.594      ;
; -2.066 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.594      ;
; -2.066 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.594      ;
; -2.066 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.594      ;
; -2.066 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.594      ;
; -2.066 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.594      ;
; -2.063 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|oRESET   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.591      ;
; -2.051 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.579      ;
; -2.051 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.579      ;
; -2.051 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.579      ;
; -2.051 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.579      ;
; -2.051 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.579      ;
; -2.051 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.579      ;
; -2.051 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.579      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 10.875 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a71~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 9.129      ;
; 11.069 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a65~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 8.893      ;
; 11.271 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a50~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 8.689      ;
; 11.333 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a53~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 8.628      ;
; 11.439 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a34~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 8.554      ;
; 11.547 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a37~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 8.452      ;
; 11.548 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a70~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 8.439      ;
; 11.571 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a51~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 8.375      ;
; 11.585 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a66~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 8.377      ;
; 11.600 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a35~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 8.387      ;
; 11.704 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a52~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 8.252      ;
; 11.732 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a72~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 8.207      ;
; 11.875 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a69~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 8.095      ;
; 11.897 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a68~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 8.095      ;
; 11.978 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a64~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.988      ;
; 12.022 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a32~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 7.988      ;
; 12.076 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a33~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.882      ;
; 12.112 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a57~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 7.824      ;
; 12.113 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a36~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 7.866      ;
; 12.141 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a28~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 7.795      ;
; 12.175 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a38~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 7.800      ;
; 12.185 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a78~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 7.749      ;
; 12.192 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a67~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.764      ;
; 12.202 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a49~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.752      ;
; 12.242 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a19~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 7.693      ;
; 12.283 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a43~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.671      ;
; 12.306 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a39~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.652      ;
; 12.317 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a74~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 7.634      ;
; 12.353 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a55~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 7.581      ;
; 12.380 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a60~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 7.559      ;
; 12.395 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a31~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 7.544      ;
; 12.408 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a14~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 7.542      ;
; 12.420 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a46~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.537      ;
; 12.449 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a54~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 7.494      ;
; 12.463 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a45~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 7.481      ;
; 12.510 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a76~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 7.442      ;
; 12.591 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a13~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 7.356      ;
; 12.596 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a42~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.370      ;
; 12.631 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a30~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 7.304      ;
; 12.680 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a44~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 7.301      ;
; 12.689 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a7~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 7.241      ;
; 12.718 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a20~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 7.217      ;
; 12.723 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a23~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.241      ;
; 12.770 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a41~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 7.213      ;
; 12.778 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a63~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 7.163      ;
; 12.829 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a25~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 7.154      ;
; 12.857 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a48~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.101      ;
; 12.863 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a19~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.391      ;
; 12.874 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a62~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 7.065      ;
; 12.879 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a61~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 7.053      ;
; 12.891 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a20~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.363      ;
; 12.952 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a55~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.303      ;
; 12.960 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a24~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 7.030      ;
; 12.999 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a4~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 6.967      ;
; 13.003 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a78~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.251      ;
; 13.004 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a12~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 6.956      ;
; 13.008 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a1~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 6.971      ;
; 13.011 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a15~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 6.928      ;
; 13.022 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a47~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 6.907      ;
; 13.029 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a5~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 6.899      ;
; 13.033 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a6~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.936      ;
; 13.067 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a40~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 6.930      ;
; 13.128 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a57~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 7.125      ;
; 13.173 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a56~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 7.076      ;
; 13.181 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a58~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.204      ; 7.053      ;
; 13.190 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a3~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 6.785      ;
; 13.200 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a59~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.192      ; 7.022      ;
; 13.207 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a21~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 6.755      ;
; 13.211 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a9~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 7.010      ;
; 13.250 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a74~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.209      ; 6.989      ;
; 13.257 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a72~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.220      ; 6.993      ;
; 13.261 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a29~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 6.712      ;
; 13.274 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a76~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.207      ; 6.963      ;
; 13.301 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a9~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.668      ;
; 13.314 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a18~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.637      ;
; 13.361 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a22~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 6.573      ;
; 13.379 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a26~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.602      ;
; 13.392 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a11~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 6.581      ;
; 13.397 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a58~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 6.559      ;
; 13.403 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a56~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 6.538      ;
; 13.416 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a10~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 6.559      ;
; 13.416 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a8~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 6.555      ;
; 13.439 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a59~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 6.529      ;
; 13.479 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a0~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 6.776      ;
; 13.481 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a3~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.226      ; 6.775      ;
; 13.488 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a11~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.188      ; 6.730      ;
; 13.489 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a2~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.227      ; 6.768      ;
; 13.501 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a17~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.208      ; 6.737      ;
; 13.516 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a10~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.185      ; 6.699      ;
; 13.548 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a0~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 6.429      ;
; 13.551 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a36~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.181      ; 6.660      ;
; 13.554 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a27~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 6.432      ;
; 13.557 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a26~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.221      ; 6.694      ;
; 13.560 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a1~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.693      ;
; 13.562 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a33~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.202      ; 6.670      ;
; 13.568 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a0~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 6.687      ;
; 13.574 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a49~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.205      ; 6.661      ;
; 13.577 ; vga_controller:vga_ins|ADDR[13]                                                                                        ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a52~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.201      ; 6.654      ;
; 13.582 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a3~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.226      ; 6.674      ;
; 13.584 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a66~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.198      ; 6.644      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.338 ; vga_controller:vga_ins|last_ADDR_v[12]                        ; vga_controller:vga_ins|last_ADDR_v[12]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; vga_controller:vga_ins|last_ADDR_v[11]                        ; vga_controller:vga_ins|last_ADDR_v[11]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; vga_controller:vga_ins|last_ADDR_v[9]                         ; vga_controller:vga_ins|last_ADDR_v[9]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; vga_controller:vga_ins|last_ADDR_v[7]                         ; vga_controller:vga_ins|last_ADDR_v[7]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; vga_controller:vga_ins|last_ADDR_v[5]                         ; vga_controller:vga_ins|last_ADDR_v[5]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; vga_controller:vga_ins|last_ADDR_v[4]                         ; vga_controller:vga_ins|last_ADDR_v[4]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; vga_controller:vga_ins|last_ADDR_v[3]                         ; vga_controller:vga_ins|last_ADDR_v[3]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; vga_controller:vga_ins|last_ADDR_v[2]                         ; vga_controller:vga_ins|last_ADDR_v[2]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; vga_controller:vga_ins|last_ADDR_v[1]                         ; vga_controller:vga_ins|last_ADDR_v[1]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; vga_controller:vga_ins|last_ADDR_v[0]                         ; vga_controller:vga_ins|last_ADDR_v[0]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; vga_controller:vga_ins|last_ADDR_v[6]                         ; vga_controller:vga_ins|last_ADDR_v[6]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.349 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|ADDR_repeat_v                          ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.608      ;
; 0.420 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; vga_controller:vga_ins|oHS                                    ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.662      ;
; 0.573 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.830      ;
; 0.575 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.833      ;
; 0.575 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.832      ;
; 0.577 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.835      ;
; 0.585 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.842      ;
; 0.587 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.845      ;
; 0.588 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.845      ;
; 0.590 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.847      ;
; 0.590 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.847      ;
; 0.592 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.849      ;
; 0.598 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.602 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.607 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.851      ;
; 0.607 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.851      ;
; 0.607 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.864      ;
; 0.608 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.852      ;
; 0.610 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.854      ;
; 0.610 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.854      ;
; 0.613 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.857      ;
; 0.625 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.627 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.871      ;
; 0.628 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.872      ;
; 0.660 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|last_ADDR_v[10]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.268      ;
; 0.705 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[7]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.964      ;
; 0.705 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[3]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.964      ;
; 0.707 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[0]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.966      ;
; 0.709 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[9]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.968      ;
; 0.709 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[2]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.968      ;
; 0.709 ; vga_controller:vga_ins|last_ADDR_v[10]                        ; vga_controller:vga_ins|last_ADDR_v[10]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.967      ;
; 0.712 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[4]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.971      ;
; 0.713 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[11]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.972      ;
; 0.714 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[1]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.973      ;
; 0.715 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[5]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.974      ;
; 0.716 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[12]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.975      ;
; 0.758 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.760 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.763 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.007      ;
; 0.763 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|last_ADDR_v[6]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.380      ;
; 0.773 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.017      ;
; 0.777 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.021      ;
; 0.861 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|last_ADDR_v[8]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.469      ;
; 0.861 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.118      ;
; 0.861 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.118      ;
; 0.862 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.119      ;
; 0.862 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.120      ;
; 0.862 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.120      ;
; 0.865 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.123      ;
; 0.871 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.129      ;
; 0.871 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.128      ;
; 0.872 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.129      ;
; 0.872 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.129      ;
; 0.873 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.131      ;
; 0.876 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.133      ;
; 0.876 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.133      ;
; 0.876 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.134      ;
; 0.878 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.135      ;
; 0.879 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.137      ;
; 0.884 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.142      ;
; 0.889 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.146      ;
; 0.890 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.148      ;
; 0.894 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.138      ;
; 0.895 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.139      ;
; 0.895 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.139      ;
; 0.898 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.142      ;
; 0.898 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.142      ;
; 0.898 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.143      ;
; 0.899 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.157      ;
; 0.901 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.145      ;
; 0.906 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.150      ;
; 0.909 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.153      ;
; 0.909 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.153      ;
; 0.909 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.153      ;
; 0.909 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.166      ;
; 0.910 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.167      ;
; 0.912 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.170      ;
; 0.915 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.159      ;
; 0.916 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.160      ;
; 0.923 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.170      ;
; 0.927 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.171      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                           ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.366 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.371 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.630      ;
; 0.488 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.129      ;
; 0.571 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.830      ;
; 0.572 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.831      ;
; 0.572 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.831      ;
; 0.575 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.216      ;
; 0.575 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.834      ;
; 0.577 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.836      ;
; 0.585 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.227      ;
; 0.586 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.228      ;
; 0.588 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.592 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.598 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.239      ;
; 0.604 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.608 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.851      ;
; 0.634 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.275      ;
; 0.646 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.287      ;
; 0.694 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.336      ;
; 0.696 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.337      ;
; 0.697 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.338      ;
; 0.706 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.348      ;
; 0.708 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.349      ;
; 0.718 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.359      ;
; 0.756 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.397      ;
; 0.758 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.001      ;
; 0.768 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.011      ;
; 0.780 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.421      ;
; 0.795 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.436      ;
; 0.795 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.437      ;
; 0.805 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.447      ;
; 0.806 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.447      ;
; 0.806 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.448      ;
; 0.815 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.457      ;
; 0.816 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.458      ;
; 0.828 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.469      ;
; 0.854 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.495      ;
; 0.858 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.117      ;
; 0.859 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.118      ;
; 0.862 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.121      ;
; 0.865 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.124      ;
; 0.866 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.507      ;
; 0.870 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.129      ;
; 0.873 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.116      ;
; 0.874 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.875 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.118      ;
; 0.876 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.135      ;
; 0.877 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.119      ;
; 0.880 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.122      ;
; 0.881 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.123      ;
; 0.884 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.127      ;
; 0.887 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.129      ;
; 0.888 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.130      ;
; 0.890 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.531      ;
; 0.891 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.134      ;
; 0.905 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.546      ;
; 0.906 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.548      ;
; 0.914 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.556      ;
; 0.915 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.557      ;
; 0.916 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.557      ;
; 0.916 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.558      ;
; 0.920 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.562      ;
; 0.925 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.567      ;
; 0.926 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.568      ;
; 0.927 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.569      ;
; 0.957 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.216      ;
; 0.964 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.605      ;
; 0.968 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.227      ;
; 0.969 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.228      ;
; 0.969 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.228      ;
; 0.975 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.217      ;
; 0.976 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.218      ;
; 0.980 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.239      ;
; 0.982 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.226      ;
; 0.984 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.986 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.228      ;
; 0.987 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.229      ;
; 0.987 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.229      ;
; 0.988 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.230      ;
; 0.990 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.232      ;
; 0.990 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.232      ;
; 0.991 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.233      ;
; 0.993 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.237      ;
; 0.994 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.238      ;
; 0.997 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.239      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -3.705 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.871     ; 1.773      ;
; -3.705 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.871     ; 1.773      ;
; -3.705 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.871     ; 1.773      ;
; -3.705 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.871     ; 1.773      ;
; -3.705 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.871     ; 1.773      ;
; -3.705 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.871     ; 1.773      ;
; -3.705 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.871     ; 1.773      ;
; -3.705 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.871     ; 1.773      ;
; -3.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.868     ; 1.763      ;
; -3.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.868     ; 1.763      ;
; -3.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.868     ; 1.763      ;
; -3.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.868     ; 1.763      ;
; -3.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.868     ; 1.763      ;
; -3.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.868     ; 1.763      ;
; -3.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.868     ; 1.763      ;
; -3.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.868     ; 1.763      ;
; -3.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.868     ; 1.763      ;
; -3.440 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[11]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.488     ; 1.891      ;
; -3.440 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[9]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.488     ; 1.891      ;
; -3.440 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[7]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.488     ; 1.891      ;
; -3.440 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[5]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.488     ; 1.891      ;
; -3.440 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[4]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.488     ; 1.891      ;
; -3.440 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[3]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.488     ; 1.891      ;
; -3.440 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[2]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.488     ; 1.891      ;
; -3.440 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[1]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.488     ; 1.891      ;
; -3.440 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[0]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.488     ; 1.891      ;
; -3.440 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[12]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.488     ; 1.891      ;
; -3.440 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR_repeat_v                          ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.488     ; 1.891      ;
; -3.328 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.531     ; 1.736      ;
; -3.328 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.531     ; 1.736      ;
; -3.328 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.531     ; 1.736      ;
; -3.328 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.531     ; 1.736      ;
; -3.328 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.531     ; 1.736      ;
; -3.328 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.531     ; 1.736      ;
; -3.328 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.531     ; 1.736      ;
; -3.328 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.531     ; 1.736      ;
; -3.328 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.531     ; 1.736      ;
; -3.328 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.531     ; 1.736      ;
; -3.302 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR_repeat_h                          ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.505     ; 1.736      ;
; -3.302 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|cHS_changed                            ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.505     ; 1.736      ;
; -3.055 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.542     ; 1.452      ;
; -3.055 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.542     ; 1.452      ;
; -3.055 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.542     ; 1.452      ;
; -3.055 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.542     ; 1.452      ;
; -3.055 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.542     ; 1.452      ;
; -3.055 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.542     ; 1.452      ;
; -3.055 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.542     ; 1.452      ;
; -3.055 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.542     ; 1.452      ;
; -3.055 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.542     ; 1.452      ;
; -3.055 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.542     ; 1.452      ;
; -3.055 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.542     ; 1.452      ;
; -3.025 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[16]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.512     ; 1.452      ;
; -3.025 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[14]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.512     ; 1.452      ;
; -3.025 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[13]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.512     ; 1.452      ;
; -3.025 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[15]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.512     ; 1.452      ;
; -3.025 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[6]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.512     ; 1.452      ;
; -2.993 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[10]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.518     ; 1.414      ;
; -2.993 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[8]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.518     ; 1.414      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.013 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[10]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.976     ; 1.318      ;
; 3.013 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[8]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.976     ; 1.318      ;
; 3.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[16]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.970     ; 1.355      ;
; 3.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[14]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.970     ; 1.355      ;
; 3.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[13]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.970     ; 1.355      ;
; 3.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[15]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.970     ; 1.355      ;
; 3.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[6]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.970     ; 1.355      ;
; 3.075 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.001     ; 1.355      ;
; 3.075 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.001     ; 1.355      ;
; 3.075 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.001     ; 1.355      ;
; 3.075 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.001     ; 1.355      ;
; 3.075 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.001     ; 1.355      ;
; 3.075 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.001     ; 1.355      ;
; 3.075 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.001     ; 1.355      ;
; 3.075 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.001     ; 1.355      ;
; 3.075 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.001     ; 1.355      ;
; 3.075 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.001     ; 1.355      ;
; 3.075 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.001     ; 1.355      ;
; 3.279 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR_repeat_h                          ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.963     ; 1.597      ;
; 3.279 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|cHS_changed                            ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.963     ; 1.597      ;
; 3.305 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.989     ; 1.597      ;
; 3.305 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.989     ; 1.597      ;
; 3.305 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.989     ; 1.597      ;
; 3.305 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.989     ; 1.597      ;
; 3.305 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.989     ; 1.597      ;
; 3.305 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.989     ; 1.597      ;
; 3.305 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.989     ; 1.597      ;
; 3.305 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.989     ; 1.597      ;
; 3.305 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.989     ; 1.597      ;
; 3.305 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.989     ; 1.597      ;
; 3.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[11]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 1.718      ;
; 3.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[9]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 1.718      ;
; 3.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[7]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 1.718      ;
; 3.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[5]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 1.718      ;
; 3.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[4]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 1.718      ;
; 3.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[3]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 1.718      ;
; 3.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[2]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 1.718      ;
; 3.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[1]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 1.718      ;
; 3.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[0]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 1.718      ;
; 3.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[12]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 1.718      ;
; 3.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR_repeat_v                          ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 1.718      ;
; 3.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.340     ; 1.642      ;
; 3.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.340     ; 1.642      ;
; 3.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.340     ; 1.642      ;
; 3.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.340     ; 1.642      ;
; 3.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.340     ; 1.642      ;
; 3.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.340     ; 1.642      ;
; 3.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.340     ; 1.642      ;
; 3.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.340     ; 1.642      ;
; 3.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.340     ; 1.642      ;
; 3.713 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.343     ; 1.651      ;
; 3.713 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.343     ; 1.651      ;
; 3.713 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.343     ; 1.651      ;
; 3.713 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.343     ; 1.651      ;
; 3.713 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.343     ; 1.651      ;
; 3.713 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.343     ; 1.651      ;
; 3.713 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.343     ; 1.651      ;
; 3.713 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.343     ; 1.651      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -0.984 ; -15.932       ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 14.995 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.173 ; 0.000         ;
; CLOCK_50                                       ; 0.185 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; -1.904 ; -97.737       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.761 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -3.000 ; -30.555       ;
; CLOCK2_50                                      ; 9.405  ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 19.753 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                           ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.984 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.727      ;
; -0.984 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.727      ;
; -0.984 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.727      ;
; -0.984 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.727      ;
; -0.946 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.689      ;
; -0.946 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.689      ;
; -0.946 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.689      ;
; -0.946 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.689      ;
; -0.940 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.683      ;
; -0.940 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.683      ;
; -0.940 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.683      ;
; -0.940 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.683      ;
; -0.937 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.883      ;
; -0.937 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.883      ;
; -0.937 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.883      ;
; -0.937 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.883      ;
; -0.910 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.653      ;
; -0.910 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.653      ;
; -0.910 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.653      ;
; -0.910 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.653      ;
; -0.881 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.624      ;
; -0.881 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.624      ;
; -0.881 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.624      ;
; -0.881 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.624      ;
; -0.848 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.794      ;
; -0.848 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.794      ;
; -0.848 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.794      ;
; -0.848 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.794      ;
; -0.846 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.792      ;
; -0.846 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.792      ;
; -0.846 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.792      ;
; -0.846 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.792      ;
; -0.807 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.550      ;
; -0.807 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.550      ;
; -0.807 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.550      ;
; -0.807 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.550      ;
; -0.795 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.741      ;
; -0.795 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.741      ;
; -0.795 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.741      ;
; -0.795 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.741      ;
; -0.767 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.714      ;
; -0.767 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.714      ;
; -0.767 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.714      ;
; -0.767 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.714      ;
; -0.761 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.699      ;
; -0.761 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.699      ;
; -0.761 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.699      ;
; -0.761 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.699      ;
; -0.761 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.699      ;
; -0.761 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.699      ;
; -0.723 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.661      ;
; -0.723 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.661      ;
; -0.723 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.661      ;
; -0.723 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.661      ;
; -0.723 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.661      ;
; -0.723 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.661      ;
; -0.717 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.655      ;
; -0.717 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.655      ;
; -0.717 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.655      ;
; -0.717 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.655      ;
; -0.717 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.655      ;
; -0.717 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.655      ;
; -0.714 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 1.855      ;
; -0.714 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 1.855      ;
; -0.714 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 1.855      ;
; -0.714 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 1.855      ;
; -0.714 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 1.855      ;
; -0.714 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 1.855      ;
; -0.699 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.440      ;
; -0.699 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.440      ;
; -0.699 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.440      ;
; -0.699 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.440      ;
; -0.699 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.440      ;
; -0.699 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.440      ;
; -0.699 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.440      ;
; -0.699 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.440      ;
; -0.699 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.440      ;
; -0.687 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.625      ;
; -0.687 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.625      ;
; -0.687 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.625      ;
; -0.687 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.625      ;
; -0.687 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.625      ;
; -0.687 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.625      ;
; -0.661 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.402      ;
; -0.661 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.402      ;
; -0.661 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.402      ;
; -0.661 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.402      ;
; -0.661 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.402      ;
; -0.661 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.402      ;
; -0.661 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.402      ;
; -0.661 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.402      ;
; -0.661 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.402      ;
; -0.658 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.596      ;
; -0.658 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.596      ;
; -0.658 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.596      ;
; -0.658 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.596      ;
; -0.658 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.596      ;
; -0.658 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.596      ;
; -0.655 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.396      ;
; -0.655 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.396      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 14.995 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a71~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 4.986      ;
; 15.125 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a65~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.814      ;
; 15.261 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a53~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.677      ;
; 15.266 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a50~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.670      ;
; 15.349 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a34~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 4.619      ;
; 15.388 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a66~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.549      ;
; 15.404 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a37~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 4.570      ;
; 15.404 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a70~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 4.560      ;
; 15.466 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a72~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.448      ;
; 15.467 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a35~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 4.495      ;
; 15.469 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a51~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.454      ;
; 15.504 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a52~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 4.431      ;
; 15.606 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a69~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 4.339      ;
; 15.611 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a68~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.358      ;
; 15.695 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a33~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 4.239      ;
; 15.705 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a36~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.251      ;
; 15.706 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a32~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 4.280      ;
; 15.710 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a57~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.204      ;
; 15.722 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a28~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 4.195      ;
; 15.732 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a19~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.157      ; 4.434      ;
; 15.753 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a64~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 4.188      ;
; 15.759 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a20~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.157      ; 4.407      ;
; 15.780 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a49~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.149      ;
; 15.784 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a38~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.166      ;
; 15.797 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a31~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 4.122      ;
; 15.802 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a78~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.112      ;
; 15.821 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a74~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.103      ;
; 15.823 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a67~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.109      ;
; 15.830 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a43~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.101      ;
; 15.835 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a55~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.157      ; 4.331      ;
; 15.858 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a19~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.055      ;
; 15.866 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a78~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.157      ; 4.300      ;
; 15.879 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a60~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 4.038      ;
; 15.881 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a39~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.050      ;
; 15.894 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a57~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.156      ; 4.271      ;
; 15.900 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a55~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.013      ;
; 15.901 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a46~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 4.034      ;
; 15.921 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a56~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.156      ; 4.244      ;
; 15.931 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a45~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.988      ;
; 15.934 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a14~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.994      ;
; 15.941 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a58~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.138      ; 4.206      ;
; 15.953 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a59~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.129      ; 4.185      ;
; 15.965 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a9~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.128      ; 4.172      ;
; 15.970 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a76~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 3.955      ;
; 15.979 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a54~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 3.939      ;
; 15.985 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a7~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 3.926      ;
; 15.985 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a42~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.959      ;
; 15.988 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a13~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 3.938      ;
; 16.014 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a72~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.156      ; 4.151      ;
; 16.016 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a20~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.898      ;
; 16.016 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a74~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 4.140      ;
; 16.022 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a44~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.934      ;
; 16.031 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a23~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.906      ;
; 16.031 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a76~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.146      ; 4.124      ;
; 16.079 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a30~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.835      ;
; 16.098 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a63~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 3.820      ;
; 16.100 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a41~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.860      ;
; 16.104 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a0~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.152      ; 4.057      ;
; 16.105 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a3~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.153      ; 4.057      ;
; 16.113 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a2~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.153      ; 4.049      ;
; 16.116 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a26~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.148      ; 4.041      ;
; 16.119 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a1~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.150      ; 4.040      ;
; 16.122 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a11~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.122      ; 4.009      ;
; 16.125 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a25~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.833      ;
; 16.127 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a17~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.139      ; 4.021      ;
; 16.128 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a0~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.152      ; 4.033      ;
; 16.142 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a3~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.153      ; 4.020      ;
; 16.142 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a10~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.120      ; 3.987      ;
; 16.166 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a36~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.959      ;
; 16.178 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a61~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 3.734      ;
; 16.204 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a49~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.142      ; 3.947      ;
; 16.204 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a33~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.138      ; 3.943      ;
; 16.216 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a66~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.134      ; 3.927      ;
; 16.218 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a67~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.140      ; 3.931      ;
; 16.234 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a24~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.730      ;
; 16.234 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a4~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.705      ;
; 16.239 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a62~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.677      ;
; 16.239 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a15~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.678      ;
; 16.244 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a12~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.689      ;
; 16.257 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a47~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 3.653      ;
; 16.258 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a6~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.684      ;
; 16.265 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a1~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.688      ;
; 16.268 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a5~porta_address_reg0  ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 3.641      ;
; 16.284 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a48~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.648      ;
; 16.291 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a40~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 3.684      ;
; 16.311 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a8~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.124      ; 3.822      ;
; 16.313 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a18~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.140      ; 3.836      ;
; 16.314 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a16~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.140      ; 3.835      ;
; 16.314 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a70~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.109      ; 3.804      ;
; 16.317 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a2~porta_address_reg0   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.153      ; 3.845      ;
; 16.318 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a18~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.140      ; 3.831      ;
; 16.320 ; vga_controller:vga_ins|ADDR[2]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a17~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.139      ; 3.828      ;
; 16.322 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|address_reg_a[0]                 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.086      ; 3.773      ;
; 16.324 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a16~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.140      ; 3.825      ;
; 16.328 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a21~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.607      ;
; 16.332 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a68~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.104      ; 3.781      ;
; 16.340 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a40~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.098      ; 3.767      ;
; 16.361 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a41~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.760      ;
; 16.365 ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a29~porta_address_reg0 ; img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_h8c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.580      ;
; 16.378 ; vga_controller:vga_ins|ADDR[3]                                                                                         ; img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_t7c1:auto_generated|ram_block1a32~porta_address_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.087      ; 3.718      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.173 ; vga_controller:vga_ins|last_ADDR_v[12]                        ; vga_controller:vga_ins|last_ADDR_v[12]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; vga_controller:vga_ins|last_ADDR_v[11]                        ; vga_controller:vga_ins|last_ADDR_v[11]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; vga_controller:vga_ins|last_ADDR_v[9]                         ; vga_controller:vga_ins|last_ADDR_v[9]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; vga_controller:vga_ins|last_ADDR_v[7]                         ; vga_controller:vga_ins|last_ADDR_v[7]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; vga_controller:vga_ins|last_ADDR_v[5]                         ; vga_controller:vga_ins|last_ADDR_v[5]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; vga_controller:vga_ins|last_ADDR_v[4]                         ; vga_controller:vga_ins|last_ADDR_v[4]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; vga_controller:vga_ins|last_ADDR_v[3]                         ; vga_controller:vga_ins|last_ADDR_v[3]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; vga_controller:vga_ins|last_ADDR_v[2]                         ; vga_controller:vga_ins|last_ADDR_v[2]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; vga_controller:vga_ins|last_ADDR_v[1]                         ; vga_controller:vga_ins|last_ADDR_v[1]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; vga_controller:vga_ins|last_ADDR_v[0]                         ; vga_controller:vga_ins|last_ADDR_v[0]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; vga_controller:vga_ins|last_ADDR_v[6]                         ; vga_controller:vga_ins|last_ADDR_v[6]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|ADDR_repeat_v                          ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.202 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; vga_controller:vga_ins|oHS                                    ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.282 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.418      ;
; 0.283 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.419      ;
; 0.283 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.419      ;
; 0.284 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.420      ;
; 0.288 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.424      ;
; 0.289 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.425      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.426      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.426      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.426      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.426      ;
; 0.291 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.427      ;
; 0.292 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.428      ;
; 0.300 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.437      ;
; 0.304 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|last_ADDR_v[10]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.620      ;
; 0.305 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.430      ;
; 0.307 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.432      ;
; 0.309 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.434      ;
; 0.311 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.436      ;
; 0.316 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.441      ;
; 0.317 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.442      ;
; 0.338 ; vga_controller:vga_ins|last_ADDR_v[10]                        ; vga_controller:vga_ins|last_ADDR_v[10]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.471      ;
; 0.363 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[3]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.497      ;
; 0.364 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[7]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.498      ;
; 0.366 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[0]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.500      ;
; 0.367 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.492      ;
; 0.368 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[9]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.502      ;
; 0.369 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[2]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.503      ;
; 0.372 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[4]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.506      ;
; 0.373 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.498      ;
; 0.373 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[11]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.507      ;
; 0.373 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[1]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.507      ;
; 0.375 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.500      ;
; 0.375 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[12]                        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.509      ;
; 0.375 ; vga_controller:vga_ins|ADDR_repeat_v                          ; vga_controller:vga_ins|last_ADDR_v[5]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.509      ;
; 0.378 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.503      ;
; 0.379 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|last_ADDR_v[6]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.702      ;
; 0.380 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.505      ;
; 0.403 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|last_ADDR_v[8]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.718      ;
; 0.432 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.568      ;
; 0.432 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.568      ;
; 0.437 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.573      ;
; 0.438 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.574      ;
; 0.439 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.575      ;
; 0.440 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.576      ;
; 0.440 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.576      ;
; 0.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.577      ;
; 0.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.577      ;
; 0.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.577      ;
; 0.442 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.578      ;
; 0.443 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.579      ;
; 0.444 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.580      ;
; 0.444 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.580      ;
; 0.445 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.581      ;
; 0.445 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.581      ;
; 0.447 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.583      ;
; 0.448 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.584      ;
; 0.449 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.585      ;
; 0.450 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.587      ;
; 0.451 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.587      ;
; 0.453 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.579      ;
; 0.454 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.590      ;
; 0.454 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.590      ;
; 0.455 ; vga_controller:vga_ins|last_ADDR_v[8]                         ; vga_controller:vga_ins|last_ADDR_v[8]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.588      ;
; 0.458 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.462 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.589      ;
; 0.465 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.590      ;
; 0.465 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.590      ;
; 0.466 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.591      ;
; 0.467 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.592      ;
; 0.468 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.593      ;
; 0.468 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.593      ;
; 0.473 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.602      ;
; 0.474 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.599      ;
; 0.475 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|last_ADDR_v[1]                         ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.807      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                           ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.318      ;
; 0.188 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.252 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.580      ;
; 0.286 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.288 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.421      ;
; 0.292 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.299 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.629      ;
; 0.312 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.640      ;
; 0.312 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.642      ;
; 0.315 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.643      ;
; 0.318 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.646      ;
; 0.325 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.653      ;
; 0.366 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.491      ;
; 0.370 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.495      ;
; 0.370 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.698      ;
; 0.375 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.703      ;
; 0.378 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.708      ;
; 0.378 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.706      ;
; 0.381 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.709      ;
; 0.381 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.711      ;
; 0.384 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.712      ;
; 0.394 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.722      ;
; 0.432 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.762      ;
; 0.433 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.761      ;
; 0.435 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.568      ;
; 0.435 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.568      ;
; 0.436 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.764      ;
; 0.441 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.566      ;
; 0.441 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.769      ;
; 0.442 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.444 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.577      ;
; 0.444 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.772      ;
; 0.444 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.774      ;
; 0.445 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.775      ;
; 0.446 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.579      ;
; 0.447 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.580      ;
; 0.447 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.777      ;
; 0.447 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.777      ;
; 0.449 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.576      ;
; 0.449 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.582      ;
; 0.450 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.579      ;
; 0.452 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.457 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.785      ;
; 0.460 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.788      ;
; 0.481 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.607      ;
; 0.498 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.631      ;
; 0.499 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.827      ;
; 0.499 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.829      ;
; 0.501 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.634      ;
; 0.501 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.634      ;
; 0.501 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.831      ;
; 0.502 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.830      ;
; 0.504 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.630      ;
; 0.505 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.507 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.632      ;
; 0.507 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.633      ;
; 0.508 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.510 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.643      ;
; 0.510 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.840      ;
; 0.510 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.840      ;
; 0.511 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.841      ;
; 0.512 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.646      ;
; 0.513 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.843      ;
; 0.513 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.843      ;
; 0.514 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.844      ;
; 0.515 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.642      ;
; 0.515 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.517 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.517 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.645      ;
; 0.518 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.645      ;
; 0.518 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.644      ;
; 0.520 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.646      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.832     ; 0.999      ;
; -1.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.832     ; 0.999      ;
; -1.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.832     ; 0.999      ;
; -1.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.832     ; 0.999      ;
; -1.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.832     ; 0.999      ;
; -1.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.832     ; 0.999      ;
; -1.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.832     ; 0.999      ;
; -1.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.832     ; 0.999      ;
; -1.890 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.828     ; 0.989      ;
; -1.890 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.828     ; 0.989      ;
; -1.890 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.828     ; 0.989      ;
; -1.890 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.828     ; 0.989      ;
; -1.890 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.828     ; 0.989      ;
; -1.890 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.828     ; 0.989      ;
; -1.890 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.828     ; 0.989      ;
; -1.890 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.828     ; 0.989      ;
; -1.890 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.828     ; 0.989      ;
; -1.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[11]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.634     ; 1.035      ;
; -1.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[9]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.634     ; 1.035      ;
; -1.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[7]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.634     ; 1.035      ;
; -1.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[5]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.634     ; 1.035      ;
; -1.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[4]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.634     ; 1.035      ;
; -1.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[3]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.634     ; 1.035      ;
; -1.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[2]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.634     ; 1.035      ;
; -1.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[1]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.634     ; 1.035      ;
; -1.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[0]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.634     ; 1.035      ;
; -1.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[12]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.634     ; 1.035      ;
; -1.742 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR_repeat_v                          ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.634     ; 1.035      ;
; -1.670 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR_repeat_h                          ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.637     ; 0.960      ;
; -1.670 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|cHS_changed                            ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.637     ; 0.960      ;
; -1.619 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.586     ; 0.960      ;
; -1.619 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.586     ; 0.960      ;
; -1.619 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.586     ; 0.960      ;
; -1.619 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.586     ; 0.960      ;
; -1.619 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.586     ; 0.960      ;
; -1.619 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.586     ; 0.960      ;
; -1.619 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.586     ; 0.960      ;
; -1.619 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.586     ; 0.960      ;
; -1.619 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.586     ; 0.960      ;
; -1.619 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.586     ; 0.960      ;
; -1.520 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[16]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.642     ; 0.805      ;
; -1.520 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[14]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.642     ; 0.805      ;
; -1.520 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[13]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.642     ; 0.805      ;
; -1.520 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[15]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.642     ; 0.805      ;
; -1.520 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[6]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.642     ; 0.805      ;
; -1.500 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[10]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.646     ; 0.781      ;
; -1.500 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[8]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.646     ; 0.781      ;
; -1.473 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 0.805      ;
; -1.473 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 0.805      ;
; -1.473 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 0.805      ;
; -1.473 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 0.805      ;
; -1.473 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 0.805      ;
; -1.473 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 0.805      ;
; -1.473 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 0.805      ;
; -1.473 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 0.805      ;
; -1.473 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 0.805      ;
; -1.473 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 0.805      ;
; -1.473 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 0.805      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 1.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.689      ;
; 1.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.689      ;
; 1.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.689      ;
; 1.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.689      ;
; 1.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.689      ;
; 1.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.689      ;
; 1.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.689      ;
; 1.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.689      ;
; 1.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.689      ;
; 1.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.689      ;
; 1.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.689      ;
; 1.800 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[10]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.320     ; 0.674      ;
; 1.800 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[8]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.320     ; 0.674      ;
; 1.811 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[16]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.316     ; 0.689      ;
; 1.811 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[14]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.316     ; 0.689      ;
; 1.811 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[13]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.316     ; 0.689      ;
; 1.811 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[15]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.316     ; 0.689      ;
; 1.811 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[6]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.316     ; 0.689      ;
; 1.887 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.824      ;
; 1.887 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.824      ;
; 1.887 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.824      ;
; 1.887 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.824      ;
; 1.887 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.824      ;
; 1.887 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.824      ;
; 1.887 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.824      ;
; 1.887 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.824      ;
; 1.887 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.824      ;
; 1.887 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.824      ;
; 1.941 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR_repeat_h                          ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 0.824      ;
; 1.941 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|cHS_changed                            ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 0.824      ;
; 2.010 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[11]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.307     ; 0.897      ;
; 2.010 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[9]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.307     ; 0.897      ;
; 2.010 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[7]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.307     ; 0.897      ;
; 2.010 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[5]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.307     ; 0.897      ;
; 2.010 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[4]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.307     ; 0.897      ;
; 2.010 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[3]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.307     ; 0.897      ;
; 2.010 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[2]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.307     ; 0.897      ;
; 2.010 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[1]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.307     ; 0.897      ;
; 2.010 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[0]                         ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.307     ; 0.897      ;
; 2.010 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|last_ADDR_v[12]                        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.307     ; 0.897      ;
; 2.010 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR_repeat_v                          ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.307     ; 0.897      ;
; 2.156 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.840      ;
; 2.156 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.840      ;
; 2.156 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.840      ;
; 2.156 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.840      ;
; 2.156 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.840      ;
; 2.156 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.840      ;
; 2.156 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.840      ;
; 2.156 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.840      ;
; 2.156 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.840      ;
; 2.168 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.514     ; 0.848      ;
; 2.168 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.514     ; 0.848      ;
; 2.168 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.514     ; 0.848      ;
; 2.168 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.514     ; 0.848      ;
; 2.168 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.514     ; 0.848      ;
; 2.168 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.514     ; 0.848      ;
; 2.168 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.514     ; 0.848      ;
; 2.168 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.514     ; 0.848      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+-------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                           ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -2.987  ; 0.173 ; -4.302   ; 1.761   ; -3.000              ;
;  CLOCK2_50                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 9.405               ;
;  CLOCK_50                                       ; -2.987  ; 0.185 ; N/A      ; N/A     ; -3.000              ;
;  p1|altpll_component|auto_generated|pll1|clk[0] ; 9.993   ; 0.173 ; -4.302   ; 1.761   ; 19.682              ;
; Design-wide TNS                                 ; -53.646 ; 0.0   ; -227.093 ; 0.0     ; -30.555             ;
;  CLOCK2_50                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; -53.646 ; 0.000 ; N/A      ; N/A     ; -30.555             ;
;  p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; -227.093 ; 0.000   ; 0.000               ;
+-------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 630      ; 0        ; 0        ; 0        ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 327      ; 411      ; 1316     ; 347      ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 630      ; 0        ; 0        ; 0        ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 327      ; 411      ; 1316     ; 347      ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|auto_generated|pll1|clk[0] ; 37       ; 0        ; 21       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|auto_generated|pll1|clk[0] ; 37       ; 0        ; 21       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; Base      ; Constrained ;
; CLOCK_50                                       ; CLOCK_50                                       ; Base      ; Constrained ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 06 23:47:03 2022
Info: Command: quartus_sta Q3 -c Q3
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Q3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK2_50 CLOCK2_50
    Info (332110): create_generated_clock -source {p1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {p1|altpll_component|auto_generated|pll1|clk[0]} {p1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.987
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.987             -53.646 CLOCK_50 
    Info (332119):     9.993               0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.387               0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.408               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -4.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.302            -227.093 p1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.428               0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.985 CLOCK_50 
    Info (332119):     9.818               0.000 CLOCK2_50 
    Info (332119):    19.690               0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.668             -47.384 CLOCK_50 
    Info (332119):    10.875               0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.366               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -3.705
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.705            -195.308 p1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.013               0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.985 CLOCK_50 
    Info (332119):     9.803               0.000 CLOCK2_50 
    Info (332119):    19.682               0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.984             -15.932 CLOCK_50 
    Info (332119):    14.995               0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.904             -97.737 p1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.761               0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.555 CLOCK_50 
    Info (332119):     9.405               0.000 CLOCK2_50 
    Info (332119):    19.753               0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Thu Oct 06 23:47:06 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


