###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       874722   # Number of WRITE/WRITEP commands
num_reads_done                 =      1225023   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1034540   # Number of read row buffer hits
num_read_cmds                  =      1225018   # Number of READ/READP commands
num_writes_done                =       874771   # Number of read requests issued
num_write_row_hits             =       731879   # Number of write row buffer hits
num_act_cmds                   =       336545   # Number of ACT commands
num_pre_cmds                   =       336516   # Number of PRE commands
num_ondemand_pres              =       308351   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645729   # Cyles of rank active rank.0
rank_active_cycles.1           =      9632300   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354271   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       367700   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2031628   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29073   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5136   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3501   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2820   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1947   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1607   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1350   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1217   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1091   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20470   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          454   # Write cmd latency (cycles)
write_latency[20-39]           =         5207   # Write cmd latency (cycles)
write_latency[40-59]           =         7204   # Write cmd latency (cycles)
write_latency[60-79]           =        11322   # Write cmd latency (cycles)
write_latency[80-99]           =        14441   # Write cmd latency (cycles)
write_latency[100-119]         =        17888   # Write cmd latency (cycles)
write_latency[120-139]         =        21293   # Write cmd latency (cycles)
write_latency[140-159]         =        24977   # Write cmd latency (cycles)
write_latency[160-179]         =        28773   # Write cmd latency (cycles)
write_latency[180-199]         =        32393   # Write cmd latency (cycles)
write_latency[200-]            =       710770   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       179556   # Read request latency (cycles)
read_latency[40-59]            =        90826   # Read request latency (cycles)
read_latency[60-79]            =        88490   # Read request latency (cycles)
read_latency[80-99]            =        63016   # Read request latency (cycles)
read_latency[100-119]          =        53496   # Read request latency (cycles)
read_latency[120-139]          =        45804   # Read request latency (cycles)
read_latency[140-159]          =        40493   # Read request latency (cycles)
read_latency[160-179]          =        35865   # Read request latency (cycles)
read_latency[180-199]          =        31706   # Read request latency (cycles)
read_latency[200-]             =       595761   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.36661e+09   # Write energy
read_energy                    =  4.93927e+09   # Read energy
act_energy                     =  9.20787e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.7005e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.76496e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01893e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01056e+09   # Active standby energy rank.1
average_read_latency           =      342.292   # Average read request latency (cycles)
average_interarrival           =      4.76227   # Average request interarrival latency (cycles)
total_energy                   =  2.33074e+10   # Total energy (pJ)
average_power                  =      2330.74   # Average power (mW)
average_bandwidth              =      17.9182   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       873226   # Number of WRITE/WRITEP commands
num_reads_done                 =      1223158   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1065582   # Number of read row buffer hits
num_read_cmds                  =      1223154   # Number of READ/READP commands
num_writes_done                =       873258   # Number of read requests issued
num_write_row_hits             =       762341   # Number of write row buffer hits
num_act_cmds                   =       271223   # Number of ACT commands
num_pre_cmds                   =       271196   # Number of PRE commands
num_ondemand_pres              =       243668   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645431   # Cyles of rank active rank.0
rank_active_cycles.1           =      9641866   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354569   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       358134   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2028315   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29521   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4929   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3419   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2774   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1895   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1542   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1328   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1263   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1089   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20407   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          648   # Write cmd latency (cycles)
write_latency[20-39]           =         7805   # Write cmd latency (cycles)
write_latency[40-59]           =         9468   # Write cmd latency (cycles)
write_latency[60-79]           =        14015   # Write cmd latency (cycles)
write_latency[80-99]           =        16867   # Write cmd latency (cycles)
write_latency[100-119]         =        19467   # Write cmd latency (cycles)
write_latency[120-139]         =        22540   # Write cmd latency (cycles)
write_latency[140-159]         =        25651   # Write cmd latency (cycles)
write_latency[160-179]         =        29774   # Write cmd latency (cycles)
write_latency[180-199]         =        32252   # Write cmd latency (cycles)
write_latency[200-]            =       694739   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       205090   # Read request latency (cycles)
read_latency[40-59]            =       102134   # Read request latency (cycles)
read_latency[60-79]            =        94497   # Read request latency (cycles)
read_latency[80-99]            =        66049   # Read request latency (cycles)
read_latency[100-119]          =        54395   # Read request latency (cycles)
read_latency[120-139]          =        47504   # Read request latency (cycles)
read_latency[140-159]          =        39962   # Read request latency (cycles)
read_latency[160-179]          =        34928   # Read request latency (cycles)
read_latency[180-199]          =        31431   # Read request latency (cycles)
read_latency[200-]             =       547164   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.35914e+09   # Write energy
read_energy                    =  4.93176e+09   # Read energy
act_energy                     =  7.42066e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70193e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.71904e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01875e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01652e+09   # Active standby energy rank.1
average_read_latency           =      328.132   # Average read request latency (cycles)
average_interarrival           =      4.76989   # Average request interarrival latency (cycles)
total_energy                   =   2.3115e+10   # Total energy (pJ)
average_power                  =       2311.5   # Average power (mW)
average_bandwidth              =      17.8894   # Average bandwidth
