// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "12/06/2022 16:49:11"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Aula13 (
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	PC_OUT,
	ULA_OUT,
	RAM_OUT,
	PontosdeControle,
	teste_opcode);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[31:0] PC_OUT;
output 	[31:0] ULA_OUT;
output 	[31:0] RAM_OUT;
output 	[16:0] PontosdeControle;
output 	[5:0] teste_opcode;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK_50~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \PC_OUT[0]~output_o ;
wire \PC_OUT[1]~output_o ;
wire \PC_OUT[2]~output_o ;
wire \PC_OUT[3]~output_o ;
wire \PC_OUT[4]~output_o ;
wire \PC_OUT[5]~output_o ;
wire \PC_OUT[6]~output_o ;
wire \PC_OUT[7]~output_o ;
wire \PC_OUT[8]~output_o ;
wire \PC_OUT[9]~output_o ;
wire \PC_OUT[10]~output_o ;
wire \PC_OUT[11]~output_o ;
wire \PC_OUT[12]~output_o ;
wire \PC_OUT[13]~output_o ;
wire \PC_OUT[14]~output_o ;
wire \PC_OUT[15]~output_o ;
wire \PC_OUT[16]~output_o ;
wire \PC_OUT[17]~output_o ;
wire \PC_OUT[18]~output_o ;
wire \PC_OUT[19]~output_o ;
wire \PC_OUT[20]~output_o ;
wire \PC_OUT[21]~output_o ;
wire \PC_OUT[22]~output_o ;
wire \PC_OUT[23]~output_o ;
wire \PC_OUT[24]~output_o ;
wire \PC_OUT[25]~output_o ;
wire \PC_OUT[26]~output_o ;
wire \PC_OUT[27]~output_o ;
wire \PC_OUT[28]~output_o ;
wire \PC_OUT[29]~output_o ;
wire \PC_OUT[30]~output_o ;
wire \PC_OUT[31]~output_o ;
wire \ULA_OUT[0]~output_o ;
wire \ULA_OUT[1]~output_o ;
wire \ULA_OUT[2]~output_o ;
wire \ULA_OUT[3]~output_o ;
wire \ULA_OUT[4]~output_o ;
wire \ULA_OUT[5]~output_o ;
wire \ULA_OUT[6]~output_o ;
wire \ULA_OUT[7]~output_o ;
wire \ULA_OUT[8]~output_o ;
wire \ULA_OUT[9]~output_o ;
wire \ULA_OUT[10]~output_o ;
wire \ULA_OUT[11]~output_o ;
wire \ULA_OUT[12]~output_o ;
wire \ULA_OUT[13]~output_o ;
wire \ULA_OUT[14]~output_o ;
wire \ULA_OUT[15]~output_o ;
wire \ULA_OUT[16]~output_o ;
wire \ULA_OUT[17]~output_o ;
wire \ULA_OUT[18]~output_o ;
wire \ULA_OUT[19]~output_o ;
wire \ULA_OUT[20]~output_o ;
wire \ULA_OUT[21]~output_o ;
wire \ULA_OUT[22]~output_o ;
wire \ULA_OUT[23]~output_o ;
wire \ULA_OUT[24]~output_o ;
wire \ULA_OUT[25]~output_o ;
wire \ULA_OUT[26]~output_o ;
wire \ULA_OUT[27]~output_o ;
wire \ULA_OUT[28]~output_o ;
wire \ULA_OUT[29]~output_o ;
wire \ULA_OUT[30]~output_o ;
wire \ULA_OUT[31]~output_o ;
wire \RAM_OUT[0]~output_o ;
wire \RAM_OUT[1]~output_o ;
wire \RAM_OUT[2]~output_o ;
wire \RAM_OUT[3]~output_o ;
wire \RAM_OUT[4]~output_o ;
wire \RAM_OUT[5]~output_o ;
wire \RAM_OUT[6]~output_o ;
wire \RAM_OUT[7]~output_o ;
wire \RAM_OUT[8]~output_o ;
wire \RAM_OUT[9]~output_o ;
wire \RAM_OUT[10]~output_o ;
wire \RAM_OUT[11]~output_o ;
wire \RAM_OUT[12]~output_o ;
wire \RAM_OUT[13]~output_o ;
wire \RAM_OUT[14]~output_o ;
wire \RAM_OUT[15]~output_o ;
wire \RAM_OUT[16]~output_o ;
wire \RAM_OUT[17]~output_o ;
wire \RAM_OUT[18]~output_o ;
wire \RAM_OUT[19]~output_o ;
wire \RAM_OUT[20]~output_o ;
wire \RAM_OUT[21]~output_o ;
wire \RAM_OUT[22]~output_o ;
wire \RAM_OUT[23]~output_o ;
wire \RAM_OUT[24]~output_o ;
wire \RAM_OUT[25]~output_o ;
wire \RAM_OUT[26]~output_o ;
wire \RAM_OUT[27]~output_o ;
wire \RAM_OUT[28]~output_o ;
wire \RAM_OUT[29]~output_o ;
wire \RAM_OUT[30]~output_o ;
wire \RAM_OUT[31]~output_o ;
wire \PontosdeControle[0]~output_o ;
wire \PontosdeControle[1]~output_o ;
wire \PontosdeControle[2]~output_o ;
wire \PontosdeControle[3]~output_o ;
wire \PontosdeControle[4]~output_o ;
wire \PontosdeControle[5]~output_o ;
wire \PontosdeControle[6]~output_o ;
wire \PontosdeControle[7]~output_o ;
wire \PontosdeControle[8]~output_o ;
wire \PontosdeControle[9]~output_o ;
wire \PontosdeControle[10]~output_o ;
wire \PontosdeControle[11]~output_o ;
wire \PontosdeControle[12]~output_o ;
wire \PontosdeControle[13]~output_o ;
wire \PontosdeControle[14]~output_o ;
wire \PontosdeControle[15]~output_o ;
wire \PontosdeControle[16]~output_o ;
wire \teste_opcode[0]~output_o ;
wire \teste_opcode[1]~output_o ;
wire \teste_opcode[2]~output_o ;
wire \teste_opcode[3]~output_o ;
wire \teste_opcode[4]~output_o ;
wire \teste_opcode[5]~output_o ;
wire \SW[0]~input_o ;
wire \KEY[0]~input_o ;
wire \incrementaPC1|Add0~9_sumout ;
wire \incrementaPC1|Add0~10 ;
wire \incrementaPC1|Add0~13_sumout ;
wire \incrementaPC1|Add0~14 ;
wire \incrementaPC1|Add0~17_sumout ;
wire \incrementaPC1|Add0~18 ;
wire \incrementaPC1|Add0~21_sumout ;
wire \incrementaPC1|Add0~22 ;
wire \incrementaPC1|Add0~1_sumout ;
wire \incrementaPC1|Add0~2 ;
wire \incrementaPC1|Add0~5_sumout ;
wire \ROM|memROM~0_combout ;
wire \ROM|memROM~1_combout ;
wire \ROM|memROM~2_combout ;
wire \ROM|memROM~4_combout ;
wire \ROM|memROM~5_combout ;
wire \MUXShift|saida_MUX[3]~7_combout ;
wire \ROM|memROM~3_combout ;
wire \MUXShift|saida_MUX[3]~10_combout ;
wire \MUXNOR|saida_MUX[24]~24_combout ;
wire \MUXNOR|saida_MUX[26]~26_combout ;
wire \MUXNOR|saida_MUX[28]~28_combout ;
wire \MUXNOR|saida_MUX[30]~30_combout ;
wire \MUXShift|saida_MUX[9]~0_combout ;
wire \MUXNOR|saida_MUX[27]~27_combout ;
wire \MUXNOR|saida_MUX[29]~29_combout ;
wire \ROM|memROM~6_combout ;
wire \ROM|memROM~7_combout ;
wire \ShiftLeft|ShiftLeft0~0_combout ;
wire \MUXShift|saida_MUX[29]~87_combout ;
wire \MUXShift|saida_MUX[29]~88_combout ;
wire \BANCOREG|registrador~1090_combout ;
wire \BANCOREG|registrador~355_q ;
wire \BANCOREG|saidaB[29]~25_combout ;
wire \MUXShift|saida_MUX[9]~5_combout ;
wire \MUXShift|saida_MUX[27]~81_combout ;
wire \MUXShift|saida_MUX[9]~8_combout ;
wire \BANCOREG|registrador~1091_combout ;
wire \BANCOREG|registrador~62_q ;
wire \BANCOREG|registrador~1086_combout ;
wire \MUXNOR|saida_MUX[25]~25_combout ;
wire \MUXShift|saida_MUX[25]~75_combout ;
wire \MUXNOR|saida_MUX[22]~23_combout ;
wire \BANCOREG|saidaB[24]~20_combout ;
wire \MUXNOR|saida_MUX[23]~13_combout ;
wire \BANCOREG|saidaB[25]~21_combout ;
wire \MUXShift|saida_MUX[23]~69_combout ;
wire \MUXNOR|saida_MUX[20]~12_combout ;
wire \BANCOREG|saidaB[22]~18_combout ;
wire \MUXNOR|saida_MUX[21]~22_combout ;
wire \MUXShift|saida_MUX[21]~63_combout ;
wire \MUXNOR|saida_MUX[18]~21_combout ;
wire \BANCOREG|saidaB[20]~16_combout ;
wire \MUXNOR|saida_MUX[19]~11_combout ;
wire \MUXShift|saida_MUX[19]~57_combout ;
wire \MUXNOR|saida_MUX[16]~10_combout ;
wire \BANCOREG|saidaB[18]~14_combout ;
wire \MUXNOR|saida_MUX[17]~20_combout ;
wire \MUXShift|saida_MUX[17]~51_combout ;
wire \MUXNOR|saida_MUX[14]~19_combout ;
wire \BANCOREG|saidaB[16]~12_combout ;
wire \MUXNOR|saida_MUX[15]~9_combout ;
wire \MUXShift|saida_MUX[15]~45_combout ;
wire \MUXNOR|saida_MUX[12]~8_combout ;
wire \BANCOREG|saidaB[14]~10_combout ;
wire \MUXNOR|saida_MUX[13]~18_combout ;
wire \MUXShift|saida_MUX[13]~39_combout ;
wire \MUXNOR|saida_MUX[10]~17_combout ;
wire \BANCOREG|saidaB[12]~8_combout ;
wire \MUXNOR|saida_MUX[11]~7_combout ;
wire \MUXShift|saida_MUX[11]~33_combout ;
wire \MUXNOR|saida_MUX[8]~6_combout ;
wire \BANCOREG|saidaB[10]~6_combout ;
wire \MUXNOR|saida_MUX[9]~16_combout ;
wire \MUXShift|saida_MUX[9]~27_combout ;
wire \MUXNOR|saida_MUX[6]~15_combout ;
wire \BANCOREG|saidaB[8]~4_combout ;
wire \MUXNOR|saida_MUX[7]~5_combout ;
wire \MUXShift|saida_MUX[7]~21_combout ;
wire \MUXNOR|saida_MUX[4]~4_combout ;
wire \BANCOREG|saidaB[6]~2_combout ;
wire \MUXNOR|saida_MUX[5]~14_combout ;
wire \MUXShift|saida_MUX[5]~15_combout ;
wire \MUXNOR|saida_MUX[3]~1_combout ;
wire \BANCOREG|saidaB[4]~0_combout ;
wire \MUXShift|saida_MUX[3]~6_combout ;
wire \MUXNOR|saida_MUX[0]~0_combout ;
wire \MUXNOR|saida_MUX[1]~2_combout ;
wire \ShiftRight|ShiftRight0~1_combout ;
wire \ShiftRight|ShiftRight0~0_combout ;
wire \BANCOREG|Equal0~0_combout ;
wire \BANCOREG|registrador~39_q ;
wire \BANCOREG|registrador~1063_combout ;
wire \MUXShift|saida_MUX[1]~2_combout ;
wire \MUXShift|saida_MUX[1]~3_combout ;
wire \BANCOREG|registrador~1093_combout ;
wire \BANCOREG|registrador~327_q ;
wire \MUXShift|saida_MUX[0]~93_combout ;
wire \MUXShift|saida_MUX[0]~94_combout ;
wire \MUXShift|saida_MUX[0]~1_combout ;
wire \BANCOREG|registrador~326_q ;
wire \BANCOREG|registrador~38_q ;
wire \BANCOREG|registrador~1062_combout ;
wire \MUXShift|saida_MUX[3]~9_combout ;
wire \MUXShift|saida_MUX[3]~11_combout ;
wire \BANCOREG|registrador~1092_combout ;
wire \BANCOREG|registrador~329_q ;
wire \MUXShift|saida_MUX[2]~95_combout ;
wire \MUXNOR|saida_MUX[2]~3_combout ;
wire \MUXShift|saida_MUX[2]~96_combout ;
wire \MUXShift|saida_MUX[2]~4_combout ;
wire \BANCOREG|registrador~328_q ;
wire \BANCOREG|registrador~40_q ;
wire \BANCOREG|registrador~1064_combout ;
wire \BANCOREG|registrador~41_q ;
wire \BANCOREG|registrador~1065_combout ;
wire \MUXShift|saida_MUX[5]~16_combout ;
wire \MUXShift|saida_MUX[5]~17_combout ;
wire \BANCOREG|registrador~331_q ;
wire \BANCOREG|saidaB[5]~1_combout ;
wire \MUXShift|saida_MUX[4]~12_combout ;
wire \MUXShift|saida_MUX[4]~13_combout ;
wire \MUXShift|saida_MUX[4]~14_combout ;
wire \BANCOREG|registrador~330_q ;
wire \BANCOREG|registrador~42_q ;
wire \BANCOREG|registrador~1066_combout ;
wire \BANCOREG|registrador~43_q ;
wire \BANCOREG|registrador~1067_combout ;
wire \MUXShift|saida_MUX[7]~22_combout ;
wire \MUXShift|saida_MUX[7]~23_combout ;
wire \BANCOREG|registrador~333_q ;
wire \BANCOREG|saidaB[7]~3_combout ;
wire \MUXShift|saida_MUX[6]~18_combout ;
wire \MUXShift|saida_MUX[6]~19_combout ;
wire \MUXShift|saida_MUX[6]~20_combout ;
wire \BANCOREG|registrador~332_q ;
wire \BANCOREG|registrador~44_q ;
wire \BANCOREG|registrador~1068_combout ;
wire \BANCOREG|registrador~45_q ;
wire \BANCOREG|registrador~1069_combout ;
wire \MUXShift|saida_MUX[9]~28_combout ;
wire \MUXShift|saida_MUX[9]~29_combout ;
wire \BANCOREG|registrador~335_q ;
wire \BANCOREG|saidaB[9]~5_combout ;
wire \MUXShift|saida_MUX[8]~24_combout ;
wire \MUXShift|saida_MUX[8]~25_combout ;
wire \MUXShift|saida_MUX[8]~26_combout ;
wire \BANCOREG|registrador~334_q ;
wire \BANCOREG|registrador~46_q ;
wire \BANCOREG|registrador~1070_combout ;
wire \BANCOREG|registrador~47_q ;
wire \BANCOREG|registrador~1071_combout ;
wire \MUXShift|saida_MUX[11]~34_combout ;
wire \MUXShift|saida_MUX[11]~35_combout ;
wire \BANCOREG|registrador~337_q ;
wire \BANCOREG|saidaB[11]~7_combout ;
wire \MUXShift|saida_MUX[10]~30_combout ;
wire \MUXShift|saida_MUX[10]~31_combout ;
wire \MUXShift|saida_MUX[10]~32_combout ;
wire \BANCOREG|registrador~336_q ;
wire \BANCOREG|registrador~48_q ;
wire \BANCOREG|registrador~1072_combout ;
wire \BANCOREG|registrador~49_q ;
wire \BANCOREG|registrador~1073_combout ;
wire \MUXShift|saida_MUX[13]~40_combout ;
wire \MUXShift|saida_MUX[13]~41_combout ;
wire \BANCOREG|registrador~339_q ;
wire \BANCOREG|saidaB[13]~9_combout ;
wire \MUXShift|saida_MUX[12]~36_combout ;
wire \MUXShift|saida_MUX[12]~37_combout ;
wire \MUXShift|saida_MUX[12]~38_combout ;
wire \BANCOREG|registrador~338_q ;
wire \BANCOREG|registrador~50_q ;
wire \BANCOREG|registrador~1074_combout ;
wire \BANCOREG|registrador~51_q ;
wire \BANCOREG|registrador~1075_combout ;
wire \MUXShift|saida_MUX[15]~46_combout ;
wire \MUXShift|saida_MUX[15]~47_combout ;
wire \BANCOREG|registrador~341_q ;
wire \BANCOREG|saidaB[15]~11_combout ;
wire \MUXShift|saida_MUX[14]~42_combout ;
wire \MUXShift|saida_MUX[14]~43_combout ;
wire \MUXShift|saida_MUX[14]~44_combout ;
wire \BANCOREG|registrador~340_q ;
wire \BANCOREG|registrador~52_q ;
wire \BANCOREG|registrador~1076_combout ;
wire \BANCOREG|registrador~53_q ;
wire \BANCOREG|registrador~1077_combout ;
wire \MUXShift|saida_MUX[17]~52_combout ;
wire \MUXShift|saida_MUX[17]~53_combout ;
wire \BANCOREG|registrador~343_q ;
wire \BANCOREG|saidaB[17]~13_combout ;
wire \MUXShift|saida_MUX[16]~48_combout ;
wire \MUXShift|saida_MUX[16]~49_combout ;
wire \MUXShift|saida_MUX[16]~50_combout ;
wire \BANCOREG|registrador~342_q ;
wire \BANCOREG|registrador~54_q ;
wire \BANCOREG|registrador~1078_combout ;
wire \BANCOREG|registrador~55_q ;
wire \BANCOREG|registrador~1079_combout ;
wire \MUXShift|saida_MUX[19]~58_combout ;
wire \MUXShift|saida_MUX[19]~59_combout ;
wire \BANCOREG|registrador~345_q ;
wire \BANCOREG|saidaB[19]~15_combout ;
wire \MUXShift|saida_MUX[18]~54_combout ;
wire \MUXShift|saida_MUX[18]~55_combout ;
wire \MUXShift|saida_MUX[18]~56_combout ;
wire \BANCOREG|registrador~344_q ;
wire \BANCOREG|registrador~56_q ;
wire \BANCOREG|registrador~1080_combout ;
wire \BANCOREG|registrador~57_q ;
wire \BANCOREG|registrador~1081_combout ;
wire \MUXShift|saida_MUX[21]~64_combout ;
wire \MUXShift|saida_MUX[21]~65_combout ;
wire \BANCOREG|registrador~347_q ;
wire \BANCOREG|saidaB[21]~17_combout ;
wire \MUXShift|saida_MUX[20]~60_combout ;
wire \MUXShift|saida_MUX[20]~61_combout ;
wire \MUXShift|saida_MUX[20]~62_combout ;
wire \BANCOREG|registrador~346_q ;
wire \BANCOREG|registrador~58_q ;
wire \BANCOREG|registrador~1082_combout ;
wire \BANCOREG|registrador~59_q ;
wire \BANCOREG|registrador~1083_combout ;
wire \MUXShift|saida_MUX[23]~70_combout ;
wire \MUXShift|saida_MUX[23]~71_combout ;
wire \BANCOREG|registrador~349_q ;
wire \BANCOREG|saidaB[23]~19_combout ;
wire \MUXShift|saida_MUX[22]~66_combout ;
wire \MUXShift|saida_MUX[22]~67_combout ;
wire \MUXShift|saida_MUX[22]~68_combout ;
wire \BANCOREG|registrador~348_q ;
wire \BANCOREG|registrador~60_q ;
wire \BANCOREG|registrador~1084_combout ;
wire \BANCOREG|registrador~61_q ;
wire \BANCOREG|registrador~1085_combout ;
wire \MUXShift|saida_MUX[25]~76_combout ;
wire \MUXShift|saida_MUX[25]~77_combout ;
wire \BANCOREG|registrador~351_q ;
wire \BANCOREG|registrador~63_q ;
wire \BANCOREG|registrador~1087_combout ;
wire \BANCOREG|registrador~64_q ;
wire \BANCOREG|registrador~1088_combout ;
wire \MUXShift|saida_MUX[27]~82_combout ;
wire \MUXShift|saida_MUX[27]~83_combout ;
wire \BANCOREG|registrador~353_q ;
wire \BANCOREG|saidaB[27]~23_combout ;
wire \ShiftLeft|ShiftLeft0~1_combout ;
wire \MUXNOR|saida_MUX[31]~31_combout ;
wire \ShiftLeft|ShiftLeft0~2_combout ;
wire \MUXShift|saida_MUX[31]~92_combout ;
wire \BANCOREG|registrador~357_q ;
wire \BANCOREG|saidaB[31]~27_combout ;
wire \BANCOREG|registrador~68_q ;
wire \MUXShift|saida_MUX[30]~89_combout ;
wire \MUXShift|saida_MUX[30]~90_combout ;
wire \MUXShift|saida_MUX[30]~91_combout ;
wire \BANCOREG|registrador~356_q ;
wire \BANCOREG|saidaB[30]~26_combout ;
wire \MUXShift|saida_MUX[28]~84_combout ;
wire \BANCOREG|registrador~65_q ;
wire \BANCOREG|registrador~1089_combout ;
wire \MUXShift|saida_MUX[28]~85_combout ;
wire \MUXShift|saida_MUX[28]~86_combout ;
wire \BANCOREG|registrador~354_q ;
wire \BANCOREG|saidaB[28]~24_combout ;
wire \MUXShift|saida_MUX[26]~78_combout ;
wire \MUXShift|saida_MUX[26]~79_combout ;
wire \MUXShift|saida_MUX[26]~80_combout ;
wire \BANCOREG|registrador~352_q ;
wire \BANCOREG|saidaB[26]~22_combout ;
wire \MUXShift|saida_MUX[24]~72_combout ;
wire \MUXShift|saida_MUX[24]~73_combout ;
wire \MUXShift|saida_MUX[24]~74_combout ;
wire \BANCOREG|registrador~350_q ;
wire \incrementaPC1|Add0~6 ;
wire \incrementaPC1|Add0~57_sumout ;
wire \incrementaPC1|Add0~58 ;
wire \incrementaPC1|Add0~69_sumout ;
wire \incrementaPC1|Add0~70 ;
wire \incrementaPC1|Add0~65_sumout ;
wire \incrementaPC1|Add0~66 ;
wire \incrementaPC1|Add0~61_sumout ;
wire \incrementaPC1|Add0~62 ;
wire \incrementaPC1|Add0~73_sumout ;
wire \incrementaPC1|Add0~74 ;
wire \incrementaPC1|Add0~85_sumout ;
wire \incrementaPC1|Add0~86 ;
wire \incrementaPC1|Add0~81_sumout ;
wire \incrementaPC1|Add0~82 ;
wire \incrementaPC1|Add0~77_sumout ;
wire \incrementaPC1|Add0~78 ;
wire \incrementaPC1|Add0~89_sumout ;
wire \incrementaPC1|Add0~90 ;
wire \incrementaPC1|Add0~101_sumout ;
wire \incrementaPC1|Add0~102 ;
wire \incrementaPC1|Add0~97_sumout ;
wire \incrementaPC1|Add0~98 ;
wire \incrementaPC1|Add0~93_sumout ;
wire \incrementaPC1|Add0~94 ;
wire \incrementaPC1|Add0~105_sumout ;
wire \incrementaPC1|Add0~106 ;
wire \incrementaPC1|Add0~117_sumout ;
wire \incrementaPC1|Add0~118 ;
wire \incrementaPC1|Add0~113_sumout ;
wire \incrementaPC1|Add0~114 ;
wire \incrementaPC1|Add0~109_sumout ;
wire \incrementaPC1|Add0~110 ;
wire \incrementaPC1|Add0~25_sumout ;
wire \muxSaida|saida_MUX[24]~0_combout ;
wire \incrementaPC1|Add0~26 ;
wire \incrementaPC1|Add0~29_sumout ;
wire \muxSaida|saida_MUX[25]~1_combout ;
wire \incrementaPC1|Add0~30 ;
wire \incrementaPC1|Add0~33_sumout ;
wire \muxSaida|saida_MUX[26]~2_combout ;
wire \incrementaPC1|Add0~34 ;
wire \incrementaPC1|Add0~37_sumout ;
wire \muxSaida|saida_MUX[27]~3_combout ;
wire \incrementaPC1|Add0~38 ;
wire \incrementaPC1|Add0~41_sumout ;
wire \muxSaida|saida_MUX[28]~4_combout ;
wire \incrementaPC1|Add0~42 ;
wire \incrementaPC1|Add0~45_sumout ;
wire \muxSaida|saida_MUX[29]~5_combout ;
wire \incrementaPC1|Add0~46 ;
wire \incrementaPC1|Add0~49_sumout ;
wire \muxSaida|saida_MUX[30]~6_combout ;
wire \incrementaPC1|Add0~50 ;
wire \incrementaPC1|Add0~53_sumout ;
wire \muxSaida|saida_MUX[31]~7_combout ;
wire \muxSaida|saida_MUX[2]~8_combout ;
wire \DECHEX0|rascSaida7seg[0]~0_combout ;
wire \muxSaida|saida_MUX[3]~9_combout ;
wire \DECHEX0|rascSaida7seg[1]~1_combout ;
wire \muxSaida|saida_MUX[0]~10_combout ;
wire \DECHEX0|rascSaida7seg[1]~2_combout ;
wire \DECHEX0|rascSaida7seg[2]~3_combout ;
wire \DECHEX0|rascSaida7seg[3]~4_combout ;
wire \DECHEX0|rascSaida7seg[4]~5_combout ;
wire \DECHEX0|rascSaida7seg[5]~6_combout ;
wire \DECHEX0|rascSaida7seg[6]~7_combout ;
wire \muxSaida|saida_MUX[7]~11_combout ;
wire \muxSaida|saida_MUX[6]~12_combout ;
wire \muxSaida|saida_MUX[5]~13_combout ;
wire \DECHEX1|rascSaida7seg[0]~0_combout ;
wire \muxSaida|saida_MUX[4]~14_combout ;
wire \DECHEX1|rascSaida7seg[1]~1_combout ;
wire \DECHEX1|rascSaida7seg[2]~2_combout ;
wire \DECHEX1|rascSaida7seg[3]~3_combout ;
wire \DECHEX1|rascSaida7seg[4]~4_combout ;
wire \DECHEX1|rascSaida7seg[5]~5_combout ;
wire \DECHEX1|rascSaida7seg[6]~6_combout ;
wire \muxSaida|saida_MUX[11]~15_combout ;
wire \muxSaida|saida_MUX[10]~16_combout ;
wire \muxSaida|saida_MUX[9]~17_combout ;
wire \DECHEX2|rascSaida7seg[0]~0_combout ;
wire \muxSaida|saida_MUX[8]~18_combout ;
wire \DECHEX2|rascSaida7seg[1]~1_combout ;
wire \DECHEX2|rascSaida7seg[2]~2_combout ;
wire \DECHEX2|rascSaida7seg[3]~3_combout ;
wire \DECHEX2|rascSaida7seg[4]~4_combout ;
wire \DECHEX2|rascSaida7seg[5]~5_combout ;
wire \DECHEX2|rascSaida7seg[6]~6_combout ;
wire \muxSaida|saida_MUX[15]~19_combout ;
wire \muxSaida|saida_MUX[14]~20_combout ;
wire \muxSaida|saida_MUX[13]~21_combout ;
wire \DECHEX3|rascSaida7seg[0]~0_combout ;
wire \muxSaida|saida_MUX[12]~22_combout ;
wire \DECHEX3|rascSaida7seg[1]~1_combout ;
wire \DECHEX3|rascSaida7seg[2]~2_combout ;
wire \DECHEX3|rascSaida7seg[3]~3_combout ;
wire \DECHEX3|rascSaida7seg[4]~4_combout ;
wire \DECHEX3|rascSaida7seg[5]~5_combout ;
wire \DECHEX3|rascSaida7seg[6]~6_combout ;
wire \muxSaida|saida_MUX[19]~23_combout ;
wire \muxSaida|saida_MUX[18]~24_combout ;
wire \muxSaida|saida_MUX[17]~25_combout ;
wire \DECHEX4|rascSaida7seg[0]~0_combout ;
wire \muxSaida|saida_MUX[16]~26_combout ;
wire \DECHEX4|rascSaida7seg[1]~1_combout ;
wire \DECHEX4|rascSaida7seg[2]~2_combout ;
wire \DECHEX4|rascSaida7seg[3]~3_combout ;
wire \DECHEX4|rascSaida7seg[4]~4_combout ;
wire \DECHEX4|rascSaida7seg[5]~5_combout ;
wire \DECHEX4|rascSaida7seg[6]~6_combout ;
wire \muxSaida|saida_MUX[23]~27_combout ;
wire \muxSaida|saida_MUX[22]~28_combout ;
wire \muxSaida|saida_MUX[21]~29_combout ;
wire \DECHEX5|rascSaida7seg[0]~0_combout ;
wire \muxSaida|saida_MUX[20]~30_combout ;
wire \DECHEX5|rascSaida7seg[1]~1_combout ;
wire \DECHEX5|rascSaida7seg[2]~2_combout ;
wire \DECHEX5|rascSaida7seg[3]~3_combout ;
wire \DECHEX5|rascSaida7seg[4]~4_combout ;
wire \DECHEX5|rascSaida7seg[5]~5_combout ;
wire \DECHEX5|rascSaida7seg[6]~6_combout ;
wire \decoderFunctULA|Equal1~0_combout ;
wire [1:0] \decoderInstru|selMuxShift ;
wire [31:0] \PC|DOUT ;


cyclonev_io_obuf \LEDR[0]~output (
	.i(\muxSaida|saida_MUX[24]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[1]~output (
	.i(\muxSaida|saida_MUX[25]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[2]~output (
	.i(\muxSaida|saida_MUX[26]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[3]~output (
	.i(\muxSaida|saida_MUX[27]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[4]~output (
	.i(\muxSaida|saida_MUX[28]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[5]~output (
	.i(\muxSaida|saida_MUX[29]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[6]~output (
	.i(\muxSaida|saida_MUX[30]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[7]~output (
	.i(\muxSaida|saida_MUX[31]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[0]~output (
	.i(\DECHEX0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[1]~output (
	.i(\DECHEX0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[2]~output (
	.i(!\DECHEX0|rascSaida7seg[2]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[3]~output (
	.i(\DECHEX0|rascSaida7seg[3]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[4]~output (
	.i(\DECHEX0|rascSaida7seg[4]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[5]~output (
	.i(\DECHEX0|rascSaida7seg[5]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[6]~output (
	.i(\DECHEX0|rascSaida7seg[6]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[0]~output (
	.i(\DECHEX1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[1]~output (
	.i(\DECHEX1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[2]~output (
	.i(\DECHEX1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[3]~output (
	.i(\DECHEX1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[4]~output (
	.i(\DECHEX1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[5]~output (
	.i(\DECHEX1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[6]~output (
	.i(\DECHEX1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[0]~output (
	.i(\DECHEX2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[1]~output (
	.i(\DECHEX2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[2]~output (
	.i(\DECHEX2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[3]~output (
	.i(\DECHEX2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[4]~output (
	.i(\DECHEX2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[5]~output (
	.i(\DECHEX2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[6]~output (
	.i(\DECHEX2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[0]~output (
	.i(\DECHEX3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[1]~output (
	.i(\DECHEX3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[2]~output (
	.i(\DECHEX3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[3]~output (
	.i(\DECHEX3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[4]~output (
	.i(\DECHEX3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[5]~output (
	.i(\DECHEX3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[6]~output (
	.i(\DECHEX3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[0]~output (
	.i(\DECHEX4|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[1]~output (
	.i(\DECHEX4|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[2]~output (
	.i(\DECHEX4|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[3]~output (
	.i(\DECHEX4|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[4]~output (
	.i(\DECHEX4|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[5]~output (
	.i(\DECHEX4|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[6]~output (
	.i(\DECHEX4|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[0]~output (
	.i(\DECHEX5|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[1]~output (
	.i(\DECHEX5|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[2]~output (
	.i(\DECHEX5|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[3]~output (
	.i(\DECHEX5|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[4]~output (
	.i(\DECHEX5|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[5]~output (
	.i(\DECHEX5|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[6]~output (
	.i(\DECHEX5|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
defparam \PC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
defparam \PC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[2]~output (
	.i(\PC|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
defparam \PC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[3]~output (
	.i(\PC|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
defparam \PC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[4]~output (
	.i(\PC|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
defparam \PC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[5]~output (
	.i(\PC|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
defparam \PC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[6]~output (
	.i(\PC|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
defparam \PC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[7]~output (
	.i(\PC|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
defparam \PC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[8]~output (
	.i(\PC|DOUT [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[8]~output .bus_hold = "false";
defparam \PC_OUT[8]~output .open_drain_output = "false";
defparam \PC_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[9]~output (
	.i(\PC|DOUT [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[9]~output .bus_hold = "false";
defparam \PC_OUT[9]~output .open_drain_output = "false";
defparam \PC_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[10]~output (
	.i(\PC|DOUT [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[10]~output .bus_hold = "false";
defparam \PC_OUT[10]~output .open_drain_output = "false";
defparam \PC_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[11]~output (
	.i(\PC|DOUT [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[11]~output .bus_hold = "false";
defparam \PC_OUT[11]~output .open_drain_output = "false";
defparam \PC_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[12]~output (
	.i(\PC|DOUT [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[12]~output .bus_hold = "false";
defparam \PC_OUT[12]~output .open_drain_output = "false";
defparam \PC_OUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[13]~output (
	.i(\PC|DOUT [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[13]~output .bus_hold = "false";
defparam \PC_OUT[13]~output .open_drain_output = "false";
defparam \PC_OUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[14]~output (
	.i(\PC|DOUT [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[14]~output .bus_hold = "false";
defparam \PC_OUT[14]~output .open_drain_output = "false";
defparam \PC_OUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[15]~output (
	.i(\PC|DOUT [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[15]~output .bus_hold = "false";
defparam \PC_OUT[15]~output .open_drain_output = "false";
defparam \PC_OUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[16]~output (
	.i(\PC|DOUT [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[16]~output .bus_hold = "false";
defparam \PC_OUT[16]~output .open_drain_output = "false";
defparam \PC_OUT[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[17]~output (
	.i(\PC|DOUT [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[17]~output .bus_hold = "false";
defparam \PC_OUT[17]~output .open_drain_output = "false";
defparam \PC_OUT[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[18]~output (
	.i(\PC|DOUT [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[18]~output .bus_hold = "false";
defparam \PC_OUT[18]~output .open_drain_output = "false";
defparam \PC_OUT[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[19]~output (
	.i(\PC|DOUT [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[19]~output .bus_hold = "false";
defparam \PC_OUT[19]~output .open_drain_output = "false";
defparam \PC_OUT[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[20]~output (
	.i(\PC|DOUT [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[20]~output .bus_hold = "false";
defparam \PC_OUT[20]~output .open_drain_output = "false";
defparam \PC_OUT[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[21]~output (
	.i(\PC|DOUT [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[21]~output .bus_hold = "false";
defparam \PC_OUT[21]~output .open_drain_output = "false";
defparam \PC_OUT[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[22]~output (
	.i(\PC|DOUT [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[22]~output .bus_hold = "false";
defparam \PC_OUT[22]~output .open_drain_output = "false";
defparam \PC_OUT[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[23]~output (
	.i(\PC|DOUT [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[23]~output .bus_hold = "false";
defparam \PC_OUT[23]~output .open_drain_output = "false";
defparam \PC_OUT[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[24]~output (
	.i(\PC|DOUT [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[24]~output .bus_hold = "false";
defparam \PC_OUT[24]~output .open_drain_output = "false";
defparam \PC_OUT[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[25]~output (
	.i(\PC|DOUT [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[25]~output .bus_hold = "false";
defparam \PC_OUT[25]~output .open_drain_output = "false";
defparam \PC_OUT[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[26]~output (
	.i(\PC|DOUT [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[26]~output .bus_hold = "false";
defparam \PC_OUT[26]~output .open_drain_output = "false";
defparam \PC_OUT[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[27]~output (
	.i(\PC|DOUT [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[27]~output .bus_hold = "false";
defparam \PC_OUT[27]~output .open_drain_output = "false";
defparam \PC_OUT[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[28]~output (
	.i(\PC|DOUT [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[28]~output .bus_hold = "false";
defparam \PC_OUT[28]~output .open_drain_output = "false";
defparam \PC_OUT[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[29]~output (
	.i(\PC|DOUT [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[29]~output .bus_hold = "false";
defparam \PC_OUT[29]~output .open_drain_output = "false";
defparam \PC_OUT[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[30]~output (
	.i(\PC|DOUT [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[30]~output .bus_hold = "false";
defparam \PC_OUT[30]~output .open_drain_output = "false";
defparam \PC_OUT[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[31]~output (
	.i(\PC|DOUT [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[31]~output .bus_hold = "false";
defparam \PC_OUT[31]~output .open_drain_output = "false";
defparam \PC_OUT[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[0]~output (
	.i(\MUXNOR|saida_MUX[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[0]~output .bus_hold = "false";
defparam \ULA_OUT[0]~output .open_drain_output = "false";
defparam \ULA_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[1]~output (
	.i(\MUXNOR|saida_MUX[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[1]~output .bus_hold = "false";
defparam \ULA_OUT[1]~output .open_drain_output = "false";
defparam \ULA_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[2]~output (
	.i(\MUXNOR|saida_MUX[2]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[2]~output .bus_hold = "false";
defparam \ULA_OUT[2]~output .open_drain_output = "false";
defparam \ULA_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[3]~output (
	.i(\MUXNOR|saida_MUX[3]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[3]~output .bus_hold = "false";
defparam \ULA_OUT[3]~output .open_drain_output = "false";
defparam \ULA_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[4]~output (
	.i(!\MUXNOR|saida_MUX[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[4]~output .bus_hold = "false";
defparam \ULA_OUT[4]~output .open_drain_output = "false";
defparam \ULA_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[5]~output (
	.i(\MUXNOR|saida_MUX[5]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[5]~output .bus_hold = "false";
defparam \ULA_OUT[5]~output .open_drain_output = "false";
defparam \ULA_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[6]~output (
	.i(\MUXNOR|saida_MUX[6]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[6]~output .bus_hold = "false";
defparam \ULA_OUT[6]~output .open_drain_output = "false";
defparam \ULA_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[7]~output (
	.i(\MUXNOR|saida_MUX[7]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[7]~output .bus_hold = "false";
defparam \ULA_OUT[7]~output .open_drain_output = "false";
defparam \ULA_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[8]~output (
	.i(!\MUXNOR|saida_MUX[8]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[8]~output .bus_hold = "false";
defparam \ULA_OUT[8]~output .open_drain_output = "false";
defparam \ULA_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[9]~output (
	.i(\MUXNOR|saida_MUX[9]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[9]~output .bus_hold = "false";
defparam \ULA_OUT[9]~output .open_drain_output = "false";
defparam \ULA_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[10]~output (
	.i(\MUXNOR|saida_MUX[10]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[10]~output .bus_hold = "false";
defparam \ULA_OUT[10]~output .open_drain_output = "false";
defparam \ULA_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[11]~output (
	.i(\MUXNOR|saida_MUX[11]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[11]~output .bus_hold = "false";
defparam \ULA_OUT[11]~output .open_drain_output = "false";
defparam \ULA_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[12]~output (
	.i(!\MUXNOR|saida_MUX[12]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[12]~output .bus_hold = "false";
defparam \ULA_OUT[12]~output .open_drain_output = "false";
defparam \ULA_OUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[13]~output (
	.i(\MUXNOR|saida_MUX[13]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[13]~output .bus_hold = "false";
defparam \ULA_OUT[13]~output .open_drain_output = "false";
defparam \ULA_OUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[14]~output (
	.i(\MUXNOR|saida_MUX[14]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[14]~output .bus_hold = "false";
defparam \ULA_OUT[14]~output .open_drain_output = "false";
defparam \ULA_OUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[15]~output (
	.i(\MUXNOR|saida_MUX[15]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[15]~output .bus_hold = "false";
defparam \ULA_OUT[15]~output .open_drain_output = "false";
defparam \ULA_OUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[16]~output (
	.i(!\MUXNOR|saida_MUX[16]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[16]~output .bus_hold = "false";
defparam \ULA_OUT[16]~output .open_drain_output = "false";
defparam \ULA_OUT[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[17]~output (
	.i(\MUXNOR|saida_MUX[17]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[17]~output .bus_hold = "false";
defparam \ULA_OUT[17]~output .open_drain_output = "false";
defparam \ULA_OUT[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[18]~output (
	.i(\MUXNOR|saida_MUX[18]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[18]~output .bus_hold = "false";
defparam \ULA_OUT[18]~output .open_drain_output = "false";
defparam \ULA_OUT[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[19]~output (
	.i(\MUXNOR|saida_MUX[19]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[19]~output .bus_hold = "false";
defparam \ULA_OUT[19]~output .open_drain_output = "false";
defparam \ULA_OUT[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[20]~output (
	.i(!\MUXNOR|saida_MUX[20]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[20]~output .bus_hold = "false";
defparam \ULA_OUT[20]~output .open_drain_output = "false";
defparam \ULA_OUT[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[21]~output (
	.i(\MUXNOR|saida_MUX[21]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[21]~output .bus_hold = "false";
defparam \ULA_OUT[21]~output .open_drain_output = "false";
defparam \ULA_OUT[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[22]~output (
	.i(\MUXNOR|saida_MUX[22]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[22]~output .bus_hold = "false";
defparam \ULA_OUT[22]~output .open_drain_output = "false";
defparam \ULA_OUT[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[23]~output (
	.i(\MUXNOR|saida_MUX[23]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[23]~output .bus_hold = "false";
defparam \ULA_OUT[23]~output .open_drain_output = "false";
defparam \ULA_OUT[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[24]~output (
	.i(\MUXNOR|saida_MUX[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[24]~output .bus_hold = "false";
defparam \ULA_OUT[24]~output .open_drain_output = "false";
defparam \ULA_OUT[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[25]~output (
	.i(\MUXNOR|saida_MUX[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[25]~output .bus_hold = "false";
defparam \ULA_OUT[25]~output .open_drain_output = "false";
defparam \ULA_OUT[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[26]~output (
	.i(\MUXNOR|saida_MUX[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[26]~output .bus_hold = "false";
defparam \ULA_OUT[26]~output .open_drain_output = "false";
defparam \ULA_OUT[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[27]~output (
	.i(\MUXNOR|saida_MUX[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[27]~output .bus_hold = "false";
defparam \ULA_OUT[27]~output .open_drain_output = "false";
defparam \ULA_OUT[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[28]~output (
	.i(\MUXNOR|saida_MUX[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[28]~output .bus_hold = "false";
defparam \ULA_OUT[28]~output .open_drain_output = "false";
defparam \ULA_OUT[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[29]~output (
	.i(\MUXNOR|saida_MUX[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[29]~output .bus_hold = "false";
defparam \ULA_OUT[29]~output .open_drain_output = "false";
defparam \ULA_OUT[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[30]~output (
	.i(\MUXNOR|saida_MUX[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[30]~output .bus_hold = "false";
defparam \ULA_OUT[30]~output .open_drain_output = "false";
defparam \ULA_OUT[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[31]~output (
	.i(\MUXNOR|saida_MUX[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[31]~output .bus_hold = "false";
defparam \ULA_OUT[31]~output .open_drain_output = "false";
defparam \ULA_OUT[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[0]~output (
	.i(\MUXShift|saida_MUX[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[0]~output .bus_hold = "false";
defparam \RAM_OUT[0]~output .open_drain_output = "false";
defparam \RAM_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[1]~output (
	.i(\MUXShift|saida_MUX[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[1]~output .bus_hold = "false";
defparam \RAM_OUT[1]~output .open_drain_output = "false";
defparam \RAM_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[2]~output (
	.i(\MUXShift|saida_MUX[2]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[2]~output .bus_hold = "false";
defparam \RAM_OUT[2]~output .open_drain_output = "false";
defparam \RAM_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[3]~output (
	.i(\MUXShift|saida_MUX[3]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[3]~output .bus_hold = "false";
defparam \RAM_OUT[3]~output .open_drain_output = "false";
defparam \RAM_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[4]~output (
	.i(\MUXShift|saida_MUX[4]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[4]~output .bus_hold = "false";
defparam \RAM_OUT[4]~output .open_drain_output = "false";
defparam \RAM_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[5]~output (
	.i(\MUXShift|saida_MUX[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[5]~output .bus_hold = "false";
defparam \RAM_OUT[5]~output .open_drain_output = "false";
defparam \RAM_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[6]~output (
	.i(\MUXShift|saida_MUX[6]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[6]~output .bus_hold = "false";
defparam \RAM_OUT[6]~output .open_drain_output = "false";
defparam \RAM_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[7]~output (
	.i(\MUXShift|saida_MUX[7]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[7]~output .bus_hold = "false";
defparam \RAM_OUT[7]~output .open_drain_output = "false";
defparam \RAM_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[8]~output (
	.i(\MUXShift|saida_MUX[8]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[8]~output .bus_hold = "false";
defparam \RAM_OUT[8]~output .open_drain_output = "false";
defparam \RAM_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[9]~output (
	.i(\MUXShift|saida_MUX[9]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[9]~output .bus_hold = "false";
defparam \RAM_OUT[9]~output .open_drain_output = "false";
defparam \RAM_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[10]~output (
	.i(\MUXShift|saida_MUX[10]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[10]~output .bus_hold = "false";
defparam \RAM_OUT[10]~output .open_drain_output = "false";
defparam \RAM_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[11]~output (
	.i(\MUXShift|saida_MUX[11]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[11]~output .bus_hold = "false";
defparam \RAM_OUT[11]~output .open_drain_output = "false";
defparam \RAM_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[12]~output (
	.i(\MUXShift|saida_MUX[12]~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[12]~output .bus_hold = "false";
defparam \RAM_OUT[12]~output .open_drain_output = "false";
defparam \RAM_OUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[13]~output (
	.i(\MUXShift|saida_MUX[13]~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[13]~output .bus_hold = "false";
defparam \RAM_OUT[13]~output .open_drain_output = "false";
defparam \RAM_OUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[14]~output (
	.i(\MUXShift|saida_MUX[14]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[14]~output .bus_hold = "false";
defparam \RAM_OUT[14]~output .open_drain_output = "false";
defparam \RAM_OUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[15]~output (
	.i(\MUXShift|saida_MUX[15]~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[15]~output .bus_hold = "false";
defparam \RAM_OUT[15]~output .open_drain_output = "false";
defparam \RAM_OUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[16]~output (
	.i(\MUXShift|saida_MUX[16]~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[16]~output .bus_hold = "false";
defparam \RAM_OUT[16]~output .open_drain_output = "false";
defparam \RAM_OUT[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[17]~output (
	.i(\MUXShift|saida_MUX[17]~53_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[17]~output .bus_hold = "false";
defparam \RAM_OUT[17]~output .open_drain_output = "false";
defparam \RAM_OUT[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[18]~output (
	.i(\MUXShift|saida_MUX[18]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[18]~output .bus_hold = "false";
defparam \RAM_OUT[18]~output .open_drain_output = "false";
defparam \RAM_OUT[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[19]~output (
	.i(\MUXShift|saida_MUX[19]~59_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[19]~output .bus_hold = "false";
defparam \RAM_OUT[19]~output .open_drain_output = "false";
defparam \RAM_OUT[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[20]~output (
	.i(\MUXShift|saida_MUX[20]~62_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[20]~output .bus_hold = "false";
defparam \RAM_OUT[20]~output .open_drain_output = "false";
defparam \RAM_OUT[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[21]~output (
	.i(\MUXShift|saida_MUX[21]~65_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[21]~output .bus_hold = "false";
defparam \RAM_OUT[21]~output .open_drain_output = "false";
defparam \RAM_OUT[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[22]~output (
	.i(\MUXShift|saida_MUX[22]~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[22]~output .bus_hold = "false";
defparam \RAM_OUT[22]~output .open_drain_output = "false";
defparam \RAM_OUT[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[23]~output (
	.i(\MUXShift|saida_MUX[23]~71_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[23]~output .bus_hold = "false";
defparam \RAM_OUT[23]~output .open_drain_output = "false";
defparam \RAM_OUT[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[24]~output (
	.i(\MUXShift|saida_MUX[24]~74_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[24]~output .bus_hold = "false";
defparam \RAM_OUT[24]~output .open_drain_output = "false";
defparam \RAM_OUT[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[25]~output (
	.i(\MUXShift|saida_MUX[25]~77_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[25]~output .bus_hold = "false";
defparam \RAM_OUT[25]~output .open_drain_output = "false";
defparam \RAM_OUT[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[26]~output (
	.i(\MUXShift|saida_MUX[26]~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[26]~output .bus_hold = "false";
defparam \RAM_OUT[26]~output .open_drain_output = "false";
defparam \RAM_OUT[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[27]~output (
	.i(\MUXShift|saida_MUX[27]~83_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[27]~output .bus_hold = "false";
defparam \RAM_OUT[27]~output .open_drain_output = "false";
defparam \RAM_OUT[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[28]~output (
	.i(\MUXShift|saida_MUX[28]~86_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[28]~output .bus_hold = "false";
defparam \RAM_OUT[28]~output .open_drain_output = "false";
defparam \RAM_OUT[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[29]~output (
	.i(\MUXShift|saida_MUX[29]~88_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[29]~output .bus_hold = "false";
defparam \RAM_OUT[29]~output .open_drain_output = "false";
defparam \RAM_OUT[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[30]~output (
	.i(\MUXShift|saida_MUX[30]~91_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[30]~output .bus_hold = "false";
defparam \RAM_OUT[30]~output .open_drain_output = "false";
defparam \RAM_OUT[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[31]~output (
	.i(\MUXShift|saida_MUX[31]~92_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[31]~output .bus_hold = "false";
defparam \RAM_OUT[31]~output .open_drain_output = "false";
defparam \RAM_OUT[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[0]~output .bus_hold = "false";
defparam \PontosdeControle[0]~output .open_drain_output = "false";
defparam \PontosdeControle[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[1]~output .bus_hold = "false";
defparam \PontosdeControle[1]~output .open_drain_output = "false";
defparam \PontosdeControle[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[2]~output .bus_hold = "false";
defparam \PontosdeControle[2]~output .open_drain_output = "false";
defparam \PontosdeControle[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[3]~output .bus_hold = "false";
defparam \PontosdeControle[3]~output .open_drain_output = "false";
defparam \PontosdeControle[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[4]~output .bus_hold = "false";
defparam \PontosdeControle[4]~output .open_drain_output = "false";
defparam \PontosdeControle[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[5]~output .bus_hold = "false";
defparam \PontosdeControle[5]~output .open_drain_output = "false";
defparam \PontosdeControle[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[6]~output .bus_hold = "false";
defparam \PontosdeControle[6]~output .open_drain_output = "false";
defparam \PontosdeControle[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[7]~output .bus_hold = "false";
defparam \PontosdeControle[7]~output .open_drain_output = "false";
defparam \PontosdeControle[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[8]~output .bus_hold = "false";
defparam \PontosdeControle[8]~output .open_drain_output = "false";
defparam \PontosdeControle[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[9]~output .bus_hold = "false";
defparam \PontosdeControle[9]~output .open_drain_output = "false";
defparam \PontosdeControle[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[10]~output .bus_hold = "false";
defparam \PontosdeControle[10]~output .open_drain_output = "false";
defparam \PontosdeControle[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[11]~output .bus_hold = "false";
defparam \PontosdeControle[11]~output .open_drain_output = "false";
defparam \PontosdeControle[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[12]~output .bus_hold = "false";
defparam \PontosdeControle[12]~output .open_drain_output = "false";
defparam \PontosdeControle[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[13]~output .bus_hold = "false";
defparam \PontosdeControle[13]~output .open_drain_output = "false";
defparam \PontosdeControle[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[14]~output (
	.i(\decoderFunctULA|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[14]~output .bus_hold = "false";
defparam \PontosdeControle[14]~output .open_drain_output = "false";
defparam \PontosdeControle[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[15]~output (
	.i(!\decoderInstru|selMuxShift [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[15]~output .bus_hold = "false";
defparam \PontosdeControle[15]~output .open_drain_output = "false";
defparam \PontosdeControle[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PontosdeControle[16]~output (
	.i(\MUXShift|saida_MUX[9]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PontosdeControle[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PontosdeControle[16]~output .bus_hold = "false";
defparam \PontosdeControle[16]~output .open_drain_output = "false";
defparam \PontosdeControle[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \teste_opcode[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\teste_opcode[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \teste_opcode[0]~output .bus_hold = "false";
defparam \teste_opcode[0]~output .open_drain_output = "false";
defparam \teste_opcode[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \teste_opcode[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\teste_opcode[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \teste_opcode[1]~output .bus_hold = "false";
defparam \teste_opcode[1]~output .open_drain_output = "false";
defparam \teste_opcode[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \teste_opcode[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\teste_opcode[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \teste_opcode[2]~output .bus_hold = "false";
defparam \teste_opcode[2]~output .open_drain_output = "false";
defparam \teste_opcode[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \teste_opcode[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\teste_opcode[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \teste_opcode[3]~output .bus_hold = "false";
defparam \teste_opcode[3]~output .open_drain_output = "false";
defparam \teste_opcode[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \teste_opcode[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\teste_opcode[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \teste_opcode[4]~output .bus_hold = "false";
defparam \teste_opcode[4]~output .open_drain_output = "false";
defparam \teste_opcode[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \teste_opcode[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\teste_opcode[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \teste_opcode[5]~output .bus_hold = "false";
defparam \teste_opcode[5]~output .open_drain_output = "false";
defparam \teste_opcode[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~9 (
// Equation(s):
// \incrementaPC1|Add0~9_sumout  = SUM(( \PC|DOUT [2] ) + ( VCC ) + ( !VCC ))
// \incrementaPC1|Add0~10  = CARRY(( \PC|DOUT [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~9_sumout ),
	.cout(\incrementaPC1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~9 .extended_lut = "off";
defparam \incrementaPC1|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \incrementaPC1|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[2] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[2] .is_wysiwyg = "true";
defparam \PC|DOUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~13 (
// Equation(s):
// \incrementaPC1|Add0~13_sumout  = SUM(( \PC|DOUT [3] ) + ( GND ) + ( \incrementaPC1|Add0~10  ))
// \incrementaPC1|Add0~14  = CARRY(( \PC|DOUT [3] ) + ( GND ) + ( \incrementaPC1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~13_sumout ),
	.cout(\incrementaPC1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~13 .extended_lut = "off";
defparam \incrementaPC1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[3] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[3] .is_wysiwyg = "true";
defparam \PC|DOUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~17 (
// Equation(s):
// \incrementaPC1|Add0~17_sumout  = SUM(( \PC|DOUT [4] ) + ( GND ) + ( \incrementaPC1|Add0~14  ))
// \incrementaPC1|Add0~18  = CARRY(( \PC|DOUT [4] ) + ( GND ) + ( \incrementaPC1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~17_sumout ),
	.cout(\incrementaPC1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~17 .extended_lut = "off";
defparam \incrementaPC1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[4] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[4] .is_wysiwyg = "true";
defparam \PC|DOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~21 (
// Equation(s):
// \incrementaPC1|Add0~21_sumout  = SUM(( \PC|DOUT [5] ) + ( GND ) + ( \incrementaPC1|Add0~18  ))
// \incrementaPC1|Add0~22  = CARRY(( \PC|DOUT [5] ) + ( GND ) + ( \incrementaPC1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~21_sumout ),
	.cout(\incrementaPC1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~21 .extended_lut = "off";
defparam \incrementaPC1|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[5] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[5] .is_wysiwyg = "true";
defparam \PC|DOUT[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~1 (
// Equation(s):
// \incrementaPC1|Add0~1_sumout  = SUM(( \PC|DOUT [6] ) + ( GND ) + ( \incrementaPC1|Add0~22  ))
// \incrementaPC1|Add0~2  = CARRY(( \PC|DOUT [6] ) + ( GND ) + ( \incrementaPC1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~1_sumout ),
	.cout(\incrementaPC1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~1 .extended_lut = "off";
defparam \incrementaPC1|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[6] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[6] .is_wysiwyg = "true";
defparam \PC|DOUT[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~5 (
// Equation(s):
// \incrementaPC1|Add0~5_sumout  = SUM(( \PC|DOUT [7] ) + ( GND ) + ( \incrementaPC1|Add0~2  ))
// \incrementaPC1|Add0~6  = CARRY(( \PC|DOUT [7] ) + ( GND ) + ( \incrementaPC1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~5_sumout ),
	.cout(\incrementaPC1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~5 .extended_lut = "off";
defparam \incrementaPC1|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[7] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[7] .is_wysiwyg = "true";
defparam \PC|DOUT[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ROM|memROM~0 (
// Equation(s):
// \ROM|memROM~0_combout  = (!\PC|DOUT [6] & !\PC|DOUT [7])

	.dataa(!\PC|DOUT [6]),
	.datab(!\PC|DOUT [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~0 .extended_lut = "off";
defparam \ROM|memROM~0 .lut_mask = 64'h8888888888888888;
defparam \ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ROM|memROM~1 (
// Equation(s):
// \ROM|memROM~1_combout  = (!\PC|DOUT [4] & (!\PC|DOUT [5] & ((!\PC|DOUT [3]) # (\PC|DOUT [2]))))

	.dataa(!\PC|DOUT [2]),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT [4]),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~1 .extended_lut = "off";
defparam \ROM|memROM~1 .lut_mask = 64'hD000D000D000D000;
defparam \ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ROM|memROM~2 (
// Equation(s):
// \ROM|memROM~2_combout  = ( !\PC|DOUT [6] & ( !\PC|DOUT [7] & ( (!\PC|DOUT [2] & (!\PC|DOUT [3] & (!\PC|DOUT [4] & !\PC|DOUT [5]))) ) ) )

	.dataa(!\PC|DOUT [2]),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT [4]),
	.datad(!\PC|DOUT [5]),
	.datae(!\PC|DOUT [6]),
	.dataf(!\PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~2 .extended_lut = "off";
defparam \ROM|memROM~2 .lut_mask = 64'h8000000000000000;
defparam \ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ROM|memROM~4 (
// Equation(s):
// \ROM|memROM~4_combout  = (!\PC|DOUT [5] & (!\PC|DOUT [4] $ (((!\PC|DOUT [2] & !\PC|DOUT [3])))))

	.dataa(!\PC|DOUT [2]),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT [4]),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~4 .extended_lut = "off";
defparam \ROM|memROM~4 .lut_mask = 64'h7800780078007800;
defparam \ROM|memROM~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ROM|memROM~5 (
// Equation(s):
// \ROM|memROM~5_combout  = (!\PC|DOUT [5] & ((!\PC|DOUT [2] & (!\PC|DOUT [3] & \PC|DOUT [4])) # (\PC|DOUT [2] & (\PC|DOUT [3] & !\PC|DOUT [4]))))

	.dataa(!\PC|DOUT [2]),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT [4]),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~5 .extended_lut = "off";
defparam \ROM|memROM~5 .lut_mask = 64'h1800180018001800;
defparam \ROM|memROM~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[3]~7 (
// Equation(s):
// \MUXShift|saida_MUX[3]~7_combout  = ( \ROM|memROM~5_combout  & ( (!\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout ))) ) ) # ( !\ROM|memROM~5_combout  & ( (!\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// ((!\ROM|memROM~1_combout ) # (!\ROM|memROM~4_combout )))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\ROM|memROM~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[3]~7 .extended_lut = "off";
defparam \MUXShift|saida_MUX[3]~7 .lut_mask = 64'hF0E0E0E0F0E0E0E0;
defparam \MUXShift|saida_MUX[3]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ROM|memROM~3 (
// Equation(s):
// \ROM|memROM~3_combout  = (!\PC|DOUT [5] & ((!\PC|DOUT [4]) # ((!\PC|DOUT [2] & !\PC|DOUT [3]))))

	.dataa(!\PC|DOUT [2]),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT [4]),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~3 .extended_lut = "off";
defparam \ROM|memROM~3 .lut_mask = 64'hF800F800F800F800;
defparam \ROM|memROM~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[3]~10 (
// Equation(s):
// \MUXShift|saida_MUX[3]~10_combout  = ( \ROM|memROM~4_combout  & ( \ROM|memROM~5_combout  & ( (\ROM|memROM~0_combout  & (!\ROM|memROM~1_combout  & !\ROM|memROM~2_combout )) ) ) ) # ( !\ROM|memROM~4_combout  & ( \ROM|memROM~5_combout  & ( 
// (\ROM|memROM~0_combout  & (!\ROM|memROM~1_combout  & (!\ROM|memROM~2_combout  & \ROM|memROM~3_combout ))) ) ) ) # ( \ROM|memROM~4_combout  & ( !\ROM|memROM~5_combout  & ( (\ROM|memROM~0_combout  & (!\ROM|memROM~1_combout  & !\ROM|memROM~2_combout )) ) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\ROM|memROM~3_combout ),
	.datae(!\ROM|memROM~4_combout ),
	.dataf(!\ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[3]~10 .extended_lut = "off";
defparam \MUXShift|saida_MUX[3]~10 .lut_mask = 64'h0000404000404040;
defparam \MUXShift|saida_MUX[3]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[24]~24 (
// Equation(s):
// \MUXNOR|saida_MUX[24]~24_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~350_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~350_q ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[24]~24 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[24]~24 .lut_mask = 64'h0036003600360036;
defparam \MUXNOR|saida_MUX[24]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[26]~26 (
// Equation(s):
// \MUXNOR|saida_MUX[26]~26_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~352_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~352_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[26]~26 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[26]~26 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[26]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[28]~28 (
// Equation(s):
// \MUXNOR|saida_MUX[28]~28_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~354_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~354_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[28]~28 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[28]~28 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[28]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[30]~30 (
// Equation(s):
// \MUXNOR|saida_MUX[30]~30_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~356_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~356_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[30]~30 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[30]~30 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[30]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[9]~0 (
// Equation(s):
// \MUXShift|saida_MUX[9]~0_combout  = ( !\PC|DOUT [5] & ( (!\PC|DOUT [6] & (!\PC|DOUT [7] & (\PC|DOUT [2] & !\PC|DOUT [4]))) ) )

	.dataa(!\PC|DOUT [6]),
	.datab(!\PC|DOUT [7]),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT [4]),
	.datae(!\PC|DOUT [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[9]~0 .extended_lut = "off";
defparam \MUXShift|saida_MUX[9]~0 .lut_mask = 64'h0800000008000000;
defparam \MUXShift|saida_MUX[9]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \decoderInstru|selMuxShift[0] (
// Equation(s):
// \decoderInstru|selMuxShift [0] = ( !\PC|DOUT [4] & ( !\PC|DOUT [5] & ( (!\PC|DOUT [6] & (!\PC|DOUT [7] & ((!\PC|DOUT [3]) # (\PC|DOUT [2])))) ) ) )

	.dataa(!\PC|DOUT [6]),
	.datab(!\PC|DOUT [7]),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT [3]),
	.datae(!\PC|DOUT [4]),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoderInstru|selMuxShift [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoderInstru|selMuxShift[0] .extended_lut = "off";
defparam \decoderInstru|selMuxShift[0] .lut_mask = 64'h8808000000000000;
defparam \decoderInstru|selMuxShift[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[27]~27 (
// Equation(s):
// \MUXNOR|saida_MUX[27]~27_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~353_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~353_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[27]~27 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[27]~27 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[27]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[29]~29 (
// Equation(s):
// \MUXNOR|saida_MUX[29]~29_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~355_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~355_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[29]~29 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[29]~29 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[29]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ROM|memROM~6 (
// Equation(s):
// \ROM|memROM~6_combout  = ( \PC|DOUT [4] & ( !\PC|DOUT [5] & ( (!\PC|DOUT [6] & (!\PC|DOUT [7] & (!\PC|DOUT [2] & !\PC|DOUT [3]))) ) ) ) # ( !\PC|DOUT [4] & ( !\PC|DOUT [5] & ( (!\PC|DOUT [6] & (!\PC|DOUT [7] & (\PC|DOUT [2] & \PC|DOUT [3]))) ) ) )

	.dataa(!\PC|DOUT [6]),
	.datab(!\PC|DOUT [7]),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT [3]),
	.datae(!\PC|DOUT [4]),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~6 .extended_lut = "off";
defparam \ROM|memROM~6 .lut_mask = 64'h0008800000000000;
defparam \ROM|memROM~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ROM|memROM~7 (
// Equation(s):
// \ROM|memROM~7_combout  = ( \PC|DOUT [4] & ( !\PC|DOUT [5] & ( (!\PC|DOUT [6] & (!\PC|DOUT [7] & (!\PC|DOUT [2] & !\PC|DOUT [3]))) ) ) ) # ( !\PC|DOUT [4] & ( !\PC|DOUT [5] & ( (!\PC|DOUT [6] & (!\PC|DOUT [7] & ((\PC|DOUT [3]) # (\PC|DOUT [2])))) ) ) )

	.dataa(!\PC|DOUT [6]),
	.datab(!\PC|DOUT [7]),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT [3]),
	.datae(!\PC|DOUT [4]),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~7 .extended_lut = "off";
defparam \ROM|memROM~7 .lut_mask = 64'h0888800000000000;
defparam \ROM|memROM~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ShiftLeft|ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft|ShiftLeft0~0_combout  = ( \ROM|memROM~6_combout  & ( \ROM|memROM~7_combout  & ( \BANCOREG|saidaB[26]~22_combout  ) ) ) # ( !\ROM|memROM~6_combout  & ( \ROM|memROM~7_combout  & ( \BANCOREG|saidaB[28]~24_combout  ) ) ) # ( \ROM|memROM~6_combout  
// & ( !\ROM|memROM~7_combout  & ( \BANCOREG|saidaB[27]~23_combout  ) ) ) # ( !\ROM|memROM~6_combout  & ( !\ROM|memROM~7_combout  & ( \BANCOREG|saidaB[29]~25_combout  ) ) )

	.dataa(!\BANCOREG|saidaB[27]~23_combout ),
	.datab(!\BANCOREG|saidaB[29]~25_combout ),
	.datac(!\BANCOREG|saidaB[26]~22_combout ),
	.datad(!\BANCOREG|saidaB[28]~24_combout ),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(!\ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft|ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft|ShiftLeft0~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \ShiftLeft|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[29]~87 (
// Equation(s):
// \MUXShift|saida_MUX[29]~87_combout  = ( \MUXShift|saida_MUX[9]~0_combout  & ( (\BANCOREG|registrador~356_q  & (\ROM|memROM~3_combout  & (\ROM|memROM~7_combout  & !\ROM|memROM~5_combout ))) ) )

	.dataa(!\BANCOREG|registrador~356_q ),
	.datab(!\ROM|memROM~3_combout ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\ROM|memROM~5_combout ),
	.datae(!\MUXShift|saida_MUX[9]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[29]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[29]~87 .extended_lut = "off";
defparam \MUXShift|saida_MUX[29]~87 .lut_mask = 64'h0000010000000100;
defparam \MUXShift|saida_MUX[29]~87 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[29]~88 (
// Equation(s):
// \MUXShift|saida_MUX[29]~88_combout  = ( \MUXShift|saida_MUX[29]~87_combout  ) # ( !\MUXShift|saida_MUX[29]~87_combout  & ( (!\MUXShift|saida_MUX[9]~0_combout  & ((!\decoderInstru|selMuxShift [0] & ((\ShiftLeft|ShiftLeft0~0_combout ))) # 
// (\decoderInstru|selMuxShift [0] & (\MUXNOR|saida_MUX[29]~29_combout )))) ) )

	.dataa(!\MUXNOR|saida_MUX[29]~29_combout ),
	.datab(!\MUXShift|saida_MUX[9]~0_combout ),
	.datac(!\decoderInstru|selMuxShift [0]),
	.datad(!\ShiftLeft|ShiftLeft0~0_combout ),
	.datae(!\MUXShift|saida_MUX[29]~87_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[29]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[29]~88 .extended_lut = "off";
defparam \MUXShift|saida_MUX[29]~88 .lut_mask = 64'h04C4FFFF04C4FFFF;
defparam \MUXShift|saida_MUX[29]~88 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1090 (
// Equation(s):
// \BANCOREG|registrador~1090_combout  = (\ROM|memROM~0_combout  & (!\ROM|memROM~2_combout  & \ROM|memROM~3_combout ))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~2_combout ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1090 .extended_lut = "off";
defparam \BANCOREG|registrador~1090 .lut_mask = 64'h0404040404040404;
defparam \BANCOREG|registrador~1090 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~355 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[29]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~355 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~355 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[29]~25 (
// Equation(s):
// \BANCOREG|saidaB[29]~25_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~355_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~355_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[29]~25 .extended_lut = "off";
defparam \BANCOREG|saidaB[29]~25 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[29]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[9]~5 (
// Equation(s):
// \MUXShift|saida_MUX[9]~5_combout  = ( !\PC|DOUT [4] & ( !\PC|DOUT [5] & ( (!\PC|DOUT [6] & (!\PC|DOUT [7] & (\PC|DOUT [2] & \PC|DOUT [3]))) ) ) )

	.dataa(!\PC|DOUT [6]),
	.datab(!\PC|DOUT [7]),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT [3]),
	.datae(!\PC|DOUT [4]),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[9]~5 .extended_lut = "off";
defparam \MUXShift|saida_MUX[9]~5 .lut_mask = 64'h0008000000000000;
defparam \MUXShift|saida_MUX[9]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[27]~81 (
// Equation(s):
// \MUXShift|saida_MUX[27]~81_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[30]~26_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[28]~24_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[29]~25_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[27]~27_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[27]~27_combout ),
	.datab(!\BANCOREG|saidaB[29]~25_combout ),
	.datac(!\BANCOREG|saidaB[28]~24_combout ),
	.datad(!\BANCOREG|saidaB[30]~26_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[27]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[27]~81 .extended_lut = "off";
defparam \MUXShift|saida_MUX[27]~81 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[27]~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[9]~8 (
// Equation(s):
// \MUXShift|saida_MUX[9]~8_combout  = ( !\PC|DOUT [4] & ( !\PC|DOUT [5] & ( (!\PC|DOUT [6] & (!\PC|DOUT [7] & (!\PC|DOUT [2] $ (!\PC|DOUT [3])))) ) ) )

	.dataa(!\PC|DOUT [6]),
	.datab(!\PC|DOUT [7]),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT [3]),
	.datae(!\PC|DOUT [4]),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[9]~8 .extended_lut = "off";
defparam \MUXShift|saida_MUX[9]~8 .lut_mask = 64'h0880000000000000;
defparam \MUXShift|saida_MUX[9]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1091 (
// Equation(s):
// \BANCOREG|registrador~1091_combout  = (!\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~3_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~2_combout ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1091 .extended_lut = "off";
defparam \BANCOREG|registrador~1091 .lut_mask = 64'hC8C8C8C8C8C8C8C8;
defparam \BANCOREG|registrador~1091 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~62 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~62 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~62 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1086 (
// Equation(s):
// \BANCOREG|registrador~1086_combout  = ( \BANCOREG|registrador~62_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~350_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~62_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~350_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~350_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~62_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1086 .extended_lut = "off";
defparam \BANCOREG|registrador~1086 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1086 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[25]~25 (
// Equation(s):
// \MUXNOR|saida_MUX[25]~25_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~351_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~351_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[25]~25 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[25]~25 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[25]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[25]~75 (
// Equation(s):
// \MUXShift|saida_MUX[25]~75_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[28]~24_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[26]~22_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[27]~23_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[25]~25_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[25]~25_combout ),
	.datab(!\BANCOREG|saidaB[27]~23_combout ),
	.datac(!\BANCOREG|saidaB[26]~22_combout ),
	.datad(!\BANCOREG|saidaB[28]~24_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[25]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[25]~75 .extended_lut = "off";
defparam \MUXShift|saida_MUX[25]~75 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[25]~75 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[22]~23 (
// Equation(s):
// \MUXNOR|saida_MUX[22]~23_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~348_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~348_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[22]~23 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[22]~23 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[22]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[24]~20 (
// Equation(s):
// \BANCOREG|saidaB[24]~20_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~350_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~350_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[24]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[24]~20 .extended_lut = "off";
defparam \BANCOREG|saidaB[24]~20 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[24]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[23]~13 (
// Equation(s):
// \MUXNOR|saida_MUX[23]~13_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~349_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~349_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[23]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[23]~13 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[23]~13 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[23]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[25]~21 (
// Equation(s):
// \BANCOREG|saidaB[25]~21_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~351_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~351_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[25]~21 .extended_lut = "off";
defparam \BANCOREG|saidaB[25]~21 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[25]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[23]~69 (
// Equation(s):
// \MUXShift|saida_MUX[23]~69_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[26]~22_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[24]~20_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[25]~21_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[23]~13_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[23]~13_combout ),
	.datab(!\BANCOREG|saidaB[25]~21_combout ),
	.datac(!\BANCOREG|saidaB[24]~20_combout ),
	.datad(!\BANCOREG|saidaB[26]~22_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[23]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[23]~69 .extended_lut = "off";
defparam \MUXShift|saida_MUX[23]~69 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[23]~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[20]~12 (
// Equation(s):
// \MUXNOR|saida_MUX[20]~12_combout  = (!\ROM|memROM~2_combout ) # (!\BANCOREG|registrador~346_q  $ (((\ROM|memROM~0_combout  & \ROM|memROM~1_combout ))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~346_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[20]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[20]~12 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[20]~12 .lut_mask = 64'hFEF1FEF1FEF1FEF1;
defparam \MUXNOR|saida_MUX[20]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[22]~18 (
// Equation(s):
// \BANCOREG|saidaB[22]~18_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~348_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~348_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[22]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[22]~18 .extended_lut = "off";
defparam \BANCOREG|saidaB[22]~18 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[22]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[21]~22 (
// Equation(s):
// \MUXNOR|saida_MUX[21]~22_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~347_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~347_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[21]~22 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[21]~22 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[21]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[21]~63 (
// Equation(s):
// \MUXShift|saida_MUX[21]~63_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[24]~20_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[22]~18_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[23]~19_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[21]~22_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[21]~22_combout ),
	.datab(!\BANCOREG|saidaB[23]~19_combout ),
	.datac(!\BANCOREG|saidaB[22]~18_combout ),
	.datad(!\BANCOREG|saidaB[24]~20_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[21]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[21]~63 .extended_lut = "off";
defparam \MUXShift|saida_MUX[21]~63 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[21]~63 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[18]~21 (
// Equation(s):
// \MUXNOR|saida_MUX[18]~21_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~344_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~344_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[18]~21 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[18]~21 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[18]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[20]~16 (
// Equation(s):
// \BANCOREG|saidaB[20]~16_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~346_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~346_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[20]~16 .extended_lut = "off";
defparam \BANCOREG|saidaB[20]~16 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[20]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[19]~11 (
// Equation(s):
// \MUXNOR|saida_MUX[19]~11_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~345_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~345_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[19]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[19]~11 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[19]~11 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[19]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[19]~57 (
// Equation(s):
// \MUXShift|saida_MUX[19]~57_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[22]~18_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[20]~16_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[21]~17_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[19]~11_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[19]~11_combout ),
	.datab(!\BANCOREG|saidaB[21]~17_combout ),
	.datac(!\BANCOREG|saidaB[20]~16_combout ),
	.datad(!\BANCOREG|saidaB[22]~18_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[19]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[19]~57 .extended_lut = "off";
defparam \MUXShift|saida_MUX[19]~57 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[19]~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[16]~10 (
// Equation(s):
// \MUXNOR|saida_MUX[16]~10_combout  = (!\ROM|memROM~2_combout ) # (!\BANCOREG|registrador~342_q  $ (((\ROM|memROM~0_combout  & \ROM|memROM~1_combout ))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~342_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[16]~10 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[16]~10 .lut_mask = 64'hFEF1FEF1FEF1FEF1;
defparam \MUXNOR|saida_MUX[16]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[18]~14 (
// Equation(s):
// \BANCOREG|saidaB[18]~14_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~344_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~344_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[18]~14 .extended_lut = "off";
defparam \BANCOREG|saidaB[18]~14 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[18]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[17]~20 (
// Equation(s):
// \MUXNOR|saida_MUX[17]~20_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~343_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~343_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[17]~20 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[17]~20 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[17]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[17]~51 (
// Equation(s):
// \MUXShift|saida_MUX[17]~51_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[20]~16_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[18]~14_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[19]~15_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[17]~20_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[17]~20_combout ),
	.datab(!\BANCOREG|saidaB[19]~15_combout ),
	.datac(!\BANCOREG|saidaB[18]~14_combout ),
	.datad(!\BANCOREG|saidaB[20]~16_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[17]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[17]~51 .extended_lut = "off";
defparam \MUXShift|saida_MUX[17]~51 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[17]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[14]~19 (
// Equation(s):
// \MUXNOR|saida_MUX[14]~19_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~340_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~340_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[14]~19 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[14]~19 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[14]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[16]~12 (
// Equation(s):
// \BANCOREG|saidaB[16]~12_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~342_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~342_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[16]~12 .extended_lut = "off";
defparam \BANCOREG|saidaB[16]~12 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[16]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[15]~9 (
// Equation(s):
// \MUXNOR|saida_MUX[15]~9_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~341_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~341_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[15]~9 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[15]~9 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[15]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[15]~45 (
// Equation(s):
// \MUXShift|saida_MUX[15]~45_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[18]~14_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[16]~12_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[17]~13_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[15]~9_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[15]~9_combout ),
	.datab(!\BANCOREG|saidaB[17]~13_combout ),
	.datac(!\BANCOREG|saidaB[16]~12_combout ),
	.datad(!\BANCOREG|saidaB[18]~14_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[15]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[15]~45 .extended_lut = "off";
defparam \MUXShift|saida_MUX[15]~45 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[15]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[12]~8 (
// Equation(s):
// \MUXNOR|saida_MUX[12]~8_combout  = (!\ROM|memROM~2_combout ) # (!\BANCOREG|registrador~338_q  $ (((\ROM|memROM~0_combout  & \ROM|memROM~1_combout ))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~338_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[12]~8 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[12]~8 .lut_mask = 64'hFEF1FEF1FEF1FEF1;
defparam \MUXNOR|saida_MUX[12]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[14]~10 (
// Equation(s):
// \BANCOREG|saidaB[14]~10_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~340_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~340_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[14]~10 .extended_lut = "off";
defparam \BANCOREG|saidaB[14]~10 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[14]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[13]~18 (
// Equation(s):
// \MUXNOR|saida_MUX[13]~18_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~339_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~339_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[13]~18 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[13]~18 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[13]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[13]~39 (
// Equation(s):
// \MUXShift|saida_MUX[13]~39_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[16]~12_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[14]~10_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[15]~11_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[13]~18_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[13]~18_combout ),
	.datab(!\BANCOREG|saidaB[15]~11_combout ),
	.datac(!\BANCOREG|saidaB[14]~10_combout ),
	.datad(!\BANCOREG|saidaB[16]~12_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[13]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[13]~39 .extended_lut = "off";
defparam \MUXShift|saida_MUX[13]~39 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[13]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[10]~17 (
// Equation(s):
// \MUXNOR|saida_MUX[10]~17_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~336_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~336_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[10]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[10]~17 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[10]~17 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[10]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[12]~8 (
// Equation(s):
// \BANCOREG|saidaB[12]~8_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~338_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~338_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[12]~8 .extended_lut = "off";
defparam \BANCOREG|saidaB[12]~8 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[12]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[11]~7 (
// Equation(s):
// \MUXNOR|saida_MUX[11]~7_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~337_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~337_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[11]~7 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[11]~7 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[11]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[11]~33 (
// Equation(s):
// \MUXShift|saida_MUX[11]~33_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[14]~10_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[12]~8_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[13]~9_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[11]~7_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[11]~7_combout ),
	.datab(!\BANCOREG|saidaB[13]~9_combout ),
	.datac(!\BANCOREG|saidaB[12]~8_combout ),
	.datad(!\BANCOREG|saidaB[14]~10_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[11]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[11]~33 .extended_lut = "off";
defparam \MUXShift|saida_MUX[11]~33 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[11]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[8]~6 (
// Equation(s):
// \MUXNOR|saida_MUX[8]~6_combout  = (!\ROM|memROM~2_combout ) # (!\BANCOREG|registrador~334_q  $ (((\ROM|memROM~0_combout  & \ROM|memROM~1_combout ))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~334_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[8]~6 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[8]~6 .lut_mask = 64'hFEF1FEF1FEF1FEF1;
defparam \MUXNOR|saida_MUX[8]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[10]~6 (
// Equation(s):
// \BANCOREG|saidaB[10]~6_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~336_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~336_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[10]~6 .extended_lut = "off";
defparam \BANCOREG|saidaB[10]~6 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[10]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[9]~16 (
// Equation(s):
// \MUXNOR|saida_MUX[9]~16_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~335_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~335_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[9]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[9]~16 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[9]~16 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[9]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[9]~27 (
// Equation(s):
// \MUXShift|saida_MUX[9]~27_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[12]~8_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[10]~6_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[11]~7_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[9]~16_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[9]~16_combout ),
	.datab(!\BANCOREG|saidaB[11]~7_combout ),
	.datac(!\BANCOREG|saidaB[10]~6_combout ),
	.datad(!\BANCOREG|saidaB[12]~8_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[9]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[9]~27 .extended_lut = "off";
defparam \MUXShift|saida_MUX[9]~27 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[9]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[6]~15 (
// Equation(s):
// \MUXNOR|saida_MUX[6]~15_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~332_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~332_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[6]~15 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[6]~15 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[6]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[8]~4 (
// Equation(s):
// \BANCOREG|saidaB[8]~4_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~334_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~334_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[8]~4 .extended_lut = "off";
defparam \BANCOREG|saidaB[8]~4 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[8]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[7]~5 (
// Equation(s):
// \MUXNOR|saida_MUX[7]~5_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~333_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~333_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[7]~5 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[7]~5 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[7]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[7]~21 (
// Equation(s):
// \MUXShift|saida_MUX[7]~21_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[10]~6_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[8]~4_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[9]~5_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[7]~5_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[7]~5_combout ),
	.datab(!\BANCOREG|saidaB[9]~5_combout ),
	.datac(!\BANCOREG|saidaB[8]~4_combout ),
	.datad(!\BANCOREG|saidaB[10]~6_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[7]~21 .extended_lut = "off";
defparam \MUXShift|saida_MUX[7]~21 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[7]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[4]~4 (
// Equation(s):
// \MUXNOR|saida_MUX[4]~4_combout  = (!\ROM|memROM~2_combout ) # (!\BANCOREG|registrador~330_q  $ (((\ROM|memROM~0_combout  & \ROM|memROM~1_combout ))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~330_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[4]~4 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[4]~4 .lut_mask = 64'hFEF1FEF1FEF1FEF1;
defparam \MUXNOR|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[6]~2 (
// Equation(s):
// \BANCOREG|saidaB[6]~2_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~332_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~332_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[6]~2 .extended_lut = "off";
defparam \BANCOREG|saidaB[6]~2 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[6]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[5]~14 (
// Equation(s):
// \MUXNOR|saida_MUX[5]~14_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~331_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~331_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[5]~14 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[5]~14 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[5]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[5]~15 (
// Equation(s):
// \MUXShift|saida_MUX[5]~15_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[8]~4_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[6]~2_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[7]~3_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[5]~14_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[5]~14_combout ),
	.datab(!\BANCOREG|saidaB[7]~3_combout ),
	.datac(!\BANCOREG|saidaB[6]~2_combout ),
	.datad(!\BANCOREG|saidaB[8]~4_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[5]~15 .extended_lut = "off";
defparam \MUXShift|saida_MUX[5]~15 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[5]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[3]~1 (
// Equation(s):
// \MUXNOR|saida_MUX[3]~1_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~329_q  $ (((\ROM|memROM~0_combout  & \ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~329_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[3]~1 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[3]~1 .lut_mask = 64'h0E010E010E010E01;
defparam \MUXNOR|saida_MUX[3]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[4]~0 (
// Equation(s):
// \BANCOREG|saidaB[4]~0_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~330_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~330_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[4]~0 .extended_lut = "off";
defparam \BANCOREG|saidaB[4]~0 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[4]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[3]~6 (
// Equation(s):
// \MUXShift|saida_MUX[3]~6_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[6]~2_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[4]~0_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[5]~1_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[3]~1_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[3]~1_combout ),
	.datab(!\BANCOREG|saidaB[5]~1_combout ),
	.datac(!\BANCOREG|saidaB[4]~0_combout ),
	.datad(!\BANCOREG|saidaB[6]~2_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[3]~6 .extended_lut = "off";
defparam \MUXShift|saida_MUX[3]~6 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[3]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[0]~0 (
// Equation(s):
// \MUXNOR|saida_MUX[0]~0_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~326_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~326_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[0]~0 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[0]~0 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[1]~2 (
// Equation(s):
// \MUXNOR|saida_MUX[1]~2_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~327_q  $ (((\ROM|memROM~0_combout  & \ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~327_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[1]~2 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[1]~2 .lut_mask = 64'h0E010E010E010E01;
defparam \MUXNOR|saida_MUX[1]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ShiftRight|ShiftRight0~1 (
// Equation(s):
// \ShiftRight|ShiftRight0~1_combout  = ( \BANCOREG|registrador~330_q  & ( \BANCOREG|registrador~328_q  & ( ((!\ROM|memROM~6_combout  & ((!\BANCOREG|registrador~327_q ))) # (\ROM|memROM~6_combout  & (!\BANCOREG|registrador~329_q ))) # (\ROM|memROM~7_combout 
// ) ) ) ) # ( !\BANCOREG|registrador~330_q  & ( \BANCOREG|registrador~328_q  & ( (!\ROM|memROM~6_combout  & (((!\BANCOREG|registrador~327_q )) # (\ROM|memROM~7_combout ))) # (\ROM|memROM~6_combout  & (!\ROM|memROM~7_combout  & (!\BANCOREG|registrador~329_q 
// ))) ) ) ) # ( \BANCOREG|registrador~330_q  & ( !\BANCOREG|registrador~328_q  & ( (!\ROM|memROM~6_combout  & (!\ROM|memROM~7_combout  & ((!\BANCOREG|registrador~327_q )))) # (\ROM|memROM~6_combout  & (((!\BANCOREG|registrador~329_q )) # 
// (\ROM|memROM~7_combout ))) ) ) ) # ( !\BANCOREG|registrador~330_q  & ( !\BANCOREG|registrador~328_q  & ( (!\ROM|memROM~7_combout  & ((!\ROM|memROM~6_combout  & ((!\BANCOREG|registrador~327_q ))) # (\ROM|memROM~6_combout  & (!\BANCOREG|registrador~329_q 
// )))) ) ) )

	.dataa(!\ROM|memROM~6_combout ),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\BANCOREG|registrador~329_q ),
	.datad(!\BANCOREG|registrador~327_q ),
	.datae(!\BANCOREG|registrador~330_q ),
	.dataf(!\BANCOREG|registrador~328_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight|ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight|ShiftRight0~1 .lut_mask = 64'hC840D951EA62FB73;
defparam \ShiftRight|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ShiftRight|ShiftRight0~0 (
// Equation(s):
// \ShiftRight|ShiftRight0~0_combout  = (\ROM|memROM~0_combout  & (\ROM|memROM~3_combout  & (\ROM|memROM~4_combout  & \ShiftRight|ShiftRight0~1_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~3_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(!\ShiftRight|ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight|ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight|ShiftRight0~0 .lut_mask = 64'h0001000100010001;
defparam \ShiftRight|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|Equal0~0 (
// Equation(s):
// \BANCOREG|Equal0~0_combout  = ( \PC|DOUT [4] & ( !\PC|DOUT [5] & ( (!\PC|DOUT [6] & (!\PC|DOUT [7] & (!\PC|DOUT [2] & !\PC|DOUT [3]))) ) ) ) # ( !\PC|DOUT [4] & ( !\PC|DOUT [5] & ( (!\PC|DOUT [6] & !\PC|DOUT [7]) ) ) )

	.dataa(!\PC|DOUT [6]),
	.datab(!\PC|DOUT [7]),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT [3]),
	.datae(!\PC|DOUT [4]),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|Equal0~0 .extended_lut = "off";
defparam \BANCOREG|Equal0~0 .lut_mask = 64'h8888800000000000;
defparam \BANCOREG|Equal0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~39 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~39 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~39 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1063 (
// Equation(s):
// \BANCOREG|registrador~1063_combout  = ( \BANCOREG|registrador~39_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (!\BANCOREG|registrador~327_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~39_q  & ( (\ROM|memROM~0_combout  & (!\BANCOREG|registrador~327_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~327_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~39_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1063_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1063 .extended_lut = "off";
defparam \BANCOREG|registrador~1063 .lut_mask = 64'h0004FAAE0004FAAE;
defparam \BANCOREG|registrador~1063 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[1]~2 (
// Equation(s):
// \MUXShift|saida_MUX[1]~2_combout  = ( !\ROM|memROM~6_combout  & ( !\decoderInstru|selMuxShift [0] & ( (\BANCOREG|Equal0~0_combout  & ((!\ROM|memROM~7_combout  & ((\BANCOREG|registrador~1063_combout ))) # (\ROM|memROM~7_combout  & 
// (\BANCOREG|registrador~1062_combout )))) ) ) )

	.dataa(!\ROM|memROM~7_combout ),
	.datab(!\BANCOREG|Equal0~0_combout ),
	.datac(!\BANCOREG|registrador~1062_combout ),
	.datad(!\BANCOREG|registrador~1063_combout ),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(!\decoderInstru|selMuxShift [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[1]~2 .extended_lut = "off";
defparam \MUXShift|saida_MUX[1]~2 .lut_mask = 64'h0123000000000000;
defparam \MUXShift|saida_MUX[1]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[1]~3 (
// Equation(s):
// \MUXShift|saida_MUX[1]~3_combout  = ( \MUXShift|saida_MUX[1]~2_combout  & ( (!\MUXShift|saida_MUX[9]~0_combout ) # (\ShiftRight|ShiftRight0~0_combout ) ) ) # ( !\MUXShift|saida_MUX[1]~2_combout  & ( (!\MUXShift|saida_MUX[9]~0_combout  & 
// (\MUXNOR|saida_MUX[1]~2_combout  & (\decoderInstru|selMuxShift [0]))) # (\MUXShift|saida_MUX[9]~0_combout  & (((\ShiftRight|ShiftRight0~0_combout )))) ) )

	.dataa(!\MUXNOR|saida_MUX[1]~2_combout ),
	.datab(!\MUXShift|saida_MUX[9]~0_combout ),
	.datac(!\decoderInstru|selMuxShift [0]),
	.datad(!\ShiftRight|ShiftRight0~0_combout ),
	.datae(!\MUXShift|saida_MUX[1]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[1]~3 .extended_lut = "off";
defparam \MUXShift|saida_MUX[1]~3 .lut_mask = 64'h0437CCFF0437CCFF;
defparam \MUXShift|saida_MUX[1]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1093 (
// Equation(s):
// \BANCOREG|registrador~1093_combout  = !\MUXShift|saida_MUX[1]~3_combout 

	.dataa(!\MUXShift|saida_MUX[1]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1093_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1093 .extended_lut = "off";
defparam \BANCOREG|registrador~1093 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \BANCOREG|registrador~1093 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~327 (
	.clk(\KEY[0]~input_o ),
	.d(\BANCOREG|registrador~1093_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~327 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~327 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[0]~93 (
// Equation(s):
// \MUXShift|saida_MUX[0]~93_combout  = ( \BANCOREG|registrador~329_q  & ( \BANCOREG|registrador~327_q  & ( (!\ROM|memROM~7_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~326_q ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~328_q )))) 
// ) ) ) # ( !\BANCOREG|registrador~329_q  & ( \BANCOREG|registrador~327_q  & ( (!\ROM|memROM~6_combout  & (!\ROM|memROM~7_combout  & ((\BANCOREG|registrador~326_q )))) # (\ROM|memROM~6_combout  & (((\BANCOREG|registrador~328_q )) # (\ROM|memROM~7_combout 
// ))) ) ) ) # ( \BANCOREG|registrador~329_q  & ( !\BANCOREG|registrador~327_q  & ( (!\ROM|memROM~6_combout  & (((\BANCOREG|registrador~326_q )) # (\ROM|memROM~7_combout ))) # (\ROM|memROM~6_combout  & (!\ROM|memROM~7_combout  & (\BANCOREG|registrador~328_q 
// ))) ) ) ) # ( !\BANCOREG|registrador~329_q  & ( !\BANCOREG|registrador~327_q  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~326_q ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~328_q ))) # (\ROM|memROM~7_combout ) ) ) )

	.dataa(!\ROM|memROM~6_combout ),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\BANCOREG|registrador~328_q ),
	.datad(!\BANCOREG|registrador~326_q ),
	.datae(!\BANCOREG|registrador~329_q ),
	.dataf(!\BANCOREG|registrador~327_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[0]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[0]~93 .extended_lut = "off";
defparam \MUXShift|saida_MUX[0]~93 .lut_mask = 64'h37BF26AE159D048C;
defparam \MUXShift|saida_MUX[0]~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[0]~94 (
// Equation(s):
// \MUXShift|saida_MUX[0]~94_combout  = (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )

	.dataa(!\ROM|memROM~3_combout ),
	.datab(!\ROM|memROM~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[0]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[0]~94 .extended_lut = "off";
defparam \MUXShift|saida_MUX[0]~94 .lut_mask = 64'h1111111111111111;
defparam \MUXShift|saida_MUX[0]~94 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[0]~1 (
// Equation(s):
// \MUXShift|saida_MUX[0]~1_combout  = ( \MUXShift|saida_MUX[0]~93_combout  & ( \MUXShift|saida_MUX[0]~94_combout  & ( (!\MUXShift|saida_MUX[9]~0_combout  & (\MUXNOR|saida_MUX[0]~0_combout  & (\decoderInstru|selMuxShift [0]))) # 
// (\MUXShift|saida_MUX[9]~0_combout  & (((\ROM|memROM~0_combout )))) ) ) ) # ( !\MUXShift|saida_MUX[0]~93_combout  & ( \MUXShift|saida_MUX[0]~94_combout  & ( (\MUXNOR|saida_MUX[0]~0_combout  & (!\MUXShift|saida_MUX[9]~0_combout  & \decoderInstru|selMuxShift 
// [0])) ) ) ) # ( \MUXShift|saida_MUX[0]~93_combout  & ( !\MUXShift|saida_MUX[0]~94_combout  & ( (\MUXNOR|saida_MUX[0]~0_combout  & (!\MUXShift|saida_MUX[9]~0_combout  & \decoderInstru|selMuxShift [0])) ) ) ) # ( !\MUXShift|saida_MUX[0]~93_combout  & ( 
// !\MUXShift|saida_MUX[0]~94_combout  & ( (\MUXNOR|saida_MUX[0]~0_combout  & (!\MUXShift|saida_MUX[9]~0_combout  & \decoderInstru|selMuxShift [0])) ) ) )

	.dataa(!\MUXNOR|saida_MUX[0]~0_combout ),
	.datab(!\MUXShift|saida_MUX[9]~0_combout ),
	.datac(!\decoderInstru|selMuxShift [0]),
	.datad(!\ROM|memROM~0_combout ),
	.datae(!\MUXShift|saida_MUX[0]~93_combout ),
	.dataf(!\MUXShift|saida_MUX[0]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[0]~1 .extended_lut = "off";
defparam \MUXShift|saida_MUX[0]~1 .lut_mask = 64'h0404040404040437;
defparam \MUXShift|saida_MUX[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~326 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~326 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~326 .power_up = "low";
// synopsys translate_on

dffeas \BANCOREG|registrador~38 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~38 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~38 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1062 (
// Equation(s):
// \BANCOREG|registrador~1062_combout  = ( \BANCOREG|registrador~38_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~326_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~38_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~326_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~326_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~38_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1062 .extended_lut = "off";
defparam \BANCOREG|registrador~1062 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1062 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[3]~9 (
// Equation(s):
// \MUXShift|saida_MUX[3]~9_combout  = ( \ROM|memROM~6_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((\BANCOREG|registrador~1062_combout ))) # (\MUXShift|saida_MUX[9]~8_combout  & (\BANCOREG|registrador~1064_combout )) ) ) # ( !\ROM|memROM~6_combout  & 
// ( (!\MUXShift|saida_MUX[9]~8_combout  & ((\BANCOREG|registrador~1063_combout ))) # (\MUXShift|saida_MUX[9]~8_combout  & (\BANCOREG|registrador~1064_combout )) ) )

	.dataa(!\BANCOREG|registrador~1064_combout ),
	.datab(!\BANCOREG|registrador~1062_combout ),
	.datac(!\BANCOREG|registrador~1063_combout ),
	.datad(!\MUXShift|saida_MUX[9]~8_combout ),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[3]~9 .extended_lut = "off";
defparam \MUXShift|saida_MUX[3]~9 .lut_mask = 64'h0F5533550F553355;
defparam \MUXShift|saida_MUX[3]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[3]~11 (
// Equation(s):
// \MUXShift|saida_MUX[3]~11_combout  = (!\MUXShift|saida_MUX[3]~6_combout  & (((\MUXShift|saida_MUX[3]~9_combout  & \MUXShift|saida_MUX[3]~10_combout )))) # (\MUXShift|saida_MUX[3]~6_combout  & ((!\MUXShift|saida_MUX[3]~7_combout ) # 
// ((\MUXShift|saida_MUX[3]~9_combout  & \MUXShift|saida_MUX[3]~10_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~6_combout ),
	.datab(!\MUXShift|saida_MUX[3]~7_combout ),
	.datac(!\MUXShift|saida_MUX[3]~9_combout ),
	.datad(!\MUXShift|saida_MUX[3]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[3]~11 .extended_lut = "off";
defparam \MUXShift|saida_MUX[3]~11 .lut_mask = 64'h444F444F444F444F;
defparam \MUXShift|saida_MUX[3]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1092 (
// Equation(s):
// \BANCOREG|registrador~1092_combout  = !\MUXShift|saida_MUX[3]~11_combout 

	.dataa(!\MUXShift|saida_MUX[3]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1092 .extended_lut = "off";
defparam \BANCOREG|registrador~1092 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \BANCOREG|registrador~1092 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~329 (
	.clk(\KEY[0]~input_o ),
	.d(\BANCOREG|registrador~1092_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~329 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~329 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[2]~95 (
// Equation(s):
// \MUXShift|saida_MUX[2]~95_combout  = ( \BANCOREG|registrador~331_q  & ( \BANCOREG|registrador~329_q  & ( (!\ROM|memROM~7_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~328_q ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~330_q )))) 
// # (\ROM|memROM~7_combout  & (\ROM|memROM~6_combout )) ) ) ) # ( !\BANCOREG|registrador~331_q  & ( \BANCOREG|registrador~329_q  & ( (!\ROM|memROM~7_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~328_q ))) # (\ROM|memROM~6_combout  & 
// (\BANCOREG|registrador~330_q )))) ) ) ) # ( \BANCOREG|registrador~331_q  & ( !\BANCOREG|registrador~329_q  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~328_q ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~330_q ))) # 
// (\ROM|memROM~7_combout ) ) ) ) # ( !\BANCOREG|registrador~331_q  & ( !\BANCOREG|registrador~329_q  & ( (!\ROM|memROM~7_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~328_q ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~330_q )))) # 
// (\ROM|memROM~7_combout  & (!\ROM|memROM~6_combout )) ) ) )

	.dataa(!\ROM|memROM~7_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~330_q ),
	.datad(!\BANCOREG|registrador~328_q ),
	.datae(!\BANCOREG|registrador~331_q ),
	.dataf(!\BANCOREG|registrador~329_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[2]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[2]~95 .extended_lut = "off";
defparam \MUXShift|saida_MUX[2]~95 .lut_mask = 64'h46CE57DF028A139B;
defparam \MUXShift|saida_MUX[2]~95 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[2]~3 (
// Equation(s):
// \MUXNOR|saida_MUX[2]~3_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~328_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~328_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[2]~3 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[2]~3 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[2]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[2]~96 (
// Equation(s):
// \MUXShift|saida_MUX[2]~96_combout  = ( \ROM|memROM~7_combout  & ( \ROM|memROM~5_combout  & ( (\MUXNOR|saida_MUX[2]~3_combout  & \decoderInstru|selMuxShift [0]) ) ) ) # ( !\ROM|memROM~7_combout  & ( \ROM|memROM~5_combout  & ( 
// (\MUXNOR|saida_MUX[2]~3_combout  & \decoderInstru|selMuxShift [0]) ) ) ) # ( \ROM|memROM~7_combout  & ( !\ROM|memROM~5_combout  & ( (!\decoderInstru|selMuxShift [0] & (((\ROM|memROM~3_combout  & !\BANCOREG|registrador~327_q )))) # 
// (\decoderInstru|selMuxShift [0] & (\MUXNOR|saida_MUX[2]~3_combout )) ) ) ) # ( !\ROM|memROM~7_combout  & ( !\ROM|memROM~5_combout  & ( (\MUXNOR|saida_MUX[2]~3_combout  & \decoderInstru|selMuxShift [0]) ) ) )

	.dataa(!\MUXNOR|saida_MUX[2]~3_combout ),
	.datab(!\decoderInstru|selMuxShift [0]),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\BANCOREG|registrador~327_q ),
	.datae(!\ROM|memROM~7_combout ),
	.dataf(!\ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[2]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[2]~96 .extended_lut = "off";
defparam \MUXShift|saida_MUX[2]~96 .lut_mask = 64'h11111D1111111111;
defparam \MUXShift|saida_MUX[2]~96 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[2]~4 (
// Equation(s):
// \MUXShift|saida_MUX[2]~4_combout  = ( \MUXShift|saida_MUX[2]~95_combout  & ( \MUXShift|saida_MUX[2]~96_combout  & ( (!\MUXShift|saida_MUX[9]~0_combout ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) ) ) # ( 
// !\MUXShift|saida_MUX[2]~95_combout  & ( \MUXShift|saida_MUX[2]~96_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  ) ) ) # ( \MUXShift|saida_MUX[2]~95_combout  & ( !\MUXShift|saida_MUX[2]~96_combout  & ( (\MUXShift|saida_MUX[9]~0_combout  & 
// (\ROM|memROM~0_combout  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) ) )

	.dataa(!\MUXShift|saida_MUX[9]~0_combout ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\MUXShift|saida_MUX[2]~95_combout ),
	.dataf(!\MUXShift|saida_MUX[2]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[2]~4 .extended_lut = "off";
defparam \MUXShift|saida_MUX[2]~4 .lut_mask = 64'h00000001AAAAAAAB;
defparam \MUXShift|saida_MUX[2]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~328 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~328 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~328 .power_up = "low";
// synopsys translate_on

dffeas \BANCOREG|registrador~40 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~40 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~40 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1064 (
// Equation(s):
// \BANCOREG|registrador~1064_combout  = ( \BANCOREG|registrador~40_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~328_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~40_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~328_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~328_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~40_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1064 .extended_lut = "off";
defparam \BANCOREG|registrador~1064 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1064 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~41 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~41 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~41 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1065 (
// Equation(s):
// \BANCOREG|registrador~1065_combout  = ( \BANCOREG|registrador~41_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (!\BANCOREG|registrador~329_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~41_q  & ( (\ROM|memROM~0_combout  & (!\BANCOREG|registrador~329_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~329_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~41_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1065_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1065 .extended_lut = "off";
defparam \BANCOREG|registrador~1065 .lut_mask = 64'h0004FAAE0004FAAE;
defparam \BANCOREG|registrador~1065 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[5]~16 (
// Equation(s):
// \MUXShift|saida_MUX[5]~16_combout  = ( \ROM|memROM~6_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & (\BANCOREG|registrador~1064_combout )) # (\MUXShift|saida_MUX[9]~8_combout  & ((\BANCOREG|registrador~1066_combout ))) ) ) # ( !\ROM|memROM~6_combout  
// & ( (!\MUXShift|saida_MUX[9]~8_combout  & (\BANCOREG|registrador~1065_combout )) # (\MUXShift|saida_MUX[9]~8_combout  & ((\BANCOREG|registrador~1066_combout ))) ) )

	.dataa(!\BANCOREG|registrador~1064_combout ),
	.datab(!\BANCOREG|registrador~1065_combout ),
	.datac(!\BANCOREG|registrador~1066_combout ),
	.datad(!\MUXShift|saida_MUX[9]~8_combout ),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[5]~16 .extended_lut = "off";
defparam \MUXShift|saida_MUX[5]~16 .lut_mask = 64'h330F550F330F550F;
defparam \MUXShift|saida_MUX[5]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[5]~17 (
// Equation(s):
// \MUXShift|saida_MUX[5]~17_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[5]~16_combout )) # (\MUXShift|saida_MUX[5]~15_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[5]~16_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[5]~15_combout ),
	.datad(!\MUXShift|saida_MUX[5]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[5]~17 .extended_lut = "off";
defparam \MUXShift|saida_MUX[5]~17 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[5]~17 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~331 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~331 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~331 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[5]~1 (
// Equation(s):
// \BANCOREG|saidaB[5]~1_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~331_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~331_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[5]~1 .extended_lut = "off";
defparam \BANCOREG|saidaB[5]~1 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[5]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[4]~12 (
// Equation(s):
// \MUXShift|saida_MUX[4]~12_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[7]~3_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[5]~1_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[6]~2_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// !\MUXNOR|saida_MUX[4]~4_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[4]~4_combout ),
	.datab(!\BANCOREG|saidaB[6]~2_combout ),
	.datac(!\BANCOREG|saidaB[5]~1_combout ),
	.datad(!\BANCOREG|saidaB[7]~3_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[4]~12 .extended_lut = "off";
defparam \MUXShift|saida_MUX[4]~12 .lut_mask = 64'hAAAA33330F0F00FF;
defparam \MUXShift|saida_MUX[4]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[4]~13 (
// Equation(s):
// \MUXShift|saida_MUX[4]~13_combout  = ( \ROM|memROM~6_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((\BANCOREG|registrador~1063_combout ))) # (\MUXShift|saida_MUX[9]~8_combout  & (\BANCOREG|registrador~1065_combout )) ) ) # ( !\ROM|memROM~6_combout  
// & ( (!\MUXShift|saida_MUX[9]~8_combout  & (\BANCOREG|registrador~1064_combout )) # (\MUXShift|saida_MUX[9]~8_combout  & ((\BANCOREG|registrador~1065_combout ))) ) )

	.dataa(!\BANCOREG|registrador~1064_combout ),
	.datab(!\BANCOREG|registrador~1065_combout ),
	.datac(!\BANCOREG|registrador~1063_combout ),
	.datad(!\MUXShift|saida_MUX[9]~8_combout ),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[4]~13 .extended_lut = "off";
defparam \MUXShift|saida_MUX[4]~13 .lut_mask = 64'h55330F3355330F33;
defparam \MUXShift|saida_MUX[4]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[4]~14 (
// Equation(s):
// \MUXShift|saida_MUX[4]~14_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[4]~13_combout )) # (\MUXShift|saida_MUX[4]~12_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[4]~13_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[4]~12_combout ),
	.datad(!\MUXShift|saida_MUX[4]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[4]~14 .extended_lut = "off";
defparam \MUXShift|saida_MUX[4]~14 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[4]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~330 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~330 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~330 .power_up = "low";
// synopsys translate_on

dffeas \BANCOREG|registrador~42 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~42 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~42 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1066 (
// Equation(s):
// \BANCOREG|registrador~1066_combout  = ( \BANCOREG|registrador~42_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~330_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~42_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~330_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~330_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~42_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1066 .extended_lut = "off";
defparam \BANCOREG|registrador~1066 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1066 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~43 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~43 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~43 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1067 (
// Equation(s):
// \BANCOREG|registrador~1067_combout  = ( \BANCOREG|registrador~43_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~331_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~43_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~331_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~331_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~43_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1067 .extended_lut = "off";
defparam \BANCOREG|registrador~1067 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1067 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[7]~22 (
// Equation(s):
// \MUXShift|saida_MUX[7]~22_combout  = ( \ROM|memROM~6_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & (\BANCOREG|registrador~1066_combout )) # (\MUXShift|saida_MUX[9]~8_combout  & ((\BANCOREG|registrador~1068_combout ))) ) ) # ( !\ROM|memROM~6_combout  
// & ( (!\MUXShift|saida_MUX[9]~8_combout  & (\BANCOREG|registrador~1067_combout )) # (\MUXShift|saida_MUX[9]~8_combout  & ((\BANCOREG|registrador~1068_combout ))) ) )

	.dataa(!\BANCOREG|registrador~1066_combout ),
	.datab(!\BANCOREG|registrador~1067_combout ),
	.datac(!\BANCOREG|registrador~1068_combout ),
	.datad(!\MUXShift|saida_MUX[9]~8_combout ),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[7]~22 .extended_lut = "off";
defparam \MUXShift|saida_MUX[7]~22 .lut_mask = 64'h330F550F330F550F;
defparam \MUXShift|saida_MUX[7]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[7]~23 (
// Equation(s):
// \MUXShift|saida_MUX[7]~23_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[7]~22_combout )) # (\MUXShift|saida_MUX[7]~21_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[7]~22_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[7]~21_combout ),
	.datad(!\MUXShift|saida_MUX[7]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[7]~23 .extended_lut = "off";
defparam \MUXShift|saida_MUX[7]~23 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[7]~23 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~333 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~333 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~333 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[7]~3 (
// Equation(s):
// \BANCOREG|saidaB[7]~3_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~333_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~333_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[7]~3 .extended_lut = "off";
defparam \BANCOREG|saidaB[7]~3 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[7]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[6]~18 (
// Equation(s):
// \MUXShift|saida_MUX[6]~18_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[9]~5_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[7]~3_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[8]~4_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[6]~15_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[6]~15_combout ),
	.datab(!\BANCOREG|saidaB[8]~4_combout ),
	.datac(!\BANCOREG|saidaB[7]~3_combout ),
	.datad(!\BANCOREG|saidaB[9]~5_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[6]~18 .extended_lut = "off";
defparam \MUXShift|saida_MUX[6]~18 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[6]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[6]~19 (
// Equation(s):
// \MUXShift|saida_MUX[6]~19_combout  = ( \ROM|memROM~6_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & (\BANCOREG|registrador~1065_combout )) # (\MUXShift|saida_MUX[9]~8_combout  & ((\BANCOREG|registrador~1067_combout ))) ) ) # ( !\ROM|memROM~6_combout  
// & ( (!\MUXShift|saida_MUX[9]~8_combout  & (\BANCOREG|registrador~1066_combout )) # (\MUXShift|saida_MUX[9]~8_combout  & ((\BANCOREG|registrador~1067_combout ))) ) )

	.dataa(!\BANCOREG|registrador~1065_combout ),
	.datab(!\BANCOREG|registrador~1066_combout ),
	.datac(!\BANCOREG|registrador~1067_combout ),
	.datad(!\MUXShift|saida_MUX[9]~8_combout ),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[6]~19 .extended_lut = "off";
defparam \MUXShift|saida_MUX[6]~19 .lut_mask = 64'h330F550F330F550F;
defparam \MUXShift|saida_MUX[6]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[6]~20 (
// Equation(s):
// \MUXShift|saida_MUX[6]~20_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[6]~19_combout )) # (\MUXShift|saida_MUX[6]~18_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[6]~19_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[6]~18_combout ),
	.datad(!\MUXShift|saida_MUX[6]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[6]~20 .extended_lut = "off";
defparam \MUXShift|saida_MUX[6]~20 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[6]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~332 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~332 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~332 .power_up = "low";
// synopsys translate_on

dffeas \BANCOREG|registrador~44 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~44 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~44 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1068 (
// Equation(s):
// \BANCOREG|registrador~1068_combout  = ( \BANCOREG|registrador~44_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~332_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~44_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~332_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~332_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~44_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1068 .extended_lut = "off";
defparam \BANCOREG|registrador~1068 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1068 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~45 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~45 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~45 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1069 (
// Equation(s):
// \BANCOREG|registrador~1069_combout  = ( \BANCOREG|registrador~45_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~333_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~45_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~333_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~333_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~45_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1069_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1069 .extended_lut = "off";
defparam \BANCOREG|registrador~1069 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1069 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[9]~28 (
// Equation(s):
// \MUXShift|saida_MUX[9]~28_combout  = ( \BANCOREG|registrador~1070_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1069_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1068_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) ) 
// ) # ( !\BANCOREG|registrador~1070_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1069_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1068_combout )))) ) )

	.dataa(!\BANCOREG|registrador~1068_combout ),
	.datab(!\MUXShift|saida_MUX[9]~8_combout ),
	.datac(!\ROM|memROM~6_combout ),
	.datad(!\BANCOREG|registrador~1069_combout ),
	.datae(!\BANCOREG|registrador~1070_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[9]~28 .extended_lut = "off";
defparam \MUXShift|saida_MUX[9]~28 .lut_mask = 64'h04C437F704C437F7;
defparam \MUXShift|saida_MUX[9]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[9]~29 (
// Equation(s):
// \MUXShift|saida_MUX[9]~29_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[9]~28_combout )) # (\MUXShift|saida_MUX[9]~27_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[9]~28_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[9]~27_combout ),
	.datad(!\MUXShift|saida_MUX[9]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[9]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[9]~29 .extended_lut = "off";
defparam \MUXShift|saida_MUX[9]~29 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[9]~29 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~335 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~335 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~335 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[9]~5 (
// Equation(s):
// \BANCOREG|saidaB[9]~5_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~335_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~335_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[9]~5 .extended_lut = "off";
defparam \BANCOREG|saidaB[9]~5 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[9]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[8]~24 (
// Equation(s):
// \MUXShift|saida_MUX[8]~24_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[11]~7_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[9]~5_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[10]~6_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// !\MUXNOR|saida_MUX[8]~6_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[8]~6_combout ),
	.datab(!\BANCOREG|saidaB[10]~6_combout ),
	.datac(!\BANCOREG|saidaB[9]~5_combout ),
	.datad(!\BANCOREG|saidaB[11]~7_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[8]~24 .extended_lut = "off";
defparam \MUXShift|saida_MUX[8]~24 .lut_mask = 64'hAAAA33330F0F00FF;
defparam \MUXShift|saida_MUX[8]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[8]~25 (
// Equation(s):
// \MUXShift|saida_MUX[8]~25_combout  = ( \BANCOREG|registrador~1069_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1068_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1067_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) ) 
// ) # ( !\BANCOREG|registrador~1069_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1068_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1067_combout )))) ) )

	.dataa(!\BANCOREG|registrador~1067_combout ),
	.datab(!\BANCOREG|registrador~1068_combout ),
	.datac(!\MUXShift|saida_MUX[9]~8_combout ),
	.datad(!\ROM|memROM~6_combout ),
	.datae(!\BANCOREG|registrador~1069_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[8]~25 .extended_lut = "off";
defparam \MUXShift|saida_MUX[8]~25 .lut_mask = 64'h30503F5F30503F5F;
defparam \MUXShift|saida_MUX[8]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[8]~26 (
// Equation(s):
// \MUXShift|saida_MUX[8]~26_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[8]~25_combout )) # (\MUXShift|saida_MUX[8]~24_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[8]~25_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[8]~24_combout ),
	.datad(!\MUXShift|saida_MUX[8]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[8]~26 .extended_lut = "off";
defparam \MUXShift|saida_MUX[8]~26 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[8]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~334 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~334 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~334 .power_up = "low";
// synopsys translate_on

dffeas \BANCOREG|registrador~46 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~46 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~46 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1070 (
// Equation(s):
// \BANCOREG|registrador~1070_combout  = ( \BANCOREG|registrador~46_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~334_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~46_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~334_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~334_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~46_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1070 .extended_lut = "off";
defparam \BANCOREG|registrador~1070 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1070 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~47 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~47 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~47 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1071 (
// Equation(s):
// \BANCOREG|registrador~1071_combout  = ( \BANCOREG|registrador~47_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~335_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~47_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~335_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~335_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~47_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1071_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1071 .extended_lut = "off";
defparam \BANCOREG|registrador~1071 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1071 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[11]~34 (
// Equation(s):
// \MUXShift|saida_MUX[11]~34_combout  = ( \BANCOREG|registrador~1072_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1071_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1070_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1072_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1071_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1070_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1070_combout ),
	.datad(!\BANCOREG|registrador~1071_combout ),
	.datae(!\BANCOREG|registrador~1072_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[11]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[11]~34 .extended_lut = "off";
defparam \MUXShift|saida_MUX[11]~34 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[11]~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[11]~35 (
// Equation(s):
// \MUXShift|saida_MUX[11]~35_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[11]~34_combout )) # (\MUXShift|saida_MUX[11]~33_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[11]~34_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[11]~33_combout ),
	.datad(!\MUXShift|saida_MUX[11]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[11]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[11]~35 .extended_lut = "off";
defparam \MUXShift|saida_MUX[11]~35 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[11]~35 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~337 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~337 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~337 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[11]~7 (
// Equation(s):
// \BANCOREG|saidaB[11]~7_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~337_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~337_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[11]~7 .extended_lut = "off";
defparam \BANCOREG|saidaB[11]~7 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[11]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[10]~30 (
// Equation(s):
// \MUXShift|saida_MUX[10]~30_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[13]~9_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[11]~7_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[12]~8_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[10]~17_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[10]~17_combout ),
	.datab(!\BANCOREG|saidaB[12]~8_combout ),
	.datac(!\BANCOREG|saidaB[11]~7_combout ),
	.datad(!\BANCOREG|saidaB[13]~9_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[10]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[10]~30 .extended_lut = "off";
defparam \MUXShift|saida_MUX[10]~30 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[10]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[10]~31 (
// Equation(s):
// \MUXShift|saida_MUX[10]~31_combout  = ( \BANCOREG|registrador~1071_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1070_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1069_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1071_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1070_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1069_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1069_combout ),
	.datad(!\BANCOREG|registrador~1070_combout ),
	.datae(!\BANCOREG|registrador~1071_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[10]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[10]~31 .extended_lut = "off";
defparam \MUXShift|saida_MUX[10]~31 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[10]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[10]~32 (
// Equation(s):
// \MUXShift|saida_MUX[10]~32_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[10]~31_combout )) # (\MUXShift|saida_MUX[10]~30_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[10]~31_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[10]~30_combout ),
	.datad(!\MUXShift|saida_MUX[10]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[10]~32 .extended_lut = "off";
defparam \MUXShift|saida_MUX[10]~32 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[10]~32 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~336 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~336 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~336 .power_up = "low";
// synopsys translate_on

dffeas \BANCOREG|registrador~48 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~48 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~48 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1072 (
// Equation(s):
// \BANCOREG|registrador~1072_combout  = ( \BANCOREG|registrador~48_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~336_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~48_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~336_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~336_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~48_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1072 .extended_lut = "off";
defparam \BANCOREG|registrador~1072 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1072 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~49 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~49 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~49 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1073 (
// Equation(s):
// \BANCOREG|registrador~1073_combout  = ( \BANCOREG|registrador~49_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~337_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~49_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~337_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~337_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~49_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1073_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1073 .extended_lut = "off";
defparam \BANCOREG|registrador~1073 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1073 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[13]~40 (
// Equation(s):
// \MUXShift|saida_MUX[13]~40_combout  = ( \BANCOREG|registrador~1074_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1073_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1072_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1074_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1073_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1072_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1072_combout ),
	.datad(!\BANCOREG|registrador~1073_combout ),
	.datae(!\BANCOREG|registrador~1074_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[13]~40 .extended_lut = "off";
defparam \MUXShift|saida_MUX[13]~40 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[13]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[13]~41 (
// Equation(s):
// \MUXShift|saida_MUX[13]~41_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[13]~40_combout )) # (\MUXShift|saida_MUX[13]~39_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[13]~40_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[13]~39_combout ),
	.datad(!\MUXShift|saida_MUX[13]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[13]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[13]~41 .extended_lut = "off";
defparam \MUXShift|saida_MUX[13]~41 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[13]~41 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~339 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~339 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~339 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[13]~9 (
// Equation(s):
// \BANCOREG|saidaB[13]~9_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~339_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~339_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[13]~9 .extended_lut = "off";
defparam \BANCOREG|saidaB[13]~9 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[13]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[12]~36 (
// Equation(s):
// \MUXShift|saida_MUX[12]~36_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[15]~11_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[13]~9_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[14]~10_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// !\MUXNOR|saida_MUX[12]~8_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[12]~8_combout ),
	.datab(!\BANCOREG|saidaB[14]~10_combout ),
	.datac(!\BANCOREG|saidaB[13]~9_combout ),
	.datad(!\BANCOREG|saidaB[15]~11_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[12]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[12]~36 .extended_lut = "off";
defparam \MUXShift|saida_MUX[12]~36 .lut_mask = 64'hAAAA33330F0F00FF;
defparam \MUXShift|saida_MUX[12]~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[12]~37 (
// Equation(s):
// \MUXShift|saida_MUX[12]~37_combout  = ( \BANCOREG|registrador~1073_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1072_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1071_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1073_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1072_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1071_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1071_combout ),
	.datad(!\BANCOREG|registrador~1072_combout ),
	.datae(!\BANCOREG|registrador~1073_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[12]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[12]~37 .extended_lut = "off";
defparam \MUXShift|saida_MUX[12]~37 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[12]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[12]~38 (
// Equation(s):
// \MUXShift|saida_MUX[12]~38_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[12]~37_combout )) # (\MUXShift|saida_MUX[12]~36_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[12]~37_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[12]~36_combout ),
	.datad(!\MUXShift|saida_MUX[12]~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[12]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[12]~38 .extended_lut = "off";
defparam \MUXShift|saida_MUX[12]~38 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[12]~38 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~338 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[12]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~338 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~338 .power_up = "low";
// synopsys translate_on

dffeas \BANCOREG|registrador~50 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[12]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~50 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~50 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1074 (
// Equation(s):
// \BANCOREG|registrador~1074_combout  = ( \BANCOREG|registrador~50_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~338_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~50_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~338_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~338_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~50_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1074 .extended_lut = "off";
defparam \BANCOREG|registrador~1074 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1074 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~51 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~51 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~51 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1075 (
// Equation(s):
// \BANCOREG|registrador~1075_combout  = ( \BANCOREG|registrador~51_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~339_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~51_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~339_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~339_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~51_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1075_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1075 .extended_lut = "off";
defparam \BANCOREG|registrador~1075 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1075 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[15]~46 (
// Equation(s):
// \MUXShift|saida_MUX[15]~46_combout  = ( \BANCOREG|registrador~1076_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1075_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1074_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1076_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1075_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1074_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1074_combout ),
	.datad(!\BANCOREG|registrador~1075_combout ),
	.datae(!\BANCOREG|registrador~1076_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[15]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[15]~46 .extended_lut = "off";
defparam \MUXShift|saida_MUX[15]~46 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[15]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[15]~47 (
// Equation(s):
// \MUXShift|saida_MUX[15]~47_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[15]~46_combout )) # (\MUXShift|saida_MUX[15]~45_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[15]~46_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[15]~45_combout ),
	.datad(!\MUXShift|saida_MUX[15]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[15]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[15]~47 .extended_lut = "off";
defparam \MUXShift|saida_MUX[15]~47 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[15]~47 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~341 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~341 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~341 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[15]~11 (
// Equation(s):
// \BANCOREG|saidaB[15]~11_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~341_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~341_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[15]~11 .extended_lut = "off";
defparam \BANCOREG|saidaB[15]~11 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[15]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[14]~42 (
// Equation(s):
// \MUXShift|saida_MUX[14]~42_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[17]~13_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[15]~11_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[16]~12_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[14]~19_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[14]~19_combout ),
	.datab(!\BANCOREG|saidaB[16]~12_combout ),
	.datac(!\BANCOREG|saidaB[15]~11_combout ),
	.datad(!\BANCOREG|saidaB[17]~13_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[14]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[14]~42 .extended_lut = "off";
defparam \MUXShift|saida_MUX[14]~42 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[14]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[14]~43 (
// Equation(s):
// \MUXShift|saida_MUX[14]~43_combout  = ( \BANCOREG|registrador~1075_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1074_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1073_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1075_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1074_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1073_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1073_combout ),
	.datad(!\BANCOREG|registrador~1074_combout ),
	.datae(!\BANCOREG|registrador~1075_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[14]~43 .extended_lut = "off";
defparam \MUXShift|saida_MUX[14]~43 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[14]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[14]~44 (
// Equation(s):
// \MUXShift|saida_MUX[14]~44_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[14]~43_combout )) # (\MUXShift|saida_MUX[14]~42_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[14]~43_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[14]~42_combout ),
	.datad(!\MUXShift|saida_MUX[14]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[14]~44 .extended_lut = "off";
defparam \MUXShift|saida_MUX[14]~44 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[14]~44 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~340 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~340 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~340 .power_up = "low";
// synopsys translate_on

dffeas \BANCOREG|registrador~52 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~52 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~52 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1076 (
// Equation(s):
// \BANCOREG|registrador~1076_combout  = ( \BANCOREG|registrador~52_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~340_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~52_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~340_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~340_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~52_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1076 .extended_lut = "off";
defparam \BANCOREG|registrador~1076 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1076 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~53 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~53 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~53 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1077 (
// Equation(s):
// \BANCOREG|registrador~1077_combout  = ( \BANCOREG|registrador~53_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~341_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~53_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~341_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~341_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~53_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1077_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1077 .extended_lut = "off";
defparam \BANCOREG|registrador~1077 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1077 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[17]~52 (
// Equation(s):
// \MUXShift|saida_MUX[17]~52_combout  = ( \BANCOREG|registrador~1078_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1077_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1076_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1078_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1077_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1076_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1076_combout ),
	.datad(!\BANCOREG|registrador~1077_combout ),
	.datae(!\BANCOREG|registrador~1078_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[17]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[17]~52 .extended_lut = "off";
defparam \MUXShift|saida_MUX[17]~52 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[17]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[17]~53 (
// Equation(s):
// \MUXShift|saida_MUX[17]~53_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[17]~52_combout )) # (\MUXShift|saida_MUX[17]~51_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[17]~52_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[17]~51_combout ),
	.datad(!\MUXShift|saida_MUX[17]~52_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[17]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[17]~53 .extended_lut = "off";
defparam \MUXShift|saida_MUX[17]~53 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[17]~53 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~343 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[17]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~343 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~343 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[17]~13 (
// Equation(s):
// \BANCOREG|saidaB[17]~13_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~343_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~343_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[17]~13 .extended_lut = "off";
defparam \BANCOREG|saidaB[17]~13 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[17]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[16]~48 (
// Equation(s):
// \MUXShift|saida_MUX[16]~48_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[19]~15_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[17]~13_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[18]~14_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// !\MUXNOR|saida_MUX[16]~10_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[16]~10_combout ),
	.datab(!\BANCOREG|saidaB[18]~14_combout ),
	.datac(!\BANCOREG|saidaB[17]~13_combout ),
	.datad(!\BANCOREG|saidaB[19]~15_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[16]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[16]~48 .extended_lut = "off";
defparam \MUXShift|saida_MUX[16]~48 .lut_mask = 64'hAAAA33330F0F00FF;
defparam \MUXShift|saida_MUX[16]~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[16]~49 (
// Equation(s):
// \MUXShift|saida_MUX[16]~49_combout  = ( \BANCOREG|registrador~1077_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1076_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1075_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1077_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1076_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1075_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1075_combout ),
	.datad(!\BANCOREG|registrador~1076_combout ),
	.datae(!\BANCOREG|registrador~1077_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[16]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[16]~49 .extended_lut = "off";
defparam \MUXShift|saida_MUX[16]~49 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[16]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[16]~50 (
// Equation(s):
// \MUXShift|saida_MUX[16]~50_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[16]~49_combout )) # (\MUXShift|saida_MUX[16]~48_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[16]~49_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[16]~48_combout ),
	.datad(!\MUXShift|saida_MUX[16]~49_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[16]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[16]~50 .extended_lut = "off";
defparam \MUXShift|saida_MUX[16]~50 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[16]~50 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~342 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[16]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~342 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~342 .power_up = "low";
// synopsys translate_on

dffeas \BANCOREG|registrador~54 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[16]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~54 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~54 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1078 (
// Equation(s):
// \BANCOREG|registrador~1078_combout  = ( \BANCOREG|registrador~54_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~342_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~54_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~342_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~342_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~54_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1078 .extended_lut = "off";
defparam \BANCOREG|registrador~1078 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1078 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~55 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[17]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~55 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~55 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1079 (
// Equation(s):
// \BANCOREG|registrador~1079_combout  = ( \BANCOREG|registrador~55_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~343_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~55_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~343_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~343_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~55_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1079 .extended_lut = "off";
defparam \BANCOREG|registrador~1079 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1079 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[19]~58 (
// Equation(s):
// \MUXShift|saida_MUX[19]~58_combout  = ( \BANCOREG|registrador~1080_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1079_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1078_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1080_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1079_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1078_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1078_combout ),
	.datad(!\BANCOREG|registrador~1079_combout ),
	.datae(!\BANCOREG|registrador~1080_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[19]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[19]~58 .extended_lut = "off";
defparam \MUXShift|saida_MUX[19]~58 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[19]~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[19]~59 (
// Equation(s):
// \MUXShift|saida_MUX[19]~59_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[19]~58_combout )) # (\MUXShift|saida_MUX[19]~57_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[19]~58_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[19]~57_combout ),
	.datad(!\MUXShift|saida_MUX[19]~58_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[19]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[19]~59 .extended_lut = "off";
defparam \MUXShift|saida_MUX[19]~59 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[19]~59 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~345 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[19]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~345 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~345 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[19]~15 (
// Equation(s):
// \BANCOREG|saidaB[19]~15_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~345_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~345_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[19]~15 .extended_lut = "off";
defparam \BANCOREG|saidaB[19]~15 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[19]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[18]~54 (
// Equation(s):
// \MUXShift|saida_MUX[18]~54_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[21]~17_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[19]~15_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[20]~16_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[18]~21_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[18]~21_combout ),
	.datab(!\BANCOREG|saidaB[20]~16_combout ),
	.datac(!\BANCOREG|saidaB[19]~15_combout ),
	.datad(!\BANCOREG|saidaB[21]~17_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[18]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[18]~54 .extended_lut = "off";
defparam \MUXShift|saida_MUX[18]~54 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[18]~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[18]~55 (
// Equation(s):
// \MUXShift|saida_MUX[18]~55_combout  = ( \BANCOREG|registrador~1079_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1078_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1077_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1079_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1078_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1077_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1077_combout ),
	.datad(!\BANCOREG|registrador~1078_combout ),
	.datae(!\BANCOREG|registrador~1079_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[18]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[18]~55 .extended_lut = "off";
defparam \MUXShift|saida_MUX[18]~55 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[18]~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[18]~56 (
// Equation(s):
// \MUXShift|saida_MUX[18]~56_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[18]~55_combout )) # (\MUXShift|saida_MUX[18]~54_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[18]~55_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[18]~54_combout ),
	.datad(!\MUXShift|saida_MUX[18]~55_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[18]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[18]~56 .extended_lut = "off";
defparam \MUXShift|saida_MUX[18]~56 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[18]~56 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~344 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~344 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~344 .power_up = "low";
// synopsys translate_on

dffeas \BANCOREG|registrador~56 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~56 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~56 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1080 (
// Equation(s):
// \BANCOREG|registrador~1080_combout  = ( \BANCOREG|registrador~56_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~344_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~56_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~344_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~344_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~56_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1080 .extended_lut = "off";
defparam \BANCOREG|registrador~1080 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1080 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~57 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[19]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~57 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~57 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1081 (
// Equation(s):
// \BANCOREG|registrador~1081_combout  = ( \BANCOREG|registrador~57_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~345_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~57_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~345_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~345_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~57_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1081_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1081 .extended_lut = "off";
defparam \BANCOREG|registrador~1081 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1081 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[21]~64 (
// Equation(s):
// \MUXShift|saida_MUX[21]~64_combout  = ( \BANCOREG|registrador~1082_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1081_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1080_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1082_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1081_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1080_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1080_combout ),
	.datad(!\BANCOREG|registrador~1081_combout ),
	.datae(!\BANCOREG|registrador~1082_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[21]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[21]~64 .extended_lut = "off";
defparam \MUXShift|saida_MUX[21]~64 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[21]~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[21]~65 (
// Equation(s):
// \MUXShift|saida_MUX[21]~65_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[21]~64_combout )) # (\MUXShift|saida_MUX[21]~63_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[21]~64_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[21]~63_combout ),
	.datad(!\MUXShift|saida_MUX[21]~64_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[21]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[21]~65 .extended_lut = "off";
defparam \MUXShift|saida_MUX[21]~65 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[21]~65 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~347 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[21]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~347 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~347 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[21]~17 (
// Equation(s):
// \BANCOREG|saidaB[21]~17_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~347_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~347_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[21]~17 .extended_lut = "off";
defparam \BANCOREG|saidaB[21]~17 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[21]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[20]~60 (
// Equation(s):
// \MUXShift|saida_MUX[20]~60_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[23]~19_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[21]~17_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[22]~18_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// !\MUXNOR|saida_MUX[20]~12_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[20]~12_combout ),
	.datab(!\BANCOREG|saidaB[22]~18_combout ),
	.datac(!\BANCOREG|saidaB[21]~17_combout ),
	.datad(!\BANCOREG|saidaB[23]~19_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[20]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[20]~60 .extended_lut = "off";
defparam \MUXShift|saida_MUX[20]~60 .lut_mask = 64'hAAAA33330F0F00FF;
defparam \MUXShift|saida_MUX[20]~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[20]~61 (
// Equation(s):
// \MUXShift|saida_MUX[20]~61_combout  = ( \BANCOREG|registrador~1081_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1080_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1079_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1081_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1080_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1079_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1079_combout ),
	.datad(!\BANCOREG|registrador~1080_combout ),
	.datae(!\BANCOREG|registrador~1081_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[20]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[20]~61 .extended_lut = "off";
defparam \MUXShift|saida_MUX[20]~61 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[20]~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[20]~62 (
// Equation(s):
// \MUXShift|saida_MUX[20]~62_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[20]~61_combout )) # (\MUXShift|saida_MUX[20]~60_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[20]~61_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[20]~60_combout ),
	.datad(!\MUXShift|saida_MUX[20]~61_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[20]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[20]~62 .extended_lut = "off";
defparam \MUXShift|saida_MUX[20]~62 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[20]~62 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~346 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[20]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~346 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~346 .power_up = "low";
// synopsys translate_on

dffeas \BANCOREG|registrador~58 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[20]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~58 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~58 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1082 (
// Equation(s):
// \BANCOREG|registrador~1082_combout  = ( \BANCOREG|registrador~58_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~346_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~58_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~346_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~346_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~58_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1082 .extended_lut = "off";
defparam \BANCOREG|registrador~1082 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1082 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~59 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[21]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~59 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~59 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1083 (
// Equation(s):
// \BANCOREG|registrador~1083_combout  = ( \BANCOREG|registrador~59_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~347_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~59_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~347_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~347_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~59_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1083 .extended_lut = "off";
defparam \BANCOREG|registrador~1083 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1083 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[23]~70 (
// Equation(s):
// \MUXShift|saida_MUX[23]~70_combout  = ( \BANCOREG|registrador~1084_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1083_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1082_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1084_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1083_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1082_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1082_combout ),
	.datad(!\BANCOREG|registrador~1083_combout ),
	.datae(!\BANCOREG|registrador~1084_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[23]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[23]~70 .extended_lut = "off";
defparam \MUXShift|saida_MUX[23]~70 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[23]~70 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[23]~71 (
// Equation(s):
// \MUXShift|saida_MUX[23]~71_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[23]~70_combout )) # (\MUXShift|saida_MUX[23]~69_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[23]~70_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[23]~69_combout ),
	.datad(!\MUXShift|saida_MUX[23]~70_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[23]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[23]~71 .extended_lut = "off";
defparam \MUXShift|saida_MUX[23]~71 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[23]~71 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~349 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[23]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~349 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~349 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[23]~19 (
// Equation(s):
// \BANCOREG|saidaB[23]~19_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~349_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~349_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[23]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[23]~19 .extended_lut = "off";
defparam \BANCOREG|saidaB[23]~19 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[23]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[22]~66 (
// Equation(s):
// \MUXShift|saida_MUX[22]~66_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[25]~21_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[23]~19_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[24]~20_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[22]~23_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[22]~23_combout ),
	.datab(!\BANCOREG|saidaB[24]~20_combout ),
	.datac(!\BANCOREG|saidaB[23]~19_combout ),
	.datad(!\BANCOREG|saidaB[25]~21_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[22]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[22]~66 .extended_lut = "off";
defparam \MUXShift|saida_MUX[22]~66 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[22]~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[22]~67 (
// Equation(s):
// \MUXShift|saida_MUX[22]~67_combout  = ( \BANCOREG|registrador~1083_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1082_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1081_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1083_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1082_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1081_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1081_combout ),
	.datad(!\BANCOREG|registrador~1082_combout ),
	.datae(!\BANCOREG|registrador~1083_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[22]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[22]~67 .extended_lut = "off";
defparam \MUXShift|saida_MUX[22]~67 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[22]~67 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[22]~68 (
// Equation(s):
// \MUXShift|saida_MUX[22]~68_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[22]~67_combout )) # (\MUXShift|saida_MUX[22]~66_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[22]~67_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[22]~66_combout ),
	.datad(!\MUXShift|saida_MUX[22]~67_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[22]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[22]~68 .extended_lut = "off";
defparam \MUXShift|saida_MUX[22]~68 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[22]~68 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~348 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[22]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~348 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~348 .power_up = "low";
// synopsys translate_on

dffeas \BANCOREG|registrador~60 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[22]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~60 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~60 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1084 (
// Equation(s):
// \BANCOREG|registrador~1084_combout  = ( \BANCOREG|registrador~60_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~348_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~60_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~348_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~348_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~60_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1084 .extended_lut = "off";
defparam \BANCOREG|registrador~1084 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1084 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~61 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[23]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~61 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~61 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1085 (
// Equation(s):
// \BANCOREG|registrador~1085_combout  = ( \BANCOREG|registrador~61_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~349_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~61_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~349_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~349_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~61_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1085_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1085 .extended_lut = "off";
defparam \BANCOREG|registrador~1085 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1085 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[25]~76 (
// Equation(s):
// \MUXShift|saida_MUX[25]~76_combout  = ( \BANCOREG|registrador~1086_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1085_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1084_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1086_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1085_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1084_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1084_combout ),
	.datad(!\BANCOREG|registrador~1085_combout ),
	.datae(!\BANCOREG|registrador~1086_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[25]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[25]~76 .extended_lut = "off";
defparam \MUXShift|saida_MUX[25]~76 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[25]~76 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[25]~77 (
// Equation(s):
// \MUXShift|saida_MUX[25]~77_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[25]~76_combout )) # (\MUXShift|saida_MUX[25]~75_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[25]~76_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[25]~75_combout ),
	.datad(!\MUXShift|saida_MUX[25]~76_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[25]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[25]~77 .extended_lut = "off";
defparam \MUXShift|saida_MUX[25]~77 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[25]~77 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~351 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[25]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~351 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~351 .power_up = "low";
// synopsys translate_on

dffeas \BANCOREG|registrador~63 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[25]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~63 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~63 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1087 (
// Equation(s):
// \BANCOREG|registrador~1087_combout  = ( \BANCOREG|registrador~63_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~351_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~63_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~351_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~351_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~63_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1087 .extended_lut = "off";
defparam \BANCOREG|registrador~1087 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1087 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~64 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[26]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~64 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~64 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1088 (
// Equation(s):
// \BANCOREG|registrador~1088_combout  = ( \BANCOREG|registrador~64_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~352_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~64_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~352_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~352_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~64_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1088 .extended_lut = "off";
defparam \BANCOREG|registrador~1088 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1088 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[27]~82 (
// Equation(s):
// \MUXShift|saida_MUX[27]~82_combout  = ( \BANCOREG|registrador~1088_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1087_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1086_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1088_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1087_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1086_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1086_combout ),
	.datad(!\BANCOREG|registrador~1087_combout ),
	.datae(!\BANCOREG|registrador~1088_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[27]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[27]~82 .extended_lut = "off";
defparam \MUXShift|saida_MUX[27]~82 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[27]~82 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[27]~83 (
// Equation(s):
// \MUXShift|saida_MUX[27]~83_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[27]~82_combout )) # (\MUXShift|saida_MUX[27]~81_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[27]~82_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[27]~81_combout ),
	.datad(!\MUXShift|saida_MUX[27]~82_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[27]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[27]~83 .extended_lut = "off";
defparam \MUXShift|saida_MUX[27]~83 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[27]~83 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~353 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[27]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~353 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~353 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[27]~23 (
// Equation(s):
// \BANCOREG|saidaB[27]~23_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~353_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~353_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[27]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[27]~23 .extended_lut = "off";
defparam \BANCOREG|saidaB[27]~23 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[27]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ShiftLeft|ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft|ShiftLeft0~1_combout  = ( \ROM|memROM~6_combout  & ( \ROM|memROM~7_combout  & ( \BANCOREG|saidaB[27]~23_combout  ) ) ) # ( !\ROM|memROM~6_combout  & ( \ROM|memROM~7_combout  & ( \BANCOREG|saidaB[29]~25_combout  ) ) ) # ( \ROM|memROM~6_combout  
// & ( !\ROM|memROM~7_combout  & ( \BANCOREG|saidaB[28]~24_combout  ) ) ) # ( !\ROM|memROM~6_combout  & ( !\ROM|memROM~7_combout  & ( \BANCOREG|saidaB[30]~26_combout  ) ) )

	.dataa(!\BANCOREG|saidaB[28]~24_combout ),
	.datab(!\BANCOREG|saidaB[30]~26_combout ),
	.datac(!\BANCOREG|saidaB[27]~23_combout ),
	.datad(!\BANCOREG|saidaB[29]~25_combout ),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(!\ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft|ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft|ShiftLeft0~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \ShiftLeft|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXNOR|saida_MUX[31]~31 (
// Equation(s):
// \MUXNOR|saida_MUX[31]~31_combout  = (\ROM|memROM~2_combout  & (!\BANCOREG|registrador~357_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BANCOREG|registrador~357_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXNOR|saida_MUX[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXNOR|saida_MUX[31]~31 .extended_lut = "off";
defparam \MUXNOR|saida_MUX[31]~31 .lut_mask = 64'h010E010E010E010E;
defparam \MUXNOR|saida_MUX[31]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ShiftLeft|ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft|ShiftLeft0~2_combout  = ( \ROM|memROM~6_combout  & ( \ROM|memROM~7_combout  & ( \BANCOREG|saidaB[28]~24_combout  ) ) ) # ( !\ROM|memROM~6_combout  & ( \ROM|memROM~7_combout  & ( \BANCOREG|saidaB[30]~26_combout  ) ) ) # ( \ROM|memROM~6_combout  
// & ( !\ROM|memROM~7_combout  & ( \BANCOREG|saidaB[29]~25_combout  ) ) ) # ( !\ROM|memROM~6_combout  & ( !\ROM|memROM~7_combout  & ( \BANCOREG|saidaB[31]~27_combout  ) ) )

	.dataa(!\BANCOREG|saidaB[29]~25_combout ),
	.datab(!\BANCOREG|saidaB[31]~27_combout ),
	.datac(!\BANCOREG|saidaB[28]~24_combout ),
	.datad(!\BANCOREG|saidaB[30]~26_combout ),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(!\ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft|ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft|ShiftLeft0~2 .lut_mask = 64'h3333555500FF0F0F;
defparam \ShiftLeft|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[31]~92 (
// Equation(s):
// \MUXShift|saida_MUX[31]~92_combout  = (!\MUXShift|saida_MUX[9]~0_combout  & ((!\decoderInstru|selMuxShift [0] & ((\ShiftLeft|ShiftLeft0~2_combout ))) # (\decoderInstru|selMuxShift [0] & (\MUXNOR|saida_MUX[31]~31_combout ))))

	.dataa(!\MUXNOR|saida_MUX[31]~31_combout ),
	.datab(!\MUXShift|saida_MUX[9]~0_combout ),
	.datac(!\decoderInstru|selMuxShift [0]),
	.datad(!\ShiftLeft|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[31]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[31]~92 .extended_lut = "off";
defparam \MUXShift|saida_MUX[31]~92 .lut_mask = 64'h04C404C404C404C4;
defparam \MUXShift|saida_MUX[31]~92 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~357 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[31]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~357 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~357 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[31]~27 (
// Equation(s):
// \BANCOREG|saidaB[31]~27_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~357_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~357_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[31]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[31]~27 .extended_lut = "off";
defparam \BANCOREG|saidaB[31]~27 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[31]~27 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~68 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[30]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~68 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~68 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[30]~89 (
// Equation(s):
// \MUXShift|saida_MUX[30]~89_combout  = ( \BANCOREG|registrador~68_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & !\ROM|memROM~4_combout )) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~68_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[30]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[30]~89 .extended_lut = "off";
defparam \MUXShift|saida_MUX[30]~89 .lut_mask = 64'h0000FAAA0000FAAA;
defparam \MUXShift|saida_MUX[30]~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[30]~90 (
// Equation(s):
// \MUXShift|saida_MUX[30]~90_combout  = ( \MUXShift|saida_MUX[30]~89_combout  & ( (\BANCOREG|Equal0~0_combout  & (!\ROM|memROM~6_combout  & \MUXShift|saida_MUX[9]~0_combout )) ) ) # ( !\MUXShift|saida_MUX[30]~89_combout  & ( (\BANCOREG|Equal0~0_combout  & 
// (!\ROM|memROM~6_combout  & (\MUXShift|saida_MUX[9]~0_combout  & \BANCOREG|saidaB[31]~27_combout ))) ) )

	.dataa(!\BANCOREG|Equal0~0_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\MUXShift|saida_MUX[9]~0_combout ),
	.datad(!\BANCOREG|saidaB[31]~27_combout ),
	.datae(!\MUXShift|saida_MUX[30]~89_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[30]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[30]~90 .extended_lut = "off";
defparam \MUXShift|saida_MUX[30]~90 .lut_mask = 64'h0004040400040404;
defparam \MUXShift|saida_MUX[30]~90 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[30]~91 (
// Equation(s):
// \MUXShift|saida_MUX[30]~91_combout  = ( \MUXShift|saida_MUX[30]~90_combout  ) # ( !\MUXShift|saida_MUX[30]~90_combout  & ( (!\MUXShift|saida_MUX[9]~0_combout  & ((!\decoderInstru|selMuxShift [0] & ((\ShiftLeft|ShiftLeft0~1_combout ))) # 
// (\decoderInstru|selMuxShift [0] & (\MUXNOR|saida_MUX[30]~30_combout )))) ) )

	.dataa(!\MUXNOR|saida_MUX[30]~30_combout ),
	.datab(!\MUXShift|saida_MUX[9]~0_combout ),
	.datac(!\decoderInstru|selMuxShift [0]),
	.datad(!\ShiftLeft|ShiftLeft0~1_combout ),
	.datae(!\MUXShift|saida_MUX[30]~90_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[30]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[30]~91 .extended_lut = "off";
defparam \MUXShift|saida_MUX[30]~91 .lut_mask = 64'h04C4FFFF04C4FFFF;
defparam \MUXShift|saida_MUX[30]~91 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~356 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[30]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~356 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~356 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[30]~26 (
// Equation(s):
// \BANCOREG|saidaB[30]~26_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~356_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~356_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[30]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[30]~26 .extended_lut = "off";
defparam \BANCOREG|saidaB[30]~26 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[30]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[28]~84 (
// Equation(s):
// \MUXShift|saida_MUX[28]~84_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[31]~27_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[29]~25_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[30]~26_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[28]~28_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[28]~28_combout ),
	.datab(!\BANCOREG|saidaB[30]~26_combout ),
	.datac(!\BANCOREG|saidaB[29]~25_combout ),
	.datad(!\BANCOREG|saidaB[31]~27_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[28]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[28]~84 .extended_lut = "off";
defparam \MUXShift|saida_MUX[28]~84 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[28]~84 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~65 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[27]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1091_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~65 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~65 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|registrador~1089 (
// Equation(s):
// \BANCOREG|registrador~1089_combout  = ( \BANCOREG|registrador~65_q  & ( (!\ROM|memROM~0_combout ) # ((!\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))) # (\ROM|memROM~3_combout  & (\BANCOREG|registrador~353_q  & \ROM|memROM~4_combout ))) ) ) # ( 
// !\BANCOREG|registrador~65_q  & ( (\ROM|memROM~0_combout  & (\BANCOREG|registrador~353_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~353_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\BANCOREG|registrador~65_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|registrador~1089_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|registrador~1089 .extended_lut = "off";
defparam \BANCOREG|registrador~1089 .lut_mask = 64'h0001FAAB0001FAAB;
defparam \BANCOREG|registrador~1089 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[28]~85 (
// Equation(s):
// \MUXShift|saida_MUX[28]~85_combout  = ( \BANCOREG|registrador~1089_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1088_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1087_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1089_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1088_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1087_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1087_combout ),
	.datad(!\BANCOREG|registrador~1088_combout ),
	.datae(!\BANCOREG|registrador~1089_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[28]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[28]~85 .extended_lut = "off";
defparam \MUXShift|saida_MUX[28]~85 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[28]~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[28]~86 (
// Equation(s):
// \MUXShift|saida_MUX[28]~86_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[28]~85_combout )) # (\MUXShift|saida_MUX[28]~84_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[28]~85_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[28]~84_combout ),
	.datad(!\MUXShift|saida_MUX[28]~85_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[28]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[28]~86 .extended_lut = "off";
defparam \MUXShift|saida_MUX[28]~86 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[28]~86 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~354 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[28]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~354 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~354 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[28]~24 (
// Equation(s):
// \BANCOREG|saidaB[28]~24_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~354_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~354_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[28]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[28]~24 .extended_lut = "off";
defparam \BANCOREG|saidaB[28]~24 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[28]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[26]~78 (
// Equation(s):
// \MUXShift|saida_MUX[26]~78_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[29]~25_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[27]~23_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[28]~24_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[26]~26_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[26]~26_combout ),
	.datab(!\BANCOREG|saidaB[28]~24_combout ),
	.datac(!\BANCOREG|saidaB[27]~23_combout ),
	.datad(!\BANCOREG|saidaB[29]~25_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[26]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[26]~78 .extended_lut = "off";
defparam \MUXShift|saida_MUX[26]~78 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[26]~78 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[26]~79 (
// Equation(s):
// \MUXShift|saida_MUX[26]~79_combout  = ( \BANCOREG|registrador~1087_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1086_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1085_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1087_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1086_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1085_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1085_combout ),
	.datad(!\BANCOREG|registrador~1086_combout ),
	.datae(!\BANCOREG|registrador~1087_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[26]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[26]~79 .extended_lut = "off";
defparam \MUXShift|saida_MUX[26]~79 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[26]~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[26]~80 (
// Equation(s):
// \MUXShift|saida_MUX[26]~80_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[26]~79_combout )) # (\MUXShift|saida_MUX[26]~78_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[26]~79_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[26]~78_combout ),
	.datad(!\MUXShift|saida_MUX[26]~79_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[26]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[26]~80 .extended_lut = "off";
defparam \MUXShift|saida_MUX[26]~80 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[26]~80 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~352 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[26]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~352 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~352 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \BANCOREG|saidaB[26]~22 (
// Equation(s):
// \BANCOREG|saidaB[26]~22_combout  = (\ROM|memROM~0_combout  & (\BANCOREG|registrador~352_q  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\BANCOREG|registrador~352_q ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BANCOREG|saidaB[26]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BANCOREG|saidaB[26]~22 .extended_lut = "off";
defparam \BANCOREG|saidaB[26]~22 .lut_mask = 64'h0001000100010001;
defparam \BANCOREG|saidaB[26]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[24]~72 (
// Equation(s):
// \MUXShift|saida_MUX[24]~72_combout  = ( \MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[27]~23_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( \MUXShift|saida_MUX[9]~0_combout  & ( 
// \BANCOREG|saidaB[25]~21_combout  ) ) ) # ( \MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( \BANCOREG|saidaB[26]~22_combout  ) ) ) # ( !\MUXShift|saida_MUX[9]~5_combout  & ( !\MUXShift|saida_MUX[9]~0_combout  & ( 
// \MUXNOR|saida_MUX[24]~24_combout  ) ) )

	.dataa(!\MUXNOR|saida_MUX[24]~24_combout ),
	.datab(!\BANCOREG|saidaB[26]~22_combout ),
	.datac(!\BANCOREG|saidaB[25]~21_combout ),
	.datad(!\BANCOREG|saidaB[27]~23_combout ),
	.datae(!\MUXShift|saida_MUX[9]~5_combout ),
	.dataf(!\MUXShift|saida_MUX[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[24]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[24]~72 .extended_lut = "off";
defparam \MUXShift|saida_MUX[24]~72 .lut_mask = 64'h555533330F0F00FF;
defparam \MUXShift|saida_MUX[24]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[24]~73 (
// Equation(s):
// \MUXShift|saida_MUX[24]~73_combout  = ( \BANCOREG|registrador~1085_combout  & ( ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1084_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1083_combout ))) # (\MUXShift|saida_MUX[9]~8_combout ) 
// ) ) # ( !\BANCOREG|registrador~1085_combout  & ( (!\MUXShift|saida_MUX[9]~8_combout  & ((!\ROM|memROM~6_combout  & ((\BANCOREG|registrador~1084_combout ))) # (\ROM|memROM~6_combout  & (\BANCOREG|registrador~1083_combout )))) ) )

	.dataa(!\MUXShift|saida_MUX[9]~8_combout ),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\BANCOREG|registrador~1083_combout ),
	.datad(!\BANCOREG|registrador~1084_combout ),
	.datae(!\BANCOREG|registrador~1085_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[24]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[24]~73 .extended_lut = "off";
defparam \MUXShift|saida_MUX[24]~73 .lut_mask = 64'h028A57DF028A57DF;
defparam \MUXShift|saida_MUX[24]~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUXShift|saida_MUX[24]~74 (
// Equation(s):
// \MUXShift|saida_MUX[24]~74_combout  = (!\MUXShift|saida_MUX[3]~7_combout  & (((\MUXShift|saida_MUX[3]~10_combout  & \MUXShift|saida_MUX[24]~73_combout )) # (\MUXShift|saida_MUX[24]~72_combout ))) # (\MUXShift|saida_MUX[3]~7_combout  & 
// (\MUXShift|saida_MUX[3]~10_combout  & ((\MUXShift|saida_MUX[24]~73_combout ))))

	.dataa(!\MUXShift|saida_MUX[3]~7_combout ),
	.datab(!\MUXShift|saida_MUX[3]~10_combout ),
	.datac(!\MUXShift|saida_MUX[24]~72_combout ),
	.datad(!\MUXShift|saida_MUX[24]~73_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXShift|saida_MUX[24]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXShift|saida_MUX[24]~74 .extended_lut = "off";
defparam \MUXShift|saida_MUX[24]~74 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \MUXShift|saida_MUX[24]~74 .shared_arith = "off";
// synopsys translate_on

dffeas \BANCOREG|registrador~350 (
	.clk(\KEY[0]~input_o ),
	.d(\MUXShift|saida_MUX[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BANCOREG|registrador~1090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BANCOREG|registrador~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BANCOREG|registrador~350 .is_wysiwyg = "true";
defparam \BANCOREG|registrador~350 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~57 (
// Equation(s):
// \incrementaPC1|Add0~57_sumout  = SUM(( \PC|DOUT [8] ) + ( GND ) + ( \incrementaPC1|Add0~6  ))
// \incrementaPC1|Add0~58  = CARRY(( \PC|DOUT [8] ) + ( GND ) + ( \incrementaPC1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~57_sumout ),
	.cout(\incrementaPC1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~57 .extended_lut = "off";
defparam \incrementaPC1|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[8] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[8] .is_wysiwyg = "true";
defparam \PC|DOUT[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~69 (
// Equation(s):
// \incrementaPC1|Add0~69_sumout  = SUM(( \PC|DOUT [9] ) + ( GND ) + ( \incrementaPC1|Add0~58  ))
// \incrementaPC1|Add0~70  = CARRY(( \PC|DOUT [9] ) + ( GND ) + ( \incrementaPC1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~69_sumout ),
	.cout(\incrementaPC1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~69 .extended_lut = "off";
defparam \incrementaPC1|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~69 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[9] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[9] .is_wysiwyg = "true";
defparam \PC|DOUT[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~65 (
// Equation(s):
// \incrementaPC1|Add0~65_sumout  = SUM(( \PC|DOUT [10] ) + ( GND ) + ( \incrementaPC1|Add0~70  ))
// \incrementaPC1|Add0~66  = CARRY(( \PC|DOUT [10] ) + ( GND ) + ( \incrementaPC1|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~65_sumout ),
	.cout(\incrementaPC1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~65 .extended_lut = "off";
defparam \incrementaPC1|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~65 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[10] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[10] .is_wysiwyg = "true";
defparam \PC|DOUT[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~61 (
// Equation(s):
// \incrementaPC1|Add0~61_sumout  = SUM(( \PC|DOUT [11] ) + ( GND ) + ( \incrementaPC1|Add0~66  ))
// \incrementaPC1|Add0~62  = CARRY(( \PC|DOUT [11] ) + ( GND ) + ( \incrementaPC1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~61_sumout ),
	.cout(\incrementaPC1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~61 .extended_lut = "off";
defparam \incrementaPC1|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[11] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[11] .is_wysiwyg = "true";
defparam \PC|DOUT[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~73 (
// Equation(s):
// \incrementaPC1|Add0~73_sumout  = SUM(( \PC|DOUT [12] ) + ( GND ) + ( \incrementaPC1|Add0~62  ))
// \incrementaPC1|Add0~74  = CARRY(( \PC|DOUT [12] ) + ( GND ) + ( \incrementaPC1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~73_sumout ),
	.cout(\incrementaPC1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~73 .extended_lut = "off";
defparam \incrementaPC1|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~73 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[12] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[12] .is_wysiwyg = "true";
defparam \PC|DOUT[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~85 (
// Equation(s):
// \incrementaPC1|Add0~85_sumout  = SUM(( \PC|DOUT [13] ) + ( GND ) + ( \incrementaPC1|Add0~74  ))
// \incrementaPC1|Add0~86  = CARRY(( \PC|DOUT [13] ) + ( GND ) + ( \incrementaPC1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~85_sumout ),
	.cout(\incrementaPC1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~85 .extended_lut = "off";
defparam \incrementaPC1|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~85 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[13] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[13] .is_wysiwyg = "true";
defparam \PC|DOUT[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~81 (
// Equation(s):
// \incrementaPC1|Add0~81_sumout  = SUM(( \PC|DOUT [14] ) + ( GND ) + ( \incrementaPC1|Add0~86  ))
// \incrementaPC1|Add0~82  = CARRY(( \PC|DOUT [14] ) + ( GND ) + ( \incrementaPC1|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~81_sumout ),
	.cout(\incrementaPC1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~81 .extended_lut = "off";
defparam \incrementaPC1|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~81 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[14] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[14] .is_wysiwyg = "true";
defparam \PC|DOUT[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~77 (
// Equation(s):
// \incrementaPC1|Add0~77_sumout  = SUM(( \PC|DOUT [15] ) + ( GND ) + ( \incrementaPC1|Add0~82  ))
// \incrementaPC1|Add0~78  = CARRY(( \PC|DOUT [15] ) + ( GND ) + ( \incrementaPC1|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~77_sumout ),
	.cout(\incrementaPC1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~77 .extended_lut = "off";
defparam \incrementaPC1|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~77 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[15] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[15] .is_wysiwyg = "true";
defparam \PC|DOUT[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~89 (
// Equation(s):
// \incrementaPC1|Add0~89_sumout  = SUM(( \PC|DOUT [16] ) + ( GND ) + ( \incrementaPC1|Add0~78  ))
// \incrementaPC1|Add0~90  = CARRY(( \PC|DOUT [16] ) + ( GND ) + ( \incrementaPC1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~89_sumout ),
	.cout(\incrementaPC1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~89 .extended_lut = "off";
defparam \incrementaPC1|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~89 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[16] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[16] .is_wysiwyg = "true";
defparam \PC|DOUT[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~101 (
// Equation(s):
// \incrementaPC1|Add0~101_sumout  = SUM(( \PC|DOUT [17] ) + ( GND ) + ( \incrementaPC1|Add0~90  ))
// \incrementaPC1|Add0~102  = CARRY(( \PC|DOUT [17] ) + ( GND ) + ( \incrementaPC1|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~101_sumout ),
	.cout(\incrementaPC1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~101 .extended_lut = "off";
defparam \incrementaPC1|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~101 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[17] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[17] .is_wysiwyg = "true";
defparam \PC|DOUT[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~97 (
// Equation(s):
// \incrementaPC1|Add0~97_sumout  = SUM(( \PC|DOUT [18] ) + ( GND ) + ( \incrementaPC1|Add0~102  ))
// \incrementaPC1|Add0~98  = CARRY(( \PC|DOUT [18] ) + ( GND ) + ( \incrementaPC1|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~97_sumout ),
	.cout(\incrementaPC1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~97 .extended_lut = "off";
defparam \incrementaPC1|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~97 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[18] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[18] .is_wysiwyg = "true";
defparam \PC|DOUT[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~93 (
// Equation(s):
// \incrementaPC1|Add0~93_sumout  = SUM(( \PC|DOUT [19] ) + ( GND ) + ( \incrementaPC1|Add0~98  ))
// \incrementaPC1|Add0~94  = CARRY(( \PC|DOUT [19] ) + ( GND ) + ( \incrementaPC1|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~93_sumout ),
	.cout(\incrementaPC1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~93 .extended_lut = "off";
defparam \incrementaPC1|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~93 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[19] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[19] .is_wysiwyg = "true";
defparam \PC|DOUT[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~105 (
// Equation(s):
// \incrementaPC1|Add0~105_sumout  = SUM(( \PC|DOUT [20] ) + ( GND ) + ( \incrementaPC1|Add0~94  ))
// \incrementaPC1|Add0~106  = CARRY(( \PC|DOUT [20] ) + ( GND ) + ( \incrementaPC1|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~105_sumout ),
	.cout(\incrementaPC1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~105 .extended_lut = "off";
defparam \incrementaPC1|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~105 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[20] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[20] .is_wysiwyg = "true";
defparam \PC|DOUT[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~117 (
// Equation(s):
// \incrementaPC1|Add0~117_sumout  = SUM(( \PC|DOUT [21] ) + ( GND ) + ( \incrementaPC1|Add0~106  ))
// \incrementaPC1|Add0~118  = CARRY(( \PC|DOUT [21] ) + ( GND ) + ( \incrementaPC1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~117_sumout ),
	.cout(\incrementaPC1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~117 .extended_lut = "off";
defparam \incrementaPC1|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~117 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[21] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[21] .is_wysiwyg = "true";
defparam \PC|DOUT[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~113 (
// Equation(s):
// \incrementaPC1|Add0~113_sumout  = SUM(( \PC|DOUT [22] ) + ( GND ) + ( \incrementaPC1|Add0~118  ))
// \incrementaPC1|Add0~114  = CARRY(( \PC|DOUT [22] ) + ( GND ) + ( \incrementaPC1|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~113_sumout ),
	.cout(\incrementaPC1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~113 .extended_lut = "off";
defparam \incrementaPC1|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~113 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[22] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[22] .is_wysiwyg = "true";
defparam \PC|DOUT[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~109 (
// Equation(s):
// \incrementaPC1|Add0~109_sumout  = SUM(( \PC|DOUT [23] ) + ( GND ) + ( \incrementaPC1|Add0~114  ))
// \incrementaPC1|Add0~110  = CARRY(( \PC|DOUT [23] ) + ( GND ) + ( \incrementaPC1|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~109_sumout ),
	.cout(\incrementaPC1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~109 .extended_lut = "off";
defparam \incrementaPC1|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~109 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[23] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[23] .is_wysiwyg = "true";
defparam \PC|DOUT[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~25 (
// Equation(s):
// \incrementaPC1|Add0~25_sumout  = SUM(( \PC|DOUT [24] ) + ( GND ) + ( \incrementaPC1|Add0~110  ))
// \incrementaPC1|Add0~26  = CARRY(( \PC|DOUT [24] ) + ( GND ) + ( \incrementaPC1|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~25_sumout ),
	.cout(\incrementaPC1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~25 .extended_lut = "off";
defparam \incrementaPC1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[24] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[24] .is_wysiwyg = "true";
defparam \PC|DOUT[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[24]~0 (
// Equation(s):
// \muxSaida|saida_MUX[24]~0_combout  = ( \ROM|memROM~2_combout  & ( \PC|DOUT [24] & ( (!\SW[0]~input_o ) # (!\BANCOREG|registrador~350_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\ROM|memROM~2_combout  & ( \PC|DOUT [24] & ( 
// !\SW[0]~input_o  ) ) ) # ( \ROM|memROM~2_combout  & ( !\PC|DOUT [24] & ( (\SW[0]~input_o  & (!\BANCOREG|registrador~350_q  $ (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout ))))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\BANCOREG|registrador~350_q ),
	.datad(!\ROM|memROM~1_combout ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\PC|DOUT [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[24]~0 .extended_lut = "off";
defparam \muxSaida|saida_MUX[24]~0 .lut_mask = 64'h00000514AAAAAFBE;
defparam \muxSaida|saida_MUX[24]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~29 (
// Equation(s):
// \incrementaPC1|Add0~29_sumout  = SUM(( \PC|DOUT [25] ) + ( GND ) + ( \incrementaPC1|Add0~26  ))
// \incrementaPC1|Add0~30  = CARRY(( \PC|DOUT [25] ) + ( GND ) + ( \incrementaPC1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~29_sumout ),
	.cout(\incrementaPC1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~29 .extended_lut = "off";
defparam \incrementaPC1|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[25] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[25] .is_wysiwyg = "true";
defparam \PC|DOUT[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[25]~1 (
// Equation(s):
// \muxSaida|saida_MUX[25]~1_combout  = ( \BANCOREG|registrador~351_q  & ( \PC|DOUT [25] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~351_q  & ( \PC|DOUT [25] & 
// ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~351_q  & ( !\PC|DOUT [25] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~351_q  & ( !\PC|DOUT [25] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~351_q ),
	.dataf(!\PC|DOUT [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[25]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[25]~1 .extended_lut = "off";
defparam \muxSaida|saida_MUX[25]~1 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[25]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~33 (
// Equation(s):
// \incrementaPC1|Add0~33_sumout  = SUM(( \PC|DOUT [26] ) + ( GND ) + ( \incrementaPC1|Add0~30  ))
// \incrementaPC1|Add0~34  = CARRY(( \PC|DOUT [26] ) + ( GND ) + ( \incrementaPC1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~33_sumout ),
	.cout(\incrementaPC1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~33 .extended_lut = "off";
defparam \incrementaPC1|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[26] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[26] .is_wysiwyg = "true";
defparam \PC|DOUT[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[26]~2 (
// Equation(s):
// \muxSaida|saida_MUX[26]~2_combout  = ( \BANCOREG|registrador~352_q  & ( \PC|DOUT [26] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~352_q  & ( \PC|DOUT [26] & 
// ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~352_q  & ( !\PC|DOUT [26] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~352_q  & ( !\PC|DOUT [26] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~352_q ),
	.dataf(!\PC|DOUT [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[26]~2 .extended_lut = "off";
defparam \muxSaida|saida_MUX[26]~2 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[26]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~37 (
// Equation(s):
// \incrementaPC1|Add0~37_sumout  = SUM(( \PC|DOUT [27] ) + ( GND ) + ( \incrementaPC1|Add0~34  ))
// \incrementaPC1|Add0~38  = CARRY(( \PC|DOUT [27] ) + ( GND ) + ( \incrementaPC1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~37_sumout ),
	.cout(\incrementaPC1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~37 .extended_lut = "off";
defparam \incrementaPC1|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[27] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[27] .is_wysiwyg = "true";
defparam \PC|DOUT[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[27]~3 (
// Equation(s):
// \muxSaida|saida_MUX[27]~3_combout  = ( \BANCOREG|registrador~353_q  & ( \PC|DOUT [27] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~353_q  & ( \PC|DOUT [27] & 
// ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~353_q  & ( !\PC|DOUT [27] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~353_q  & ( !\PC|DOUT [27] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~353_q ),
	.dataf(!\PC|DOUT [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[27]~3 .extended_lut = "off";
defparam \muxSaida|saida_MUX[27]~3 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[27]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~41 (
// Equation(s):
// \incrementaPC1|Add0~41_sumout  = SUM(( \PC|DOUT [28] ) + ( GND ) + ( \incrementaPC1|Add0~38  ))
// \incrementaPC1|Add0~42  = CARRY(( \PC|DOUT [28] ) + ( GND ) + ( \incrementaPC1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~41_sumout ),
	.cout(\incrementaPC1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~41 .extended_lut = "off";
defparam \incrementaPC1|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[28] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[28] .is_wysiwyg = "true";
defparam \PC|DOUT[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[28]~4 (
// Equation(s):
// \muxSaida|saida_MUX[28]~4_combout  = ( \BANCOREG|registrador~354_q  & ( \PC|DOUT [28] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~354_q  & ( \PC|DOUT [28] & 
// ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~354_q  & ( !\PC|DOUT [28] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~354_q  & ( !\PC|DOUT [28] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~354_q ),
	.dataf(!\PC|DOUT [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[28]~4 .extended_lut = "off";
defparam \muxSaida|saida_MUX[28]~4 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[28]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~45 (
// Equation(s):
// \incrementaPC1|Add0~45_sumout  = SUM(( \PC|DOUT [29] ) + ( GND ) + ( \incrementaPC1|Add0~42  ))
// \incrementaPC1|Add0~46  = CARRY(( \PC|DOUT [29] ) + ( GND ) + ( \incrementaPC1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~45_sumout ),
	.cout(\incrementaPC1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~45 .extended_lut = "off";
defparam \incrementaPC1|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[29] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[29] .is_wysiwyg = "true";
defparam \PC|DOUT[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[29]~5 (
// Equation(s):
// \muxSaida|saida_MUX[29]~5_combout  = ( \BANCOREG|registrador~355_q  & ( \PC|DOUT [29] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~355_q  & ( \PC|DOUT [29] & 
// ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~355_q  & ( !\PC|DOUT [29] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~355_q  & ( !\PC|DOUT [29] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~355_q ),
	.dataf(!\PC|DOUT [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[29]~5 .extended_lut = "off";
defparam \muxSaida|saida_MUX[29]~5 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[29]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~49 (
// Equation(s):
// \incrementaPC1|Add0~49_sumout  = SUM(( \PC|DOUT [30] ) + ( GND ) + ( \incrementaPC1|Add0~46  ))
// \incrementaPC1|Add0~50  = CARRY(( \PC|DOUT [30] ) + ( GND ) + ( \incrementaPC1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~49_sumout ),
	.cout(\incrementaPC1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~49 .extended_lut = "off";
defparam \incrementaPC1|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[30] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[30] .is_wysiwyg = "true";
defparam \PC|DOUT[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[30]~6 (
// Equation(s):
// \muxSaida|saida_MUX[30]~6_combout  = ( \BANCOREG|registrador~356_q  & ( \PC|DOUT [30] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~356_q  & ( \PC|DOUT [30] & 
// ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~356_q  & ( !\PC|DOUT [30] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~356_q  & ( !\PC|DOUT [30] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~356_q ),
	.dataf(!\PC|DOUT [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[30]~6 .extended_lut = "off";
defparam \muxSaida|saida_MUX[30]~6 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[30]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \incrementaPC1|Add0~53 (
// Equation(s):
// \incrementaPC1|Add0~53_sumout  = SUM(( \PC|DOUT [31] ) + ( GND ) + ( \incrementaPC1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC1|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \incrementaPC1|Add0~53 .extended_lut = "off";
defparam \incrementaPC1|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC1|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|DOUT[31] (
	.clk(\KEY[0]~input_o ),
	.d(\incrementaPC1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[31] .is_wysiwyg = "true";
defparam \PC|DOUT[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[31]~7 (
// Equation(s):
// \muxSaida|saida_MUX[31]~7_combout  = ( \BANCOREG|registrador~357_q  & ( \PC|DOUT [31] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~357_q  & ( \PC|DOUT [31] & 
// ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~357_q  & ( !\PC|DOUT [31] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~357_q  & ( !\PC|DOUT [31] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~357_q ),
	.dataf(!\PC|DOUT [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[31]~7 .extended_lut = "off";
defparam \muxSaida|saida_MUX[31]~7 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[31]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[2]~8 (
// Equation(s):
// \muxSaida|saida_MUX[2]~8_combout  = ( \ROM|memROM~2_combout  & ( \BANCOREG|registrador~328_q  & ( (!\SW[0]~input_o  & (\PC|DOUT [2])) # (\SW[0]~input_o  & (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\ROM|memROM~2_combout  & ( 
// \BANCOREG|registrador~328_q  & ( (!\SW[0]~input_o  & \PC|DOUT [2]) ) ) ) # ( \ROM|memROM~2_combout  & ( !\BANCOREG|registrador~328_q  & ( (!\SW[0]~input_o  & (\PC|DOUT [2])) # (\SW[0]~input_o  & (((\ROM|memROM~0_combout  & \ROM|memROM~1_combout )))) ) ) ) 
// # ( !\ROM|memROM~2_combout  & ( !\BANCOREG|registrador~328_q  & ( (!\SW[0]~input_o  & \PC|DOUT [2]) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\PC|DOUT [2]),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\ROM|memROM~1_combout ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\BANCOREG|registrador~328_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[2]~8 .extended_lut = "off";
defparam \muxSaida|saida_MUX[2]~8 .lut_mask = 64'h2222222722227772;
defparam \muxSaida|saida_MUX[2]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX0|rascSaida7seg[0]~0 (
// Equation(s):
// \DECHEX0|rascSaida7seg[0]~0_combout  = ( \SW[0]~input_o  & ( \muxSaida|saida_MUX[2]~8_combout  & ( (!\MUXNOR|saida_MUX[1]~2_combout  & (!\MUXNOR|saida_MUX[0]~0_combout  $ (\MUXNOR|saida_MUX[3]~1_combout ))) ) ) ) # ( !\SW[0]~input_o  & ( 
// \muxSaida|saida_MUX[2]~8_combout  & ( !\PC|DOUT [3] ) ) ) # ( \SW[0]~input_o  & ( !\muxSaida|saida_MUX[2]~8_combout  & ( (\MUXNOR|saida_MUX[0]~0_combout  & (!\MUXNOR|saida_MUX[3]~1_combout  $ (\MUXNOR|saida_MUX[1]~2_combout ))) ) ) )

	.dataa(!\MUXNOR|saida_MUX[0]~0_combout ),
	.datab(!\MUXNOR|saida_MUX[3]~1_combout ),
	.datac(!\PC|DOUT [3]),
	.datad(!\MUXNOR|saida_MUX[1]~2_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\muxSaida|saida_MUX[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \DECHEX0|rascSaida7seg[0]~0 .lut_mask = 64'h00004411F0F09900;
defparam \DECHEX0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[3]~9 (
// Equation(s):
// \muxSaida|saida_MUX[3]~9_combout  = ( \ROM|memROM~2_combout  & ( \BANCOREG|registrador~329_q  & ( (!\SW[0]~input_o  & (\PC|DOUT [3])) # (\SW[0]~input_o  & (((\ROM|memROM~0_combout  & \ROM|memROM~1_combout )))) ) ) ) # ( !\ROM|memROM~2_combout  & ( 
// \BANCOREG|registrador~329_q  & ( (!\SW[0]~input_o  & \PC|DOUT [3]) ) ) ) # ( \ROM|memROM~2_combout  & ( !\BANCOREG|registrador~329_q  & ( (!\SW[0]~input_o  & (\PC|DOUT [3])) # (\SW[0]~input_o  & (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) 
// ) ) # ( !\ROM|memROM~2_combout  & ( !\BANCOREG|registrador~329_q  & ( (!\SW[0]~input_o  & \PC|DOUT [3]) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\PC|DOUT [3]),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\ROM|memROM~1_combout ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\BANCOREG|registrador~329_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[3]~9 .extended_lut = "off";
defparam \muxSaida|saida_MUX[3]~9 .lut_mask = 64'h2222777222222227;
defparam \muxSaida|saida_MUX[3]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX0|rascSaida7seg[1]~1 (
// Equation(s):
// \DECHEX0|rascSaida7seg[1]~1_combout  = ( \muxSaida|saida_MUX[3]~9_combout  & ( (!\SW[0]~input_o  & (((\muxSaida|saida_MUX[2]~8_combout )))) # (\SW[0]~input_o  & ((!\MUXNOR|saida_MUX[0]~0_combout  & ((\muxSaida|saida_MUX[2]~8_combout ))) # 
// (\MUXNOR|saida_MUX[0]~0_combout  & (\MUXNOR|saida_MUX[1]~2_combout )))) ) ) # ( !\muxSaida|saida_MUX[3]~9_combout  & ( (\SW[0]~input_o  & (\muxSaida|saida_MUX[2]~8_combout  & (!\MUXNOR|saida_MUX[0]~0_combout  $ (!\MUXNOR|saida_MUX[1]~2_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\MUXNOR|saida_MUX[0]~0_combout ),
	.datac(!\MUXNOR|saida_MUX[1]~2_combout ),
	.datad(!\muxSaida|saida_MUX[2]~8_combout ),
	.datae(!\muxSaida|saida_MUX[3]~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \DECHEX0|rascSaida7seg[1]~1 .lut_mask = 64'h001401EF001401EF;
defparam \DECHEX0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[0]~10 (
// Equation(s):
// \muxSaida|saida_MUX[0]~10_combout  = ( \BANCOREG|registrador~326_q  & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) # ( !\BANCOREG|registrador~326_q  & ( (\SW[0]~input_o  & 
// (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~326_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[0]~10 .extended_lut = "off";
defparam \muxSaida|saida_MUX[0]~10 .lut_mask = 64'h0001005400010054;
defparam \muxSaida|saida_MUX[0]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX0|rascSaida7seg[1]~2 (
// Equation(s):
// \DECHEX0|rascSaida7seg[1]~2_combout  = ( \BANCOREG|registrador~327_q  & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) # ( !\BANCOREG|registrador~327_q  & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  
// & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~327_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX0|rascSaida7seg[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX0|rascSaida7seg[1]~2 .extended_lut = "off";
defparam \DECHEX0|rascSaida7seg[1]~2 .lut_mask = 64'h0054000100540001;
defparam \DECHEX0|rascSaida7seg[1]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX0|rascSaida7seg[2]~3 (
// Equation(s):
// \DECHEX0|rascSaida7seg[2]~3_combout  = (!\muxSaida|saida_MUX[2]~8_combout  & (((!\DECHEX0|rascSaida7seg[1]~2_combout ) # (\muxSaida|saida_MUX[3]~9_combout )) # (\muxSaida|saida_MUX[0]~10_combout ))) # (\muxSaida|saida_MUX[2]~8_combout  & 
// ((!\muxSaida|saida_MUX[3]~9_combout ) # ((\muxSaida|saida_MUX[0]~10_combout  & !\DECHEX0|rascSaida7seg[1]~2_combout ))))

	.dataa(!\muxSaida|saida_MUX[2]~8_combout ),
	.datab(!\muxSaida|saida_MUX[0]~10_combout ),
	.datac(!\DECHEX0|rascSaida7seg[1]~2_combout ),
	.datad(!\muxSaida|saida_MUX[3]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX0|rascSaida7seg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX0|rascSaida7seg[2]~3 .extended_lut = "off";
defparam \DECHEX0|rascSaida7seg[2]~3 .lut_mask = 64'hF7BAF7BAF7BAF7BA;
defparam \DECHEX0|rascSaida7seg[2]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX0|rascSaida7seg[3]~4 (
// Equation(s):
// \DECHEX0|rascSaida7seg[3]~4_combout  = (!\DECHEX0|rascSaida7seg[1]~2_combout  & (!\muxSaida|saida_MUX[3]~9_combout  & (!\muxSaida|saida_MUX[0]~10_combout  $ (!\muxSaida|saida_MUX[2]~8_combout )))) # (\DECHEX0|rascSaida7seg[1]~2_combout  & 
// ((!\muxSaida|saida_MUX[0]~10_combout  & (!\muxSaida|saida_MUX[2]~8_combout  & \muxSaida|saida_MUX[3]~9_combout )) # (\muxSaida|saida_MUX[0]~10_combout  & (\muxSaida|saida_MUX[2]~8_combout ))))

	.dataa(!\muxSaida|saida_MUX[0]~10_combout ),
	.datab(!\DECHEX0|rascSaida7seg[1]~2_combout ),
	.datac(!\muxSaida|saida_MUX[2]~8_combout ),
	.datad(!\muxSaida|saida_MUX[3]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX0|rascSaida7seg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX0|rascSaida7seg[3]~4 .extended_lut = "off";
defparam \DECHEX0|rascSaida7seg[3]~4 .lut_mask = 64'h4921492149214921;
defparam \DECHEX0|rascSaida7seg[3]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX0|rascSaida7seg[4]~5 (
// Equation(s):
// \DECHEX0|rascSaida7seg[4]~5_combout  = ( \MUXNOR|saida_MUX[0]~0_combout  & ( \SW[0]~input_o  & ( (!\muxSaida|saida_MUX[3]~9_combout ) # ((!\MUXNOR|saida_MUX[2]~3_combout  & !\MUXNOR|saida_MUX[1]~2_combout )) ) ) ) # ( !\MUXNOR|saida_MUX[0]~0_combout  & ( 
// \SW[0]~input_o  & ( (\MUXNOR|saida_MUX[2]~3_combout  & (!\MUXNOR|saida_MUX[1]~2_combout  & !\muxSaida|saida_MUX[3]~9_combout )) ) ) ) # ( \MUXNOR|saida_MUX[0]~0_combout  & ( !\SW[0]~input_o  & ( (\PC|DOUT [2] & !\muxSaida|saida_MUX[3]~9_combout ) ) ) ) # 
// ( !\MUXNOR|saida_MUX[0]~0_combout  & ( !\SW[0]~input_o  & ( (\PC|DOUT [2] & !\muxSaida|saida_MUX[3]~9_combout ) ) ) )

	.dataa(!\MUXNOR|saida_MUX[2]~3_combout ),
	.datab(!\PC|DOUT [2]),
	.datac(!\MUXNOR|saida_MUX[1]~2_combout ),
	.datad(!\muxSaida|saida_MUX[3]~9_combout ),
	.datae(!\MUXNOR|saida_MUX[0]~0_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX0|rascSaida7seg[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX0|rascSaida7seg[4]~5 .extended_lut = "off";
defparam \DECHEX0|rascSaida7seg[4]~5 .lut_mask = 64'h330033005000FFA0;
defparam \DECHEX0|rascSaida7seg[4]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX0|rascSaida7seg[5]~6 (
// Equation(s):
// \DECHEX0|rascSaida7seg[5]~6_combout  = ( \muxSaida|saida_MUX[2]~8_combout  & ( (\MUXNOR|saida_MUX[0]~0_combout  & (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[1]~2_combout  $ (!\MUXNOR|saida_MUX[3]~1_combout )))) ) ) # ( !\muxSaida|saida_MUX[2]~8_combout  & ( 
// (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[3]~1_combout  & ((\MUXNOR|saida_MUX[1]~2_combout ) # (\MUXNOR|saida_MUX[0]~0_combout )))) ) )

	.dataa(!\MUXNOR|saida_MUX[0]~0_combout ),
	.datab(!\MUXNOR|saida_MUX[1]~2_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\MUXNOR|saida_MUX[3]~1_combout ),
	.datae(gnd),
	.dataf(!\muxSaida|saida_MUX[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX0|rascSaida7seg[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX0|rascSaida7seg[5]~6 .extended_lut = "off";
defparam \DECHEX0|rascSaida7seg[5]~6 .lut_mask = 64'h0700070001040104;
defparam \DECHEX0|rascSaida7seg[5]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX0|rascSaida7seg[6]~7 (
// Equation(s):
// \DECHEX0|rascSaida7seg[6]~7_combout  = (!\muxSaida|saida_MUX[0]~10_combout  & (!\DECHEX0|rascSaida7seg[1]~2_combout  & (!\muxSaida|saida_MUX[2]~8_combout  $ (\muxSaida|saida_MUX[3]~9_combout )))) # (\muxSaida|saida_MUX[0]~10_combout  & 
// (!\muxSaida|saida_MUX[3]~9_combout  & (!\muxSaida|saida_MUX[2]~8_combout  $ (\DECHEX0|rascSaida7seg[1]~2_combout ))))

	.dataa(!\muxSaida|saida_MUX[2]~8_combout ),
	.datab(!\muxSaida|saida_MUX[0]~10_combout ),
	.datac(!\DECHEX0|rascSaida7seg[1]~2_combout ),
	.datad(!\muxSaida|saida_MUX[3]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX0|rascSaida7seg[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX0|rascSaida7seg[6]~7 .extended_lut = "off";
defparam \DECHEX0|rascSaida7seg[6]~7 .lut_mask = 64'hA140A140A140A140;
defparam \DECHEX0|rascSaida7seg[6]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[7]~11 (
// Equation(s):
// \muxSaida|saida_MUX[7]~11_combout  = ( \ROM|memROM~2_combout  & ( \BANCOREG|registrador~333_q  & ( ((\SW[0]~input_o  & ((!\ROM|memROM~1_combout ) # (\PC|DOUT [6])))) # (\PC|DOUT [7]) ) ) ) # ( !\ROM|memROM~2_combout  & ( \BANCOREG|registrador~333_q  & ( 
// (!\SW[0]~input_o  & \PC|DOUT [7]) ) ) ) # ( \ROM|memROM~2_combout  & ( !\BANCOREG|registrador~333_q  & ( (!\SW[0]~input_o  & (((\PC|DOUT [7])))) # (\SW[0]~input_o  & (!\PC|DOUT [6] & (!\PC|DOUT [7] & \ROM|memROM~1_combout ))) ) ) ) # ( 
// !\ROM|memROM~2_combout  & ( !\BANCOREG|registrador~333_q  & ( (!\SW[0]~input_o  & \PC|DOUT [7]) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\PC|DOUT [6]),
	.datac(!\PC|DOUT [7]),
	.datad(!\ROM|memROM~1_combout ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\BANCOREG|registrador~333_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[7]~11 .extended_lut = "off";
defparam \muxSaida|saida_MUX[7]~11 .lut_mask = 64'h0A0A0A4A0A0A5F1F;
defparam \muxSaida|saida_MUX[7]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[6]~12 (
// Equation(s):
// \muxSaida|saida_MUX[6]~12_combout  = ( \ROM|memROM~2_combout  & ( \BANCOREG|registrador~332_q  & ( ((\SW[0]~input_o  & ((!\ROM|memROM~1_combout ) # (\PC|DOUT [7])))) # (\PC|DOUT [6]) ) ) ) # ( !\ROM|memROM~2_combout  & ( \BANCOREG|registrador~332_q  & ( 
// (!\SW[0]~input_o  & \PC|DOUT [6]) ) ) ) # ( \ROM|memROM~2_combout  & ( !\BANCOREG|registrador~332_q  & ( (!\SW[0]~input_o  & (\PC|DOUT [6])) # (\SW[0]~input_o  & (!\PC|DOUT [6] & (!\PC|DOUT [7] & \ROM|memROM~1_combout ))) ) ) ) # ( !\ROM|memROM~2_combout  
// & ( !\BANCOREG|registrador~332_q  & ( (!\SW[0]~input_o  & \PC|DOUT [6]) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\PC|DOUT [6]),
	.datac(!\PC|DOUT [7]),
	.datad(!\ROM|memROM~1_combout ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\BANCOREG|registrador~332_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[6]~12 .extended_lut = "off";
defparam \muxSaida|saida_MUX[6]~12 .lut_mask = 64'h2222226222227737;
defparam \muxSaida|saida_MUX[6]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[5]~13 (
// Equation(s):
// \muxSaida|saida_MUX[5]~13_combout  = ( \ROM|memROM~2_combout  & ( \BANCOREG|registrador~331_q  & ( (!\SW[0]~input_o  & (\PC|DOUT [5])) # (\SW[0]~input_o  & (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\ROM|memROM~2_combout  & ( 
// \BANCOREG|registrador~331_q  & ( (!\SW[0]~input_o  & \PC|DOUT [5]) ) ) ) # ( \ROM|memROM~2_combout  & ( !\BANCOREG|registrador~331_q  & ( (!\SW[0]~input_o  & (\PC|DOUT [5])) # (\SW[0]~input_o  & (((\ROM|memROM~0_combout  & \ROM|memROM~1_combout )))) ) ) ) 
// # ( !\ROM|memROM~2_combout  & ( !\BANCOREG|registrador~331_q  & ( (!\SW[0]~input_o  & \PC|DOUT [5]) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\PC|DOUT [5]),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\ROM|memROM~1_combout ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\BANCOREG|registrador~331_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[5]~13 .extended_lut = "off";
defparam \muxSaida|saida_MUX[5]~13 .lut_mask = 64'h2222222722227772;
defparam \muxSaida|saida_MUX[5]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX1|rascSaida7seg[0]~0 (
// Equation(s):
// \DECHEX1|rascSaida7seg[0]~0_combout  = ( !\muxSaida|saida_MUX[6]~12_combout  & ( \muxSaida|saida_MUX[5]~13_combout  & ( (\muxSaida|saida_MUX[7]~11_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [4]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[4]~4_combout )))) 
// ) ) ) # ( \muxSaida|saida_MUX[6]~12_combout  & ( !\muxSaida|saida_MUX[5]~13_combout  & ( !\muxSaida|saida_MUX[7]~11_combout  $ (((!\SW[0]~input_o  & ((\PC|DOUT [4]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[4]~4_combout )))) ) ) ) # ( 
// !\muxSaida|saida_MUX[6]~12_combout  & ( !\muxSaida|saida_MUX[5]~13_combout  & ( (!\muxSaida|saida_MUX[7]~11_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [4]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[4]~4_combout )))) ) ) )

	.dataa(!\MUXNOR|saida_MUX[4]~4_combout ),
	.datab(!\PC|DOUT [4]),
	.datac(!\SW[0]~input_o ),
	.datad(!\muxSaida|saida_MUX[7]~11_combout ),
	.datae(!\muxSaida|saida_MUX[6]~12_combout ),
	.dataf(!\muxSaida|saida_MUX[5]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \DECHEX1|rascSaida7seg[0]~0 .lut_mask = 64'h3A00C53A003A0000;
defparam \DECHEX1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[4]~14 (
// Equation(s):
// \muxSaida|saida_MUX[4]~14_combout  = ( \ROM|memROM~2_combout  & ( \BANCOREG|registrador~330_q  & ( (!\SW[0]~input_o  & (\PC|DOUT [4])) # (\SW[0]~input_o  & (((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\ROM|memROM~2_combout  & ( 
// \BANCOREG|registrador~330_q  & ( (!\SW[0]~input_o  & \PC|DOUT [4]) ) ) ) # ( \ROM|memROM~2_combout  & ( !\BANCOREG|registrador~330_q  & ( (!\SW[0]~input_o  & (\PC|DOUT [4])) # (\SW[0]~input_o  & (((\ROM|memROM~0_combout  & \ROM|memROM~1_combout )))) ) ) ) 
// # ( !\ROM|memROM~2_combout  & ( !\BANCOREG|registrador~330_q  & ( (!\SW[0]~input_o  & \PC|DOUT [4]) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\PC|DOUT [4]),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\ROM|memROM~1_combout ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\BANCOREG|registrador~330_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[4]~14 .extended_lut = "off";
defparam \muxSaida|saida_MUX[4]~14 .lut_mask = 64'h2222222722227772;
defparam \muxSaida|saida_MUX[4]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX1|rascSaida7seg[1]~1 (
// Equation(s):
// \DECHEX1|rascSaida7seg[1]~1_combout  = (!\muxSaida|saida_MUX[7]~11_combout  & (\muxSaida|saida_MUX[6]~12_combout  & (!\muxSaida|saida_MUX[5]~13_combout  $ (!\muxSaida|saida_MUX[4]~14_combout )))) # (\muxSaida|saida_MUX[7]~11_combout  & 
// ((!\muxSaida|saida_MUX[4]~14_combout  & (\muxSaida|saida_MUX[6]~12_combout )) # (\muxSaida|saida_MUX[4]~14_combout  & ((\muxSaida|saida_MUX[5]~13_combout )))))

	.dataa(!\muxSaida|saida_MUX[7]~11_combout ),
	.datab(!\muxSaida|saida_MUX[6]~12_combout ),
	.datac(!\muxSaida|saida_MUX[5]~13_combout ),
	.datad(!\muxSaida|saida_MUX[4]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \DECHEX1|rascSaida7seg[1]~1 .lut_mask = 64'h1325132513251325;
defparam \DECHEX1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX1|rascSaida7seg[2]~2 (
// Equation(s):
// \DECHEX1|rascSaida7seg[2]~2_combout  = (!\muxSaida|saida_MUX[7]~11_combout  & (!\muxSaida|saida_MUX[6]~12_combout  & (\muxSaida|saida_MUX[5]~13_combout  & !\muxSaida|saida_MUX[4]~14_combout ))) # (\muxSaida|saida_MUX[7]~11_combout  & 
// (\muxSaida|saida_MUX[6]~12_combout  & ((!\muxSaida|saida_MUX[4]~14_combout ) # (\muxSaida|saida_MUX[5]~13_combout ))))

	.dataa(!\muxSaida|saida_MUX[7]~11_combout ),
	.datab(!\muxSaida|saida_MUX[6]~12_combout ),
	.datac(!\muxSaida|saida_MUX[5]~13_combout ),
	.datad(!\muxSaida|saida_MUX[4]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \DECHEX1|rascSaida7seg[2]~2 .lut_mask = 64'h1901190119011901;
defparam \DECHEX1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX1|rascSaida7seg[3]~3 (
// Equation(s):
// \DECHEX1|rascSaida7seg[3]~3_combout  = (!\muxSaida|saida_MUX[5]~13_combout  & (!\muxSaida|saida_MUX[7]~11_combout  & (!\muxSaida|saida_MUX[4]~14_combout  $ (!\muxSaida|saida_MUX[6]~12_combout )))) # (\muxSaida|saida_MUX[5]~13_combout  & 
// ((!\muxSaida|saida_MUX[4]~14_combout  & (!\muxSaida|saida_MUX[6]~12_combout  & \muxSaida|saida_MUX[7]~11_combout )) # (\muxSaida|saida_MUX[4]~14_combout  & (\muxSaida|saida_MUX[6]~12_combout ))))

	.dataa(!\muxSaida|saida_MUX[4]~14_combout ),
	.datab(!\muxSaida|saida_MUX[5]~13_combout ),
	.datac(!\muxSaida|saida_MUX[6]~12_combout ),
	.datad(!\muxSaida|saida_MUX[7]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \DECHEX1|rascSaida7seg[3]~3 .lut_mask = 64'h4921492149214921;
defparam \DECHEX1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX1|rascSaida7seg[4]~4 (
// Equation(s):
// \DECHEX1|rascSaida7seg[4]~4_combout  = ( \muxSaida|saida_MUX[6]~12_combout  & ( \muxSaida|saida_MUX[5]~13_combout  & ( (!\muxSaida|saida_MUX[7]~11_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [4]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[4]~4_combout )))) 
// ) ) ) # ( !\muxSaida|saida_MUX[6]~12_combout  & ( \muxSaida|saida_MUX[5]~13_combout  & ( (!\muxSaida|saida_MUX[7]~11_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [4]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[4]~4_combout )))) ) ) ) # ( 
// \muxSaida|saida_MUX[6]~12_combout  & ( !\muxSaida|saida_MUX[5]~13_combout  & ( !\muxSaida|saida_MUX[7]~11_combout  ) ) ) # ( !\muxSaida|saida_MUX[6]~12_combout  & ( !\muxSaida|saida_MUX[5]~13_combout  & ( (!\SW[0]~input_o  & ((\PC|DOUT [4]))) # 
// (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[4]~4_combout )) ) ) )

	.dataa(!\muxSaida|saida_MUX[7]~11_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\MUXNOR|saida_MUX[4]~4_combout ),
	.datad(!\PC|DOUT [4]),
	.datae(!\muxSaida|saida_MUX[6]~12_combout ),
	.dataf(!\muxSaida|saida_MUX[5]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \DECHEX1|rascSaida7seg[4]~4 .lut_mask = 64'h30FCAAAA20A820A8;
defparam \DECHEX1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX1|rascSaida7seg[5]~5 (
// Equation(s):
// \DECHEX1|rascSaida7seg[5]~5_combout  = ( \muxSaida|saida_MUX[6]~12_combout  & ( \muxSaida|saida_MUX[5]~13_combout  & ( (\muxSaida|saida_MUX[4]~14_combout  & ((!\SW[0]~input_o  & ((!\PC|DOUT [7]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[7]~5_combout )))) 
// ) ) ) # ( !\muxSaida|saida_MUX[6]~12_combout  & ( \muxSaida|saida_MUX[5]~13_combout  & ( (!\SW[0]~input_o  & ((!\PC|DOUT [7]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[7]~5_combout )) ) ) ) # ( \muxSaida|saida_MUX[6]~12_combout  & ( 
// !\muxSaida|saida_MUX[5]~13_combout  & ( (\muxSaida|saida_MUX[4]~14_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [7]))) # (\SW[0]~input_o  & (\MUXNOR|saida_MUX[7]~5_combout )))) ) ) ) # ( !\muxSaida|saida_MUX[6]~12_combout  & ( 
// !\muxSaida|saida_MUX[5]~13_combout  & ( (\muxSaida|saida_MUX[4]~14_combout  & ((!\SW[0]~input_o  & ((!\PC|DOUT [7]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[7]~5_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\MUXNOR|saida_MUX[7]~5_combout ),
	.datac(!\PC|DOUT [7]),
	.datad(!\muxSaida|saida_MUX[4]~14_combout ),
	.datae(!\muxSaida|saida_MUX[6]~12_combout ),
	.dataf(!\muxSaida|saida_MUX[5]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \DECHEX1|rascSaida7seg[5]~5 .lut_mask = 64'h00E4001BE4E400E4;
defparam \DECHEX1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX1|rascSaida7seg[6]~6 (
// Equation(s):
// \DECHEX1|rascSaida7seg[6]~6_combout  = (!\muxSaida|saida_MUX[4]~14_combout  & (!\muxSaida|saida_MUX[5]~13_combout  & (!\muxSaida|saida_MUX[7]~11_combout  $ (\muxSaida|saida_MUX[6]~12_combout )))) # (\muxSaida|saida_MUX[4]~14_combout  & 
// (!\muxSaida|saida_MUX[7]~11_combout  & (!\muxSaida|saida_MUX[6]~12_combout  $ (\muxSaida|saida_MUX[5]~13_combout ))))

	.dataa(!\muxSaida|saida_MUX[7]~11_combout ),
	.datab(!\muxSaida|saida_MUX[6]~12_combout ),
	.datac(!\muxSaida|saida_MUX[5]~13_combout ),
	.datad(!\muxSaida|saida_MUX[4]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \DECHEX1|rascSaida7seg[6]~6 .lut_mask = 64'h9082908290829082;
defparam \DECHEX1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[11]~15 (
// Equation(s):
// \muxSaida|saida_MUX[11]~15_combout  = ( \BANCOREG|registrador~337_q  & ( \PC|DOUT [11] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~337_q  & ( \PC|DOUT [11] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~337_q  & ( !\PC|DOUT [11] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~337_q  & ( !\PC|DOUT [11] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~337_q ),
	.dataf(!\PC|DOUT [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[11]~15 .extended_lut = "off";
defparam \muxSaida|saida_MUX[11]~15 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[11]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[10]~16 (
// Equation(s):
// \muxSaida|saida_MUX[10]~16_combout  = ( \BANCOREG|registrador~336_q  & ( \PC|DOUT [10] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~336_q  & ( \PC|DOUT [10] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~336_q  & ( !\PC|DOUT [10] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~336_q  & ( !\PC|DOUT [10] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~336_q ),
	.dataf(!\PC|DOUT [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[10]~16 .extended_lut = "off";
defparam \muxSaida|saida_MUX[10]~16 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[10]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[9]~17 (
// Equation(s):
// \muxSaida|saida_MUX[9]~17_combout  = ( \BANCOREG|registrador~335_q  & ( \PC|DOUT [9] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~335_q  & ( \PC|DOUT [9] & ( 
// (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~335_q  & ( !\PC|DOUT [9] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~335_q  & ( !\PC|DOUT [9] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~335_q ),
	.dataf(!\PC|DOUT [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[9]~17 .extended_lut = "off";
defparam \muxSaida|saida_MUX[9]~17 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[9]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX2|rascSaida7seg[0]~0 (
// Equation(s):
// \DECHEX2|rascSaida7seg[0]~0_combout  = ( !\muxSaida|saida_MUX[10]~16_combout  & ( \muxSaida|saida_MUX[9]~17_combout  & ( (\muxSaida|saida_MUX[11]~15_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [8]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[8]~6_combout 
// )))) ) ) ) # ( \muxSaida|saida_MUX[10]~16_combout  & ( !\muxSaida|saida_MUX[9]~17_combout  & ( !\muxSaida|saida_MUX[11]~15_combout  $ (((!\SW[0]~input_o  & ((\PC|DOUT [8]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[8]~6_combout )))) ) ) ) # ( 
// !\muxSaida|saida_MUX[10]~16_combout  & ( !\muxSaida|saida_MUX[9]~17_combout  & ( (!\muxSaida|saida_MUX[11]~15_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [8]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[8]~6_combout )))) ) ) )

	.dataa(!\MUXNOR|saida_MUX[8]~6_combout ),
	.datab(!\PC|DOUT [8]),
	.datac(!\SW[0]~input_o ),
	.datad(!\muxSaida|saida_MUX[11]~15_combout ),
	.datae(!\muxSaida|saida_MUX[10]~16_combout ),
	.dataf(!\muxSaida|saida_MUX[9]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX2|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX2|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \DECHEX2|rascSaida7seg[0]~0 .lut_mask = 64'h3A00C53A003A0000;
defparam \DECHEX2|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[8]~18 (
// Equation(s):
// \muxSaida|saida_MUX[8]~18_combout  = ( \BANCOREG|registrador~334_q  & ( \PC|DOUT [8] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~334_q  & ( \PC|DOUT [8] & ( 
// (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~334_q  & ( !\PC|DOUT [8] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~334_q  & ( !\PC|DOUT [8] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~334_q ),
	.dataf(!\PC|DOUT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[8]~18 .extended_lut = "off";
defparam \muxSaida|saida_MUX[8]~18 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[8]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX2|rascSaida7seg[1]~1 (
// Equation(s):
// \DECHEX2|rascSaida7seg[1]~1_combout  = (!\muxSaida|saida_MUX[11]~15_combout  & (\muxSaida|saida_MUX[10]~16_combout  & (!\muxSaida|saida_MUX[9]~17_combout  $ (!\muxSaida|saida_MUX[8]~18_combout )))) # (\muxSaida|saida_MUX[11]~15_combout  & 
// ((!\muxSaida|saida_MUX[8]~18_combout  & (\muxSaida|saida_MUX[10]~16_combout )) # (\muxSaida|saida_MUX[8]~18_combout  & ((\muxSaida|saida_MUX[9]~17_combout )))))

	.dataa(!\muxSaida|saida_MUX[11]~15_combout ),
	.datab(!\muxSaida|saida_MUX[10]~16_combout ),
	.datac(!\muxSaida|saida_MUX[9]~17_combout ),
	.datad(!\muxSaida|saida_MUX[8]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX2|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX2|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \DECHEX2|rascSaida7seg[1]~1 .lut_mask = 64'h1325132513251325;
defparam \DECHEX2|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX2|rascSaida7seg[2]~2 (
// Equation(s):
// \DECHEX2|rascSaida7seg[2]~2_combout  = (!\muxSaida|saida_MUX[11]~15_combout  & (!\muxSaida|saida_MUX[10]~16_combout  & (\muxSaida|saida_MUX[9]~17_combout  & !\muxSaida|saida_MUX[8]~18_combout ))) # (\muxSaida|saida_MUX[11]~15_combout  & 
// (\muxSaida|saida_MUX[10]~16_combout  & ((!\muxSaida|saida_MUX[8]~18_combout ) # (\muxSaida|saida_MUX[9]~17_combout ))))

	.dataa(!\muxSaida|saida_MUX[11]~15_combout ),
	.datab(!\muxSaida|saida_MUX[10]~16_combout ),
	.datac(!\muxSaida|saida_MUX[9]~17_combout ),
	.datad(!\muxSaida|saida_MUX[8]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX2|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX2|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \DECHEX2|rascSaida7seg[2]~2 .lut_mask = 64'h1901190119011901;
defparam \DECHEX2|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX2|rascSaida7seg[3]~3 (
// Equation(s):
// \DECHEX2|rascSaida7seg[3]~3_combout  = (!\muxSaida|saida_MUX[9]~17_combout  & (!\muxSaida|saida_MUX[11]~15_combout  & (!\muxSaida|saida_MUX[8]~18_combout  $ (!\muxSaida|saida_MUX[10]~16_combout )))) # (\muxSaida|saida_MUX[9]~17_combout  & 
// ((!\muxSaida|saida_MUX[8]~18_combout  & (!\muxSaida|saida_MUX[10]~16_combout  & \muxSaida|saida_MUX[11]~15_combout )) # (\muxSaida|saida_MUX[8]~18_combout  & (\muxSaida|saida_MUX[10]~16_combout ))))

	.dataa(!\muxSaida|saida_MUX[8]~18_combout ),
	.datab(!\muxSaida|saida_MUX[9]~17_combout ),
	.datac(!\muxSaida|saida_MUX[10]~16_combout ),
	.datad(!\muxSaida|saida_MUX[11]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX2|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX2|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \DECHEX2|rascSaida7seg[3]~3 .lut_mask = 64'h4921492149214921;
defparam \DECHEX2|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX2|rascSaida7seg[4]~4 (
// Equation(s):
// \DECHEX2|rascSaida7seg[4]~4_combout  = ( \muxSaida|saida_MUX[10]~16_combout  & ( \muxSaida|saida_MUX[9]~17_combout  & ( (!\muxSaida|saida_MUX[11]~15_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [8]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[8]~6_combout 
// )))) ) ) ) # ( !\muxSaida|saida_MUX[10]~16_combout  & ( \muxSaida|saida_MUX[9]~17_combout  & ( (!\muxSaida|saida_MUX[11]~15_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [8]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[8]~6_combout )))) ) ) ) # ( 
// \muxSaida|saida_MUX[10]~16_combout  & ( !\muxSaida|saida_MUX[9]~17_combout  & ( !\muxSaida|saida_MUX[11]~15_combout  ) ) ) # ( !\muxSaida|saida_MUX[10]~16_combout  & ( !\muxSaida|saida_MUX[9]~17_combout  & ( (!\SW[0]~input_o  & ((\PC|DOUT [8]))) # 
// (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[8]~6_combout )) ) ) )

	.dataa(!\muxSaida|saida_MUX[11]~15_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\MUXNOR|saida_MUX[8]~6_combout ),
	.datad(!\PC|DOUT [8]),
	.datae(!\muxSaida|saida_MUX[10]~16_combout ),
	.dataf(!\muxSaida|saida_MUX[9]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX2|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX2|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \DECHEX2|rascSaida7seg[4]~4 .lut_mask = 64'h30FCAAAA20A820A8;
defparam \DECHEX2|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX2|rascSaida7seg[5]~5 (
// Equation(s):
// \DECHEX2|rascSaida7seg[5]~5_combout  = ( \muxSaida|saida_MUX[10]~16_combout  & ( \muxSaida|saida_MUX[9]~17_combout  & ( (\muxSaida|saida_MUX[8]~18_combout  & ((!\SW[0]~input_o  & ((!\PC|DOUT [11]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[11]~7_combout 
// )))) ) ) ) # ( !\muxSaida|saida_MUX[10]~16_combout  & ( \muxSaida|saida_MUX[9]~17_combout  & ( (!\SW[0]~input_o  & ((!\PC|DOUT [11]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[11]~7_combout )) ) ) ) # ( \muxSaida|saida_MUX[10]~16_combout  & ( 
// !\muxSaida|saida_MUX[9]~17_combout  & ( (\muxSaida|saida_MUX[8]~18_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [11]))) # (\SW[0]~input_o  & (\MUXNOR|saida_MUX[11]~7_combout )))) ) ) ) # ( !\muxSaida|saida_MUX[10]~16_combout  & ( 
// !\muxSaida|saida_MUX[9]~17_combout  & ( (\muxSaida|saida_MUX[8]~18_combout  & ((!\SW[0]~input_o  & ((!\PC|DOUT [11]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[11]~7_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\MUXNOR|saida_MUX[11]~7_combout ),
	.datac(!\PC|DOUT [11]),
	.datad(!\muxSaida|saida_MUX[8]~18_combout ),
	.datae(!\muxSaida|saida_MUX[10]~16_combout ),
	.dataf(!\muxSaida|saida_MUX[9]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX2|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX2|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \DECHEX2|rascSaida7seg[5]~5 .lut_mask = 64'h00E4001BE4E400E4;
defparam \DECHEX2|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX2|rascSaida7seg[6]~6 (
// Equation(s):
// \DECHEX2|rascSaida7seg[6]~6_combout  = (!\muxSaida|saida_MUX[8]~18_combout  & (!\muxSaida|saida_MUX[9]~17_combout  & (!\muxSaida|saida_MUX[11]~15_combout  $ (\muxSaida|saida_MUX[10]~16_combout )))) # (\muxSaida|saida_MUX[8]~18_combout  & 
// (!\muxSaida|saida_MUX[11]~15_combout  & (!\muxSaida|saida_MUX[10]~16_combout  $ (\muxSaida|saida_MUX[9]~17_combout ))))

	.dataa(!\muxSaida|saida_MUX[11]~15_combout ),
	.datab(!\muxSaida|saida_MUX[10]~16_combout ),
	.datac(!\muxSaida|saida_MUX[9]~17_combout ),
	.datad(!\muxSaida|saida_MUX[8]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX2|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX2|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \DECHEX2|rascSaida7seg[6]~6 .lut_mask = 64'h9082908290829082;
defparam \DECHEX2|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[15]~19 (
// Equation(s):
// \muxSaida|saida_MUX[15]~19_combout  = ( \BANCOREG|registrador~341_q  & ( \PC|DOUT [15] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~341_q  & ( \PC|DOUT [15] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~341_q  & ( !\PC|DOUT [15] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~341_q  & ( !\PC|DOUT [15] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~341_q ),
	.dataf(!\PC|DOUT [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[15]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[15]~19 .extended_lut = "off";
defparam \muxSaida|saida_MUX[15]~19 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[15]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[14]~20 (
// Equation(s):
// \muxSaida|saida_MUX[14]~20_combout  = ( \BANCOREG|registrador~340_q  & ( \PC|DOUT [14] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~340_q  & ( \PC|DOUT [14] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~340_q  & ( !\PC|DOUT [14] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~340_q  & ( !\PC|DOUT [14] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~340_q ),
	.dataf(!\PC|DOUT [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[14]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[14]~20 .extended_lut = "off";
defparam \muxSaida|saida_MUX[14]~20 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[14]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[13]~21 (
// Equation(s):
// \muxSaida|saida_MUX[13]~21_combout  = ( \BANCOREG|registrador~339_q  & ( \PC|DOUT [13] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~339_q  & ( \PC|DOUT [13] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~339_q  & ( !\PC|DOUT [13] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~339_q  & ( !\PC|DOUT [13] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~339_q ),
	.dataf(!\PC|DOUT [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[13]~21 .extended_lut = "off";
defparam \muxSaida|saida_MUX[13]~21 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[13]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX3|rascSaida7seg[0]~0 (
// Equation(s):
// \DECHEX3|rascSaida7seg[0]~0_combout  = ( !\muxSaida|saida_MUX[14]~20_combout  & ( \muxSaida|saida_MUX[13]~21_combout  & ( (\muxSaida|saida_MUX[15]~19_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [12]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[12]~8_combout 
// )))) ) ) ) # ( \muxSaida|saida_MUX[14]~20_combout  & ( !\muxSaida|saida_MUX[13]~21_combout  & ( !\muxSaida|saida_MUX[15]~19_combout  $ (((!\SW[0]~input_o  & ((\PC|DOUT [12]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[12]~8_combout )))) ) ) ) # ( 
// !\muxSaida|saida_MUX[14]~20_combout  & ( !\muxSaida|saida_MUX[13]~21_combout  & ( (!\muxSaida|saida_MUX[15]~19_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [12]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[12]~8_combout )))) ) ) )

	.dataa(!\MUXNOR|saida_MUX[12]~8_combout ),
	.datab(!\PC|DOUT [12]),
	.datac(!\SW[0]~input_o ),
	.datad(!\muxSaida|saida_MUX[15]~19_combout ),
	.datae(!\muxSaida|saida_MUX[14]~20_combout ),
	.dataf(!\muxSaida|saida_MUX[13]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX3|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX3|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \DECHEX3|rascSaida7seg[0]~0 .lut_mask = 64'h3A00C53A003A0000;
defparam \DECHEX3|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[12]~22 (
// Equation(s):
// \muxSaida|saida_MUX[12]~22_combout  = ( \BANCOREG|registrador~338_q  & ( \PC|DOUT [12] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~338_q  & ( \PC|DOUT [12] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~338_q  & ( !\PC|DOUT [12] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~338_q  & ( !\PC|DOUT [12] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~338_q ),
	.dataf(!\PC|DOUT [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[12]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[12]~22 .extended_lut = "off";
defparam \muxSaida|saida_MUX[12]~22 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[12]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX3|rascSaida7seg[1]~1 (
// Equation(s):
// \DECHEX3|rascSaida7seg[1]~1_combout  = (!\muxSaida|saida_MUX[15]~19_combout  & (\muxSaida|saida_MUX[14]~20_combout  & (!\muxSaida|saida_MUX[13]~21_combout  $ (!\muxSaida|saida_MUX[12]~22_combout )))) # (\muxSaida|saida_MUX[15]~19_combout  & 
// ((!\muxSaida|saida_MUX[12]~22_combout  & (\muxSaida|saida_MUX[14]~20_combout )) # (\muxSaida|saida_MUX[12]~22_combout  & ((\muxSaida|saida_MUX[13]~21_combout )))))

	.dataa(!\muxSaida|saida_MUX[15]~19_combout ),
	.datab(!\muxSaida|saida_MUX[14]~20_combout ),
	.datac(!\muxSaida|saida_MUX[13]~21_combout ),
	.datad(!\muxSaida|saida_MUX[12]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX3|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX3|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \DECHEX3|rascSaida7seg[1]~1 .lut_mask = 64'h1325132513251325;
defparam \DECHEX3|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX3|rascSaida7seg[2]~2 (
// Equation(s):
// \DECHEX3|rascSaida7seg[2]~2_combout  = (!\muxSaida|saida_MUX[15]~19_combout  & (!\muxSaida|saida_MUX[14]~20_combout  & (\muxSaida|saida_MUX[13]~21_combout  & !\muxSaida|saida_MUX[12]~22_combout ))) # (\muxSaida|saida_MUX[15]~19_combout  & 
// (\muxSaida|saida_MUX[14]~20_combout  & ((!\muxSaida|saida_MUX[12]~22_combout ) # (\muxSaida|saida_MUX[13]~21_combout ))))

	.dataa(!\muxSaida|saida_MUX[15]~19_combout ),
	.datab(!\muxSaida|saida_MUX[14]~20_combout ),
	.datac(!\muxSaida|saida_MUX[13]~21_combout ),
	.datad(!\muxSaida|saida_MUX[12]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX3|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX3|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \DECHEX3|rascSaida7seg[2]~2 .lut_mask = 64'h1901190119011901;
defparam \DECHEX3|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX3|rascSaida7seg[3]~3 (
// Equation(s):
// \DECHEX3|rascSaida7seg[3]~3_combout  = (!\muxSaida|saida_MUX[13]~21_combout  & (!\muxSaida|saida_MUX[15]~19_combout  & (!\muxSaida|saida_MUX[12]~22_combout  $ (!\muxSaida|saida_MUX[14]~20_combout )))) # (\muxSaida|saida_MUX[13]~21_combout  & 
// ((!\muxSaida|saida_MUX[12]~22_combout  & (!\muxSaida|saida_MUX[14]~20_combout  & \muxSaida|saida_MUX[15]~19_combout )) # (\muxSaida|saida_MUX[12]~22_combout  & (\muxSaida|saida_MUX[14]~20_combout ))))

	.dataa(!\muxSaida|saida_MUX[12]~22_combout ),
	.datab(!\muxSaida|saida_MUX[13]~21_combout ),
	.datac(!\muxSaida|saida_MUX[14]~20_combout ),
	.datad(!\muxSaida|saida_MUX[15]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX3|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX3|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \DECHEX3|rascSaida7seg[3]~3 .lut_mask = 64'h4921492149214921;
defparam \DECHEX3|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX3|rascSaida7seg[4]~4 (
// Equation(s):
// \DECHEX3|rascSaida7seg[4]~4_combout  = ( \muxSaida|saida_MUX[14]~20_combout  & ( \muxSaida|saida_MUX[13]~21_combout  & ( (!\muxSaida|saida_MUX[15]~19_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [12]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[12]~8_combout 
// )))) ) ) ) # ( !\muxSaida|saida_MUX[14]~20_combout  & ( \muxSaida|saida_MUX[13]~21_combout  & ( (!\muxSaida|saida_MUX[15]~19_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [12]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[12]~8_combout )))) ) ) ) # ( 
// \muxSaida|saida_MUX[14]~20_combout  & ( !\muxSaida|saida_MUX[13]~21_combout  & ( !\muxSaida|saida_MUX[15]~19_combout  ) ) ) # ( !\muxSaida|saida_MUX[14]~20_combout  & ( !\muxSaida|saida_MUX[13]~21_combout  & ( (!\SW[0]~input_o  & ((\PC|DOUT [12]))) # 
// (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[12]~8_combout )) ) ) )

	.dataa(!\muxSaida|saida_MUX[15]~19_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\MUXNOR|saida_MUX[12]~8_combout ),
	.datad(!\PC|DOUT [12]),
	.datae(!\muxSaida|saida_MUX[14]~20_combout ),
	.dataf(!\muxSaida|saida_MUX[13]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX3|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX3|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \DECHEX3|rascSaida7seg[4]~4 .lut_mask = 64'h30FCAAAA20A820A8;
defparam \DECHEX3|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX3|rascSaida7seg[5]~5 (
// Equation(s):
// \DECHEX3|rascSaida7seg[5]~5_combout  = ( \muxSaida|saida_MUX[14]~20_combout  & ( \muxSaida|saida_MUX[13]~21_combout  & ( (\muxSaida|saida_MUX[12]~22_combout  & ((!\SW[0]~input_o  & ((!\PC|DOUT [15]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[15]~9_combout 
// )))) ) ) ) # ( !\muxSaida|saida_MUX[14]~20_combout  & ( \muxSaida|saida_MUX[13]~21_combout  & ( (!\SW[0]~input_o  & ((!\PC|DOUT [15]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[15]~9_combout )) ) ) ) # ( \muxSaida|saida_MUX[14]~20_combout  & ( 
// !\muxSaida|saida_MUX[13]~21_combout  & ( (\muxSaida|saida_MUX[12]~22_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [15]))) # (\SW[0]~input_o  & (\MUXNOR|saida_MUX[15]~9_combout )))) ) ) ) # ( !\muxSaida|saida_MUX[14]~20_combout  & ( 
// !\muxSaida|saida_MUX[13]~21_combout  & ( (\muxSaida|saida_MUX[12]~22_combout  & ((!\SW[0]~input_o  & ((!\PC|DOUT [15]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[15]~9_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\MUXNOR|saida_MUX[15]~9_combout ),
	.datac(!\PC|DOUT [15]),
	.datad(!\muxSaida|saida_MUX[12]~22_combout ),
	.datae(!\muxSaida|saida_MUX[14]~20_combout ),
	.dataf(!\muxSaida|saida_MUX[13]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX3|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX3|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \DECHEX3|rascSaida7seg[5]~5 .lut_mask = 64'h00E4001BE4E400E4;
defparam \DECHEX3|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX3|rascSaida7seg[6]~6 (
// Equation(s):
// \DECHEX3|rascSaida7seg[6]~6_combout  = (!\muxSaida|saida_MUX[12]~22_combout  & (!\muxSaida|saida_MUX[13]~21_combout  & (!\muxSaida|saida_MUX[15]~19_combout  $ (\muxSaida|saida_MUX[14]~20_combout )))) # (\muxSaida|saida_MUX[12]~22_combout  & 
// (!\muxSaida|saida_MUX[15]~19_combout  & (!\muxSaida|saida_MUX[14]~20_combout  $ (\muxSaida|saida_MUX[13]~21_combout ))))

	.dataa(!\muxSaida|saida_MUX[15]~19_combout ),
	.datab(!\muxSaida|saida_MUX[14]~20_combout ),
	.datac(!\muxSaida|saida_MUX[13]~21_combout ),
	.datad(!\muxSaida|saida_MUX[12]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX3|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX3|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \DECHEX3|rascSaida7seg[6]~6 .lut_mask = 64'h9082908290829082;
defparam \DECHEX3|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[19]~23 (
// Equation(s):
// \muxSaida|saida_MUX[19]~23_combout  = ( \BANCOREG|registrador~345_q  & ( \PC|DOUT [19] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~345_q  & ( \PC|DOUT [19] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~345_q  & ( !\PC|DOUT [19] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~345_q  & ( !\PC|DOUT [19] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~345_q ),
	.dataf(!\PC|DOUT [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[19]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[19]~23 .extended_lut = "off";
defparam \muxSaida|saida_MUX[19]~23 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[19]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[18]~24 (
// Equation(s):
// \muxSaida|saida_MUX[18]~24_combout  = ( \BANCOREG|registrador~344_q  & ( \PC|DOUT [18] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~344_q  & ( \PC|DOUT [18] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~344_q  & ( !\PC|DOUT [18] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~344_q  & ( !\PC|DOUT [18] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~344_q ),
	.dataf(!\PC|DOUT [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[18]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[18]~24 .extended_lut = "off";
defparam \muxSaida|saida_MUX[18]~24 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[18]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[17]~25 (
// Equation(s):
// \muxSaida|saida_MUX[17]~25_combout  = ( \BANCOREG|registrador~343_q  & ( \PC|DOUT [17] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~343_q  & ( \PC|DOUT [17] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~343_q  & ( !\PC|DOUT [17] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~343_q  & ( !\PC|DOUT [17] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~343_q ),
	.dataf(!\PC|DOUT [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[17]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[17]~25 .extended_lut = "off";
defparam \muxSaida|saida_MUX[17]~25 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[17]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX4|rascSaida7seg[0]~0 (
// Equation(s):
// \DECHEX4|rascSaida7seg[0]~0_combout  = ( !\muxSaida|saida_MUX[18]~24_combout  & ( \muxSaida|saida_MUX[17]~25_combout  & ( (\muxSaida|saida_MUX[19]~23_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [16]))) # (\SW[0]~input_o  & 
// (!\MUXNOR|saida_MUX[16]~10_combout )))) ) ) ) # ( \muxSaida|saida_MUX[18]~24_combout  & ( !\muxSaida|saida_MUX[17]~25_combout  & ( !\muxSaida|saida_MUX[19]~23_combout  $ (((!\SW[0]~input_o  & ((\PC|DOUT [16]))) # (\SW[0]~input_o  & 
// (!\MUXNOR|saida_MUX[16]~10_combout )))) ) ) ) # ( !\muxSaida|saida_MUX[18]~24_combout  & ( !\muxSaida|saida_MUX[17]~25_combout  & ( (!\muxSaida|saida_MUX[19]~23_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [16]))) # (\SW[0]~input_o  & 
// (!\MUXNOR|saida_MUX[16]~10_combout )))) ) ) )

	.dataa(!\MUXNOR|saida_MUX[16]~10_combout ),
	.datab(!\PC|DOUT [16]),
	.datac(!\SW[0]~input_o ),
	.datad(!\muxSaida|saida_MUX[19]~23_combout ),
	.datae(!\muxSaida|saida_MUX[18]~24_combout ),
	.dataf(!\muxSaida|saida_MUX[17]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX4|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX4|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \DECHEX4|rascSaida7seg[0]~0 .lut_mask = 64'h3A00C53A003A0000;
defparam \DECHEX4|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[16]~26 (
// Equation(s):
// \muxSaida|saida_MUX[16]~26_combout  = ( \BANCOREG|registrador~342_q  & ( \PC|DOUT [16] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~342_q  & ( \PC|DOUT [16] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~342_q  & ( !\PC|DOUT [16] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~342_q  & ( !\PC|DOUT [16] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~342_q ),
	.dataf(!\PC|DOUT [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[16]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[16]~26 .extended_lut = "off";
defparam \muxSaida|saida_MUX[16]~26 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[16]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX4|rascSaida7seg[1]~1 (
// Equation(s):
// \DECHEX4|rascSaida7seg[1]~1_combout  = (!\muxSaida|saida_MUX[19]~23_combout  & (\muxSaida|saida_MUX[18]~24_combout  & (!\muxSaida|saida_MUX[17]~25_combout  $ (!\muxSaida|saida_MUX[16]~26_combout )))) # (\muxSaida|saida_MUX[19]~23_combout  & 
// ((!\muxSaida|saida_MUX[16]~26_combout  & (\muxSaida|saida_MUX[18]~24_combout )) # (\muxSaida|saida_MUX[16]~26_combout  & ((\muxSaida|saida_MUX[17]~25_combout )))))

	.dataa(!\muxSaida|saida_MUX[19]~23_combout ),
	.datab(!\muxSaida|saida_MUX[18]~24_combout ),
	.datac(!\muxSaida|saida_MUX[17]~25_combout ),
	.datad(!\muxSaida|saida_MUX[16]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX4|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX4|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \DECHEX4|rascSaida7seg[1]~1 .lut_mask = 64'h1325132513251325;
defparam \DECHEX4|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX4|rascSaida7seg[2]~2 (
// Equation(s):
// \DECHEX4|rascSaida7seg[2]~2_combout  = (!\muxSaida|saida_MUX[19]~23_combout  & (!\muxSaida|saida_MUX[18]~24_combout  & (\muxSaida|saida_MUX[17]~25_combout  & !\muxSaida|saida_MUX[16]~26_combout ))) # (\muxSaida|saida_MUX[19]~23_combout  & 
// (\muxSaida|saida_MUX[18]~24_combout  & ((!\muxSaida|saida_MUX[16]~26_combout ) # (\muxSaida|saida_MUX[17]~25_combout ))))

	.dataa(!\muxSaida|saida_MUX[19]~23_combout ),
	.datab(!\muxSaida|saida_MUX[18]~24_combout ),
	.datac(!\muxSaida|saida_MUX[17]~25_combout ),
	.datad(!\muxSaida|saida_MUX[16]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX4|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX4|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \DECHEX4|rascSaida7seg[2]~2 .lut_mask = 64'h1901190119011901;
defparam \DECHEX4|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX4|rascSaida7seg[3]~3 (
// Equation(s):
// \DECHEX4|rascSaida7seg[3]~3_combout  = (!\muxSaida|saida_MUX[17]~25_combout  & (!\muxSaida|saida_MUX[19]~23_combout  & (!\muxSaida|saida_MUX[16]~26_combout  $ (!\muxSaida|saida_MUX[18]~24_combout )))) # (\muxSaida|saida_MUX[17]~25_combout  & 
// ((!\muxSaida|saida_MUX[16]~26_combout  & (!\muxSaida|saida_MUX[18]~24_combout  & \muxSaida|saida_MUX[19]~23_combout )) # (\muxSaida|saida_MUX[16]~26_combout  & (\muxSaida|saida_MUX[18]~24_combout ))))

	.dataa(!\muxSaida|saida_MUX[16]~26_combout ),
	.datab(!\muxSaida|saida_MUX[17]~25_combout ),
	.datac(!\muxSaida|saida_MUX[18]~24_combout ),
	.datad(!\muxSaida|saida_MUX[19]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX4|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX4|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \DECHEX4|rascSaida7seg[3]~3 .lut_mask = 64'h4921492149214921;
defparam \DECHEX4|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX4|rascSaida7seg[4]~4 (
// Equation(s):
// \DECHEX4|rascSaida7seg[4]~4_combout  = ( \muxSaida|saida_MUX[18]~24_combout  & ( \muxSaida|saida_MUX[17]~25_combout  & ( (!\muxSaida|saida_MUX[19]~23_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [16]))) # (\SW[0]~input_o  & 
// (!\MUXNOR|saida_MUX[16]~10_combout )))) ) ) ) # ( !\muxSaida|saida_MUX[18]~24_combout  & ( \muxSaida|saida_MUX[17]~25_combout  & ( (!\muxSaida|saida_MUX[19]~23_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [16]))) # (\SW[0]~input_o  & 
// (!\MUXNOR|saida_MUX[16]~10_combout )))) ) ) ) # ( \muxSaida|saida_MUX[18]~24_combout  & ( !\muxSaida|saida_MUX[17]~25_combout  & ( !\muxSaida|saida_MUX[19]~23_combout  ) ) ) # ( !\muxSaida|saida_MUX[18]~24_combout  & ( !\muxSaida|saida_MUX[17]~25_combout  
// & ( (!\SW[0]~input_o  & ((\PC|DOUT [16]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[16]~10_combout )) ) ) )

	.dataa(!\muxSaida|saida_MUX[19]~23_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\MUXNOR|saida_MUX[16]~10_combout ),
	.datad(!\PC|DOUT [16]),
	.datae(!\muxSaida|saida_MUX[18]~24_combout ),
	.dataf(!\muxSaida|saida_MUX[17]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX4|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX4|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \DECHEX4|rascSaida7seg[4]~4 .lut_mask = 64'h30FCAAAA20A820A8;
defparam \DECHEX4|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX4|rascSaida7seg[5]~5 (
// Equation(s):
// \DECHEX4|rascSaida7seg[5]~5_combout  = ( \muxSaida|saida_MUX[18]~24_combout  & ( \muxSaida|saida_MUX[17]~25_combout  & ( (\muxSaida|saida_MUX[16]~26_combout  & ((!\SW[0]~input_o  & ((!\PC|DOUT [19]))) # (\SW[0]~input_o  & 
// (!\MUXNOR|saida_MUX[19]~11_combout )))) ) ) ) # ( !\muxSaida|saida_MUX[18]~24_combout  & ( \muxSaida|saida_MUX[17]~25_combout  & ( (!\SW[0]~input_o  & ((!\PC|DOUT [19]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[19]~11_combout )) ) ) ) # ( 
// \muxSaida|saida_MUX[18]~24_combout  & ( !\muxSaida|saida_MUX[17]~25_combout  & ( (\muxSaida|saida_MUX[16]~26_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [19]))) # (\SW[0]~input_o  & (\MUXNOR|saida_MUX[19]~11_combout )))) ) ) ) # ( 
// !\muxSaida|saida_MUX[18]~24_combout  & ( !\muxSaida|saida_MUX[17]~25_combout  & ( (\muxSaida|saida_MUX[16]~26_combout  & ((!\SW[0]~input_o  & ((!\PC|DOUT [19]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[19]~11_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\MUXNOR|saida_MUX[19]~11_combout ),
	.datac(!\PC|DOUT [19]),
	.datad(!\muxSaida|saida_MUX[16]~26_combout ),
	.datae(!\muxSaida|saida_MUX[18]~24_combout ),
	.dataf(!\muxSaida|saida_MUX[17]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX4|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX4|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \DECHEX4|rascSaida7seg[5]~5 .lut_mask = 64'h00E4001BE4E400E4;
defparam \DECHEX4|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX4|rascSaida7seg[6]~6 (
// Equation(s):
// \DECHEX4|rascSaida7seg[6]~6_combout  = (!\muxSaida|saida_MUX[16]~26_combout  & (!\muxSaida|saida_MUX[17]~25_combout  & (!\muxSaida|saida_MUX[19]~23_combout  $ (\muxSaida|saida_MUX[18]~24_combout )))) # (\muxSaida|saida_MUX[16]~26_combout  & 
// (!\muxSaida|saida_MUX[19]~23_combout  & (!\muxSaida|saida_MUX[18]~24_combout  $ (\muxSaida|saida_MUX[17]~25_combout ))))

	.dataa(!\muxSaida|saida_MUX[19]~23_combout ),
	.datab(!\muxSaida|saida_MUX[18]~24_combout ),
	.datac(!\muxSaida|saida_MUX[17]~25_combout ),
	.datad(!\muxSaida|saida_MUX[16]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX4|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX4|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \DECHEX4|rascSaida7seg[6]~6 .lut_mask = 64'h9082908290829082;
defparam \DECHEX4|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[23]~27 (
// Equation(s):
// \muxSaida|saida_MUX[23]~27_combout  = ( \BANCOREG|registrador~349_q  & ( \PC|DOUT [23] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~349_q  & ( \PC|DOUT [23] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~349_q  & ( !\PC|DOUT [23] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~349_q  & ( !\PC|DOUT [23] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~349_q ),
	.dataf(!\PC|DOUT [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[23]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[23]~27 .extended_lut = "off";
defparam \muxSaida|saida_MUX[23]~27 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[23]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[22]~28 (
// Equation(s):
// \muxSaida|saida_MUX[22]~28_combout  = ( \BANCOREG|registrador~348_q  & ( \PC|DOUT [22] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~348_q  & ( \PC|DOUT [22] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~348_q  & ( !\PC|DOUT [22] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~348_q  & ( !\PC|DOUT [22] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~348_q ),
	.dataf(!\PC|DOUT [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[22]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[22]~28 .extended_lut = "off";
defparam \muxSaida|saida_MUX[22]~28 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[22]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[21]~29 (
// Equation(s):
// \muxSaida|saida_MUX[21]~29_combout  = ( \BANCOREG|registrador~347_q  & ( \PC|DOUT [21] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~347_q  & ( \PC|DOUT [21] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~347_q  & ( !\PC|DOUT [21] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~347_q  & ( !\PC|DOUT [21] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~347_q ),
	.dataf(!\PC|DOUT [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[21]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[21]~29 .extended_lut = "off";
defparam \muxSaida|saida_MUX[21]~29 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[21]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX5|rascSaida7seg[0]~0 (
// Equation(s):
// \DECHEX5|rascSaida7seg[0]~0_combout  = ( !\muxSaida|saida_MUX[22]~28_combout  & ( \muxSaida|saida_MUX[21]~29_combout  & ( (\muxSaida|saida_MUX[23]~27_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [20]))) # (\SW[0]~input_o  & 
// (!\MUXNOR|saida_MUX[20]~12_combout )))) ) ) ) # ( \muxSaida|saida_MUX[22]~28_combout  & ( !\muxSaida|saida_MUX[21]~29_combout  & ( !\muxSaida|saida_MUX[23]~27_combout  $ (((!\SW[0]~input_o  & ((\PC|DOUT [20]))) # (\SW[0]~input_o  & 
// (!\MUXNOR|saida_MUX[20]~12_combout )))) ) ) ) # ( !\muxSaida|saida_MUX[22]~28_combout  & ( !\muxSaida|saida_MUX[21]~29_combout  & ( (!\muxSaida|saida_MUX[23]~27_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [20]))) # (\SW[0]~input_o  & 
// (!\MUXNOR|saida_MUX[20]~12_combout )))) ) ) )

	.dataa(!\MUXNOR|saida_MUX[20]~12_combout ),
	.datab(!\PC|DOUT [20]),
	.datac(!\SW[0]~input_o ),
	.datad(!\muxSaida|saida_MUX[23]~27_combout ),
	.datae(!\muxSaida|saida_MUX[22]~28_combout ),
	.dataf(!\muxSaida|saida_MUX[21]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX5|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX5|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \DECHEX5|rascSaida7seg[0]~0 .lut_mask = 64'h3A00C53A003A0000;
defparam \DECHEX5|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxSaida|saida_MUX[20]~30 (
// Equation(s):
// \muxSaida|saida_MUX[20]~30_combout  = ( \BANCOREG|registrador~346_q  & ( \PC|DOUT [20] & ( (!\SW[0]~input_o ) # ((\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~346_q  & ( \PC|DOUT [20] 
// & ( (!\SW[0]~input_o ) # ((\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) ) # ( \BANCOREG|registrador~346_q  & ( !\PC|DOUT [20] & ( (\SW[0]~input_o  & (\ROM|memROM~2_combout  & ((!\ROM|memROM~0_combout ) # 
// (!\ROM|memROM~1_combout )))) ) ) ) # ( !\BANCOREG|registrador~346_q  & ( !\PC|DOUT [20] & ( (\SW[0]~input_o  & (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\BANCOREG|registrador~346_q ),
	.dataf(!\PC|DOUT [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSaida|saida_MUX[20]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSaida|saida_MUX[20]~30 .extended_lut = "off";
defparam \muxSaida|saida_MUX[20]~30 .lut_mask = 64'h00010054AAABAAFE;
defparam \muxSaida|saida_MUX[20]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX5|rascSaida7seg[1]~1 (
// Equation(s):
// \DECHEX5|rascSaida7seg[1]~1_combout  = (!\muxSaida|saida_MUX[23]~27_combout  & (\muxSaida|saida_MUX[22]~28_combout  & (!\muxSaida|saida_MUX[21]~29_combout  $ (!\muxSaida|saida_MUX[20]~30_combout )))) # (\muxSaida|saida_MUX[23]~27_combout  & 
// ((!\muxSaida|saida_MUX[20]~30_combout  & (\muxSaida|saida_MUX[22]~28_combout )) # (\muxSaida|saida_MUX[20]~30_combout  & ((\muxSaida|saida_MUX[21]~29_combout )))))

	.dataa(!\muxSaida|saida_MUX[23]~27_combout ),
	.datab(!\muxSaida|saida_MUX[22]~28_combout ),
	.datac(!\muxSaida|saida_MUX[21]~29_combout ),
	.datad(!\muxSaida|saida_MUX[20]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX5|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX5|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \DECHEX5|rascSaida7seg[1]~1 .lut_mask = 64'h1325132513251325;
defparam \DECHEX5|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX5|rascSaida7seg[2]~2 (
// Equation(s):
// \DECHEX5|rascSaida7seg[2]~2_combout  = (!\muxSaida|saida_MUX[23]~27_combout  & (!\muxSaida|saida_MUX[22]~28_combout  & (\muxSaida|saida_MUX[21]~29_combout  & !\muxSaida|saida_MUX[20]~30_combout ))) # (\muxSaida|saida_MUX[23]~27_combout  & 
// (\muxSaida|saida_MUX[22]~28_combout  & ((!\muxSaida|saida_MUX[20]~30_combout ) # (\muxSaida|saida_MUX[21]~29_combout ))))

	.dataa(!\muxSaida|saida_MUX[23]~27_combout ),
	.datab(!\muxSaida|saida_MUX[22]~28_combout ),
	.datac(!\muxSaida|saida_MUX[21]~29_combout ),
	.datad(!\muxSaida|saida_MUX[20]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX5|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX5|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \DECHEX5|rascSaida7seg[2]~2 .lut_mask = 64'h1901190119011901;
defparam \DECHEX5|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX5|rascSaida7seg[3]~3 (
// Equation(s):
// \DECHEX5|rascSaida7seg[3]~3_combout  = (!\muxSaida|saida_MUX[21]~29_combout  & (!\muxSaida|saida_MUX[23]~27_combout  & (!\muxSaida|saida_MUX[20]~30_combout  $ (!\muxSaida|saida_MUX[22]~28_combout )))) # (\muxSaida|saida_MUX[21]~29_combout  & 
// ((!\muxSaida|saida_MUX[20]~30_combout  & (!\muxSaida|saida_MUX[22]~28_combout  & \muxSaida|saida_MUX[23]~27_combout )) # (\muxSaida|saida_MUX[20]~30_combout  & (\muxSaida|saida_MUX[22]~28_combout ))))

	.dataa(!\muxSaida|saida_MUX[20]~30_combout ),
	.datab(!\muxSaida|saida_MUX[21]~29_combout ),
	.datac(!\muxSaida|saida_MUX[22]~28_combout ),
	.datad(!\muxSaida|saida_MUX[23]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX5|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX5|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \DECHEX5|rascSaida7seg[3]~3 .lut_mask = 64'h4921492149214921;
defparam \DECHEX5|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX5|rascSaida7seg[4]~4 (
// Equation(s):
// \DECHEX5|rascSaida7seg[4]~4_combout  = ( \muxSaida|saida_MUX[22]~28_combout  & ( \muxSaida|saida_MUX[21]~29_combout  & ( (!\muxSaida|saida_MUX[23]~27_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [20]))) # (\SW[0]~input_o  & 
// (!\MUXNOR|saida_MUX[20]~12_combout )))) ) ) ) # ( !\muxSaida|saida_MUX[22]~28_combout  & ( \muxSaida|saida_MUX[21]~29_combout  & ( (!\muxSaida|saida_MUX[23]~27_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [20]))) # (\SW[0]~input_o  & 
// (!\MUXNOR|saida_MUX[20]~12_combout )))) ) ) ) # ( \muxSaida|saida_MUX[22]~28_combout  & ( !\muxSaida|saida_MUX[21]~29_combout  & ( !\muxSaida|saida_MUX[23]~27_combout  ) ) ) # ( !\muxSaida|saida_MUX[22]~28_combout  & ( !\muxSaida|saida_MUX[21]~29_combout  
// & ( (!\SW[0]~input_o  & ((\PC|DOUT [20]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[20]~12_combout )) ) ) )

	.dataa(!\muxSaida|saida_MUX[23]~27_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\MUXNOR|saida_MUX[20]~12_combout ),
	.datad(!\PC|DOUT [20]),
	.datae(!\muxSaida|saida_MUX[22]~28_combout ),
	.dataf(!\muxSaida|saida_MUX[21]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX5|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX5|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \DECHEX5|rascSaida7seg[4]~4 .lut_mask = 64'h30FCAAAA20A820A8;
defparam \DECHEX5|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX5|rascSaida7seg[5]~5 (
// Equation(s):
// \DECHEX5|rascSaida7seg[5]~5_combout  = ( \muxSaida|saida_MUX[22]~28_combout  & ( \muxSaida|saida_MUX[21]~29_combout  & ( (\muxSaida|saida_MUX[20]~30_combout  & ((!\SW[0]~input_o  & ((!\PC|DOUT [23]))) # (\SW[0]~input_o  & 
// (!\MUXNOR|saida_MUX[23]~13_combout )))) ) ) ) # ( !\muxSaida|saida_MUX[22]~28_combout  & ( \muxSaida|saida_MUX[21]~29_combout  & ( (!\SW[0]~input_o  & ((!\PC|DOUT [23]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[23]~13_combout )) ) ) ) # ( 
// \muxSaida|saida_MUX[22]~28_combout  & ( !\muxSaida|saida_MUX[21]~29_combout  & ( (\muxSaida|saida_MUX[20]~30_combout  & ((!\SW[0]~input_o  & ((\PC|DOUT [23]))) # (\SW[0]~input_o  & (\MUXNOR|saida_MUX[23]~13_combout )))) ) ) ) # ( 
// !\muxSaida|saida_MUX[22]~28_combout  & ( !\muxSaida|saida_MUX[21]~29_combout  & ( (\muxSaida|saida_MUX[20]~30_combout  & ((!\SW[0]~input_o  & ((!\PC|DOUT [23]))) # (\SW[0]~input_o  & (!\MUXNOR|saida_MUX[23]~13_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\MUXNOR|saida_MUX[23]~13_combout ),
	.datac(!\PC|DOUT [23]),
	.datad(!\muxSaida|saida_MUX[20]~30_combout ),
	.datae(!\muxSaida|saida_MUX[22]~28_combout ),
	.dataf(!\muxSaida|saida_MUX[21]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX5|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX5|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \DECHEX5|rascSaida7seg[5]~5 .lut_mask = 64'h00E4001BE4E400E4;
defparam \DECHEX5|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \DECHEX5|rascSaida7seg[6]~6 (
// Equation(s):
// \DECHEX5|rascSaida7seg[6]~6_combout  = (!\muxSaida|saida_MUX[20]~30_combout  & (!\muxSaida|saida_MUX[21]~29_combout  & (!\muxSaida|saida_MUX[23]~27_combout  $ (\muxSaida|saida_MUX[22]~28_combout )))) # (\muxSaida|saida_MUX[20]~30_combout  & 
// (!\muxSaida|saida_MUX[23]~27_combout  & (!\muxSaida|saida_MUX[22]~28_combout  $ (\muxSaida|saida_MUX[21]~29_combout ))))

	.dataa(!\muxSaida|saida_MUX[23]~27_combout ),
	.datab(!\muxSaida|saida_MUX[22]~28_combout ),
	.datac(!\muxSaida|saida_MUX[21]~29_combout ),
	.datad(!\muxSaida|saida_MUX[20]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECHEX5|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECHEX5|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \DECHEX5|rascSaida7seg[6]~6 .lut_mask = 64'h9082908290829082;
defparam \DECHEX5|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \decoderFunctULA|Equal1~0 (
// Equation(s):
// \decoderFunctULA|Equal1~0_combout  = (\ROM|memROM~0_combout  & (\ROM|memROM~1_combout  & \ROM|memROM~2_combout ))

	.dataa(!\ROM|memROM~0_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoderFunctULA|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoderFunctULA|Equal1~0 .extended_lut = "off";
defparam \decoderFunctULA|Equal1~0 .lut_mask = 64'h0101010101010101;
defparam \decoderFunctULA|Equal1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign PC_OUT[0] = \PC_OUT[0]~output_o ;

assign PC_OUT[1] = \PC_OUT[1]~output_o ;

assign PC_OUT[2] = \PC_OUT[2]~output_o ;

assign PC_OUT[3] = \PC_OUT[3]~output_o ;

assign PC_OUT[4] = \PC_OUT[4]~output_o ;

assign PC_OUT[5] = \PC_OUT[5]~output_o ;

assign PC_OUT[6] = \PC_OUT[6]~output_o ;

assign PC_OUT[7] = \PC_OUT[7]~output_o ;

assign PC_OUT[8] = \PC_OUT[8]~output_o ;

assign PC_OUT[9] = \PC_OUT[9]~output_o ;

assign PC_OUT[10] = \PC_OUT[10]~output_o ;

assign PC_OUT[11] = \PC_OUT[11]~output_o ;

assign PC_OUT[12] = \PC_OUT[12]~output_o ;

assign PC_OUT[13] = \PC_OUT[13]~output_o ;

assign PC_OUT[14] = \PC_OUT[14]~output_o ;

assign PC_OUT[15] = \PC_OUT[15]~output_o ;

assign PC_OUT[16] = \PC_OUT[16]~output_o ;

assign PC_OUT[17] = \PC_OUT[17]~output_o ;

assign PC_OUT[18] = \PC_OUT[18]~output_o ;

assign PC_OUT[19] = \PC_OUT[19]~output_o ;

assign PC_OUT[20] = \PC_OUT[20]~output_o ;

assign PC_OUT[21] = \PC_OUT[21]~output_o ;

assign PC_OUT[22] = \PC_OUT[22]~output_o ;

assign PC_OUT[23] = \PC_OUT[23]~output_o ;

assign PC_OUT[24] = \PC_OUT[24]~output_o ;

assign PC_OUT[25] = \PC_OUT[25]~output_o ;

assign PC_OUT[26] = \PC_OUT[26]~output_o ;

assign PC_OUT[27] = \PC_OUT[27]~output_o ;

assign PC_OUT[28] = \PC_OUT[28]~output_o ;

assign PC_OUT[29] = \PC_OUT[29]~output_o ;

assign PC_OUT[30] = \PC_OUT[30]~output_o ;

assign PC_OUT[31] = \PC_OUT[31]~output_o ;

assign ULA_OUT[0] = \ULA_OUT[0]~output_o ;

assign ULA_OUT[1] = \ULA_OUT[1]~output_o ;

assign ULA_OUT[2] = \ULA_OUT[2]~output_o ;

assign ULA_OUT[3] = \ULA_OUT[3]~output_o ;

assign ULA_OUT[4] = \ULA_OUT[4]~output_o ;

assign ULA_OUT[5] = \ULA_OUT[5]~output_o ;

assign ULA_OUT[6] = \ULA_OUT[6]~output_o ;

assign ULA_OUT[7] = \ULA_OUT[7]~output_o ;

assign ULA_OUT[8] = \ULA_OUT[8]~output_o ;

assign ULA_OUT[9] = \ULA_OUT[9]~output_o ;

assign ULA_OUT[10] = \ULA_OUT[10]~output_o ;

assign ULA_OUT[11] = \ULA_OUT[11]~output_o ;

assign ULA_OUT[12] = \ULA_OUT[12]~output_o ;

assign ULA_OUT[13] = \ULA_OUT[13]~output_o ;

assign ULA_OUT[14] = \ULA_OUT[14]~output_o ;

assign ULA_OUT[15] = \ULA_OUT[15]~output_o ;

assign ULA_OUT[16] = \ULA_OUT[16]~output_o ;

assign ULA_OUT[17] = \ULA_OUT[17]~output_o ;

assign ULA_OUT[18] = \ULA_OUT[18]~output_o ;

assign ULA_OUT[19] = \ULA_OUT[19]~output_o ;

assign ULA_OUT[20] = \ULA_OUT[20]~output_o ;

assign ULA_OUT[21] = \ULA_OUT[21]~output_o ;

assign ULA_OUT[22] = \ULA_OUT[22]~output_o ;

assign ULA_OUT[23] = \ULA_OUT[23]~output_o ;

assign ULA_OUT[24] = \ULA_OUT[24]~output_o ;

assign ULA_OUT[25] = \ULA_OUT[25]~output_o ;

assign ULA_OUT[26] = \ULA_OUT[26]~output_o ;

assign ULA_OUT[27] = \ULA_OUT[27]~output_o ;

assign ULA_OUT[28] = \ULA_OUT[28]~output_o ;

assign ULA_OUT[29] = \ULA_OUT[29]~output_o ;

assign ULA_OUT[30] = \ULA_OUT[30]~output_o ;

assign ULA_OUT[31] = \ULA_OUT[31]~output_o ;

assign RAM_OUT[0] = \RAM_OUT[0]~output_o ;

assign RAM_OUT[1] = \RAM_OUT[1]~output_o ;

assign RAM_OUT[2] = \RAM_OUT[2]~output_o ;

assign RAM_OUT[3] = \RAM_OUT[3]~output_o ;

assign RAM_OUT[4] = \RAM_OUT[4]~output_o ;

assign RAM_OUT[5] = \RAM_OUT[5]~output_o ;

assign RAM_OUT[6] = \RAM_OUT[6]~output_o ;

assign RAM_OUT[7] = \RAM_OUT[7]~output_o ;

assign RAM_OUT[8] = \RAM_OUT[8]~output_o ;

assign RAM_OUT[9] = \RAM_OUT[9]~output_o ;

assign RAM_OUT[10] = \RAM_OUT[10]~output_o ;

assign RAM_OUT[11] = \RAM_OUT[11]~output_o ;

assign RAM_OUT[12] = \RAM_OUT[12]~output_o ;

assign RAM_OUT[13] = \RAM_OUT[13]~output_o ;

assign RAM_OUT[14] = \RAM_OUT[14]~output_o ;

assign RAM_OUT[15] = \RAM_OUT[15]~output_o ;

assign RAM_OUT[16] = \RAM_OUT[16]~output_o ;

assign RAM_OUT[17] = \RAM_OUT[17]~output_o ;

assign RAM_OUT[18] = \RAM_OUT[18]~output_o ;

assign RAM_OUT[19] = \RAM_OUT[19]~output_o ;

assign RAM_OUT[20] = \RAM_OUT[20]~output_o ;

assign RAM_OUT[21] = \RAM_OUT[21]~output_o ;

assign RAM_OUT[22] = \RAM_OUT[22]~output_o ;

assign RAM_OUT[23] = \RAM_OUT[23]~output_o ;

assign RAM_OUT[24] = \RAM_OUT[24]~output_o ;

assign RAM_OUT[25] = \RAM_OUT[25]~output_o ;

assign RAM_OUT[26] = \RAM_OUT[26]~output_o ;

assign RAM_OUT[27] = \RAM_OUT[27]~output_o ;

assign RAM_OUT[28] = \RAM_OUT[28]~output_o ;

assign RAM_OUT[29] = \RAM_OUT[29]~output_o ;

assign RAM_OUT[30] = \RAM_OUT[30]~output_o ;

assign RAM_OUT[31] = \RAM_OUT[31]~output_o ;

assign PontosdeControle[0] = \PontosdeControle[0]~output_o ;

assign PontosdeControle[1] = \PontosdeControle[1]~output_o ;

assign PontosdeControle[2] = \PontosdeControle[2]~output_o ;

assign PontosdeControle[3] = \PontosdeControle[3]~output_o ;

assign PontosdeControle[4] = \PontosdeControle[4]~output_o ;

assign PontosdeControle[5] = \PontosdeControle[5]~output_o ;

assign PontosdeControle[6] = \PontosdeControle[6]~output_o ;

assign PontosdeControle[7] = \PontosdeControle[7]~output_o ;

assign PontosdeControle[8] = \PontosdeControle[8]~output_o ;

assign PontosdeControle[9] = \PontosdeControle[9]~output_o ;

assign PontosdeControle[10] = \PontosdeControle[10]~output_o ;

assign PontosdeControle[11] = \PontosdeControle[11]~output_o ;

assign PontosdeControle[12] = \PontosdeControle[12]~output_o ;

assign PontosdeControle[13] = \PontosdeControle[13]~output_o ;

assign PontosdeControle[14] = \PontosdeControle[14]~output_o ;

assign PontosdeControle[15] = \PontosdeControle[15]~output_o ;

assign PontosdeControle[16] = \PontosdeControle[16]~output_o ;

assign teste_opcode[0] = \teste_opcode[0]~output_o ;

assign teste_opcode[1] = \teste_opcode[1]~output_o ;

assign teste_opcode[2] = \teste_opcode[2]~output_o ;

assign teste_opcode[3] = \teste_opcode[3]~output_o ;

assign teste_opcode[4] = \teste_opcode[4]~output_o ;

assign teste_opcode[5] = \teste_opcode[5]~output_o ;

endmodule
