Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr 23 15:13:48 2022
| Host         : BlackTeaIrse running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     49.255        0.000                      0                   75       -0.371       -9.255                     25                   75        3.000        0.000                       0                    44  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       49.255        0.000                      0                   75       -0.371       -9.255                     25                   75       49.500        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_clocke/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_clocke/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_clocke/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_clocke/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_clocke/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_clocke/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.255ns,  Total Violation        0.000ns
Hold  :           25  Failing Endpoints,  Worst Slack       -0.371ns,  Total Violation       -9.255ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.255ns  (required time - arrival time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.715ns  (logic 0.096ns (2.584%)  route 3.619ns (97.416%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( 45.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK (IN)
                         net (fo=0)                   0.000    50.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    47.364    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.460 f  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.900    49.360    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         f  counter_1hz/down10M/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.594    98.574    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         r  counter_1hz/down10M/count_reg[1]/C
                         clock pessimism              0.395    98.969    
                         clock uncertainty           -0.149    98.820    
    SLICE_X3Y69          FDCE (Setup_fdce_C_CE)      -0.205    98.615    counter_1hz/down10M/count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.615    
                         arrival time                         -49.360    
  -------------------------------------------------------------------
                         slack                                 49.255    

Slack (MET) :             49.255ns  (required time - arrival time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.715ns  (logic 0.096ns (2.584%)  route 3.619ns (97.416%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( 45.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK (IN)
                         net (fo=0)                   0.000    50.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    47.364    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.460 f  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.900    49.360    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         f  counter_1hz/down10M/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.594    98.574    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         r  counter_1hz/down10M/count_reg[2]/C
                         clock pessimism              0.395    98.969    
                         clock uncertainty           -0.149    98.820    
    SLICE_X3Y69          FDCE (Setup_fdce_C_CE)      -0.205    98.615    counter_1hz/down10M/count_reg[2]
  -------------------------------------------------------------------
                         required time                         98.615    
                         arrival time                         -49.360    
  -------------------------------------------------------------------
                         slack                                 49.255    

Slack (MET) :             49.255ns  (required time - arrival time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.715ns  (logic 0.096ns (2.584%)  route 3.619ns (97.416%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( 45.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK (IN)
                         net (fo=0)                   0.000    50.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    47.364    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.460 f  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.900    49.360    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         f  counter_1hz/down10M/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.594    98.574    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         r  counter_1hz/down10M/count_reg[3]/C
                         clock pessimism              0.395    98.969    
                         clock uncertainty           -0.149    98.820    
    SLICE_X3Y69          FDCE (Setup_fdce_C_CE)      -0.205    98.615    counter_1hz/down10M/count_reg[3]
  -------------------------------------------------------------------
                         required time                         98.615    
                         arrival time                         -49.360    
  -------------------------------------------------------------------
                         slack                                 49.255    

Slack (MET) :             49.255ns  (required time - arrival time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.715ns  (logic 0.096ns (2.584%)  route 3.619ns (97.416%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( 45.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK (IN)
                         net (fo=0)                   0.000    50.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    47.364    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.460 f  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.900    49.360    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         f  counter_1hz/down10M/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.594    98.574    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         r  counter_1hz/down10M/count_reg[4]/C
                         clock pessimism              0.395    98.969    
                         clock uncertainty           -0.149    98.820    
    SLICE_X3Y69          FDCE (Setup_fdce_C_CE)      -0.205    98.615    counter_1hz/down10M/count_reg[4]
  -------------------------------------------------------------------
                         required time                         98.615    
                         arrival time                         -49.360    
  -------------------------------------------------------------------
                         slack                                 49.255    

Slack (MET) :             49.256ns  (required time - arrival time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.713ns  (logic 0.096ns (2.585%)  route 3.617ns (97.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( 45.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK (IN)
                         net (fo=0)                   0.000    50.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    47.364    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.460 f  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.898    49.358    counter_1hz/down10M/CLK
    SLICE_X1Y71          FDCE                                         f  counter_1hz/down10M/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.593    98.573    counter_1hz/down10M/CLK
    SLICE_X1Y71          FDCE                                         r  counter_1hz/down10M/count_reg[0]/C
                         clock pessimism              0.395    98.968    
                         clock uncertainty           -0.149    98.819    
    SLICE_X1Y71          FDCE (Setup_fdce_C_CE)      -0.205    98.614    counter_1hz/down10M/count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.614    
                         arrival time                         -49.358    
  -------------------------------------------------------------------
                         slack                                 49.256    

Slack (MET) :             49.256ns  (required time - arrival time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.713ns  (logic 0.096ns (2.585%)  route 3.617ns (97.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( 45.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK (IN)
                         net (fo=0)                   0.000    50.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    47.364    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.460 f  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.898    49.358    counter_1hz/down10M/CLK
    SLICE_X3Y71          FDCE                                         f  counter_1hz/down10M/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.593    98.573    counter_1hz/down10M/CLK
    SLICE_X3Y71          FDCE                                         r  counter_1hz/down10M/count_reg[10]/C
                         clock pessimism              0.395    98.968    
                         clock uncertainty           -0.149    98.819    
    SLICE_X3Y71          FDCE (Setup_fdce_C_CE)      -0.205    98.614    counter_1hz/down10M/count_reg[10]
  -------------------------------------------------------------------
                         required time                         98.614    
                         arrival time                         -49.358    
  -------------------------------------------------------------------
                         slack                                 49.256    

Slack (MET) :             49.256ns  (required time - arrival time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.713ns  (logic 0.096ns (2.585%)  route 3.617ns (97.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( 45.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK (IN)
                         net (fo=0)                   0.000    50.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    47.364    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.460 f  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.898    49.358    counter_1hz/down10M/CLK
    SLICE_X3Y71          FDCE                                         f  counter_1hz/down10M/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.593    98.573    counter_1hz/down10M/CLK
    SLICE_X3Y71          FDCE                                         r  counter_1hz/down10M/count_reg[11]/C
                         clock pessimism              0.395    98.968    
                         clock uncertainty           -0.149    98.819    
    SLICE_X3Y71          FDCE (Setup_fdce_C_CE)      -0.205    98.614    counter_1hz/down10M/count_reg[11]
  -------------------------------------------------------------------
                         required time                         98.614    
                         arrival time                         -49.358    
  -------------------------------------------------------------------
                         slack                                 49.256    

Slack (MET) :             49.256ns  (required time - arrival time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.713ns  (logic 0.096ns (2.585%)  route 3.617ns (97.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( 45.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK (IN)
                         net (fo=0)                   0.000    50.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    47.364    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.460 f  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.898    49.358    counter_1hz/down10M/CLK
    SLICE_X3Y71          FDCE                                         f  counter_1hz/down10M/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.593    98.573    counter_1hz/down10M/CLK
    SLICE_X3Y71          FDCE                                         r  counter_1hz/down10M/count_reg[12]/C
                         clock pessimism              0.395    98.968    
                         clock uncertainty           -0.149    98.819    
    SLICE_X3Y71          FDCE (Setup_fdce_C_CE)      -0.205    98.614    counter_1hz/down10M/count_reg[12]
  -------------------------------------------------------------------
                         required time                         98.614    
                         arrival time                         -49.358    
  -------------------------------------------------------------------
                         slack                                 49.256    

Slack (MET) :             49.256ns  (required time - arrival time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.714ns  (logic 0.096ns (2.585%)  route 3.618ns (97.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( 45.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK (IN)
                         net (fo=0)                   0.000    50.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    47.364    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.460 f  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.899    49.359    counter_1hz/down10M/CLK
    SLICE_X3Y70          FDCE                                         f  counter_1hz/down10M/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.594    98.574    counter_1hz/down10M/CLK
    SLICE_X3Y70          FDCE                                         r  counter_1hz/down10M/count_reg[5]/C
                         clock pessimism              0.395    98.969    
                         clock uncertainty           -0.149    98.820    
    SLICE_X3Y70          FDCE (Setup_fdce_C_CE)      -0.205    98.615    counter_1hz/down10M/count_reg[5]
  -------------------------------------------------------------------
                         required time                         98.615    
                         arrival time                         -49.359    
  -------------------------------------------------------------------
                         slack                                 49.256    

Slack (MET) :             49.256ns  (required time - arrival time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.714ns  (logic 0.096ns (2.585%)  route 3.618ns (97.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( 45.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK (IN)
                         net (fo=0)                   0.000    50.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    47.364    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    47.460 f  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.899    49.359    counter_1hz/down10M/CLK
    SLICE_X3Y70          FDCE                                         f  counter_1hz/down10M/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.594    98.574    counter_1hz/down10M/CLK
    SLICE_X3Y70          FDCE                                         r  counter_1hz/down10M/count_reg[6]/C
                         clock pessimism              0.395    98.969    
                         clock uncertainty           -0.149    98.820    
    SLICE_X3Y70          FDCE (Setup_fdce_C_CE)      -0.205    98.615    counter_1hz/down10M/count_reg[6]
  -------------------------------------------------------------------
                         required time                         98.615    
                         arrival time                         -49.359    
  -------------------------------------------------------------------
                         slack                                 49.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.371ns  (arrival time - required time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.026ns (2.209%)  route 1.151ns (97.791%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.652    -0.512    counter_1hz/down10M/CLK
    SLICE_X1Y71          FDCE                                         r  counter_1hz/down10M/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.865    -0.808    counter_1hz/down10M/CLK
    SLICE_X1Y71          FDCE                                         r  counter_1hz/down10M/count_reg[0]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.149    -0.102    
    SLICE_X1Y71          FDCE (Hold_fdce_C_CE)       -0.039    -0.141    counter_1hz/down10M/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 -0.371    

Slack (VIOLATED) :        -0.371ns  (arrival time - required time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.026ns (2.209%)  route 1.151ns (97.791%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.652    -0.512    counter_1hz/down10M/CLK
    SLICE_X3Y71          FDCE                                         r  counter_1hz/down10M/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.865    -0.808    counter_1hz/down10M/CLK
    SLICE_X3Y71          FDCE                                         r  counter_1hz/down10M/count_reg[10]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.149    -0.102    
    SLICE_X3Y71          FDCE (Hold_fdce_C_CE)       -0.039    -0.141    counter_1hz/down10M/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 -0.371    

Slack (VIOLATED) :        -0.371ns  (arrival time - required time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.026ns (2.209%)  route 1.151ns (97.791%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.652    -0.512    counter_1hz/down10M/CLK
    SLICE_X3Y71          FDCE                                         r  counter_1hz/down10M/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.865    -0.808    counter_1hz/down10M/CLK
    SLICE_X3Y71          FDCE                                         r  counter_1hz/down10M/count_reg[11]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.149    -0.102    
    SLICE_X3Y71          FDCE (Hold_fdce_C_CE)       -0.039    -0.141    counter_1hz/down10M/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 -0.371    

Slack (VIOLATED) :        -0.371ns  (arrival time - required time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.026ns (2.209%)  route 1.151ns (97.791%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.652    -0.512    counter_1hz/down10M/CLK
    SLICE_X3Y71          FDCE                                         r  counter_1hz/down10M/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.865    -0.808    counter_1hz/down10M/CLK
    SLICE_X3Y71          FDCE                                         r  counter_1hz/down10M/count_reg[12]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.149    -0.102    
    SLICE_X3Y71          FDCE (Hold_fdce_C_CE)       -0.039    -0.141    counter_1hz/down10M/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 -0.371    

Slack (VIOLATED) :        -0.371ns  (arrival time - required time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.026ns (2.205%)  route 1.153ns (97.795%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.654    -0.510    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         r  counter_1hz/down10M/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.867    -0.806    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         r  counter_1hz/down10M/count_reg[1]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.149    -0.100    
    SLICE_X3Y69          FDCE (Hold_fdce_C_CE)       -0.039    -0.139    counter_1hz/down10M/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                 -0.371    

Slack (VIOLATED) :        -0.371ns  (arrival time - required time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.026ns (2.205%)  route 1.153ns (97.795%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.654    -0.510    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         r  counter_1hz/down10M/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.867    -0.806    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         r  counter_1hz/down10M/count_reg[2]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.149    -0.100    
    SLICE_X3Y69          FDCE (Hold_fdce_C_CE)       -0.039    -0.139    counter_1hz/down10M/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                 -0.371    

Slack (VIOLATED) :        -0.371ns  (arrival time - required time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.026ns (2.205%)  route 1.153ns (97.795%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.654    -0.510    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         r  counter_1hz/down10M/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.867    -0.806    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         r  counter_1hz/down10M/count_reg[3]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.149    -0.100    
    SLICE_X3Y69          FDCE (Hold_fdce_C_CE)       -0.039    -0.139    counter_1hz/down10M/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                 -0.371    

Slack (VIOLATED) :        -0.371ns  (arrival time - required time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.026ns (2.205%)  route 1.153ns (97.795%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.654    -0.510    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         r  counter_1hz/down10M/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.867    -0.806    counter_1hz/down10M/CLK
    SLICE_X3Y69          FDCE                                         r  counter_1hz/down10M/count_reg[4]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.149    -0.100    
    SLICE_X3Y69          FDCE (Hold_fdce_C_CE)       -0.039    -0.139    counter_1hz/down10M/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                 -0.371    

Slack (VIOLATED) :        -0.371ns  (arrival time - required time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.026ns (2.207%)  route 1.152ns (97.793%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.653    -0.511    counter_1hz/down10M/CLK
    SLICE_X3Y70          FDCE                                         r  counter_1hz/down10M/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.807    counter_1hz/down10M/CLK
    SLICE_X3Y70          FDCE                                         r  counter_1hz/down10M/count_reg[5]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.149    -0.101    
    SLICE_X3Y70          FDCE (Hold_fdce_C_CE)       -0.039    -0.140    counter_1hz/down10M/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 -0.371    

Slack (VIOLATED) :        -0.371ns  (arrival time - required time)
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1hz/down10M/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.026ns (2.207%)  route 1.152ns (97.793%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.653    -0.511    counter_1hz/down10M/CLK
    SLICE_X3Y70          FDCE                                         r  counter_1hz/down10M/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.807    counter_1hz/down10M/CLK
    SLICE_X3Y70          FDCE                                         r  counter_1hz/down10M/count_reg[6]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.149    -0.101    
    SLICE_X3Y70          FDCE (Hold_fdce_C_CE)       -0.039    -0.140    counter_1hz/down10M/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 -0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { system_clocke/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   system_clocke/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  system_clocke/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X1Y71      counter_1hz/down10M/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y71      counter_1hz/down10M/count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y71      counter_1hz/down10M/count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y71      counter_1hz/down10M/count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X1Y72      counter_1hz/down10M/count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y72      counter_1hz/down10M/count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X1Y72      counter_1hz/down10M/count_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y72      counter_1hz/down10M/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  system_clocke/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y71      counter_1hz/down10M/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y71      counter_1hz/down10M/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y71      counter_1hz/down10M/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y71      counter_1hz/down10M/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y71      counter_1hz/down10M/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y71      counter_1hz/down10M/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y71      counter_1hz/down10M/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y71      counter_1hz/down10M/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y72      counter_1hz/down10M/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y72      counter_1hz/down10M/count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y71      counter_1hz/down10M/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y71      counter_1hz/down10M/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y71      counter_1hz/down10M/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y71      counter_1hz/down10M/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y71      counter_1hz/down10M/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y71      counter_1hz/down10M/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y71      counter_1hz/down10M/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y71      counter_1hz/down10M/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y72      counter_1hz/down10M/count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y72      counter_1hz/down10M/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_clocke/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   system_clocke/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  system_clocke/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  system_clocke/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  system_clocke/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  system_clocke/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 three_counters/d1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.325ns  (logic 4.009ns (63.381%)  route 2.316ns (36.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.725    -0.815    three_counters/CLK
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  three_counters/d1_reg_reg[2]/Q
                         net (fo=5, routed)           2.316     1.957    d1_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     5.510 r  d1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.510    d1[2]
    J13                                                               r  d1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 3.976ns (62.999%)  route 2.335ns (37.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.725    -0.815    three_counters/CLK
    SLICE_X1Y93          FDCE                                         r  three_counters/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  three_counters/d1_reg_reg[0]/Q
                         net (fo=6, routed)           2.335     1.977    d1_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     5.497 r  d1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.497    d1[0]
    H17                                                               r  d1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d100_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.123ns  (logic 4.008ns (65.465%)  route 2.115ns (34.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.713    -0.827    three_counters/CLK
    SLICE_X0Y69          FDCE                                         r  three_counters/d100_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.456    -0.371 r  three_counters/d100_reg_reg[2]/Q
                         net (fo=4, routed)           2.115     1.744    d100_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.552     5.296 r  d100_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.296    d100[2]
    U14                                                               r  d100[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.086ns  (logic 3.991ns (65.583%)  route 2.095ns (34.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.725    -0.815    three_counters/CLK
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  three_counters/d1_reg_reg[1]/Q
                         net (fo=5, routed)           2.095     1.736    d1_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.271 r  d1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.271    d1[1]
    K15                                                               r  d1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d10_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.083ns  (logic 4.008ns (65.882%)  route 2.075ns (34.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    -0.835    three_counters/CLK
    SLICE_X0Y75          FDCE                                         r  three_counters/d10_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456    -0.379 r  three_counters/d10_reg_reg[0]/Q
                         net (fo=6, routed)           2.075     1.697    d10_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         3.552     5.249 r  d10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.249    d10[0]
    R18                                                               r  d10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d10_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.040ns  (logic 4.008ns (66.351%)  route 2.033ns (33.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.708    -0.832    three_counters/CLK
    SLICE_X0Y72          FDCE                                         r  three_counters/d10_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  three_counters/d10_reg_reg[1]/Q
                         net (fo=5, routed)           2.033     1.657    d10_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         3.552     5.209 r  d10_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.209    d10[1]
    V17                                                               r  d10[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d100_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.004ns  (logic 4.148ns (69.089%)  route 1.856ns (30.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.713    -0.827    three_counters/CLK
    SLICE_X0Y69          FDCE                                         r  three_counters/d100_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.419    -0.408 r  three_counters/d100_reg_reg[1]/Q
                         net (fo=5, routed)           1.856     1.448    d100_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.729     5.178 r  d100_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.178    d100[1]
    T15                                                               r  d100[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d10_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.924ns  (logic 4.011ns (67.706%)  route 1.913ns (32.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.711    -0.829    three_counters/CLK
    SLICE_X0Y71          FDCE                                         r  three_counters/d10_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456    -0.373 r  three_counters/d10_reg_reg[2]/Q
                         net (fo=4, routed)           1.913     1.540    d10_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         3.555     5.095 r  d10_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.095    d10[2]
    U17                                                               r  d10[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d10_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.903ns  (logic 4.011ns (67.954%)  route 1.892ns (32.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.708    -0.832    three_counters/CLK
    SLICE_X0Y72          FDCE                                         r  three_counters/d10_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  three_counters/d10_reg_reg[3]/Q
                         net (fo=3, routed)           1.892     1.516    d10_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.555     5.071 r  d10_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.071    d10[3]
    U16                                                               r  d10[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d100_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.722ns  (logic 4.004ns (69.972%)  route 1.718ns (30.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.713    -0.827    three_counters/CLK
    SLICE_X1Y69          FDCE                                         r  three_counters/d100_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.456    -0.371 r  three_counters/d100_reg_reg[0]/Q
                         net (fo=6, routed)           1.718     1.347    d100_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548     4.895 r  d100_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.895    d100[0]
    V16                                                               r  d100[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 three_counters/d100_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.373ns (81.614%)  route 0.309ns (18.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.596    -0.568    three_counters/CLK
    SLICE_X0Y69          FDCE                                         r  three_counters/d100_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  three_counters/d100_reg_reg[3]/Q
                         net (fo=3, routed)           0.309    -0.118    d100_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.114 r  d100_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.114    d100[3]
    T16                                                               r  d100[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.392ns (79.427%)  route 0.361ns (20.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.600    -0.564    three_counters/CLK
    SLICE_X0Y86          FDCE                                         r  three_counters/d1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  three_counters/d1_reg_reg[3]/Q
                         net (fo=4, routed)           0.361    -0.063    d1_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.189 r  d1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.189    d1[3]
    N14                                                               r  d1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d100_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.389ns (78.210%)  route 0.387ns (21.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.596    -0.568    three_counters/CLK
    SLICE_X1Y69          FDCE                                         r  three_counters/d100_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  three_counters/d100_reg_reg[0]/Q
                         net (fo=6, routed)           0.387    -0.040    d100_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.208 r  d100_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.208    d100[0]
    V16                                                               r  d100[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d10_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.397ns (75.978%)  route 0.442ns (24.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.594    -0.570    three_counters/CLK
    SLICE_X0Y72          FDCE                                         r  three_counters/d10_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  three_counters/d10_reg_reg[3]/Q
                         net (fo=3, routed)           0.442     0.012    d10_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.268 r  d10_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.268    d10[3]
    U16                                                               r  d10[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d10_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.397ns (75.914%)  route 0.443ns (24.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.594    -0.570    three_counters/CLK
    SLICE_X0Y71          FDCE                                         r  three_counters/d10_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  three_counters/d10_reg_reg[2]/Q
                         net (fo=4, routed)           0.443     0.014    d10_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.270 r  d10_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.270    d10[2]
    U17                                                               r  d10[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d100_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.437ns (76.680%)  route 0.437ns (23.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.596    -0.568    three_counters/CLK
    SLICE_X0Y69          FDCE                                         r  three_counters/d100_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  three_counters/d100_reg_reg[1]/Q
                         net (fo=5, routed)           0.437    -0.003    d100_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.309     1.306 r  d100_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.306    d100[1]
    T15                                                               r  d100[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d10_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.393ns (73.264%)  route 0.509ns (26.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.594    -0.570    three_counters/CLK
    SLICE_X0Y72          FDCE                                         r  three_counters/d10_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  three_counters/d10_reg_reg[1]/Q
                         net (fo=5, routed)           0.509     0.079    d10_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.332 r  d10_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.332    d10[1]
    V17                                                               r  d10[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d10_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.393ns (72.880%)  route 0.518ns (27.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.591    -0.573    three_counters/CLK
    SLICE_X0Y75          FDCE                                         r  three_counters/d10_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  three_counters/d10_reg_reg[0]/Q
                         net (fo=6, routed)           0.518     0.086    d10_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.339 r  d10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.339    d10[0]
    R18                                                               r  d10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.377ns (72.224%)  route 0.530ns (27.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.604    -0.560    three_counters/CLK
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  three_counters/d1_reg_reg[1]/Q
                         net (fo=5, routed)           0.530     0.110    d1_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.346 r  d1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.346    d1[1]
    K15                                                               r  d1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three_counters/d100_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.394ns (72.282%)  route 0.535ns (27.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.596    -0.568    three_counters/CLK
    SLICE_X0Y69          FDCE                                         r  three_counters/d100_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  three_counters/d100_reg_reg[2]/Q
                         net (fo=4, routed)           0.535     0.107    d100_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.360 r  d100_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.360    d100[2]
    U14                                                               r  d100[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_clocke/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     7.755 f  system_clocke/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     8.298    system_clocke/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.327 f  system_clocke/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     9.151    system_clocke/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  system_clocke/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_clocke/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_clocke/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_clocke/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  system_clocke/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    system_clocke/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_clocke/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    system_clocke/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  system_clocke/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d100_in[1]
                            (input port)
  Destination:            three_counters/d100_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.332ns  (logic 1.632ns (25.774%)  route 4.700ns (74.226%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  d100_in[1] (IN)
                         net (fo=0)                   0.000     0.000    d100_in[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  d100_in_IBUF[1]_inst/O
                         net (fo=1, routed)           4.354     5.836    three_counters/d100_in_IBUF[1]
    SLICE_X0Y69          LUT5 (Prop_lut5_I0_O)        0.150     5.986 r  three_counters/d100_reg[1]_i_1/O
                         net (fo=1, routed)           0.346     6.332    three_counters/d100_reg[1]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  three_counters/d100_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.594    -1.426    three_counters/CLK
    SLICE_X0Y69          FDCE                                         r  three_counters/d100_reg_reg[1]/C

Slack:                    inf
  Source:                 d100_in[0]
                            (input port)
  Destination:            three_counters/d100_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.832ns  (logic 1.621ns (27.795%)  route 4.211ns (72.205%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  d100_in[0] (IN)
                         net (fo=0)                   0.000     0.000    d100_in[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  d100_in_IBUF[0]_inst/O
                         net (fo=1, routed)           4.211     5.708    three_counters/d100_in_IBUF[0]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     5.832 r  three_counters/d100_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.832    three_counters/d100_reg[0]_i_1_n_0
    SLICE_X1Y69          FDCE                                         r  three_counters/d100_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.594    -1.426    three_counters/CLK
    SLICE_X1Y69          FDCE                                         r  three_counters/d100_reg_reg[0]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            three_counters/d1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.088ns  (logic 1.648ns (32.390%)  route 3.440ns (67.610%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          3.440     4.964    three_counters/LOAD_IBUF
    SLICE_X1Y93          LUT6 (Prop_lut6_I1_O)        0.124     5.088 r  three_counters/d1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.088    three_counters/d1_reg[0]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  three_counters/d1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.605    -1.415    three_counters/CLK
    SLICE_X1Y93          FDCE                                         r  three_counters/d1_reg_reg[0]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            three_counters/d1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.088ns  (logic 1.648ns (32.390%)  route 3.440ns (67.610%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          3.440     4.964    three_counters/LOAD_IBUF
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.124     5.088 r  three_counters/d1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.088    three_counters/d1_reg[2]_i_1_n_0
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.605    -1.415    three_counters/CLK
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[2]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            three_counters/d1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.783ns  (logic 1.648ns (34.456%)  route 3.135ns (65.544%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          3.135     4.659    three_counters/LOAD_IBUF
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.124     4.783 r  three_counters/d1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.783    three_counters/d1_reg[1]_i_1_n_0
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.605    -1.415    three_counters/CLK
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[1]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            three_counters/d1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.448ns  (logic 1.648ns (37.053%)  route 2.800ns (62.947%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          2.800     4.324    three_counters/LOAD_IBUF
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.124     4.448 r  three_counters/d1_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     4.448    three_counters/d1_reg[3]_i_2_n_0
    SLICE_X0Y86          FDCE                                         r  three_counters/d1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.600    -1.420    three_counters/CLK
    SLICE_X0Y86          FDCE                                         r  three_counters/d1_reg_reg[3]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            three_counters/d1_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 1.648ns (37.769%)  route 2.716ns (62.231%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          1.555     3.080    three_counters/LOAD_IBUF
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.124     3.204 r  three_counters/d1_reg[3]_i_1/O
                         net (fo=4, routed)           1.160     4.364    three_counters/d1_reg[3]_i_1_n_0
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.605    -1.415    three_counters/CLK
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[1]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            three_counters/d1_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 1.648ns (37.769%)  route 2.716ns (62.231%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          1.555     3.080    three_counters/LOAD_IBUF
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.124     3.204 r  three_counters/d1_reg[3]_i_1/O
                         net (fo=4, routed)           1.160     4.364    three_counters/d1_reg[3]_i_1_n_0
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.605    -1.415    three_counters/CLK
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[2]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            three_counters/d1_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.648ns (39.482%)  route 2.526ns (60.518%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          1.555     3.080    three_counters/LOAD_IBUF
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.124     3.204 r  three_counters/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.971     4.174    three_counters/d1_reg[3]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  three_counters/d1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.605    -1.415    three_counters/CLK
    SLICE_X1Y93          FDCE                                         r  three_counters/d1_reg_reg[0]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            three_counters/d1_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.154ns  (logic 1.648ns (39.675%)  route 2.506ns (60.325%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          1.555     3.080    three_counters/LOAD_IBUF
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.124     3.204 r  three_counters/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.951     4.154    three_counters/d1_reg[3]_i_1_n_0
    SLICE_X0Y86          FDCE                                         r  three_counters/d1_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          1.600    -1.420    three_counters/CLK
    SLICE_X0Y86          FDCE                                         r  three_counters/d1_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d10_in[0]
                            (input port)
  Destination:            three_counters/d10_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.305ns (47.700%)  route 0.335ns (52.300%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  d10_in[0] (IN)
                         net (fo=0)                   0.000     0.000    d10_in[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  d10_in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.335     0.595    three_counters/d10_in_IBUF[0]
    SLICE_X0Y75          LUT5 (Prop_lut5_I0_O)        0.045     0.640 r  three_counters/d10_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.640    three_counters/d10_reg[0]_i_1_n_0
    SLICE_X0Y75          FDCE                                         r  three_counters/d10_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.861    -0.812    three_counters/CLK
    SLICE_X0Y75          FDCE                                         r  three_counters/d10_reg_reg[0]/C

Slack:                    inf
  Source:                 d100_in[2]
                            (input port)
  Destination:            three_counters/d100_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.295ns (43.311%)  route 0.386ns (56.689%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  d100_in[2] (IN)
                         net (fo=0)                   0.000     0.000    d100_in[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  d100_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.386     0.636    three_counters/d100_in_IBUF[2]
    SLICE_X0Y69          LUT6 (Prop_lut6_I0_O)        0.045     0.681 r  three_counters/d100_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.681    three_counters/d100_reg[2]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  three_counters/d100_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.867    -0.806    three_counters/CLK
    SLICE_X0Y69          FDCE                                         r  three_counters/d100_reg_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            three_counters/d10_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.235ns (32.802%)  route 0.482ns (67.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=39, routed)          0.482     0.718    three_counters/AR[0]
    SLICE_X0Y75          FDCE                                         f  three_counters/d10_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.861    -0.812    three_counters/CLK
    SLICE_X0Y75          FDCE                                         r  three_counters/d10_reg_reg[0]/C

Slack:                    inf
  Source:                 d1_in[1]
                            (input port)
  Destination:            three_counters/d1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.292ns (38.815%)  route 0.461ns (61.185%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  d1_in[1] (IN)
                         net (fo=0)                   0.000     0.000    d1_in[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  d1_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.461     0.708    three_counters/d1_in_IBUF[1]
    SLICE_X0Y93          LUT5 (Prop_lut5_I0_O)        0.045     0.753 r  three_counters/d1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.753    three_counters/d1_reg[1]_i_1_n_0
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.877    -0.796    three_counters/CLK
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[1]/C

Slack:                    inf
  Source:                 d1_in[2]
                            (input port)
  Destination:            three_counters/d1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.298ns (37.902%)  route 0.488ns (62.098%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  d1_in[2] (IN)
                         net (fo=0)                   0.000     0.000    d1_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  d1_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.488     0.741    three_counters/d1_in_IBUF[2]
    SLICE_X0Y93          LUT5 (Prop_lut5_I0_O)        0.045     0.786 r  three_counters/d1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.786    three_counters/d1_reg[2]_i_1_n_0
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.877    -0.796    three_counters/CLK
    SLICE_X0Y93          FDCE                                         r  three_counters/d1_reg_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counter_1hz/down10M/count_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.235ns (29.104%)  route 0.573ns (70.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=39, routed)          0.573     0.809    counter_1hz/down10M/AR[0]
    SLICE_X1Y73          FDCE                                         f  counter_1hz/down10M/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.862    -0.811    counter_1hz/down10M/CLK
    SLICE_X1Y73          FDCE                                         r  counter_1hz/down10M/count_reg[21]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counter_1hz/down10M/count_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.235ns (29.104%)  route 0.573ns (70.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=39, routed)          0.573     0.809    counter_1hz/down10M/AR[0]
    SLICE_X1Y73          FDCE                                         f  counter_1hz/down10M/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.862    -0.811    counter_1hz/down10M/CLK
    SLICE_X1Y73          FDCE                                         r  counter_1hz/down10M/count_reg[22]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counter_1hz/down10M/count_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.235ns (29.104%)  route 0.573ns (70.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=39, routed)          0.573     0.809    counter_1hz/down10M/AR[0]
    SLICE_X1Y73          FDCE                                         f  counter_1hz/down10M/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.862    -0.811    counter_1hz/down10M/CLK
    SLICE_X1Y73          FDCE                                         r  counter_1hz/down10M/count_reg[23]/C

Slack:                    inf
  Source:                 d1_in[0]
                            (input port)
  Destination:            three_counters/d1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.290ns (35.791%)  route 0.521ns (64.209%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  d1_in[0] (IN)
                         net (fo=0)                   0.000     0.000    d1_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  d1_in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.521     0.767    three_counters/d1_in_IBUF[0]
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.045     0.812 r  three_counters/d1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.812    three_counters/d1_reg[0]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  three_counters/d1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.877    -0.796    three_counters/CLK
    SLICE_X1Y93          FDCE                                         r  three_counters/d1_reg_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            three_counters/state_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.235ns (28.948%)  route 0.578ns (71.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=39, routed)          0.578     0.813    three_counters/AR[0]
    SLICE_X0Y73          FDCE                                         f  three_counters/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    system_clocke/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clocke/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_clocke/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_clocke/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_clocke/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_clocke/inst/clkout1_buf/O
                         net (fo=63, routed)          0.862    -0.811    three_counters/CLK
    SLICE_X0Y73          FDCE                                         r  three_counters/state_reg/C





