#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Mar 23 13:31:33 2025
# Process ID: 48076
# Current directory: C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.runs/synth_1
# Command line: vivado.exe -log TOP_OBC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_OBC.tcl
# Log file: C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.runs/synth_1/TOP_OBC.vds
# Journal file: C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.runs/synth_1\vivado.jou
# Running On: CANOPUS637, OS: Windows, CPU Frequency: 3072 MHz, CPU Physical cores: 16, Host memory: 33736 MB
#-----------------------------------------------------------
source TOP_OBC.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1393.824 ; gain = 120.973
Command: synth_design -top TOP_OBC -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 54968
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10180] variable 'sum' must explicitly be declared as automatic or static [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/LUT.sv:82]
INFO: [Synth 8-11241] undeclared symbol 'done', assumed default net type 'wire' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/TOP_OBC.sv:23]
INFO: [Synth 8-11241] undeclared symbol 'clr', assumed default net type 'wire' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/TOP_OBC.sv:24]
INFO: [Synth 8-11241] undeclared symbol 'gen_done', assumed default net type 'wire' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/TOP_OBC.sv:38]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1831.035 ; gain = 412.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_OBC' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/TOP_OBC.sv:3]
INFO: [Synth 8-6157] synthesizing module 'random_matrix' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/random_matrix.sv:2]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter M bound to: 4 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'random_matrix' (0#1) [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/random_matrix.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Array_Input' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/Array_Input.sv:3]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter M bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter K bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LUT' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/LUT.sv:3]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter M bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter K bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/LUT.sv:62]
INFO: [Synth 8-6157] synthesizing module 'SA' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/SA.sv:23]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter M bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter K bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SA' (0#1) [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/SA.sv:23]
WARNING: [Synth 8-689] width (5) of port connection 't' does not match port width (3) of module 'SA' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/LUT.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'LUT' (0#1) [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/LUT.sv:3]
ERROR: [Synth 8-659] type mismatch in port association: bit signed [1:0]A[0:3] vs. bit [1:0]B[0:3] [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/Array_Input.sv:43]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/Array_Input.sv:28]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/Array_Input.sv:27]
ERROR: [Synth 8-6156] failed synthesizing module 'Array_Input' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/Array_Input.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'TOP_OBC' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_OBC/DA_OBC.srcs/sources_1/new/TOP_OBC.sv:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1921.027 ; gain = 502.848
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 2 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sun Mar 23 13:31:52 2025...
