# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do apple_2e_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib pls
# ** Warning: (vlib-34) Library already exists at "pls".
# vmap pls pls
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap pls pls 
# Modifying modelsim.ini
# vlog -vlog01compat -work pls +incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules {C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:44 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work pls "+incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules" C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_jtag_uart_0.v 
# -- Compiling module pls_jtag_uart_0_sim_scfifo_w
# -- Compiling module pls_jtag_uart_0_scfifo_w
# -- Compiling module pls_jtag_uart_0_sim_scfifo_r
# -- Compiling module pls_jtag_uart_0_scfifo_r
# -- Compiling module pls_jtag_uart_0
# 
# Top level modules:
# 	pls_jtag_uart_0
# End time: 23:22:44 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project {C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/shift_reg_ls194.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:44 on May 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project" C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/shift_reg_ls194.sv 
# -- Compiling module shift_reg_ls194
# 
# Top level modules:
# 	shift_reg_ls194
# End time: 23:22:44 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project {C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/flip_flop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:44 on May 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project" C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/flip_flop.sv 
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# End time: 23:22:44 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project {C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple2_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:44 on May 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project" C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple2_rom.sv 
# -- Compiling module apple2_rom
# 
# Top level modules:
# 	apple2_rom
# End time: 23:22:44 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project {C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/clock_generator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:44 on May 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project" C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/clock_generator.sv 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 23:22:44 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project {C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:44 on May 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project" C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv 
# -- Compiling module apple_2e
# 
# Top level modules:
# 	apple_2e
# End time: 23:22:44 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project {C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:44 on May 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project" C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator.sv 
# -- Compiling module video_generator
# 
# Top level modules:
# 	video_generator
# End time: 23:22:44 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project {C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/single_port_ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:44 on May 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project" C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/single_port_ram.sv 
# -- Compiling module single_port_ram
# 
# Top level modules:
# 	single_port_ram
# End time: 23:22:45 on May 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project {C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/character_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:45 on May 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project" C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/character_rom.sv 
# -- Compiling module character_rom
# 
# Top level modules:
# 	character_rom
# End time: 23:22:45 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/cpu65xx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:45 on May 03,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/cpu65xx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cpu65xx
# -- Compiling architecture fast of cpu65xx
# End time: 23:22:45 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project {C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e_testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:45 on May 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project" C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e_testbench.sv 
# -- Compiling module apple_2e_testbench
# 
# Top level modules:
# 	apple_2e_testbench
# End time: 23:22:45 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L pls -voptargs="+acc"  apple_2e_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L pls -voptargs=""+acc"" apple_2e_testbench 
# Start time: 23:22:45 on May 03,2019
# Loading sv_std.std
# Loading work.apple_2e_testbench
# Loading work.apple_2e
# Loading work.clock_generator
# Loading work.video_generator
# Loading work.character_rom
# Loading work.flip_flop
# Loading work.shift_reg_ls194
# Loading work.single_port_ram
# Loading work.apple2_rom
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.cpu65xx(fast)
# ** Warning: (vsim-8822) C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv(109): [TFMPC] - Missing Verilog connection for formal VHDL port 'so_n'.
#    Time: 0 ps  Iteration: 0  Instance: /apple_2e_testbench/apple/cpu File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/cpu65xx.vhd
# ** Warning: (vsim-8822) C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv(109): [TFMPC] - Missing Verilog connection for formal VHDL port 'debugA'.
#    Time: 0 ps  Iteration: 0  Instance: /apple_2e_testbench/apple/cpu File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/cpu65xx.vhd
# ** Warning: (vsim-8822) C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv(109): [TFMPC] - Missing Verilog connection for formal VHDL port 'debugX'.
#    Time: 0 ps  Iteration: 0  Instance: /apple_2e_testbench/apple/cpu File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/cpu65xx.vhd
# ** Warning: (vsim-8822) C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv(109): [TFMPC] - Missing Verilog connection for formal VHDL port 'debugY'.
#    Time: 0 ps  Iteration: 0  Instance: /apple_2e_testbench/apple/cpu File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/cpu65xx.vhd
# ** Warning: (vsim-8822) C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/apple_2e.sv(109): [TFMPC] - Missing Verilog connection for formal VHDL port 'debugS'.
#    Time: 0 ps  Iteration: 0  Instance: /apple_2e_testbench/apple/cpu File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/cpu65xx.vhd
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sskumar5  Hostname: DESKTOP-MJSPKOU  ProcessID: 3644
#           Attempting to use alternate WLF file "./wlft2dryrn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2dryrn
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /apple_2e_testbench/apple/cpu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /apple_2e_testbench/apple/cpu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /apple_2e_testbench/apple/cpu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /apple_2e_testbench/apple/cpu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /apple_2e_testbench/apple/cpu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /apple_2e_testbench/apple/cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /apple_2e_testbench/apple/cpu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /apple_2e_testbench/apple/cpu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /apple_2e_testbench/apple/cpu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /apple_2e_testbench/apple/cpu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /apple_2e_testbench/apple/cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 220 ns  Iteration: 2  Instance: /apple_2e_testbench/apple/cpu
run 1000000ns
# End time: 13:14:13 on May 04,2019, Elapsed time: 13:51:28
# Errors: 0, Warnings: 19
