{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704348479235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704348479253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 23:07:59 2024 " "Processing started: Wed Jan 03 23:07:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704348479253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704348479253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIR_filter -c FIR_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIR_filter -c FIR_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704348479253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704348480120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704348480120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_addertree.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_addertree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_adderTree " "Found entity 1: FIR_adderTree" {  } { { "FIR_adderTree.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_adderTree.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704348491691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704348491691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_symmetric.sv 2 2 " "Found 2 design units, including 2 entities, in source file fir_symmetric.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_symmetric " "Found entity 1: FIR_symmetric" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704348491701 ""} { "Info" "ISGN_ENTITY_NAME" "2 tap " "Found entity 2: tap" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704348491701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704348491701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR_symmetric " "Elaborating entity \"FIR_symmetric\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704348491760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(49) " "Verilog HDL assignment warning at FIR_symmetric.sv(49): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348491782 "|FIR_symmetric"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[0\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[0\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[0\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348491931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348491931 "|FIR_symmetric|tap:generate_FIR_taps[0].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[1\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[1\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[1\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348491950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348491951 "|FIR_symmetric|tap:generate_FIR_taps[1].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[2\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[2\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[2\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348491968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348491968 "|FIR_symmetric|tap:generate_FIR_taps[2].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[3\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[3\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[3\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348491985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348491985 "|FIR_symmetric|tap:generate_FIR_taps[3].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[4\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[4\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[4\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492033 "|FIR_symmetric|tap:generate_FIR_taps[4].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[5\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[5\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[5\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492049 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492049 "|FIR_symmetric|tap:generate_FIR_taps[5].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[6\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[6\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[6\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492071 "|FIR_symmetric|tap:generate_FIR_taps[6].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[7\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[7\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[7\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492090 "|FIR_symmetric|tap:generate_FIR_taps[7].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[11\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[11\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[11\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492110 "|FIR_symmetric|tap:generate_FIR_taps[11].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[12\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[12\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[12\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492128 "|FIR_symmetric|tap:generate_FIR_taps[12].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[13\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[13\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[13\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492141 "|FIR_symmetric|tap:generate_FIR_taps[13].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[14\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[14\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[14\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492167 "|FIR_symmetric|tap:generate_FIR_taps[14].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[15\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[15\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[15\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492184 "|FIR_symmetric|tap:generate_FIR_taps[15].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[16\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[16\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[16\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492201 "|FIR_symmetric|tap:generate_FIR_taps[16].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[17\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[17\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[17\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492217 "|FIR_symmetric|tap:generate_FIR_taps[17].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[18\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[18\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[18\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492236 "|FIR_symmetric|tap:generate_FIR_taps[18].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[19\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[19\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[19\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492260 "|FIR_symmetric|tap:generate_FIR_taps[19].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[20\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[20\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[20\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492279 "|FIR_symmetric|tap:generate_FIR_taps[20].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[21\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[21\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[21\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492302 "|FIR_symmetric|tap:generate_FIR_taps[21].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[22\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[22\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[22\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492317 "|FIR_symmetric|tap:generate_FIR_taps[22].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[23\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[23\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[23\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492338 "|FIR_symmetric|tap:generate_FIR_taps[23].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[24\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[24\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[24\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492359 "|FIR_symmetric|tap:generate_FIR_taps[24].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[25\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[25\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[25\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348492378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(96) " "Verilog HDL assignment warning at FIR_symmetric.sv(96): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704348492378 "|FIR_symmetric|tap:generate_FIR_taps[25].U0"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704348494212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704348494212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2094 " "Implemented 2094 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704348494542 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704348494542 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2014 " "Implemented 2014 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704348494542 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1704348494542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704348494542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704348494582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 23:08:14 2024 " "Processing ended: Wed Jan 03 23:08:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704348494582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704348494582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704348494582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704348494582 ""}
