

================================================================
== Vitis HLS Report for 'global_graph_prediction'
================================================================
* Date:           Mon Apr 12 19:27:10 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      309|      309|  3.090 us|  3.090 us|  309|  309|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_365_2  |      300|      300|         2|          1|          1|   300|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 12 [2/2] (0.69ns)   --->   "%graph_pred_bias_V_load = load i32 0" [GIN_compute.cpp:364]   --->   Operation 12 'load' 'graph_pred_bias_V_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %graph_embedding_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_30, i32 0, i32 0, void @empty_32, i32 0, i32 100000, void @empty_37, void @empty_7, void @empty_32, i32 16, i32 16, i32 16, i32 16, void @empty_32, void @empty_32"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%d_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %d_out" [GIN_compute.cpp:364]   --->   Operation 15 'read' 'd_out_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.69ns)   --->   "%graph_pred_bias_V_load = load i32 0" [GIN_compute.cpp:364]   --->   Operation 16 'load' 'graph_pred_bias_V_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %d_out_read, i32 2, i32 63" [GIN_compute.cpp:364]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i62 %trunc_ln" [GIN_compute.cpp:364]   --->   Operation 18 'sext' 'sext_ln364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln364" [GIN_compute.cpp:364]   --->   Operation 19 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln365 = br void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [GIN_compute.cpp:365]   --->   Operation 20 'br' 'br_ln365' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void, i9 %add_ln365, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [GIN_compute.cpp:365]   --->   Operation 21 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%lhs = phi i32 %graph_pred_bias_V_load, void, i32 %trunc_ln4, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [GIN_compute.cpp:364]   --->   Operation 22 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.71ns)   --->   "%add_ln365 = add i9 %dim, i9 1" [GIN_compute.cpp:365]   --->   Operation 23 'add' 'add_ln365' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.59ns)   --->   "%icmp_ln365 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:365]   --->   Operation 25 'icmp' 'icmp_ln365' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln365 = br i1 %icmp_ln365, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void" [GIN_compute.cpp:365]   --->   Operation 27 'br' 'br_ln365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%dim_cast = zext i9 %dim" [GIN_compute.cpp:365]   --->   Operation 28 'zext' 'dim_cast' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_addr = getelementptr i32 %graph_pred_weights_V, i64 0, i64 %dim_cast"   --->   Operation 29 'getelementptr' 'graph_pred_weights_V_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%graph_embedding_V_addr = getelementptr i32 %graph_embedding_V, i64 0, i64 %dim_cast"   --->   Operation 30 'getelementptr' 'graph_embedding_V_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (1.19ns)   --->   "%r_V = load i9 %graph_embedding_V_addr"   --->   Operation 31 'load' 'r_V' <Predicate = (!icmp_ln365)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_3 : Operation 32 [2/2] (1.19ns)   --->   "%graph_pred_weights_V_load = load i9 %graph_pred_weights_V_addr"   --->   Operation 32 'load' 'graph_pred_weights_V_load' <Predicate = (!icmp_ln365)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 4 <SV = 3> <Delay = 5.37>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln365 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [GIN_compute.cpp:365]   --->   Operation 33 'specloopname' 'specloopname_ln365' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (1.19ns)   --->   "%r_V = load i9 %graph_embedding_V_addr"   --->   Operation 34 'load' 'r_V' <Predicate = (!icmp_ln365)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i32 %r_V"   --->   Operation 35 'sext' 'sext_ln1115' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (1.19ns)   --->   "%graph_pred_weights_V_load = load i9 %graph_pred_weights_V_addr"   --->   Operation 36 'load' 'graph_pred_weights_V_load' <Predicate = (!icmp_ln365)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %graph_pred_weights_V_load"   --->   Operation 37 'sext' 'sext_ln1118' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (3.17ns)   --->   "%r_V_1 = mul i54 %sext_ln1118, i54 %sext_ln1115"   --->   Operation 38 'mul' 'r_V_1' <Predicate = (!icmp_ln365)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %lhs, i22 0"   --->   Operation 39 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.01ns)   --->   "%ret_V = add i54 %r_V_1, i54 %lhs_1"   --->   Operation 40 'add' 'ret_V' <Predicate = (!icmp_ln365)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V, i32 22, i32 53"   --->   Operation 41 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln365)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 7.30>
ST_5 : Operation 43 [1/1] (7.30ns)   --->   "%mem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %mem_addr, i32 1"   --->   Operation 43 'writereq' 'mem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 7.30>
ST_6 : Operation 44 [1/1] (7.30ns)   --->   "%write_ln727 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %mem_addr, i32 %lhs, i4 15"   --->   Operation 44 'write' 'write_ln727' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 45 [5/5] (7.30ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr"   --->   Operation 45 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 46 [4/5] (7.30ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr"   --->   Operation 46 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 47 [3/5] (7.30ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr"   --->   Operation 47 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 48 [2/5] (7.30ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr"   --->   Operation 48 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 49 [1/5] (7.30ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr"   --->   Operation 49 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln369 = ret" [GIN_compute.cpp:369]   --->   Operation 50 'ret' 'ret_ln369' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'load' operation ('graph_pred_bias_V_load', GIN_compute.cpp:364) on array 'graph_pred_bias_V' [9]  (0.699 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'load' operation ('graph_pred_bias_V_load', GIN_compute.cpp:364) on array 'graph_pred_bias_V' [9]  (0.699 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'phi' operation ('dim', GIN_compute.cpp:365) with incoming values : ('add_ln365', GIN_compute.cpp:365) [15]  (0 ns)
	'getelementptr' operation ('graph_embedding_V_addr') [26]  (0 ns)
	'load' operation ('r.V') on array 'graph_embedding_V' [27]  (1.2 ns)

 <State 4>: 5.38ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'graph_embedding_V' [27]  (1.2 ns)
	'mul' operation ('r.V') [31]  (3.17 ns)
	'add' operation ('ret.V') [33]  (1.01 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' [37]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus write on port 'mem' [38]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response on port 'mem' [39]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response on port 'mem' [39]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response on port 'mem' [39]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response on port 'mem' [39]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus response on port 'mem' [39]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
