<profile>

<section name = "Vitis HLS Report for 'loop_pipeline'" level="0">
<item name = "Date">Mon Apr 10 16:14:52 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">loop_pipeline</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">94, 94, 0.940 us, 0.940 us, 95, 95, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 1603, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 872, 1602, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 623, -</column>
<column name="Register">-, -, 1568, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 126, 208, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 746, 1394, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_9s_9s_8ns_20s_20_4_1_U1">ama_addmuladd_9s_9s_8ns_20s_20_4_1, i0 + (i1 + i2) * i3</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_13_fu_346_p2">+, 0, 0, 71, 64, 1</column>
<column name="empty_15_fu_357_p2">+, 0, 0, 71, 64, 2</column>
<column name="empty_17_fu_368_p2">+, 0, 0, 71, 64, 2</column>
<column name="empty_19_fu_379_p2">+, 0, 0, 71, 64, 3</column>
<column name="empty_21_fu_390_p2">+, 0, 0, 71, 64, 3</column>
<column name="empty_23_fu_401_p2">+, 0, 0, 71, 64, 3</column>
<column name="empty_25_fu_412_p2">+, 0, 0, 71, 64, 3</column>
<column name="empty_27_fu_423_p2">+, 0, 0, 71, 64, 4</column>
<column name="empty_29_fu_434_p2">+, 0, 0, 71, 64, 4</column>
<column name="empty_31_fu_445_p2">+, 0, 0, 71, 64, 4</column>
<column name="empty_33_fu_456_p2">+, 0, 0, 71, 64, 4</column>
<column name="empty_35_fu_467_p2">+, 0, 0, 71, 64, 4</column>
<column name="empty_37_fu_478_p2">+, 0, 0, 71, 64, 4</column>
<column name="empty_39_fu_489_p2">+, 0, 0, 71, 64, 4</column>
<column name="empty_41_fu_500_p2">+, 0, 0, 71, 64, 4</column>
<column name="empty_43_fu_511_p2">+, 0, 0, 71, 64, 5</column>
<column name="empty_45_fu_522_p2">+, 0, 0, 71, 64, 5</column>
<column name="empty_47_fu_533_p2">+, 0, 0, 71, 64, 5</column>
<column name="empty_49_fu_544_p2">+, 0, 0, 71, 64, 5</column>
<column name="tmp10_fu_676_p2">+, 0, 0, 13, 6, 6</column>
<column name="tmp11_fu_858_p2">+, 0, 0, 16, 9, 9</column>
<column name="tmp12_fu_776_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp13_fu_726_p2">+, 0, 0, 13, 6, 6</column>
<column name="tmp14_fu_766_p2">+, 0, 0, 14, 7, 7</column>
<column name="tmp15_fu_756_p2">+, 0, 0, 13, 6, 6</column>
<column name="tmp16_fu_848_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp17_fu_796_p2">+, 0, 0, 13, 6, 6</column>
<column name="tmp18_fu_838_p2">+, 0, 0, 14, 7, 7</column>
<column name="tmp19_fu_828_p2">+, 0, 0, 13, 6, 6</column>
<column name="tmp1_fu_623_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp4_fu_573_p2">+, 0, 0, 13, 6, 6</column>
<column name="tmp5_fu_613_p2">+, 0, 0, 14, 7, 7</column>
<column name="tmp6_fu_603_p2">+, 0, 0, 13, 6, 6</column>
<column name="tmp7_fu_696_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp8_fu_643_p2">+, 0, 0, 13, 6, 6</column>
<column name="tmp9_fu_686_p2">+, 0, 0, 14, 7, 7</column>
<column name="tmp_fu_706_p2">+, 0, 0, 16, 9, 9</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">481, 96, 1, 96</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 20, 40</column>
<column name="gmem_ARADDR">106, 21, 64, 1344</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_read_reg_888">64, 0, 64, 0</column>
<column name="acc_V">20, 0, 20, 0</column>
<column name="ap_CS_fsm">95, 0, 95, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_return_preg">20, 0, 20, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="empty_14_reg_1037">5, 0, 5, 0</column>
<column name="empty_16_reg_1042">5, 0, 5, 0</column>
<column name="empty_18_reg_1052">5, 0, 5, 0</column>
<column name="empty_20_reg_1057">5, 0, 5, 0</column>
<column name="empty_22_reg_1062">5, 0, 5, 0</column>
<column name="empty_24_reg_1072">5, 0, 5, 0</column>
<column name="empty_26_reg_1077">5, 0, 5, 0</column>
<column name="empty_28_reg_1087">5, 0, 5, 0</column>
<column name="empty_30_reg_1092">5, 0, 5, 0</column>
<column name="empty_32_reg_1097">5, 0, 5, 0</column>
<column name="empty_34_reg_1107">5, 0, 5, 0</column>
<column name="empty_36_reg_1112">5, 0, 5, 0</column>
<column name="empty_38_reg_1122">5, 0, 5, 0</column>
<column name="empty_40_reg_1127">5, 0, 5, 0</column>
<column name="empty_42_reg_1132">5, 0, 5, 0</column>
<column name="empty_44_reg_1142">5, 0, 5, 0</column>
<column name="empty_46_reg_1147">5, 0, 5, 0</column>
<column name="empty_48_reg_1157">5, 0, 5, 0</column>
<column name="empty_50_reg_1162">5, 0, 5, 0</column>
<column name="empty_reg_1032">5, 0, 5, 0</column>
<column name="gmem_addr_10_reg_972">64, 0, 64, 0</column>
<column name="gmem_addr_11_reg_978">64, 0, 64, 0</column>
<column name="gmem_addr_12_reg_984">64, 0, 64, 0</column>
<column name="gmem_addr_13_reg_990">64, 0, 64, 0</column>
<column name="gmem_addr_14_reg_996">64, 0, 64, 0</column>
<column name="gmem_addr_15_reg_1002">64, 0, 64, 0</column>
<column name="gmem_addr_16_reg_1008">64, 0, 64, 0</column>
<column name="gmem_addr_17_reg_1014">64, 0, 64, 0</column>
<column name="gmem_addr_18_reg_1020">64, 0, 64, 0</column>
<column name="gmem_addr_19_reg_1026">64, 0, 64, 0</column>
<column name="gmem_addr_1_reg_918">64, 0, 64, 0</column>
<column name="gmem_addr_2_reg_924">64, 0, 64, 0</column>
<column name="gmem_addr_3_reg_930">64, 0, 64, 0</column>
<column name="gmem_addr_4_reg_936">64, 0, 64, 0</column>
<column name="gmem_addr_5_reg_942">64, 0, 64, 0</column>
<column name="gmem_addr_6_reg_948">64, 0, 64, 0</column>
<column name="gmem_addr_7_reg_954">64, 0, 64, 0</column>
<column name="gmem_addr_8_reg_960">64, 0, 64, 0</column>
<column name="gmem_addr_9_reg_966">64, 0, 64, 0</column>
<column name="tmp12_reg_1137">8, 0, 8, 0</column>
<column name="tmp13_reg_1117">6, 0, 6, 0</column>
<column name="tmp17_reg_1152">6, 0, 6, 0</column>
<column name="tmp1_reg_1067">8, 0, 8, 0</column>
<column name="tmp4_reg_1047">6, 0, 6, 0</column>
<column name="tmp8_reg_1082">6, 0, 6, 0</column>
<column name="tmp_reg_1102">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, loop_pipeline, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, loop_pipeline, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, loop_pipeline, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
