;redcode
;assert 1
	SUB @10, @6
	DJN -1, <-16
	ADD 101, 60
	JMZ 123, @-106
	DJN -1, #-12
	JMZ 123, @-106
	DJN -1, #-12
	ADD #111, 103
	SUB @12, 7
	MOV -123, <-4
	MOV 10, @20
	JMZ 323, @-196
	MOV 10, @20
	JMZ 323, @-196
	MOV 10, @20
	SUB @10, @6
	MOV -123, <-4
	SUB @12, 7
	MOV 10, @20
	SUB @10, @6
	MOV -123, <-4
	SUB @0, <12
	MOV #131, 103
	MOV 10, @20
	MOV 10, @20
	SUB @10, @6
	MOV #131, 103
	MOV -123, <-4
	SUB @0, <12
	MOV #131, 103
	MOV 10, @20
	SUB @12, 7
	SUB @10, @6
	SUB @10, @6
	SUB @0, <12
	MOV 10, @20
	MOV #131, 103
	MOV 10, @20
	SUB @12, 7
	MOV -123, <-4
	MOV 10, @20
	SUB @10, @6
	MOV 10, @20
	SUB @10, @6
	ADD 101, 560
	MOV 10, @20
	MOV -123, <-4
	SLT 110, 30
	MOV 10, @20
	SUB @10, @6
	MOV 10, @20
	SUB @10, @6
	ADD 101, 560
	SUB @12, 7
	MOV -123, <-4
	SUB @10, @6
	MOV -123, <-4
	MOV -123, <-4
	SUB @10, @6
	DJN -1, <-16
	JMZ 123, @-106
	MOV 10, @20
	MOV 10, @20
	MOV -123, <-4
	SLT 110, 30
	MOV 10, @20
	SUB @10, @6
	MOV 10, @20
	MOV 10, @20
	JMZ 123, @-106
	SUB @10, @6
	SUB @10, @6
	MOV 10, @20
	MOV -123, <-4
	ADD #280, 60
	MOV 10, @20
	MOV -123, <-4
	SUB @12, 7
	MOV -123, <-4
	SUB @10, @6
	MOV -123, <-4
	SUB @10, @6
	DJN -1, <-16
