// -----------------------------------------------------------------------------
// c930_ddr_blackbox.sv  -- SYNTH-ONLY blackbox for the behavioral c930_ddr model.
//
// The real c930_ddr.sv is a simulation byte-array model (64 KB). Synthesizing
// it makes yosys expand the array into hundreds of thousands of flip-flops
// (its multi-port combinational-read pattern defeats EBR inference) -- a
// number with no meaning for FPGA, since a real target replaces the model
// with BRAM-based memory or a DDR controller.
//
// This file declares the SAME module name, parameters and ports as a yosys
// blackbox so c930_soc_top elaborates unchanged and the synthesis run reflects
// the real fabric: core + caches + NPU + MMIO bridge. The blackbox contributes
// zero fabric resources; the storage array itself must be sized from the
// board's BRAM/controller choice, not from this file.
//
// NOTE: blackboxes cannot be placed by nextpnr. Use c930_ddr_stub.sv (the
// small synthesizable placeholder) for the P&R / Fmax fit test.
// -----------------------------------------------------------------------------
(* blackbox *)
module c930_ddr
#(
  parameter int MEM_BYTES        = 65536,
  parameter int ADDR_WIDTH       = 64,
  parameter int CACHE_LINE_WIDTH = 256
)
(
  input  logic i_clk,
  input  logic i_rst_n,

  // ---- CPU instruction-cache read port ----
  input  logic [ADDR_WIDTH-1:0]       i_icache_rd_addr,
  input  logic                        i_icache_rd_req,
  output logic                        o_icache_rd_done,
  output logic [CACHE_LINE_WIDTH-1:0] o_icache_rd_line,

  // ---- CPU data-cache read port ----
  input  logic [ADDR_WIDTH-1:0]       i_dcache_rd_addr,
  input  logic                        i_dcache_rd_req,
  output logic                        o_dcache_rd_done,
  output logic [CACHE_LINE_WIDTH-1:0] o_dcache_rd_line,

  // ---- CPU data-cache write port (raw register data + byte strobe) ----
  input  logic [ADDR_WIDTH-1:0]       i_dcache_wr_addr,
  input  logic [63:0]                 i_dcache_wr_data,
  input  logic [7:0]                  i_dcache_wr_strobe,
  input  logic                        i_dcache_wr_valid,
  output logic                        o_dcache_wr_done,

  // ---- AXI4 full slave (NPU DMA) ----
  input  logic [31:0] s_axi_araddr,
  input  logic [7:0]  s_axi_arlen,
  input  logic        s_axi_arvalid,
  output logic        s_axi_arready,
  output logic [31:0] s_axi_rdata,
  output logic [1:0]  s_axi_rresp,
  output logic        s_axi_rlast,
  output logic        s_axi_rvalid,
  input  logic        s_axi_rready,
  input  logic [31:0] s_axi_awaddr,
  input  logic [7:0]  s_axi_awlen,
  input  logic        s_axi_awvalid,
  output logic        s_axi_awready,
  input  logic [31:0] s_axi_wdata,
  input  logic [3:0]  s_axi_wstrb,
  input  logic        s_axi_wlast,
  input  logic        s_axi_wvalid,
  output logic        s_axi_wready,
  output logic [1:0]  s_axi_bresp,
  output logic        s_axi_bvalid,
  input  logic        s_axi_bready
);
endmodule
