Command: vcs -full64 -LDFLAGS -Wl,--no-as-needed +v2k -sverilog -f filelist.f -debug_access+all \
-timescale=1ns/1ps -l com.log +fsdb+functions +define+DUMP_FSDB
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sun Jul 13 19:49:10 2025
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'fsdb+functions' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file '../MCDT/v0/arbiter.v'
Parsing design file '../MCDT/v0/mcdt.v'
Parsing design file '../MCDT/v0/slave_fifo.v'
Parsing design file './tb4.sv'
Top Level Modules:
       tb4
TimeScale is 1 ns / 1 ps

Warning-[PCWM-W] Port connection width mismatch
./tb4.sv, 63
"mcdt dut( .clk_i (clk),  .rstn_i (rstn),  .ch0_data_i (ch0_data),  .ch0_valid_i (ch0_valid),  .ch0_ready_o (ch0_ready),  .ch0_margin_o (ch0_margin),  .ch1_data_i (ch1_data),  .ch1_valid_i (ch1_valid),  .ch1_ready_o (ch1_ready),  .ch1_margin_o (ch1_margin),  .ch2_data_i (ch2_data),  .ch2_valid_i (ch2_valid),  .ch2_ready_o (ch2_ready),  .ch2_margin_o (ch2_margin),  .mcdt_data_o (mcdt_data),  .mcdt_val_o (mcdt_val),  .mcdt_id_o (mcdt_id));"
  The following 6-bit expression is connected to 5-bit port "ch0_margin_o" of 
  module "mcdt", instance "dut".
  Expression: ch0_margin
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./tb4.sv, 63
"mcdt dut( .clk_i (clk),  .rstn_i (rstn),  .ch0_data_i (ch0_data),  .ch0_valid_i (ch0_valid),  .ch0_ready_o (ch0_ready),  .ch0_margin_o (ch0_margin),  .ch1_data_i (ch1_data),  .ch1_valid_i (ch1_valid),  .ch1_ready_o (ch1_ready),  .ch1_margin_o (ch1_margin),  .ch2_data_i (ch2_data),  .ch2_valid_i (ch2_valid),  .ch2_ready_o (ch2_ready),  .ch2_margin_o (ch2_margin),  .mcdt_data_o (mcdt_data),  .mcdt_val_o (mcdt_val),  .mcdt_id_o (mcdt_id));"
  The following 6-bit expression is connected to 5-bit port "ch1_margin_o" of 
  module "mcdt", instance "dut".
  Expression: ch1_margin
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./tb4.sv, 63
"mcdt dut( .clk_i (clk),  .rstn_i (rstn),  .ch0_data_i (ch0_data),  .ch0_valid_i (ch0_valid),  .ch0_ready_o (ch0_ready),  .ch0_margin_o (ch0_margin),  .ch1_data_i (ch1_data),  .ch1_valid_i (ch1_valid),  .ch1_ready_o (ch1_ready),  .ch1_margin_o (ch1_margin),  .ch2_data_i (ch2_data),  .ch2_valid_i (ch2_valid),  .ch2_ready_o (ch2_ready),  .ch2_margin_o (ch2_margin),  .mcdt_data_o (mcdt_data),  .mcdt_val_o (mcdt_val),  .mcdt_id_o (mcdt_id));"
  The following 6-bit expression is connected to 5-bit port "ch2_margin_o" of 
  module "mcdt", instance "dut".
  Expression: ch2_margin
  	use +lint=PCWM for more details

Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module tb4
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory '/home/loaf/ichome/dv/sv_lab/lab1/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -no-pie    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/eda/vcs/O-2018.09-SP2/linux64/lib \
-L/eda/vcs/O-2018.09-SP2/linux64/lib     _4250_archive_1.so _prev_archive_1.so _csrc0.so \
SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs \
-lvcsnew -lsimprofile -luclinative /eda/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o  \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /eda/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/eda/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory '/home/loaf/ichome/dv/sv_lab/lab1/csrc'
CPU time: .298 seconds to compile + .229 seconds to elab + .204 seconds to link
