###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       213497   # Number of WRITE/WRITEP commands
num_reads_done                 =       629803   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       478604   # Number of read row buffer hits
num_read_cmds                  =       629803   # Number of READ/READP commands
num_writes_done                =       213505   # Number of read requests issued
num_write_row_hits             =       178604   # Number of write row buffer hits
num_act_cmds                   =       186839   # Number of ACT commands
num_pre_cmds                   =       186812   # Number of PRE commands
num_ondemand_pres              =       163761   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9487204   # Cyles of rank active rank.0
rank_active_cycles.1           =      9196125   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       512796   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       803875   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       791398   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9429   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4742   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1681   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          923   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1394   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2097   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2474   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3562   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         6463   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19161   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           43   # Write cmd latency (cycles)
write_latency[20-39]           =          545   # Write cmd latency (cycles)
write_latency[40-59]           =          955   # Write cmd latency (cycles)
write_latency[60-79]           =         1738   # Write cmd latency (cycles)
write_latency[80-99]           =         3530   # Write cmd latency (cycles)
write_latency[100-119]         =         5368   # Write cmd latency (cycles)
write_latency[120-139]         =         7626   # Write cmd latency (cycles)
write_latency[140-159]         =         9046   # Write cmd latency (cycles)
write_latency[160-179]         =        10038   # Write cmd latency (cycles)
write_latency[180-199]         =        10696   # Write cmd latency (cycles)
write_latency[200-]            =       163912   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       246609   # Read request latency (cycles)
read_latency[40-59]            =        76278   # Read request latency (cycles)
read_latency[60-79]            =        96470   # Read request latency (cycles)
read_latency[80-99]            =        36284   # Read request latency (cycles)
read_latency[100-119]          =        27079   # Read request latency (cycles)
read_latency[120-139]          =        22008   # Read request latency (cycles)
read_latency[140-159]          =        13024   # Read request latency (cycles)
read_latency[160-179]          =        10061   # Read request latency (cycles)
read_latency[180-199]          =         8129   # Read request latency (cycles)
read_latency[200-]             =        93857   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.06578e+09   # Write energy
read_energy                    =  2.53937e+09   # Read energy
act_energy                     =  5.11192e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.46142e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.8586e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92002e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73838e+09   # Active standby energy rank.1
average_read_latency           =      122.088   # Average read request latency (cycles)
average_interarrival           =      11.8578   # Average request interarrival latency (cycles)
total_energy                   =  1.71114e+10   # Total energy (pJ)
average_power                  =      1711.14   # Average power (mW)
average_bandwidth              =      7.19623   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       233430   # Number of WRITE/WRITEP commands
num_reads_done                 =       643258   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       476566   # Number of read row buffer hits
num_read_cmds                  =       643260   # Number of READ/READP commands
num_writes_done                =       233445   # Number of read requests issued
num_write_row_hits             =       187027   # Number of write row buffer hits
num_act_cmds                   =       214000   # Number of ACT commands
num_pre_cmds                   =       213970   # Number of PRE commands
num_ondemand_pres              =       191423   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9358970   # Cyles of rank active rank.0
rank_active_cycles.1           =      9261440   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       641030   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       738560   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       826325   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8036   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4693   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1728   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          919   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1325   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2134   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2427   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3538   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         6416   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19173   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           37   # Write cmd latency (cycles)
write_latency[20-39]           =          670   # Write cmd latency (cycles)
write_latency[40-59]           =          907   # Write cmd latency (cycles)
write_latency[60-79]           =         1798   # Write cmd latency (cycles)
write_latency[80-99]           =         3548   # Write cmd latency (cycles)
write_latency[100-119]         =         5458   # Write cmd latency (cycles)
write_latency[120-139]         =         8125   # Write cmd latency (cycles)
write_latency[140-159]         =         9842   # Write cmd latency (cycles)
write_latency[160-179]         =        10890   # Write cmd latency (cycles)
write_latency[180-199]         =        11898   # Write cmd latency (cycles)
write_latency[200-]            =       180257   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       236322   # Read request latency (cycles)
read_latency[40-59]            =        75284   # Read request latency (cycles)
read_latency[60-79]            =       103011   # Read request latency (cycles)
read_latency[80-99]            =        38586   # Read request latency (cycles)
read_latency[100-119]          =        28963   # Read request latency (cycles)
read_latency[120-139]          =        23701   # Read request latency (cycles)
read_latency[140-159]          =        14519   # Read request latency (cycles)
read_latency[160-179]          =        11023   # Read request latency (cycles)
read_latency[180-199]          =         8927   # Read request latency (cycles)
read_latency[200-]             =       102919   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.16528e+09   # Write energy
read_energy                    =  2.59362e+09   # Read energy
act_energy                     =  5.85504e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.07694e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.54509e+08   # Precharge standby energy rank.1
act_stb_energy.0               =     5.84e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77914e+09   # Active standby energy rank.1
average_read_latency           =      130.307   # Average read request latency (cycles)
average_interarrival           =      11.4062   # Average request interarrival latency (cycles)
total_energy                   =  1.73304e+10   # Total energy (pJ)
average_power                  =      1733.04   # Average power (mW)
average_bandwidth              =       7.4812   # Average bandwidth
