

================================================================
== Vitis HLS Report for 'model_array'
================================================================
* Date:           Sat Nov 30 21:29:48 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.177 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    6|       -|      -|    -|
|Expression       |        -|    -|       0|    401|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   20|       0|    140|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     768|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   26|     768|    669|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_10ns_26_1_1_U29  |mul_16s_10ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10ns_26_1_1_U30  |mul_16s_10ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10ns_26_1_1_U31  |mul_16s_10ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10ns_26_1_1_U32  |mul_16s_10ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_28_1_1_U25   |mul_16s_16s_28_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_28_1_1_U26   |mul_16s_16s_28_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_28_1_1_U27   |mul_16s_16s_28_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_28_1_1_U28   |mul_16s_16s_28_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U21   |mul_16s_16s_32_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U22   |mul_16s_16s_32_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U23   |mul_16s_16s_32_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U24   |mul_16s_16s_32_1_1   |        0|   1|  0|   5|    0|
    |mul_32s_10s_40_1_1_U17   |mul_32s_10s_40_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_10s_40_1_1_U18   |mul_32s_10s_40_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_10s_40_1_1_U19   |mul_32s_10s_40_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_10s_40_1_1_U20   |mul_32s_10s_40_1_1   |        0|   2|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  20|  0| 140|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_28ns_28_4_1_U34  |mac_muladd_16s_16s_28ns_28_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_28ns_28_4_1_U35  |mac_muladd_16s_16s_28ns_28_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_28ns_28_4_1_U36  |mac_muladd_16s_16s_28ns_28_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_28ns_28_4_1_U37  |mac_muladd_16s_16s_28ns_28_4_1  |  i0 + i1 * i2|
    |mac_mulsub_16s_9ns_28s_28_4_1_U33   |mac_mulsub_16s_9ns_28s_28_4_1   |  i0 - i1 * i2|
    |mac_mulsub_16s_9ns_28s_28_4_1_U38   |mac_mulsub_16s_9ns_28s_28_4_1   |  i0 - i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_314_p2                  |         +|   0|  0|  47|          40|          40|
    |add_ln14_2_fu_342_p2                  |         +|   0|  0|  47|          40|          40|
    |add_ln14_3_fu_389_p2                  |         +|   0|  0|  47|          40|          40|
    |add_ln14_fu_258_p2                    |         +|   0|  0|  47|          40|          40|
    |bias_out_net_sum_1_fu_542_p2          |         +|   0|  0|  23|          16|          16|
    |bias_out_net_sum_fu_470_p2            |         +|   0|  0|  23|          16|          16|
    |cmp_i_i_fu_214_p2                     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln19_1_fu_220_p2                 |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln19_fu_405_p2                   |      icmp|   0|  0|  23|          16|           1|
    |agg_result_delta_kmin1_0_0_fu_658_p3  |    select|   0|  0|  16|           1|           1|
    |agg_result_delta_kmin1_1_0_fu_665_p3  |    select|   0|  0|  16|           1|           1|
    |error_1_fu_620_p3                     |    select|   0|  0|  16|           1|          16|
    |error_3_fu_651_p3                     |    select|   0|  0|  16|           1|          16|
    |output_3_fu_588_p3                    |    select|   0|  0|  16|           1|          16|
    |output_4_fu_507_p3                    |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 401|         247|         263|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |biases_0_0_val_read_reg_799                       |  16|   0|   16|          0|
    |biases_0_1_val_read_reg_793                       |  16|   0|   16|          0|
    |cmp_i_i_reg_886                                   |   1|   0|    1|          0|
    |delta_k_0_0_val_read_reg_782                      |  16|   0|   16|          0|
    |icmp_ln19_1_reg_892                               |   1|   0|    1|          0|
    |icmp_ln19_reg_937                                 |   1|   0|    1|          0|
    |icmp_ln19_reg_937_pp0_iter2_reg                   |   1|   0|    1|          0|
    |mul_ln14_2_reg_836                                |  32|   0|   32|          0|
    |mul_ln14_4_reg_846                                |  32|   0|   32|          0|
    |mul_ln14_7_reg_881                                |  32|   0|   32|          0|
    |mul_ln14_reg_831                                  |  32|   0|   32|          0|
    |output_kmin1_0_0_val_read_reg_787                 |  16|   0|   16|          0|
    |p_read_1_reg_810                                  |  16|   0|   16|          0|
    |p_read_2_reg_815                                  |  16|   0|   16|          0|
    |p_read_3_reg_820                                  |  16|   0|   16|          0|
    |p_read_reg_805                                    |  16|   0|   16|          0|
    |sext_ln12_6_reg_851                               |  28|   0|   28|          0|
    |sext_ln12_7_reg_863                               |  28|   0|   28|          0|
    |tmp_1_reg_907                                     |  16|   0|   16|          0|
    |tmp_2_reg_922                                     |  16|   0|   16|          0|
    |tmp_3_reg_927                                     |  16|   0|   16|          0|
    |tmp_reg_902                                       |  16|   0|   16|          0|
    |weight_out_weight_change_1_reg_912                |  16|   0|   16|          0|
    |weight_out_weight_change_1_reg_912_pp0_iter2_reg  |  16|   0|   16|          0|
    |weight_out_weight_change_2_reg_917                |  16|   0|   16|          0|
    |weight_out_weight_change_2_reg_917_pp0_iter2_reg  |  16|   0|   16|          0|
    |weight_out_weight_change_3_reg_932                |  16|   0|   16|          0|
    |weight_out_weight_change_3_reg_932_pp0_iter2_reg  |  16|   0|   16|          0|
    |weight_out_weight_change_reg_897                  |  16|   0|   16|          0|
    |weight_out_weight_change_reg_897_pp0_iter2_reg    |  16|   0|   16|          0|
    |biases_0_0_val_read_reg_799                       |  64|  32|   16|          0|
    |biases_0_1_val_read_reg_793                       |  64|  32|   16|          0|
    |cmp_i_i_reg_886                                   |  64|  32|    1|          0|
    |icmp_ln19_1_reg_892                               |  64|  32|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 768| 128|  546|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_ce                 |   in|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_return_0           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_1           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_2           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_3           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_4           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_5           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_6           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_7           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_8           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_9           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|p_read10              |   in|   16|     ap_none|              p_read10|        scalar|
|p_read29              |   in|   16|     ap_none|              p_read29|        scalar|
|p_read30              |   in|   16|     ap_none|              p_read30|        scalar|
|p_read31              |   in|   16|     ap_none|              p_read31|        scalar|
|biases_0_0_val        |   in|   16|     ap_none|        biases_0_0_val|        scalar|
|biases_0_1_val        |   in|   16|     ap_none|        biases_0_1_val|        scalar|
|output_kmin1_0_0_val  |   in|   16|     ap_none|  output_kmin1_0_0_val|        scalar|
|output_kmin1_0_1_val  |   in|   16|     ap_none|  output_kmin1_0_1_val|        scalar|
|delta_k_0_0_val       |   in|   16|     ap_none|       delta_k_0_0_val|        scalar|
|delta_k_0_1_val       |   in|   16|     ap_none|       delta_k_0_1_val|        scalar|
|training              |   in|   16|     ap_none|              training|        scalar|
+----------------------+-----+-----+------------+----------------------+--------------+

