--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Slow_Storage\Program_Files\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    3.838(R)|    0.447(R)|mclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ledOut<0>   |    7.821(R)|mclk_BUFGP        |   0.000|
ledOut<1>   |    8.560(R)|mclk_BUFGP        |   0.000|
ledOut<2>   |    7.988(R)|mclk_BUFGP        |   0.000|
ledOut<3>   |    7.996(R)|mclk_BUFGP        |   0.000|
ledOut<4>   |    8.042(R)|mclk_BUFGP        |   0.000|
ledOut<5>   |    8.403(R)|mclk_BUFGP        |   0.000|
ledOut<6>   |    7.813(R)|mclk_BUFGP        |   0.000|
ledOut<7>   |    8.417(R)|mclk_BUFGP        |   0.000|
seg<0>      |    9.901(R)|mclk_BUFGP        |   0.000|
seg<1>      |   10.031(R)|mclk_BUFGP        |   0.000|
seg<2>      |   10.519(R)|mclk_BUFGP        |   0.000|
seg<3>      |   10.415(R)|mclk_BUFGP        |   0.000|
seg<4>      |    9.741(R)|mclk_BUFGP        |   0.000|
seg<5>      |   10.133(R)|mclk_BUFGP        |   0.000|
seg<6>      |    9.709(R)|mclk_BUFGP        |   0.000|
seg<7>      |    9.510(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.556|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rst            |seg<0>         |    7.972|
rst            |seg<1>         |    8.099|
rst            |seg<2>         |    8.597|
rst            |seg<3>         |    8.486|
rst            |seg<4>         |    8.696|
rst            |seg<5>         |    8.204|
rst            |seg<6>         |    9.215|
rst            |seg<7>         |    7.578|
---------------+---------------+---------+


Analysis completed Thu Apr 02 10:40:47 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



