#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002315051bc90 .scope module, "DATA_SYNC_tb" "DATA_SYNC_tb" 2 3;
 .timescale -9 -12;
P_000002315051b5e0 .param/l "BUS_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_000002315051b618 .param/l "Clock_period" 0 2 5, +C4<00000000000000000000000000001010>;
P_000002315051b650 .param/l "NUM_STAGES" 0 2 7, +C4<00000000000000000000000000000010>;
v00000231505be570_0 .var "CLK_tb", 0 0;
v00000231505be610_0 .var "RST_tb", 0 0;
v00000231505be070_0 .var "bus_enable_tb", 0 0;
v00000231505be1b0_0 .net "enable_pulse_tb", 0 0, v0000023150532df0_0;  1 drivers
v00000231505be250_0 .net "sync_bus_tb", 7 0, v00000231505be4d0_0;  1 drivers
v00000231505bea70_0 .var "unsync_bus_tb", 7 0;
S_000002315051be20 .scope module, "DSYNC" "DATA_SYNC" 2 88, 3 1 0, S_000002315051bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "unsync_bus";
    .port_info 1 /INPUT 1 "bus_enable";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 8 "sync_bus";
    .port_info 5 /OUTPUT 1 "enable_pulse";
P_00000231505332d0 .param/l "BUS_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0000023150533308 .param/l "NUM_STAGES" 0 3 2, +C4<00000000000000000000000000000010>;
L_0000023150558530 .functor NOT 1, L_00000231505be390, C4<0>, C4<0>, C4<0>;
L_0000023150557f80 .functor AND 1, L_0000023150558530, L_00000231505be2f0, C4<1>, C4<1>;
v0000023150533160_0 .net "CLK", 0 0, v00000231505be570_0;  1 drivers
v000002315051b690_0 .net "RST", 0 0, v00000231505be610_0;  1 drivers
v0000023150532b70_0 .net *"_ivl_1", 0 0, L_00000231505be390;  1 drivers
v0000023150532c10_0 .net *"_ivl_2", 0 0, L_0000023150558530;  1 drivers
v0000023150532cb0_0 .net *"_ivl_5", 0 0, L_00000231505be2f0;  1 drivers
v0000023150532d50_0 .net "bus_enable", 0 0, v00000231505be070_0;  1 drivers
v0000023150532df0_0 .var "enable_pulse", 0 0;
v0000023150532e90_0 .net "mux", 7 0, L_00000231505be6b0;  1 drivers
v0000023150532f30_0 .net "pulse_gen", 0 0, L_0000023150557f80;  1 drivers
v00000231505be750_0 .var "syn_reg", 1 0;
v00000231505be4d0_0 .var "sync_bus", 7 0;
v00000231505be110_0 .net "unsync_bus", 7 0, v00000231505bea70_0;  1 drivers
v00000231505bef70_0 .var "unsync_reg", 7 0;
E_000002315055a7b0/0 .event negedge, v000002315051b690_0;
E_000002315055a7b0/1 .event posedge, v0000023150533160_0;
E_000002315055a7b0 .event/or E_000002315055a7b0/0, E_000002315055a7b0/1;
L_00000231505be390 .part v00000231505be750_0, 1, 1;
L_00000231505be2f0 .part v00000231505be750_0, 0, 1;
L_00000231505be6b0 .functor MUXZ 8, v00000231505be4d0_0, v00000231505bef70_0, L_0000023150557f80, C4<>;
S_0000023150564800 .scope task, "do_operation" "do_operation" 2 77, 2 77 0, S_000002315051bc90;
 .timescale -9 -12;
v00000231505beed0_0 .var "data", 7 0;
v00000231505be430_0 .var "enable", 0 0;
TD_DATA_SYNC_tb.do_operation ;
    %load/vec4 v00000231505beed0_0;
    %store/vec4 v00000231505bea70_0, 0, 8;
    %load/vec4 v00000231505be430_0;
    %store/vec4 v00000231505be070_0, 0, 1;
    %end;
S_0000023150564990 .scope task, "initialize" "initialize" 2 62, 2 62 0, S_000002315051bc90;
 .timescale -9 -12;
TD_DATA_SYNC_tb.initialize ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000231505bea70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231505be070_0, 0, 1;
    %end;
S_0000023150564b20 .scope task, "reset" "reset" 2 69, 2 69 0, S_000002315051bc90;
 .timescale -9 -12;
TD_DATA_SYNC_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231505be610_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231505be610_0, 0, 1;
    %end;
    .scope S_000002315051be20;
T_3 ;
    %wait E_000002315055a7b0;
    %load/vec4 v000002315051b690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000231505be750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000231505bef70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000231505bef70_0;
    %load/vec4 v00000231505be110_0;
    %cmp/ne;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000231505be750_0, 0;
    %load/vec4 v00000231505be110_0;
    %assign/vec4 v00000231505bef70_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000231505be750_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023150532d50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000231505be750_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002315051be20;
T_4 ;
    %wait E_000002315055a7b0;
    %load/vec4 v000002315051b690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023150532df0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023150532f30_0;
    %assign/vec4 v0000023150532df0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002315051be20;
T_5 ;
    %wait E_000002315055a7b0;
    %load/vec4 v000002315051b690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000231505be4d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023150532e90_0;
    %assign/vec4 v00000231505be4d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002315051bc90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231505be570_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231505be570_0, 0, 1;
    %delay 5000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000002315051bc90;
T_7 ;
    %vpi_call 2 29 "$dumpfile", "DATA_SYNC.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %fork TD_DATA_SYNC_tb.initialize, S_0000023150564990;
    %join;
    %fork TD_DATA_SYNC_tb.reset, S_0000023150564b20;
    %join;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v00000231505beed0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231505be430_0, 0, 1;
    %fork TD_DATA_SYNC_tb.do_operation, S_0000023150564800;
    %join;
    %delay 100000, 0;
    %pushi/vec4 205, 0, 8;
    %store/vec4 v00000231505beed0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231505be430_0, 0, 1;
    %fork TD_DATA_SYNC_tb.do_operation, S_0000023150564800;
    %join;
    %delay 100000, 0;
    %pushi/vec4 239, 0, 8;
    %store/vec4 v00000231505beed0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231505be430_0, 0, 1;
    %fork TD_DATA_SYNC_tb.do_operation, S_0000023150564800;
    %join;
    %delay 100000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000231505beed0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231505be430_0, 0, 1;
    %fork TD_DATA_SYNC_tb.do_operation, S_0000023150564800;
    %join;
    %delay 100000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000231505beed0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231505be430_0, 0, 1;
    %fork TD_DATA_SYNC_tb.do_operation, S_0000023150564800;
    %join;
    %delay 2000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000231505beed0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231505be430_0, 0, 1;
    %fork TD_DATA_SYNC_tb.do_operation, S_0000023150564800;
    %join;
    %delay 100000, 0;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v00000231505beed0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231505be430_0, 0, 1;
    %fork TD_DATA_SYNC_tb.do_operation, S_0000023150564800;
    %join;
    %delay 100000, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "DATA_SYNC_tb.v";
    "./DATA_SYNC.v";
