
**** 10/19/22 10:50:31 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-1"  [ D:\Or CAD\2022 pspice dinon\24decorder-PSpiceFiles\SCHEMATIC1\1.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "1.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 8s 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source 24DECORDER
U_DSTM1         STIM(1,1)
+ $G_DPWR $G_DGND
+ A3 
+ IO_STM
+ IO_LEVEL=0
+  0s 0  
+ 1s 1  
+ 2s 0  
+ 3s 1 
+ 4s 0  
+ 5s 1  
+ 6s 0  
+ 7s 1  
+ 8s 0  
U_DSTM3         STIM(1,1)
+ $G_DPWR $G_DGND
+ C3 
+ IO_STM
+ IO_LEVEL=0
+  0s 0  
+ 4s 1  
+ 8s 0  
U_DSTM2         STIM(1,1)
+ $G_DPWR $G_DGND
+ B3 
+ IO_STM
+ IO_LEVEL=0
+  0s 0  
+ 2s 1  
+ 4s 0  
+ 6s 1 
+ 8s 0  
X_U2B         C3 N00485 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3A         A3 B3 C3 Y0 Y1 Y2 Y3 $G_DPWR $G_DGND 74LS139A PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3B         A3 B3 N00485 Y4 Y5 Y6 Y7 $G_DPWR $G_DGND 74LS139A PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0

**** RESUMING 1.cir ****
.END

**** 10/19/22 10:50:31 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-1"  [ D:\Or CAD\2022 pspice dinon\24decorder-PSpiceFiles\SCHEMATIC1\1.sim ] 


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_04            D0_GATE         
      TPLHMN    4.800000E-09    0            
      TPLHTY   12.000000E-09    0            
      TPLHMX   22.000000E-09    0            
      TPHLMN    3.200000E-09    0            
      TPHLTY    8.000000E-09    0            
      TPHLMX   15.000000E-09    0            


**** 10/19/22 10:50:31 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-1"  [ D:\Or CAD\2022 pspice dinon\24decorder-PSpiceFiles\SCHEMATIC1\1.sim ] 


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          IO_LS           
        DRVL    0             104             157            
        DRVH    0              96.4           108            
       AtoD1                 AtoD_STD        AtoD_LS         
       AtoD2                 AtoD_STD_NX     AtoD_LS_NX      
       AtoD3                 AtoD_STD        AtoD_LS         
       AtoD4                 AtoD_STD_NX     AtoD_LS_NX      
       DtoA1 DtoA_STM        DtoA_STD        DtoA_LS         
       DtoA2 DtoA_STM        DtoA_STD        DtoA_LS         
       DtoA3 DtoA_STM        DtoA_STD        DtoA_LS         
       DtoA4 DtoA_STM        DtoA_STD        DtoA_LS         
      TSWHL1                    1.511000E-09    2.724000E-09 
      TSWHL2                    1.487000E-09    2.724000E-09 
      TSWHL3                    1.511000E-09    2.724000E-09 
      TSWHL4                    1.487000E-09    2.724000E-09 
      TSWLH1                    3.517000E-09    2.104000E-09 
      TSWLH2                    3.564000E-09    2.104000E-09 
      TSWLH3                    3.517000E-09    2.104000E-09 
      TSWLH4                    3.564000E-09    2.104000E-09 
       TPWRT  100.000000E+03  100.000000E+03  100.000000E+03 



          JOB CONCLUDED

**** 10/19/22 10:50:31 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-1"  [ D:\Or CAD\2022 pspice dinon\24decorder-PSpiceFiles\SCHEMATIC1\1.sim ] 


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  License check-out time            =         .58
  Total job time                    =         .05
