<profile>

<ReportVersion>
<Version>2019.2.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg484-1</Part>
<TopModelName>Linear_layer_qkv</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.634</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>41347749</Best-caseLatency>
<Average-caseLatency>41347749</Average-caseLatency>
<Worst-caseLatency>41347749</Worst-caseLatency>
<Best-caseRealTimeLatency>0.413 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.413 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.413 sec</Worst-caseRealTimeLatency>
<Interval-min>41347749</Interval-min>
<Interval-max>41347749</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>12</TripCount>
<Latency>12</Latency>
<IterationLatency>1</IterationLatency>
</Loop1>
<Loop2>
<TripCount>768</TripCount>
<Latency>768</Latency>
<IterationLatency>1</IterationLatency>
</Loop2>
<Loop3>
<TripCount>12</TripCount>
<Latency>9240</Latency>
<IterationLatency>770</IterationLatency>
<Loop3.1>
<TripCount>768</TripCount>
<Latency>768</Latency>
<IterationLatency>1</IterationLatency>
</Loop3.1>
</Loop3>
<l_max_inp_i>
<TripCount>12</TripCount>
<Latency>36888</Latency>
<IterationLatency>3074</IterationLatency>
<l_j>
<TripCount>768</TripCount>
<Latency>3072</Latency>
<IterationLatency>4</IterationLatency>
</l_j>
</l_max_inp_i>
<l_max_W_i1>
<TripCount>768</TripCount>
<Latency>3540480</Latency>
<IterationLatency>4610</IterationLatency>
<l_j1>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
</l_j1>
</l_max_W_i1>
<l_inp_to_int_i2>
<TripCount>12</TripCount>
<Latency>230436</Latency>
<IterationLatency>19203</IterationLatency>
<l_j2>
<TripCount>768</TripCount>
<Latency>19200</Latency>
<IterationLatency>25</IterationLatency>
</l_j2>
</l_inp_to_int_i2>
<l_W_to_int_i3>
<TripCount>768</TripCount>
<Latency>15927552</Latency>
<IterationLatency>20739</IterationLatency>
<l_j3>
<TripCount>768</TripCount>
<Latency>20736</Latency>
<IterationLatency>27</IterationLatency>
</l_j3>
</l_W_to_int_i3>
<l_gemm_i4>
<TripCount>12</TripCount>
<Latency>21252120</Latency>
<IterationLatency>1771010</IterationLatency>
<l_j4>
<TripCount>768</TripCount>
<Latency>1771008</Latency>
<IterationLatency>2306</IterationLatency>
<l_S_k_4_k>
<TripCount>768</TripCount>
<Latency>2304</Latency>
<IterationLatency>3</IterationLatency>
</l_S_k_4_k>
</l_j4>
</l_gemm_i4>
<l_outp_to_float_bias_i5>
<TripCount>12</TripCount>
<Latency>350244</Latency>
<IterationLatency>29187</IterationLatency>
<l_j5>
<TripCount>768</TripCount>
<Latency>29184</Latency>
<IterationLatency>38</IterationLatency>
</l_j5>
</l_outp_to_float_bias_i5>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>814</BRAM_18K>
<DSP48E>6</DSP48E>
<FF>2823</FF>
<LUT>5237</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Linear_layer_qkv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Linear_layer_qkv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Linear_layer_qkv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Linear_layer_qkv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Linear_layer_qkv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Linear_layer_qkv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v0_address0</name>
<Object>v0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v0_ce0</name>
<Object>v0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v0_q0</name>
<Object>v0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>v1_address0</name>
<Object>v1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>20</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v1_ce0</name>
<Object>v1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v1_q0</name>
<Object>v1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>v2_address0</name>
<Object>v2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v2_ce0</name>
<Object>v2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v2_q0</name>
<Object>v2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>v3_address0</name>
<Object>v3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v3_ce0</name>
<Object>v3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v3_we0</name>
<Object>v3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v3_d0</name>
<Object>v3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
