#1~10 *1~10
li t0,1
li t1,1
li t5,0x00000100
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
addi t5, t5, 4
addi t0, t0, 1
mul t2,t1,t0
sw t2, 0(t5)
ret
