#define MPU ((MPU_Type *) MPU_BASE )
#define GPIO_DIR_PIN2_Msk (0x1UL << GPIO_DIR_PIN2_Pos)
#define NRF_ERROR_BASE_NUM (0x0)
#define PWM_INTENCLR_SEQEND1_Clear (1UL)
#define SAADC_RESOLUTION_VAL_14bit (3UL)
#define PWM_INTENSET_SEQSTARTED1_Set (1UL)
#define SAADC_CONFIG_IRQ_PRIORITY 7
#define INTERRUPT_PRIORITY_IS_VALID(pri) ((pri) < 8)
#define MPU_PROTENSET1_PROTREG54_Pos BPROT_CONFIG1_REGION54_Pos
#define GPIO_OUTCLR_PIN7_High (1UL)
#define MWU_INTEN_REGION2WA_Pos (4UL)
#define SAADC_INTEN_CH6LIMITL_Msk (0x1UL << SAADC_INTEN_CH6LIMITL_Pos)
#define TWIS_INTENCLR_STOPPED_Clear (1UL)
#define TWI_INTENCLR_SUSPENDED_Pos (18UL)
#define BPROT_CONFIG1_REGION55_Enabled (1UL)
#define __FPU_USED 1U
#define __HA_IBIT__ 8
#define PPI_CHENSET_CH25_Set (1UL)
#define SAADC_RESOLUTION_VAL_10bit (1UL)
#define I2S_INTENSET_TXPTRUPD_Pos (5UL)
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )
#define RADIO_RXADDRESSES_ADDR0_Disabled (0UL)
#define __DBL_MIN_EXP__ (-1021)
#define UARTE_INTENCLR_TXDRDY_Disabled (0UL)
#define PWM_INTENSET_STOPPED_Set (1UL)
#define LPCOMP_INTENCLR_UP_Enabled (1UL)
#define MWU_NMIENSET_PREGION1WA_Enabled (1UL)
#define PPI_CHG_CH11_Msk (0x1UL << PPI_CHG_CH11_Pos)
#define BPROT_CONFIG3_REGION96_Enabled (1UL)
#define UARTE_ERRORSRC_FRAMING_Present (1UL)
#define SAADC_INTENCLR_CH5LIMITH_Disabled (0UL)
#define SAADC_INTENCLR_CH7LIMITH_Enabled (1UL)
#define SAADC_INTENCLR_CH0LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITL_Pos)
#define FICR_TEMP_B5_B_Pos (0UL)
#define PPI_CHG0_CH1_Included PPI_CHG_CH1_Included
#define TWI_INTENSET_STOPPED_Enabled (1UL)
#define BPROT_CONFIG2_REGION94_Enabled (1UL)
#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)
#define FICR_TEMP_A0_A_Msk (0xFFFUL << FICR_TEMP_A0_A_Pos)
#define PPI_CHG0_CH15_Excluded PPI_CHG_CH15_Excluded
#define UART_CONFIG_LOG_ENABLED 1
#define NFCT_INTEN_TXFRAMESTART_Disabled (0UL)
#define UART_ENABLE_ENABLE_Msk (0xFUL << UART_ENABLE_ENABLE_Pos)
#define GPIO_OUTCLR_PIN7_Pos (7UL)
#define MWU_PERREGION_SUBSTATRA_SR10_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR10_Pos)
#define LPCOMP_SHORTS_CROSS_STOP_Enabled (1UL)
#define SPIM_INTENCLR_STOPPED_Msk (0x1UL << SPIM_INTENCLR_STOPPED_Pos)
#define __UINT_LEAST16_MAX__ 0xffff
#define GPIO_DIR_PIN23_Pos (23UL)
#define GPIO_DIR_PIN9_Output (1UL)
#define GPIO_OUTSET_PIN16_Set (1UL)
#define PPI_CHG0_CH12_Pos PPI_CHG_CH12_Pos
#define GPIO_DIRSET_PIN19_Set (1UL)
#define GPIO_DIRSET_PIN21_Input (0UL)
#define PWM_MODE_UPDOWN_Msk (0x1UL << PWM_MODE_UPDOWN_Pos)
#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)
#define POWER_RESETREAS_LOCKUP_NotDetected (0UL)
#define PPI_CHENSET_CH7_Msk (0x1UL << PPI_CHENSET_CH7_Pos)
#define GPIO_OUTSET_PIN2_Set (1UL)
#define UART_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL)
#define PPI_CHG3_CH2_Included PPI_CHG_CH2_Included
#define UICR_APPROTECT_PALL_Pos (0UL)
#define BPROT_CONFIG3_REGION107_Msk (0x1UL << BPROT_CONFIG3_REGION107_Pos)
#define COMP_COUNT 1
#define POWER_RESETREAS_LPCOMP_Msk (0x1UL << POWER_RESETREAS_LPCOMP_Pos)
#define TPI_DEVID_NrTraceInput_Msk (0x1FUL )
#define SPIM_PSEL_MISO_CONNECT_Pos (31UL)
#define TWIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_TXD_PTR_PTR_Pos)
#define PPI_CHENSET_CH2_Disabled (0UL)
#define BPROT_CONFIG2_REGION66_Enabled (1UL)
#define __SFRACT_IBIT__ 0
#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL )
#define PWM_SEQ_CNT_CNT_Msk (0x7FFFUL << PWM_SEQ_CNT_CNT_Pos)
#define __ULFRACT_MIN__ 0.0ULR
#define TWIM_INTENCLR_STOPPED_Disabled (0UL)
#define PPI_CHG_CH28_Excluded (0UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud14400 (0x003AF000UL)
#define SAADC_INTENCLR_CH7LIMITL_Clear (1UL)
#define TPI_FIFO0_ETM_bytecount_Pos 24U
#define GPIO_DIR_PIN25_Input (0UL)
#define GPIO_DIRCLR_PIN27_Clear (1UL)
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U
#define GPIOTE_CONFIG_DEBUG_COLOR 0
#define MWU_PERREGION_SUBSTATRA_SR26_NoAccess (0UL)
#define CLOCK_INTENSET_HFCLKSTARTED_Enabled (1UL)
#define RADIO_INTENCLR_READY_Disabled (0UL)
#define MWU_NMIENSET_PREGION1WA_Pos (26UL)
#define MWU_PERREGION_SUBSTATWA_SR19_NoAccess (0UL)
#define GPIO_DIR_PIN1_Input (0UL)
#define LPCOMP_INTENCLR_CROSS_Enabled (1UL)
#define PWM_INTENCLR_PWMPERIODEND_Pos (6UL)
#define PPI_CHEN_CH2_Pos (2UL)
#define MWU_PERREGION_SUBSTATRA_SR18_NoAccess (0UL)
#define SAADC_INTENCLR_CH1LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITH_Pos)
#define SPIM_ENABLE_ENABLE_Disabled (0UL)
#define NFCT_NFCID1_LAST_NFCID1_X_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_X_Pos)
#define BPROT_CONFIG2_REGION82_Pos (18UL)
#define RTC_INTENSET_COMPARE1_Enabled (1UL)
#define TWIM_INTENSET_LASTTX_Set (1UL)
#define SAADC_INTENSET_CH3LIMITH_Enabled (1UL)
#define RTC_EVTENCLR_COMPARE3_Msk (0x1UL << RTC_EVTENCLR_COMPARE3_Pos)
#define I2S_ENABLE_ENABLE_Msk (0x1UL << I2S_ENABLE_ENABLE_Pos)
#define RADIO_RXADDRESSES_ADDR3_Pos (3UL)
#define ECB_INTENSET_ENDECB_Msk (0x1UL << ECB_INTENSET_ENDECB_Pos)
#define MWU_REGIONENSET_RGN2WA_Disabled (0UL)
#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)
#define NRF_SDH_LOG_ENABLED 0
#define RTC1_ENABLED 0
#define LPCOMP_REFSEL_REFSEL_Ref5_16Vdd (10UL)
#define EGU_INTENSET_TRIGGERED0_Set (1UL)
#define NFCT_INTENSET_FIELDLOST_Enabled (1UL)
#define COMP_RESULT_RESULT_Msk (0x1UL << COMP_RESULT_RESULT_Pos)
#define GPIO_DIRCLR_PIN30_Msk (0x1UL << GPIO_DIRCLR_PIN30_Pos)
#define MPU_PROTENSET1_PROTREG44_Set BPROT_CONFIG1_REGION44_Enabled
#define RADIO_INTENSET_RSSIEND_Enabled (1UL)
#define GPIO_DIRCLR_PIN22_Output (1UL)
#define PPI_CHG2_CH3_Msk PPI_CHG_CH3_Msk
#define SAADC_INTENCLR_STOPPED_Clear (1UL)
#define MWU_INTENCLR_REGION0RA_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG24_Msk BPROT_CONFIG0_REGION24_Msk
#define SAADC_INTENSET_CH3LIMITL_Msk (0x1UL << SAADC_INTENSET_CH3LIMITL_Pos)
#define BPROT_CONFIG0_REGION15_Pos (15UL)
#define __DQ_FBIT__ 63
#define GPIOTE_INTENSET_IN5_Enabled (1UL)
#define MWU_PREGION_SUBS_SR8_Exclude (0UL)
#define SAADC_CH_CONFIG_TACQ_20us (4UL)
#define ECB_INTENCLR_ENDECB_Clear (1UL)
#define CCM_MICSTATUS_MICSTATUS_CheckPassed (1UL)
#define BPROT_CONFIG3_REGION122_Disabled (0UL)
#define __ARM_FEATURE_SAT 1
#define MPU_PROTENSET0_PROTREG10_Pos BPROT_CONFIG0_REGION10_Pos
#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U
#define NFCT_RXD_FRAMECONFIG_PARITY_Pos (0UL)
#define NFCT_INTENCLR_FIELDDETECTED_Msk (0x1UL << NFCT_INTENCLR_FIELDDETECTED_Pos)
#define NFCT_INTENCLR_ERROR_Msk (0x1UL << NFCT_INTENCLR_ERROR_Pos)
#define UARTE_INTENSET_TXSTOPPED_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR18_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR18_Pos)
#define SPI_CONFIG_CPHA_Pos (1UL)
#define MWU_PERREGION_SUBSTATRA_SR6_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR6_Pos)
#define __ULFRACT_FBIT__ 32
#define SPIS_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIS_TXD_AMOUNT_AMOUNT_Pos)
#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)
#define RTC_INTENSET_COMPARE3_Disabled (0UL)
#define AAR_STATUS_STATUS_Msk (0xFUL << AAR_STATUS_STATUS_Pos)
#define MWU_PREGION_SUBS_SR10_Msk (0x1UL << MWU_PREGION_SUBS_SR10_Pos)
#define NFCT_INTEN_TXFRAMEEND_Disabled (0UL)
#define AAR_ADDRPTR_ADDRPTR_Pos (0UL)
#define QDEC_REPORTPER_REPORTPER_10Smpl (0UL)
#define __CHAR_BIT__ 8
#define RADIO_SHORTS_DISABLED_TXEN_Pos (2UL)
#define TIMER_SHORTS_COMPARE2_STOP_Enabled (1UL)
#define WDT_REQSTATUS_RR1_Msk (0x1UL << WDT_REQSTATUS_RR1_Pos)
#define MAXRX RXD.MAXCNT
#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos (0UL)
#define RADIO_RXADDRESSES_ADDR7_Disabled (0UL)
#define MWU_PREGION_SUBS_SR8_Pos (8UL)
#define MWU_NMIENSET_REGION1WA_Pos (2UL)
#define __WEAK __attribute__((weak))
#define SCB_ICSR_VECTACTIVE_Pos 0U
#define TWIM_PRESENT 
#define LPCOMP_REFSEL_REFSEL_Ref6_8Vdd (5UL)
#define MPU_PROTENSET0_PROTREG13_Disabled BPROT_CONFIG0_REGION13_Disabled
#define BPROT_CONFIG1_REGION50_Pos (18UL)
#define NRF_SPI1_BASE 0x40004000UL
#define MACRO_MAP_REC_11(macro,a,...) macro(a) MACRO_MAP_REC_10(macro, __VA_ARGS__, )
#define PWM_INTENCLR_SEQSTARTED1_Disabled (0UL)
#define GPIO_OUTCLR_PIN27_Msk (0x1UL << GPIO_OUTCLR_PIN27_Pos)
#define SPIM_INTENSET_ENDRX_Pos (4UL)
#define PPI_CHEN_CH22_Disabled (0UL)
#define RADIO_INTENSET_RSSIEND_Pos (7UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL)
#define COMP_INTENCLR_UP_Enabled (1UL)
#define PPI_CHG0_CH8_Included PPI_CHG_CH8_Included
#define GPIO_OUT_PIN26_Msk (0x1UL << GPIO_OUT_PIN26_Pos)
#define PPI_CHENSET_CH1_Set (1UL)
#define PPI_CHEN_CH14_Disabled (0UL)
#define MWU_PREGION_SUBS_SR28_Include (1UL)
#define UARTE_INTENSET_RXSTARTED_Disabled (0UL)
#define TWIS_INTENCLR_RXSTARTED_Msk (0x1UL << TWIS_INTENCLR_RXSTARTED_Pos)
#define GPIO_DIR_PIN14_Input (0UL)
#define TWIS_INTENSET_TXSTARTED_Enabled (1UL)
#define NFCT_INTEN_ENDRX_Disabled (0UL)
#define GPIO_OUTCLR_PIN23_Low (0UL)
#define GET_ARGS_AFTER_1(...) GET_ARGS_AFTER_1_(__VA_ARGS__, )
#define CH9_TEP CH[9].TEP
#define PPI_CHENCLR_CH4_Pos (4UL)
#define TWIS_TXD_MAXCNT_MAXCNT_Pos (0UL)
#define GPIO_OUT_PIN12_Pos (12UL)
#define MPU_PROTENSET0_PROTREG4_Enabled BPROT_CONFIG0_REGION4_Enabled
#define TEMP_T1_T1_Pos (0UL)
#define UARTE_INTENSET_CTS_Msk (0x1UL << UARTE_INTENSET_CTS_Pos)
#define PPI_CHG2_CH6_Excluded PPI_CHG_CH6_Excluded
#define CLOCK_ENABLED 1
#define NRF_PWR_MGMT_CONFIG_DEBUG_COLOR 0
#define GPIO_OUT_PIN22_Low (0UL)
#define POWER_RAMON_ONRAM0_RAM0Off (0UL)
#define NFCT_NFCID1_3RD_LAST_NFCID1_R_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos)
#define MPU_PROTENSET0_PROTREG15_Enabled BPROT_CONFIG0_REGION15_Enabled
#define SAADC_INTENSET_CH4LIMITH_Disabled (0UL)
#define MWU_PREGION_SUBS_SR4_Include (1UL)
#define AAR_INTENCLR_NOTRESOLVED_Enabled (1UL)
#define PPI_CHG3_CH11_Pos PPI_CHG_CH11_Pos
#define GPIO_DIRSET_PIN2_Msk (0x1UL << GPIO_DIRSET_PIN2_Pos)
#define PPI_CHEN_CH24_Enabled (1UL)
#define BPROT_CONFIG1_REGION47_Disabled (0UL)
#define PPI_CHG3_CH9_Included PPI_CHG_CH9_Included
#define NRF_EGU0_BASE 0x40014000UL
#define __CORE_CMINSTR_H 
#define NVIC_STIR_INTID_Msk (0x1FFUL )
#define NRF_MODULE_ENABLED(module) ((defined(module ## _ENABLED) && (module ## _ENABLED)) ? 1 : 0)
#define APP_TIMER_DEF(timer_id) static app_timer_t CONCAT_2(timer_id,_data) = { {0} }; static const app_timer_id_t timer_id = &CONCAT_2(timer_id,_data)
#define QDEC_ENABLE_ENABLE_Pos (0UL)
#define CoreDebug_DEMCR_MON_REQ_Pos 19U
#define EGU_INTENSET_TRIGGERED12_Disabled (0UL)
#define RADIO_CRCCNF_LEN_Three (3UL)
#define GPIO_LATCH_PIN4_Msk (0x1UL << GPIO_LATCH_PIN4_Pos)
#define FPU_MVFR1_FtZ_mode_Pos 0U
#define BPROT_CONFIG3_REGION114_Pos (18UL)
#define PPI_CHENSET_CH9_Disabled (0UL)
#define CLOCK_INTENSET_CTTO_Set (1UL)
#define NRF_SWI4_BASE 0x40018000UL
#define NFCT_INTEN_ENDRX_Pos (11UL)
#define MWU_NMIENCLR_REGION0WA_Enabled (1UL)
#define EGU_INTEN_TRIGGERED11_Msk (0x1UL << EGU_INTEN_TRIGGERED11_Pos)
#define RNG_INTENCLR_VALRDY_Enabled (1UL)
#define UARTE_INTENCLR_RXTO_Enabled (1UL)
#define BPROT_CONFIG1_REGION61_Msk (0x1UL << BPROT_CONFIG1_REGION61_Pos)
#define MWU_NMIENSET_REGION2WA_Pos (4UL)
#define SPI_CONFIG_CPHA_Msk (0x1UL << SPI_CONFIG_CPHA_Pos)
#define GPIO_OUT_PIN2_High (1UL)
#define I2S_INTENCLR_RXPTRUPD_Msk (0x1UL << I2S_INTENCLR_RXPTRUPD_Pos)
#define CLOCK_HFCLKSTAT_SRC_Pos (0UL)
#define TWI_INTENCLR_TXDSENT_Pos (7UL)
#define NRF_TWIM1_BASE 0x40004000UL
#define PPI_CHEN_CH17_Pos (17UL)
#define NRF_ATOMIC_OP_and(new_val,old_val,value) "and %["#new_val"], %["#old_val"], %["#value"]\n"
#define FICR_TEMP_B1_B_Pos (0UL)
#define CLOCK_HFCLKRUN_STATUS_Triggered (1UL)
#define PWM_SEQ_REFRESH_CNT_Msk (0xFFFFFFUL << PWM_SEQ_REFRESH_CNT_Pos)
#define APSR_Z_Msk (1UL << APSR_Z_Pos)
#define MPU_PROTENSET1_PROTREG62_Disabled BPROT_CONFIG1_REGION62_Disabled
#define TIMER_SHORTS_COMPARE0_CLEAR_Disabled (0UL)
#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)
#define GPIO_LATCH_PIN23_Msk (0x1UL << GPIO_LATCH_PIN23_Pos)
#define TWIM_INTENCLR_TXSTARTED_Disabled (0UL)
#define QDEC_INTENCLR_REPORTRDY_Disabled (0UL)
#define SPI_PSEL_MISO_PSELMISO_Disconnected (0xFFFFFFFFUL)
#define TWIM_RXD_AMOUNT_AMOUNT_Pos (0UL)
#define MPU_PROTENSET1_PROTREG36_Pos BPROT_CONFIG1_REGION36_Pos
#define I2S_INTENCLR_RXPTRUPD_Disabled (0UL)
#define EGU_INTEN_TRIGGERED14_Disabled (0UL)
#define POWER_RESETREAS_RESETPIN_Msk (0x1UL << POWER_RESETREAS_RESETPIN_Pos)
#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)
#define PPI_CHENSET_CH16_Pos (16UL)
#define MWU_NMIENSET_REGION3RA_Pos (7UL)
#define GPIOTE_INTENSET_IN4_Msk (0x1UL << GPIOTE_INTENSET_IN4_Pos)
#define GPIO_OUTCLR_PIN29_High (1UL)
#define GPIO_DIRCLR_PIN18_Pos (18UL)
#define NFCT_INTEN_FIELDLOST_Enabled (1UL)
#define PPI_CHENSET_CH28_Pos (28UL)
#define TWI_INTENSET_SUSPENDED_Msk (0x1UL << TWI_INTENSET_SUSPENDED_Pos)
#define SPIS_SEMSTAT_SEMSTAT_Free (0UL)
#define TWIM_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIM_TXD_AMOUNT_AMOUNT_Pos)
#define NRF_BPROT_BASE 0x40000000UL
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define NRF_ERROR_BLE_IPSP_LINK_DISCONNECTED (NRF_ERROR_BLE_IPSP_ERR_BASE + 0x0002)
#define EGU_INTENSET_TRIGGERED9_Enabled (1UL)
#define RTC_INTENCLR_COMPARE0_Clear (1UL)
#define UICR_RBPCONF_PALL_Enabled UICR_APPROTECT_PALL_Enabled
#define CLOCK_INTENSET_CTTO_Msk (0x1UL << CLOCK_INTENSET_CTTO_Pos)
#define MWU_INTENCLR_PREGION0RA_Enabled (1UL)
#define GPIO_OUTSET_PIN27_Msk (0x1UL << GPIO_OUTSET_PIN27_Pos)
#define SAADC_INTENCLR_CH7LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITL_Pos)
#define IS_POWER_OF_TWO(A) ( ((A) != 0) && ((((A) - 1) & (A)) == 0) )
#define TWI_ERRORSRC_ANACK_Clear (1UL)
#define MPU_PROTENSET0_PROTREG1_Msk BPROT_CONFIG0_REGION1_Msk
#define MWU_INTENCLR_REGION2WA_Pos (4UL)
#define SAADC_INTENCLR_CH7LIMITH_Clear (1UL)
#define LPCOMP_INTENSET_DOWN_Disabled (0UL)
#define LPCOMP_INTENCLR_READY_Msk (0x1UL << LPCOMP_INTENCLR_READY_Pos)
#define BPROT_CONFIG3_REGION112_Disabled (0UL)
#define GPIO_DIRCLR_PIN23_Clear (1UL)
#define MWU_PERREGION_SUBSTATWA_SR27_Access (1UL)
#define TWIS_ENABLE_ENABLE_Msk (0xFUL << TWIS_ENABLE_ENABLE_Pos)
#define BPROT_CONFIG3_REGION104_Disabled (0UL)
#define MWU_PREGION_START_START_Msk (0xFFFFFFFFUL << MWU_PREGION_START_START_Pos)
#define GPIO_OUTSET_PIN7_Msk (0x1UL << GPIO_OUTSET_PIN7_Pos)
#define GPIO_IN_PIN25_Msk (0x1UL << GPIO_IN_PIN25_Pos)
#define EGU_INTENCLR_TRIGGERED10_Disabled (0UL)
#define GPIO_DIR_PIN31_Msk (0x1UL << GPIO_DIR_PIN31_Pos)
#define NFCT_INTEN_FIELDDETECTED_Msk (0x1UL << NFCT_INTEN_FIELDDETECTED_Pos)
#define RADIO_INTENSET_DISABLED_Disabled (0UL)
#define PWM_DECODER_MODE_RefreshCount (0UL)
#define GPIO_OUTSET_PIN17_Low (0UL)
#define CCM_CNFPTR_CNFPTR_Msk (0xFFFFFFFFUL << CCM_CNFPTR_CNFPTR_Pos)
#define COMP_INTEN_UP_Enabled (1UL)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)
#define CH1_EEP CH[1].EEP
#define BOARD_PCA10040 1
#define GPIO_IN_PIN11_Pos (11UL)
#define UARTE_INTEN_CTS_Disabled (0UL)
#define MWU_INTENCLR_REGION3RA_Pos (7UL)
#define GPIO_OUTSET_PIN3_Low (0UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over128x (7UL)
#define TWIM_INTENSET_ERROR_Msk (0x1UL << TWIM_INTENSET_ERROR_Pos)
#define TASK_MANAGER_CONFIG_INFO_COLOR 0
#define MPU_PROTENSET0_PROTREG17_Disabled BPROT_CONFIG0_REGION17_Disabled
#define RADIO_DACNF_TXADD1_Msk (0x1UL << RADIO_DACNF_TXADD1_Pos)
#define CH15_EEP CH[15].EEP
#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)
#define __FLT32X_DECIMAL_DIG__ 17
#define PPI_CHG1_CH0_Pos PPI_CHG_CH0_Pos
#define GPIO_DIRCLR_PIN1_Pos (1UL)
#define MWU_PERREGION_SUBSTATRA_SR29_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR29_Pos)
#define LPCOMP_REFSEL_REFSEL_Ref1_16Vdd (8UL)
#define MWU_REGIONENCLR_RGN0WA_Pos (0UL)
#define FICR_NFC_TAGHEADER3_UD13_Pos (8UL)
#define SCB_CCR_STKALIGN_Pos 9U
#define MPU_RASR_C_Pos 17U
#define QDEC_LEDPOL_LEDPOL_Msk (0x1UL << QDEC_LEDPOL_LEDPOL_Pos)
#define MWU_PREGION_SUBS_SR5_Msk (0x1UL << MWU_PREGION_SUBS_SR5_Pos)
#define I2S_CONFIG_LOG_LEVEL 3
#define TWIS_INTENSET_TXSTARTED_Disabled (0UL)
#define PWM_SHORTS_SEQEND0_STOP_Enabled (1UL)
#define CH8_EEP CH[8].EEP
#define MWU_INTENCLR_REGION1RA_Enabled (1UL)
#define PWM_SEQ_CNT_CNT_Disabled (0UL)
#define UARTE_CONFIG_PARITY_Excluded (0x0UL)
#define POWER_INTENCLR_SLEEPEXIT_Clear (1UL)
#define NRF_LOG_DEFAULT_LEVEL 3
#define BPROT_CONFIG3_REGION97_Disabled (0UL)
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define UICR_NFCPINS_PROTECT_Msk (0x1UL << UICR_NFCPINS_PROTECT_Pos)
#define NUM_VA_ARGS_IS_MORE_THAN_1(...) NUM_IS_MORE_THAN_1(NUM_VA_ARGS(__VA_ARGS__))
#define _PRIO_SD_MID 1
#define PPI_CHG0_CH10_Included PPI_CHG_CH10_Included
#define MWU_REGIONENCLR_RGN1RA_Pos (3UL)
#define BPROT_CONFIG0_REGION0_Disabled (0UL)
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)
#define TIMER_SHORTS_COMPARE4_CLEAR_Disabled (0UL)
#define LPCOMP_INTENCLR_CROSS_Pos (3UL)
#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)
#define EGU_INTENSET_TRIGGERED5_Msk (0x1UL << EGU_INTENSET_TRIGGERED5_Pos)
#define SAADC_CH_CONFIG_TACQ_5us (1UL)
#define COMP_SHORTS_UP_STOP_Pos (3UL)
#define CH13_TEP CH[13].TEP
#define GPIO_DIR_PIN1_Msk (0x1UL << GPIO_DIR_PIN1_Pos)
#define GPIO_IN_PIN9_High (1UL)
#define NRF_SPIM2_BASE 0x40023000UL
#define QDEC_PSEL_B_CONNECT_Pos (31UL)
#define BPROT_CONFIG1_REGION49_Pos (17UL)
#define RADIO_INTENCLR_RSSIEND_Enabled (1UL)
#define BPROT_CONFIG3_REGION114_Enabled (1UL)
#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos)
#define FICR_INFO_FLASH_FLASH_K128 (0x80UL)
#define SWI4_IRQn SWI4_EGU4_IRQn
#define MPU_PROTENSET1_PROTREG35_Pos BPROT_CONFIG1_REGION35_Pos
#define UART_ERRORSRC_FRAMING_Msk (0x1UL << UART_ERRORSRC_FRAMING_Pos)
#define MWU_PERREGION_SUBSTATWA_SR18_Access (1UL)
#define GPIO_IN_PIN2_Low (0UL)
#define RADIO_INTENSET_CRCOK_Msk (0x1UL << RADIO_INTENSET_CRCOK_Pos)
#define PPI_CHENSET_CH24_Set (1UL)
#define PPI_CHG_CH31_Included (1UL)
#define USBD_CONFIG_LOG_ENABLED 0
#define UART_INTENCLR_NCTS_Pos (1UL)
#define FPU_MVFR0_Double_precision_Pos 8U
#define DWT_FUNCTION_LNK1ENA_Pos 9U
#define TIMER_INTENCLR_COMPARE4_Disabled (0UL)
#define EGU_INTEN_TRIGGERED7_Disabled (0UL)
#define SPIS_AMOUNTTX_AMOUNTTX_Msk SPIS_TXD_AMOUNT_AMOUNT_Msk
#define EGU_INTENCLR_TRIGGERED9_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG8_Msk BPROT_CONFIG0_REGION8_Msk
#define PPI_CHG_CH23_Included (1UL)
#define SysTick_CTRL_ENABLE_Pos 0U
#define PPI_CHG_CH10_Msk (0x1UL << PPI_CHG_CH10_Pos)
#define NFCT_INTENCLR_STARTED_Msk (0x1UL << NFCT_INTENCLR_STARTED_Pos)
#define POWER_INTENSET_POFWARN_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR26_Pos (26UL)
#define TIMER_INTENSET_COMPARE3_Pos (19UL)
#define GPIO_DIR_PIN10_Input (0UL)
#define PPI_CHG_CH15_Included (1UL)
#define AAR_NIRK_NIRK_Msk (0x1FUL << AAR_NIRK_NIRK_Pos)
#define NRF_ERROR_DRV_TWI_ERR_DNACK (NRF_ERROR_PERIPH_DRIVERS_ERR_BASE + 0x0002)
#define MPU_PROTENSET1_PROTREG54_Disabled BPROT_CONFIG1_REGION54_Disabled
#define SAADC_INTENCLR_CH6LIMITL_Disabled (0UL)
#define SPIM_INTENCLR_END_Enabled (1UL)
#define UART_PSELRXD_PSELRXD_Msk (0xFFFFFFFFUL << UART_PSELRXD_PSELRXD_Pos)
#define RADIO_INTENCLR_PAYLOAD_Pos (2UL)
#define UARTE_INTENSET_CTS_Disabled (0UL)
#define UARTE_INTENSET_ENDRX_Pos (4UL)
#define FPU ((FPU_Type *) FPU_BASE )
#define PWM_SEQ_ENDDELAY_CNT_Pos (0UL)
#define I2S_INTEN_TXPTRUPD_Disabled (0UL)
#define SPI_CONFIG_ORDER_LsbFirst (1UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud38400 (0x009D0000UL)
#define NRF_BALLOC_CONFIG_BASIC_CHECKS_ENABLED 0
#define RADIO_SHORTS_READY_START_Msk (0x1UL << RADIO_SHORTS_READY_START_Pos)
#define __crossworks_H 
#define NFCT_INTENCLR_RXFRAMESTART_Msk (0x1UL << NFCT_INTENCLR_RXFRAMESTART_Pos)
#define GPIO_DIR_PIN22_Pos (22UL)
#define GPIO_OUTSET_PIN15_Set (1UL)
#define EGU_INTENCLR_TRIGGERED15_Msk (0x1UL << EGU_INTENCLR_TRIGGERED15_Pos)
#define PPI_CHG0_CH11_Pos PPI_CHG_CH11_Pos
#define MPU_PROTENSET0_PROTREG30_Set BPROT_CONFIG0_REGION30_Enabled
#define MWU_INTENCLR_PREGION1WA_Enabled (1UL)
#define GPIO_OUT_PIN0_Pos (0UL)
#define QDEC_CONFIG_INFO_COLOR 0
#define MWU_PREGION_SUBS_SR20_Include (1UL)
#define PDM_INTEN_END_Pos (2UL)
#define MWU_INTEN_PREGION0RA_Pos (25UL)
#define PPI_CHENSET_CH6_Msk (0x1UL << PPI_CHENSET_CH6_Pos)
#define LPCOMP_SHORTS_READY_SAMPLE_Enabled (1UL)
#define GPIO_OUTSET_PIN1_Set (1UL)
#define GPIO_LATCH_PIN26_Latched (1UL)
#define BPROT_CONFIG3_REGION127_Disabled (0UL)
#define bool _Bool
#define ECB_INTENCLR_ERRORECB_Clear (1UL)
#define COMP_ENABLE_ENABLE_Disabled (0UL)
#define RADIO_PREFIX1_AP5_Pos (8UL)
#define MWU_REGIONEN_RGN2RA_Pos (5UL)
#define PDM_PSEL_DIN_CONNECT_Pos (31UL)
#define BPROT_CONFIG2_REGION80_Disabled (0UL)
#define RADIO_DACNF_ENA5_Disabled (0UL)
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
#define TIMER_INTENCLR_COMPARE5_Disabled (0UL)
#define I2S_CONFIG_RATIO_RATIO_64X (2UL)
#define __SIG_ATOMIC_TYPE__ int
#define GPIO_DIRSET_PIN25_Output (1UL)
#define GPIO_DIRCLR_PIN29_Msk (0x1UL << GPIO_DIRCLR_PIN29_Pos)
#define CLOCK_INTENSET_HFCLKSTARTED_Disabled (0UL)
#define SPIM_INTENCLR_STARTED_Disabled (0UL)
#define RTC_EVTENCLR_TICK_Disabled (0UL)
#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)
#define __UACCUM_FBIT__ 16
#define UART_BAUDRATE_BAUDRATE_Baud115200 (0x01D7E000UL)
#define MPU_PROTENSET1_PROTREG48_Enabled BPROT_CONFIG1_REGION48_Enabled
#define xPSR_Q_Msk (1UL << xPSR_Q_Pos)
#define MWU_REGIONENSET_PRGN0WA_Set (1UL)
#define __DBL_MIN_10_EXP__ (-307)
#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)
#define BPROT_CONFIG2_REGION64_Disabled (0UL)
#define I2S_PSEL_SDIN_CONNECT_Msk (0x1UL << I2S_PSEL_SDIN_CONNECT_Pos)
#define BPROT_CONFIG3_REGION106_Pos (10UL)
#define GPIO_OUTCLR_PIN19_Clear (1UL)
#define AAR_INTENSET_NOTRESOLVED_Msk (0x1UL << AAR_INTENSET_NOTRESOLVED_Pos)
#define GPIO_DIRSET_PIN28_Pos (28UL)
#define LPCOMP_REFSEL_REFSEL_Ref7_16Vdd (11UL)
#define SPIM_INTENCLR_END_Msk (0x1UL << SPIM_INTENCLR_END_Pos)
#define BPROT_CONFIG2_REGION95_Msk (0x1UL << BPROT_CONFIG2_REGION95_Pos)
#define SPI_COUNT 3
#define RTC_EVTEN_OVRFLW_Msk (0x1UL << RTC_EVTEN_OVRFLW_Pos)
#define UARTE_INTEN_ERROR_Msk (0x1UL << UARTE_INTEN_ERROR_Pos)
#define TWIM_RXD_LIST_LIST_ArrayList (1UL)
#define RADIO_INTENCLR_CRCERROR_Msk (0x1UL << RADIO_INTENCLR_CRCERROR_Pos)
#define MWU_REGIONENSET_RGN1RA_Disabled (0UL)
#define PPI_CHEN_CH1_Pos (1UL)
#define LPCOMP_INTENSET_UP_Pos (2UL)
#define BPROT_CONFIG2_REGION81_Pos (17UL)
#define AMOUNTTX TXD.AMOUNT
#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)
#define PWM_INTENCLR_SEQSTARTED0_Clear (1UL)
#define MWU_REGIONENSET_PRGN1RA_Set (1UL)
#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)
#define CH13_EEP CH[13].EEP
#define MWU_INTENCLR_REGION2WA_Enabled (1UL)
#define MACRO_MAP_2(macro,a,...) macro(a) MACRO_MAP_1 (macro, __VA_ARGS__, )
#define MACRO_MAP_3(macro,a,...) macro(a) MACRO_MAP_2 (macro, __VA_ARGS__, )
#define TWIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_RXD_PTR_PTR_Pos)
#define RADIO_RXADDRESSES_ADDR2_Pos (2UL)
#define GPIO_DIR_PIN8_Msk (0x1UL << GPIO_DIR_PIN8_Pos)
#define SCB_SCR_SLEEPONEXIT_Pos 1U
#define SPI_CONFIG_CPOL_Msk (0x1UL << SPI_CONFIG_CPOL_Pos)
#define __CORE_CM4_H_DEPENDANT 
#define GPIO_LATCH_PIN31_Pos (31UL)
#define RADIO_SHORTS_DISABLED_RSSISTOP_Pos (8UL)
#define BPROT_CONFIG0_REGION28_Msk (0x1UL << BPROT_CONFIG0_REGION28_Pos)
#define POWER_RAMONB_OFFRAM2_Pos (16UL)
#define PWM_INTENCLR_LOOPSDONE_Enabled (1UL)
#define SCB_SHCSR_PENDSVACT_Pos 10U
#define PPI_CHG0_CH9_Msk PPI_CHG_CH9_Msk
#define GPIO_LATCH_PIN17_NotLatched (0UL)
#define GPIO_DIRCLR_PIN13_Output (1UL)
#define BPROT_REGIONS_NUM 128
#define PDM_PSEL_CLK_CONNECT_Msk (0x1UL << PDM_PSEL_CLK_CONNECT_Pos)
#define NFCT_TXD_FRAMECONFIG_CRCMODETX_CRC16TX (1UL)
#define MPU_PROTENSET0_PROTREG23_Msk BPROT_CONFIG0_REGION23_Msk
#define UART0_INSTANCE_INDEX 0
#define BPROT_CONFIG0_REGION14_Pos (14UL)
#define UARTE_INTENCLR_RXTO_Pos (17UL)
#define __GNUC_PATCHLEVEL__ 1
#define __FLT32_HAS_DENORM__ 1
#define MWU_INTENSET_PREGION1WA_Pos (26UL)
#define WDT_RREN_RR1_Pos (1UL)
#define DWT_CTRL_CYCTAP_Pos 9U
#define BRACKET_EXTRACT_(a) BRACKET_EXTRACT__ a
#define NRF_ATOMIC_OP_eor(new_val,old_val,value) "eor %["#new_val"], %["#old_val"], %["#value"]\n"
#define LPCOMP_CONFIG_LOG_LEVEL 3
#define GPIO_OUT_PIN30_High (1UL)
#define MWU_PERREGION_SUBSTATWA_SR17_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR17_Pos)
#define PPI_CHG2_CH1_Included PPI_CHG_CH1_Included
#define MPU_PROTENSET1_PROTREG57_Msk BPROT_CONFIG1_REGION57_Msk
#define RADIO_RXMATCH_RXMATCH_Pos (0UL)
#define MWU_INTENCLR_REGION0RA_Clear (1UL)
#define PPI_CHENSET_CH9_Pos (9UL)
#define MWU_PERREGION_SUBSTATRA_SR5_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR5_Pos)
#define COMP_MODE_MAIN_Msk (0x1UL << COMP_MODE_MAIN_Pos)
#define PDM_INTENSET_STARTED_Pos (0UL)
#define FPU_MVFR0_Short_vectors_Pos 24U
#define NUM_IS_MORE_THAN_1_(N) NUM_IS_MORE_THAN_1_PROBE_(NUM_IS_MORE_THAN_1_PROBE_ ## N, 1)
#define TWIM_INTEN_TXSTARTED_Disabled (0UL)
#define __UINT_FAST8_MAX__ 0xffffffffU
#define PPI_CHG_CH2_Excluded (0UL)
#define SAADC_INTENSET_DONE_Disabled (0UL)
#define WDT_REQSTATUS_RR0_Msk (0x1UL << WDT_REQSTATUS_RR0_Pos)
#define GPIO_OUTSET_PIN29_Pos (29UL)
#define GPIO_DIR_PIN13_Msk (0x1UL << GPIO_DIR_PIN13_Pos)
#define CONTROL_FPCA_Pos 2U
#define MWU_PREGION_SUBS_SR7_Pos (7UL)
#define RADIO_MODECNF0_DTX_Pos (8UL)
#define PWM_INTENSET_STOPPED_Pos (1UL)
#define RADIO_MODE_MODE_Msk (0xFUL << RADIO_MODE_MODE_Pos)
#define MWU_REGIONENCLR_RGN1RA_Clear (1UL)
#define SAADC_INTENSET_CH4LIMITH_Enabled (1UL)
#define QDEC_PSEL_B_CONNECT_Connected (0UL)
#define GPIO_OUT_PIN12_High (1UL)
#define COMP_ENABLE_ENABLE_Enabled (2UL)
#define BPROT_CONFIG2_REGION79_Enabled (1UL)
#define POWER_RAM_POWER_S0RETENTION_On (1UL)
#define GPIOTE_CONFIG_OUTINIT_Low (0UL)
#define TIMER4_MAX_SIZE 32
#define GPIO_OUTCLR_PIN26_Msk (0x1UL << GPIO_OUTCLR_PIN26_Pos)
#define AAR_INTENSET_END_Pos (0UL)
#define TWIS_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIS_TXD_AMOUNT_AMOUNT_Pos)
#define SAADC_INTENCLR_CH3LIMITL_Enabled (1UL)
#define PPI_CHENCLR_CH3_Enabled (1UL)
#define xPSR_IT_Msk (3UL << xPSR_IT_Pos)
#define GPIO_OUT_PIN25_Msk (0x1UL << GPIO_OUT_PIN25_Pos)
#define GPIO_OUTCLR_PIN12_Pos (12UL)
#define GPIO_LATCH_PIN9_Latched (1UL)
#define NFCT_INTENSET_RXERROR_Pos (10UL)
#define GPIO_DIRSET_PIN19_Input (0UL)
#define NFCT_INTENSET_FIELDLOST_Msk (0x1UL << NFCT_INTENSET_FIELDLOST_Pos)
#define GPIO_OUTCLR_PIN22_Low (0UL)
#define MWU_INTENSET_REGION3RA_Msk (0x1UL << MWU_INTENSET_REGION3RA_Pos)
#define PPI_CHENCLR_CH3_Pos (3UL)
#define GPIO_OUT_PIN11_Pos (11UL)
#define NRF_ERROR_FEATURE_NOT_ENABLED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0011)
#define MWU_REGIONENSET_RGN1RA_Enabled (1UL)
#define NRF_RADIO ((NRF_RADIO_Type *) NRF_RADIO_BASE)
#define GPIO_OUT_PIN21_Low (0UL)
#define TWI_INTENSET_TXDSENT_Disabled (0UL)
#define APP_TIMER_CONFIG_IRQ_PRIORITY 7
#define SAADC_INTENSET_RESULTDONE_Disabled (0UL)
#define NFCT_NFCID1_3RD_LAST_NFCID1_Q_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos)
#define __INT_LEAST8_WIDTH__ 8
#define TWIS_ERRORSRC_OVERREAD_Pos (3UL)
#define TWIM_INTENCLR_LASTTX_Clear (1UL)
#define SAADC_INTENSET_CH5LIMITL_Disabled (0UL)
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
#define MWU_PERREGION_SUBSTATRA_SR11_Access (1UL)
#define BPROT_CONFIG2_REGION95_Disabled (0UL)
#define EGU_INTEN_TRIGGERED6_Msk (0x1UL << EGU_INTEN_TRIGGERED6_Pos)
#define GPIO_OUTCLR_PIN18_Pos (18UL)
#define GPIO_DIRSET_PIN1_Msk (0x1UL << GPIO_DIRSET_PIN1_Pos)
#define BPROT_CONFIG3_REGION127_Msk (0x1UL << BPROT_CONFIG3_REGION127_Pos)
#define POWER_RAMSTATUS_RAMBLOCK2_Off (0UL)
#define POWER_RAM_POWER_S1POWER_Pos (1UL)
#define PPI_CONFIG_DEBUG_COLOR 0
#define NFCT_INTENSET_SELECTED_Disabled (0UL)
#define TIMER_SHORTS_COMPARE1_CLEAR_Enabled (1UL)
#define BPROT_CONFIG2_REGION87_Disabled (0UL)
#define BPROT_CONFIG1_REGION49_Enabled (1UL)
#define NRF_PPI_BASE 0x4001F000UL
#define GPIO_LATCH_PIN3_Msk (0x1UL << GPIO_LATCH_PIN3_Pos)
#define NRF_SPIM0 ((NRF_SPIM_Type *) NRF_SPIM0_BASE)
#define NRF_SPIM1 ((NRF_SPIM_Type *) NRF_SPIM1_BASE)
#define NRF_SPIM2 ((NRF_SPIM_Type *) NRF_SPIM2_BASE)
#define BPROT_CONFIG3_REGION113_Pos (17UL)
#define MWU_REGION_START_START_Pos (0UL)
#define EGU_INTEN_TRIGGERED10_Msk (0x1UL << EGU_INTEN_TRIGGERED10_Pos)
#define APP_USBD_MSC_CONFIG_DEBUG_COLOR 0
#define COMP_INTEN_UP_Pos (2UL)
#define BPROT_CONFIG1_REGION60_Msk (0x1UL << BPROT_CONFIG1_REGION60_Pos)
#define GPIO_DIRSET_PIN23_Msk (0x1UL << GPIO_DIRSET_PIN23_Pos)
#define CLOCK_INTENCLR_DONE_Msk (0x1UL << CLOCK_INTENCLR_DONE_Pos)
#define NRF52_NAME_CHANGE_H 
#define I2S_CONFIG_SWIDTH_SWIDTH_8Bit (0UL)
#define PPI_CHEN_CH16_Pos (16UL)
#define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos)
#define UART_PSELCTS_PSELCTS_Pos (0UL)
#define COMP_INTENSET_CROSS_Disabled (0UL)
#define LPCOMP_ENABLE_ENABLE_Disabled (0UL)
#define FICR_TEMP_T2_T_Msk (0xFFUL << FICR_TEMP_T2_T_Pos)
#define GPIO_OUTSET_PIN4_High (1UL)
#define GPIO_DIRCLR_PIN12_Input (0UL)
#define MWU_PERREGION_SUBSTATWA_SR27_Pos (27UL)
#define MPU_PROTENSET1_PROTREG57_Pos BPROT_CONFIG1_REGION57_Pos
#define DWT_CTRL_CYCCNTENA_Msk (0x1UL )
#define INTERRUPT_PRIORITY_ASSERT(pri) ASSERT(INTERRUPT_PRIORITY_IS_VALID((pri)))
#define PPI_CHENSET_CH29_Msk (0x1UL << PPI_CHENSET_CH29_Pos)
#define MPU_PROTENSET1_PROTREG51_Pos BPROT_CONFIG1_REGION51_Pos
#define MPU_PROTENSET0_PROTREG16_Msk BPROT_CONFIG0_REGION16_Msk
#define TIMER_INTENSET_COMPARE4_Pos (20UL)
#define AAR_IRKPTR_IRKPTR_Pos (0UL)
#define SAADC_INTENCLR_CH2LIMITH_Disabled (0UL)
#define PDM_INTENSET_STOPPED_Msk (0x1UL << PDM_INTENSET_STOPPED_Pos)
#define GPIO_OUT_PIN9_High (1UL)
#define QDEC_INTENSET_STOPPED_Pos (4UL)
#define PPI_CHENSET_CH15_Pos (15UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL)
#define TWIM_INTEN_STOPPED_Msk (0x1UL << TWIM_INTEN_STOPPED_Pos)
#define MWU_REGIONENSET_PRGN1RA_Enabled (1UL)
#define COMP_INTENCLR_READY_Disabled (0UL)
#define NRF_STACK_GUARD_CONFIG_LOG_LEVEL 3
#define BPROT_CONFIG0_REGION19_Enabled (1UL)
#define TWIM_INTENSET_LASTRX_Disabled (0UL)
#define UART_INTENSET_NCTS_Msk (0x1UL << UART_INTENSET_NCTS_Pos)
#define BPROT_CONFIG0_REGION5_Msk (0x1UL << BPROT_CONFIG0_REGION5_Pos)
#define NRF_DRV_UART_PERIPHERAL(id) (CONCAT_3(UART, id, _CONFIG_USE_EASY_DMA) == 1 ? (void *)CONCAT_2(NRF_UARTE, id) : (void *)CONCAT_2(NRF_UART, id))
#define GPIO_LATCH_PIN14_NotLatched (0UL)
#define TWIM_INTEN_LASTTX_Pos (24UL)
#define NRF_QUEUE_ENABLED 1
#define __UFRACT_FBIT__ 16
#define TWI_INTENSET_BB_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED14_Enabled (1UL)
#define TIMER_SHORTS_COMPARE4_STOP_Enabled (1UL)
#define __ARM_FP 4
#define MWU_PERREGION_SUBSTATRA_SR31_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR31_Pos)
#define CLOCK_INTENSET_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_HFCLKSTARTED_Pos)
#define MPU_PROTENSET0_PROTREG0_Msk BPROT_CONFIG0_REGION0_Msk
#define WDT_RREN_RR0_Enabled (1UL)
#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)
#define TWIS_PSEL_SDA_CONNECT_Pos (31UL)
#define UART_INTENCLR_RXTO_Msk (0x1UL << UART_INTENCLR_RXTO_Pos)
#define PPI_CHG1_CH5_Excluded PPI_CHG_CH5_Excluded
#define NRF_LOG_BACKEND_UART_BAUDRATE 30801920
#define TWIS_INTENCLR_READ_Disabled (0UL)
#define RNG_SHORTS_VALRDY_STOP_Pos (0UL)
#define I2S_CONFIG_MODE_MODE_Msk (0x1UL << I2S_CONFIG_MODE_MODE_Pos)
#define GPIO_PIN_CNF_PULL_Pullup (3UL)
#define SAADC_INTEN_STOPPED_Disabled (0UL)
#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos)
#define __CLZ __builtin_clz
#define GPIO_IN_PIN24_Msk (0x1UL << GPIO_IN_PIN24_Pos)
#define COMP_RESULT_RESULT_Below (0UL)
#define GPIO_OUTSET_PIN16_Low (0UL)
#define PDM_CONFIG_LOG_LEVEL 3
#define TWIM_ERRORSRC_ANACK_Msk (0x1UL << TWIM_ERRORSRC_ANACK_Pos)
#define BPROT_CONFIG2_REGION90_Enabled (1UL)
#define TWIM_TXD_LIST_LIST_ArrayList (1UL)
#define RADIO_INTENSET_READY_Set (1UL)
#define MWU_NMIENCLR_PREGION1RA_Disabled (0UL)
#define GPIO_IN_PIN10_Pos (10UL)
#define PWM_SHORTS_SEQEND0_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND0_STOP_Pos)
#define GPIO_IN_PIN7_Low (0UL)
#define UARTE_PRESENT 
#define SPIM_INTENCLR_ENDTX_Pos (8UL)
#define NRF_ERROR_MEMORY_MANAGER_ERR_BASE (0x8100)
#define TEMP_INTENSET_DATARDY_Pos (0UL)
#define xPSR_ISR_Pos 0U
#define GPIO_IN_PIN20_Low (0UL)
#define __UINT_LEAST8_MAX__ 0xff
#define QDEC_PSEL_A_CONNECT_Disconnected (1UL)
#define GPIOTE_INTENCLR_IN5_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG40_Enabled BPROT_CONFIG1_REGION40_Enabled
#define PDM_INTENCLR_STOPPED_Msk (0x1UL << PDM_INTENCLR_STOPPED_Pos)
#define PPI_CHG_CH9_Excluded (0UL)
#define BPROT_CONFIG1_REGION62_Disabled (0UL)
#define GPIO_DIRCLR_PIN30_Output (1UL)
#define COMP_SHORTS_CROSS_STOP_Msk (0x1UL << COMP_SHORTS_CROSS_STOP_Pos)
#define PPI_CHENSET_CH9_Enabled (1UL)
#define PPI_CHG2_CH10_Excluded PPI_CHG_CH10_Excluded
#define NRF_P0_BASE 0x50000000UL
#define PPI_CHENCLR_CH15_Clear (1UL)
#define RADIO_DACNF_TXADD0_Msk (0x1UL << RADIO_DACNF_TXADD0_Pos)
#define PPI_CHG3_CH9_Pos PPI_CHG_CH9_Pos
#define AAR_INTENCLR_NOTRESOLVED_Msk (0x1UL << AAR_INTENCLR_NOTRESOLVED_Pos)
#define RADIO_INTENCLR_BCMATCH_Pos (10UL)
#define BPROT_CONFIG1_REGION54_Disabled (0UL)
#define GPIO_OUT_PIN9_Low (0UL)
#define GPIO_DIRCLR_PIN0_Pos (0UL)
#define UARTE_PSEL_TXD_CONNECT_Pos (31UL)
#define FICR_NFC_TAGHEADER3_UD12_Pos (0UL)
#define TIMER_MODE_MODE_Pos (0UL)
#define MPU_RASR_B_Pos 16U
#define __UINTMAX_TYPE__ long long unsigned int
#define BPROT_CONFIG2_REGION72_Msk (0x1UL << BPROT_CONFIG2_REGION72_Pos)
#define PDM_INTENCLR_END_Msk (0x1UL << PDM_INTENCLR_END_Pos)
#define BPROT_CONFIG1_REGION46_Disabled (0UL)
#define TIMER_INTENCLR_COMPARE4_Clear (1UL)
#define MWU_REGIONENCLR_RGN1RA_Disabled (0UL)
#define TWI_ENABLE_ENABLE_Msk (0xFUL << TWI_ENABLE_ENABLE_Pos)
#define CCM_INTENSET_ERROR_Disabled (0UL)
#define SAADC_CH_PSELP_PSELP_VDD (9UL)
#define UARTE_ERRORSRC_FRAMING_Msk (0x1UL << UARTE_ERRORSRC_FRAMING_Pos)
#define WDT_REQSTATUS_RR1_EnabledAndUnrequested (1UL)
#define NRF_SPIS0 ((NRF_SPIS_Type *) NRF_SPIS0_BASE)
#define POWER_RAMON_ONRAM1_RAM1Off (0UL)
#define NRF_SPIS2 ((NRF_SPIS_Type *) NRF_SPIS2_BASE)
#define GPIO_LATCH_PIN8_NotLatched (0UL)
#define TIMER_SHORTS_COMPARE3_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE3_CLEAR_Pos)
#define BPROT_CONFIG1_REGION60_Enabled (1UL)
#define ITM_TCR_SWOENA_Pos 4U
#define SPI_PSEL_SCK_PSELSCK_Disconnected (0xFFFFFFFFUL)
#define SPIM_INTENCLR_STOPPED_Disabled (0UL)
#define NFCT_INTENCLR_TXFRAMESTART_Pos (3UL)
#define UICR_NRFHW_NRFHW_Msk (0xFFFFFFFFUL << UICR_NRFHW_NRFHW_Pos)
#define QDEC_INTENCLR_SAMPLERDY_Msk (0x1UL << QDEC_INTENCLR_SAMPLERDY_Pos)
#define COMP_MODE_MAIN_Pos (8UL)
#define GPIO_DIRCLR_PIN29_Output (1UL)
#define TWI_CONFIG_DEBUG_COLOR 0
#define UICR_RBPCONF_PALL_Disabled UICR_APPROTECT_PALL_Disabled
#define PPI_CHENCLR_CH28_Pos (28UL)
#define GPIO_DIR_PIN0_Msk (0x1UL << GPIO_DIR_PIN0_Pos)
#define RADIO_CRCCNF_SKIP_ADDR_Pos RADIO_CRCCNF_SKIPADDR_Pos
#define NRF_ERROR_DRV_TWI_ERR_OVERRUN (NRF_ERROR_PERIPH_DRIVERS_ERR_BASE + 0x0000)
#define PWM_INTENSET_LOOPSDONE_Disabled (0UL)
#define TPI_SPPR_TXMODE_Msk (0x3UL )
#define TIMER_CONFIG_INFO_COLOR 0
#define MPU_PROTENSET1_PROTREG48_Msk BPROT_CONFIG1_REGION48_Msk
#define BPROT_CONFIG1_REGION48_Pos (16UL)
#define SysTick_CALIB_TENMS_Pos 0U
#define COMP_INTEN_READY_Pos (0UL)
#define __CHAR_UNSIGNED__ 1
#define TPI_DEVID_AsynClkIn_Pos 5U
#define I2S_INTENSET_RXPTRUPD_Enabled (1UL)
#define NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Msk (0xFFFFUL << NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos)
#define __UINT32_MAX__ 0xffffffffUL
#define SPIS_INTENSET_ACQUIRED_Enabled (1UL)
#define PPI_CHENCLR_CH9_Clear (1UL)
#define I2S_PSEL_SDIN_PIN_Pos (0UL)
#define __bool_true_false_are_defined 1
#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U
#define TWIM_INTEN_ERROR_Msk (0x1UL << TWIM_INTEN_ERROR_Pos)
#define RADIO_DACNF_ENA7_Enabled (1UL)
#define RADIO_SHORTS_END_START_Disabled (0UL)
#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)
#define NFCT_SENSRES_NFCIDSIZE_NFCID1Double (1UL)
#define MWU_INTEN_REGION3RA_Pos (7UL)
#define PPI_CHENSET_CH31_Disabled (0UL)
#define UARTE_INTENSET_RXTO_Msk (0x1UL << UARTE_INTENSET_RXTO_Pos)
#define MPU_PROTENSET0_PROTREG19_Set BPROT_CONFIG0_REGION19_Enabled
#define I2S_INTENCLR_TXPTRUPD_Disabled (0UL)
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define NFCT_SENSRES_BITFRAMESDD_Pos (0UL)
#define __TA_IBIT__ 64
#define MWU_PREGION_SUBS_SR31_Msk (0x1UL << MWU_PREGION_SUBS_SR31_Pos)
#define MWU_PERREGION_SUBSTATWA_SR25_Pos (25UL)
#define TIMER_INTENSET_COMPARE2_Pos (18UL)
#define SAADC_INTEN_CH7LIMITH_Pos (20UL)
#define CH11_TEP CH[11].TEP
#define GPIO_DIRSET_PIN15_Input (0UL)
#define GPIO_LATCH_PIN25_NotLatched (0UL)
#define SCB_SHCSR_USGFAULTPENDED_Pos 12U
#define PPI_CHENSET_CH15_Disabled (0UL)
#define NFCT_SENSRES_PLATFCONFIG_Msk (0xFUL << NFCT_SENSRES_PLATFCONFIG_Pos)
#define TWIS_CONFIG_DEBUG_COLOR 0
#define ITM_TPR_PRIVMASK_Msk (0xFUL )
#define GPIO_OUTCLR_PIN5_Pos (5UL)
#define POWER_RESETREAS_DIF_Pos (18UL)
#define GPIO_DIR_PIN17_Output (1UL)
#define MWU_PERREGION_SUBSTATWA_SR9_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR9_Pos)
#define GPIO_LATCH_PIN11_NotLatched (0UL)
#define CCM_INPTR_INPTR_Pos (0UL)
#define TIMER_SHORTS_COMPARE5_STOP_Pos (13UL)
#define SAADC_INTEN_CH3LIMITH_Enabled (1UL)
#define GPIO_DIR_PIN21_Pos (21UL)
#define GPIO_OUTSET_PIN14_Set (1UL)
#define PDM_INTEN_STARTED_Disabled (0UL)
#define PPI_CHG0_CH10_Pos PPI_CHG_CH10_Pos
#define LPCOMP_PSEL_PSEL_Pos (0UL)
#define MWU_NMIENCLR_REGION2RA_Clear (1UL)
#define SCB_VTOR_TBLOFF_Pos 7U
#define GPIO_LATCH_PIN1_Latched (1UL)
#define COMP_INTEN_READY_Msk (0x1UL << COMP_INTEN_READY_Pos)
#define MPU_PROTENSET1_PROTREG39_Set BPROT_CONFIG1_REGION39_Enabled
#define __SIZEOF_WCHAR_T 4
#define PPI_CHEN_CH18_Enabled (1UL)
#define UARTE_PSEL_RTS_PIN_Pos (0UL)
#define GPIO_OUTSET_PIN0_Set (1UL)
#define SAADC_INTENSET_CH1LIMITH_Disabled (0UL)
#define BPROT_CONFIG0_REGION21_Disabled (0UL)
#define RADIO_FREQUENCY_MAP_Pos (8UL)
#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)
#define NRF_SORTLIST_CONFIG_LOG_LEVEL 3
#define PPI_CHENCLR_CH16_Disabled (0UL)
#define SAADC_INTEN_STARTED_Disabled (0UL)
#define UARTE_ERRORSRC_PARITY_Pos (1UL)
#define NRF_ERROR_NOT_SUPPORTED (NRF_ERROR_BASE_NUM + 6)
#define RADIO_PREFIX1_AP4_Pos (0UL)
#define SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS 2
#define COMP_SHORTS_READY_STOP_Enabled (1UL)
#define GPIO_DIRSET_PIN16_Output (1UL)
#define BPROT_CONFIG0_REGION13_Disabled (0UL)
#define GPIOTE_INTENSET_IN2_Disabled (0UL)
#define COMP_REFSEL_REFSEL_VDD (4UL)
#define GPIO_IN_PIN7_Pos (7UL)
#define _PRIO_THREAD 15
#define __ARM_ASM_SYNTAX_UNIFIED__ 1
#define EGU_INTENCLR_TRIGGERED8_Clear (1UL)
#define RADIO_RXADDRESSES_ADDR2_Enabled (1UL)
#define CHG0 CHG[0]
#define CHG3 CHG[3]
#define SAADC_INTENSET_CH1LIMITH_Enabled (1UL)
#define UART_INTENSET_TXDRDY_Disabled (0UL)
#define BPROT_CONFIG2_REGION79_Disabled (0UL)
#define GPIOTE_INTENSET_IN7_Pos (7UL)
#define MWU_INTENSET_REGION0RA_Set (1UL)
#define UINT16_C(x) (x ##U)
#define NVMC_READY_READY_Pos (0UL)
#define PPI_CHG0_CH0_Pos PPI_CHG_CH0_Pos
#define BPROT_CONFIG2_REGION94_Msk (0x1UL << BPROT_CONFIG2_REGION94_Pos)
#define TWI_ENABLED 1
#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)
#define UART_INTENCLR_NCTS_Enabled (1UL)
#define GPIO_OUTSET_PIN25_High (1UL)
#define NFCT_INTENSET_ENDRX_Msk (0x1UL << NFCT_INTENSET_ENDRX_Pos)
#define LPCOMP_INTENCLR_UP_Clear (1UL)
#define SPIM_INTENSET_ENDTX_Msk (0x1UL << SPIM_INTENSET_ENDTX_Pos)
#define PPI_CHEN_CH0_Pos (0UL)
#define MPU_PROTENSET0_PROTREG11_Disabled BPROT_CONFIG0_REGION11_Disabled
#define BPROT_CONFIG2_REGION80_Pos (16UL)
#define MPU_RASR_AP_Pos 24U
#define BPROT_CONFIG3_REGION127_Enabled (1UL)
#define MWU_REGIONENCLR_RGN2WA_Clear (1UL)
#define POWER_INTENCLR_SLEEPEXIT_Msk (0x1UL << POWER_INTENCLR_SLEEPEXIT_Pos)
#define NFCT_INTENSET_STARTED_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG29_Msk BPROT_CONFIG0_REGION29_Msk
#define SAADC_INTEN_CH3LIMITL_Msk (0x1UL << SAADC_INTEN_CH3LIMITL_Pos)
#define GPIO_DIRSET_PIN31_Pos (31UL)
#define __INT_LEAST16_WIDTH__ 16
#define POWER_FEATURE_RAM_REGISTERS_COUNT 8
#define RADIO_RXADDRESSES_ADDR1_Pos (1UL)
#define RADIO_BASE0_BASE0_Msk (0xFFFFFFFFUL << RADIO_BASE0_BASE0_Pos)
#define __NVIC_PRIO_BITS 3
#define BPROT_CONFIG1_REGION39_Msk (0x1UL << BPROT_CONFIG1_REGION39_Pos)
#define NFCT_INTENSET_RXFRAMESTART_Disabled (0UL)
#define GPIO_DIRCLR_PIN3_Output (1UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL)
#define PPI_CHG0_CH5_Included PPI_CHG_CH5_Included
#define I2S_CONFIG_RATIO_RATIO_384X (7UL)
#define GPIO_LATCH_PIN30_Pos (30UL)
#define GPIO_OUTSET_PIN30_High (1UL)
#define __SCHAR_MAX__ 0x7f
#define BPROT_CONFIG0_REGION27_Msk (0x1UL << BPROT_CONFIG0_REGION27_Pos)
#define PPI_CHG3_CH14_Included PPI_CHG_CH14_Included
#define SAADC_INTENSET_CH1LIMITL_Set (1UL)
#define PPI_CHG0_CH8_Msk PPI_CHG_CH8_Msk
#define MWU_REGIONENCLR_PRGN1RA_Enabled (1UL)
#define MWU_INTENCLR_REGION0RA_Msk (0x1UL << MWU_INTENCLR_REGION0RA_Pos)
#define MPU_PROTENSET1_PROTREG42_Set BPROT_CONFIG1_REGION42_Enabled
#define UART_INTENSET_CTS_Pos (0UL)
#define PPI_CHG2_CH1_Msk PPI_CHG_CH1_Msk
#define BPROT_CONFIG0_REGION11_Enabled (1UL)
#define MPU_PROTENSET0_PROTREG22_Msk BPROT_CONFIG0_REGION22_Msk
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over256x (8UL)
#define BPROT_CONFIG0_REGION13_Pos (13UL)
#define POWER_RESETREAS_OFF_NotDetected (0UL)
#define TWIM_INTENCLR_LASTRX_Disabled (0UL)
#define SAADC_SAMPLERATE_MODE_Pos (12UL)
#define MSB_16(a) (((a) & 0xFF00) >> 8)
#define NRF_DRV_COMMON_H__ 
#define NRF_SORTLIST_CONFIG_LOG_ENABLED 0
#define GPIO_OUTCLR_PIN15_High (1UL)
#define NFCT_INTENSET_READY_Set (1UL)
#define COMP_SHORTS_DOWN_STOP_Enabled (1UL)
#define COMP_SHORTS_READY_SAMPLE_Disabled (0UL)
#define NFCT_INTEN_RXERROR_Disabled (0UL)
#define TWI_TXD_TXD_Msk (0xFFUL << TWI_TXD_TXD_Pos)
#define __INT64_C(c) c ## LL
#define MWU_PERREGION_SUBSTATRA_SR4_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR4_Pos)
#define SDK_MUTEX_DEFINE(X) 
#define RTC_PRESCALER_PRESCALER_Pos (0UL)
#define NRF_SERIAL_UART_DEF(_name,_instance_number) APP_TIMER_DEF(_name ##_rx_timer); APP_TIMER_DEF(_name ##_tx_timer); static nrf_serial_ctx_t _name ##_ctx; static const nrf_serial_t _name = { .instance = NRF_DRV_UART_INSTANCE(_instance_number), .p_ctx = &_name ##_ctx, .p_tx_timer = &_name ##_tx_timer, .p_rx_timer = &_name ##_rx_timer, }
#define SAADC_ENABLE_ENABLE_Pos (0UL)
#define APP_TIMER_WITH_PROFILER 0
#define GPIO_OUT_PIN28_High (1UL)
#define MWU_PREGION_SUBS_SR19_Pos (19UL)
#define WDT_REQSTATUS_RR5_EnabledAndUnrequested (1UL)
#define GPIO_OUTSET_PIN28_Pos (28UL)
#define TIMER_SHORTS_COMPARE1_CLEAR_Disabled (0UL)
#define GPIO_LATCH_PIN5_Latched (1UL)
#define PPI_CHEN_CH23_Disabled (0UL)
#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)
#define GPIO_DIR_PIN12_Msk (0x1UL << GPIO_DIR_PIN12_Pos)
#define FICR_CODESIZE_CODESIZE_Msk (0xFFFFFFFFUL << FICR_CODESIZE_CODESIZE_Pos)
#define MWU_PREGION_SUBS_SR6_Pos (6UL)
#define UART_BAUDRATE_BAUDRATE_Pos (0UL)
#define GPIO_OUTCLR_PIN20_High (1UL)
#define GPIO_DIRCLR_PIN11_Clear (1UL)
#define TIMER_INTENCLR_COMPARE0_Clear (1UL)
#define PPI_PRESENT 
#define BPROT_CONFIG0_REGION7_Pos (7UL)
#define GPIO_LATCH_PIN22_NotLatched (0UL)
#define MPU_PROTENSET0_PROTREG20_Enabled BPROT_CONFIG0_REGION20_Enabled
#define COMP_INTENSET_DOWN_Pos (1UL)
#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled (1UL)
#define SAADC_INTENCLR_END_Pos (1UL)
#define GPIO_OUTCLR_PIN25_Msk (0x1UL << GPIO_OUTCLR_PIN25_Pos)
#define SAADC_INTEN_CH4LIMITH_Msk (0x1UL << SAADC_INTEN_CH4LIMITH_Pos)
#define GPIO_PIN_CNF_SENSE_High (2UL)
#define PPI_CHENSET_CH1_Enabled (1UL)
#define SDK_MUTEX_UNLOCK(X) 
#define NRF_QUEUE_DEF(_type,_name,_size,_mode) static _type CONCAT_2(_name, _nrf_queue_buffer[(_size) + 1]); static nrf_queue_cb_t CONCAT_2(_name, _nrf_queue_cb); static const nrf_queue_t _name = { .p_cb = &CONCAT_2(_name, _nrf_queue_cb), .p_buffer = CONCAT_2(_name,_nrf_queue_buffer), .size = (_size), .element_size = sizeof(_type), .mode = _mode, }
#define I2S_PSEL_SCK_CONNECT_Disconnected (1UL)
#define UARTE_PSEL_RTS_CONNECT_Connected (0UL)
#define CRITICAL_REGION_EXIT() app_util_critical_region_exit(0)
#define GPIO_OUT_PIN24_Msk (0x1UL << GPIO_OUT_PIN24_Pos)
#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos (2UL)
#define GPIO_OUTCLR_PIN11_Pos (11UL)
#define MDK_MINOR_VERSION 15
#define NFCT_INTENSET_TXFRAMESTART_Msk (0x1UL << NFCT_INTENSET_TXFRAMESTART_Pos)
#define MWU_PERREGION_SUBSTATWA_SR26_Access (1UL)
#define CONFIG_GPIO_AS_PINRESET 1
#define CH7_TEP CH[7].TEP
#define SAADC_INTENSET_CH2LIMITH_Set (1UL)
#define PPI_CHENCLR_CH2_Pos (2UL)
#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)
#define GPIO_OUT_PIN10_Pos (10UL)
#define POWER_DCDCEN_DCDCEN_Enabled (1UL)
#define PPI_CONFIG_INFO_COLOR 0
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define PDM_GAINL_GAINL_MaxGain (0x50UL)
#define GPIO_OUT_PIN20_Low (0UL)
#define CCM_INTENSET_ENDCRYPT_Pos (1UL)
#define PWM_LOOP_CNT_Disabled (0UL)
#define UART_BAUDRATE_BAUDRATE_Baud921600 (0x0EBED000UL)
#define DWT_FUNCTION_EMITRANGE_Pos 5U
#define NFCT_INTENSET_SELECTED_Pos (19UL)
#define GPIO_PIN_CNF_DRIVE_D0S1 (4UL)
#define UARTE_INTENCLR_TXSTARTED_Disabled (0UL)
#define I2S_RXD_PTR_PTR_Pos (0UL)
#define NFCT_INTENCLR_FIELDLOST_Pos (2UL)
#define UICR_PSELRESET_PIN_Msk (0x3FUL << UICR_PSELRESET_PIN_Pos)
#define BPROT_CONFIG3_REGION108_Enabled (1UL)
#define GPIO_DIRSET_PIN0_Msk (0x1UL << GPIO_DIRSET_PIN0_Pos)
#define BPROT_CONFIG3_REGION126_Msk (0x1UL << BPROT_CONFIG3_REGION126_Pos)
#define BPROT_CONFIG0_REGION28_Disabled (0UL)
#define BPROT_CONFIG3_REGION116_Pos (20UL)
#define TEMP_T2_T2_Pos (0UL)
#define POWER_INTENSET_POFWARN_Disabled (0UL)
#define PPI_CHENSET_CH27_Enabled (1UL)
#define __SIZEOF_INT__ 4
#define PPI_CHENCLR_CH5_Clear (1UL)
#define NRF_BALLOC_CONFIG_DOUBLE_FREE_CHECK_ENABLED 0
#define RTC_INTENCLR_OVRFLW_Msk (0x1UL << RTC_INTENCLR_OVRFLW_Pos)
#define GPIO_LATCH_PIN2_Msk (0x1UL << GPIO_LATCH_PIN2_Pos)
#define BPROT_CONFIG2_REGION71_Msk (0x1UL << BPROT_CONFIG2_REGION71_Pos)
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
#define PPI_CHEN_CH29_Msk (0x1UL << PPI_CHEN_CH29_Pos)
#define MWU_PERREGION_SUBSTATWA_SR8_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR8_Pos)
#define GPIOTE_INTENCLR_IN4_Clear (1UL)
#define GPIOTE_CONFIG_POLARITY_LoToHi (1UL)
#define UARTE_INTENCLR_TXSTARTED_Pos (20UL)
#define GPIO_DIRSET_PIN22_Msk (0x1UL << GPIO_DIRSET_PIN22_Pos)
#define UARTE_INTENCLR_RXDRDY_Clear (1UL)
#define GPIO_DIR_PIN8_Output (1UL)
#define NRF_ATOMIC_INTERNAL_H__ 
#define RADIO_INTENSET_DISABLED_Pos (4UL)
#define PPI_CHG1_CH0_Included PPI_CHG_CH0_Included
#define GPIO_DIRSET_PIN11_Input (0UL)
#define PPI_CHEN_CH15_Pos (15UL)
#define RADIO_STATE_STATE_Disabled (0UL)
#define UART_INTENCLR_RXDRDY_Clear (1UL)
#define GPIO_LATCH_PIN21_Msk (0x1UL << GPIO_LATCH_PIN21_Pos)
#define TWIM_INTENSET_STOPPED_Pos (1UL)
#define GPIO_OUTCLR_PIN9_High (1UL)
#define MPU_PROTENSET0_PROTREG26_Disabled BPROT_CONFIG0_REGION26_Disabled
#define MWU_PERREGION_SUBSTATWA_SR16_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR16_Pos)
#define TWIM_INTENSET_SUSPENDED_Pos (18UL)
#define QDEC_INTENSET_ACCOF_Msk (0x1UL << QDEC_INTENSET_ACCOF_Pos)
#define RTC_EVTEN_COMPARE1_Disabled (0UL)
#define SAADC_INTENCLR_CH3LIMITL_Disabled (0UL)
#define __USACCUM_IBIT__ 8
#define PPI_CHENSET_CH14_Pos (14UL)
#define WDT_REQSTATUS_RR7_EnabledAndUnrequested (1UL)
#define TWIM_INTEN_ERROR_Pos (9UL)
#define PPI_CHG_CH31_Msk (0x1UL << PPI_CHG_CH31_Pos)
#define PPI_CHG_CH4_Included (1UL)
#define GPIO_LATCH_PIN2_NotLatched (0UL)
#define I2S_CONFIG_ALIGN_ALIGN_Msk (0x1UL << I2S_CONFIG_ALIGN_ALIGN_Pos)
#define MWU_REGIONEN_PRGN0WA_Msk (0x1UL << MWU_REGIONEN_PRGN0WA_Pos)
#define MWU_PREGION_SUBS_SR14_Include (1UL)
#define GPIO_DIRCLR_PIN17_Clear (1UL)
#define TPI_FFSR_FlInProg_Msk (0x1UL )
#define BPROT_CONFIG0_REGION4_Msk (0x1UL << BPROT_CONFIG0_REGION4_Pos)
#define NFCT_NFCID1_LAST_NFCID1_Y_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_Y_Pos)
#define GPIO_IN_PIN0_High (1UL)
#define CCM_INTENCLR_ENDKSGEN_Clear (1UL)
#define LPCOMP_PSEL_PSEL_Msk (0x7UL << LPCOMP_PSEL_PSEL_Pos)
#define UARTE_PSEL_RTS_PIN_Msk (0x1FUL << UARTE_PSEL_RTS_PIN_Pos)
#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos)
#define MWU_PERREGION_SUBSTATRA_SR30_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR30_Pos)
#define SAADC_INTENSET_END_Disabled (0UL)
#define EGU_INTENCLR_TRIGGERED4_Clear (1UL)
#define GPIO_OUTSET_PIN19_Msk (0x1UL << GPIO_OUTSET_PIN19_Pos)
#define RTC1_CC_NUM 4
#define GPIO_PIN_CNF_PULL_Pulldown (1UL)
#define MPU_PROTENSET0_PROTREG7_Enabled BPROT_CONFIG0_REGION7_Enabled
#define PPI_CHG0_CH1_Pos PPI_CHG_CH1_Pos
#define MWU_INTENSET_REGION1WA_Set (1UL)
#define PPI_CHEN_CH10_Enabled (1UL)
#define MWU_REGIONEN_PRGN1RA_Msk (0x1UL << MWU_REGIONEN_PRGN1RA_Pos)
#define GPIO_LATCH_PIN22_Msk (0x1UL << GPIO_LATCH_PIN22_Pos)
#define GPIO_OUTSET_PIN5_Msk (0x1UL << GPIO_OUTSET_PIN5_Pos)
#define GPIO_IN_PIN23_Msk (0x1UL << GPIO_IN_PIN23_Pos)
#define CoreDebug_DHCSR_C_HALT_Pos 1U
#define LPCOMP_INTENCLR_CROSS_Disabled (0UL)
#define GPIO_OUTSET_PIN15_Low (0UL)
#define CLOCK_INTENSET_CTTO_Enabled (1UL)
#define PPI_CHENCLR_CH19_Enabled (1UL)
#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)
#define NFCT_INTENCLR_READY_Disabled (0UL)
#define UINT8_MAX 255
#define NRF_SDH_SOC_INFO_COLOR 0
#define RADIO_PCNF1_ENDIAN_Big (1UL)
#define GPIO_OUTSET_PIN1_Low (0UL)
#define UINT_FAST64_MAX UINT64_MAX
#define POWER_POFCON_THRESHOLD_Msk (0xFUL << POWER_POFCON_THRESHOLD_Pos)
#define PPI_CHG1_CH4_Msk PPI_CHG_CH4_Msk
#define TEMP_A2_A2_Pos (0UL)
#define MWU_NMIENCLR_REGION0WA_Pos (0UL)
#define MWU_INTENSET_REGION2RA_Set (1UL)
#define UART_INTENCLR_TXDRDY_Disabled (0UL)
#define I2S_CONFIG_ALIGN_ALIGN_Right (1UL)
#define TWIM1_EASYDMA_MAXCNT_SIZE 8
#define SPIS_ORC_ORC_Pos (0UL)
#define GPIOTE_INTENCLR_IN6_Enabled (1UL)
#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)
#define GPIO_OUT_PIN8_Low (0UL)
#define RADIO_DACNF_ENA5_Pos (5UL)
#define MWU_NMIEN_REGION0WA_Pos (0UL)
#define POWER_RAMSTATUS_RAMBLOCK2_On (1UL)
#define RADIO_DAP_DAP_Msk (0xFFFFUL << RADIO_DAP_DAP_Pos)
#define TWI_DEFAULT_CONFIG_FREQUENCY 26738688
#define PPI_CHG1_CH10_Msk PPI_CHG_CH10_Msk
#define WDT_INTENCLR_TIMEOUT_Pos (0UL)
#define PPI_CHG_CH8_Msk (0x1UL << PPI_CHG_CH8_Pos)
#define UART_CONFIG_PARITY_Pos (1UL)
#define TWIS_ERRORSRC_OVERFLOW_Msk (0x1UL << TWIS_ERRORSRC_OVERFLOW_Pos)
#define SAADC_INTENSET_CH7LIMITH_Pos (20UL)
#define BPROT_CONFIG3_REGION103_Msk (0x1UL << BPROT_CONFIG3_REGION103_Pos)
#define __FLT32X_HAS_DENORM__ 1
#define QDEC_ACCDBL_ACCDBL_Pos (0UL)
#define MWU_NMIENCLR_REGION1RA_Pos (3UL)
#define MPU_PROTENSET0_PROTREG2_Disabled BPROT_CONFIG0_REGION2_Disabled
#define __ARM_FEATURE_IDIV 1
#define MWU_INTEN_REGION0WA_Msk (0x1UL << MWU_INTEN_REGION0WA_Pos)
#define WDT_REQSTATUS_RR3_DisabledOrRequested (0UL)
#define MWU_NMIEN_REGION1RA_Pos (3UL)
#define UART_INTENCLR_RXDRDY_Pos (2UL)
#define DWT_FUNCTION_DATAVADDR1_Pos 16U
#define PPI_CHENCLR_CH27_Pos (27UL)
#define SAADC_CONFIG_INFO_COLOR 0
#define PWM_INTENSET_SEQSTARTED0_Enabled (1UL)
#define MWU_REGIONEN_RGN2RA_Disable (0UL)
#define CCM_INTENCLR_ENDKSGEN_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG47_Msk BPROT_CONFIG1_REGION47_Msk
#define BPROT_CONFIG1_REGION47_Pos (15UL)
#define UARTE_INTENSET_ENDRX_Disabled (0UL)
#define TPI_FIFO0_ITM_bytecount_Pos 27U
#define QDEC_INTENCLR_ACCOF_Clear (1UL)
#define TMP_MAX 256
#define TWIS_INTENCLR_ERROR_Enabled (1UL)
#define BPROT_CONFIG0_REGION25_Enabled (1UL)
#define FICR_TEMP_B3_B_Msk (0x3FFFUL << FICR_TEMP_B3_B_Pos)
#define PPI_CHG0_CH4_Excluded PPI_CHG_CH4_Excluded
#define MPU_PROTENSET1_PROTREG33_Pos BPROT_CONFIG1_REGION33_Pos
#define NRF_UART0_BASE 0x40002000UL
#define MWU_INTEN_REGION1RA_Msk (0x1UL << MWU_INTEN_REGION1RA_Pos)
#define UART_CONFIG_HWFC_Msk (0x1UL << UART_CONFIG_HWFC_Pos)
#define TWI_INTENCLR_ERROR_Enabled (1UL)
#define SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS 2
#define SPIM_CONFIG_CPOL_Pos (2UL)
#define PPI_CHENSET_CH22_Set (1UL)
#define CH5_EEP CH[5].EEP
#define AAR_INTENSET_NOTRESOLVED_Set (1UL)
#define MPU_PROTENSET0_PROTREG30_Pos BPROT_CONFIG0_REGION30_Pos
#define APP_ERROR_WEAK_H__ 
#define PPI_CHG1_CH7_Included PPI_CHG_CH7_Included
#define __FLT32_DIG__ 6
#define POWER_RESETREAS_RESETPIN_Detected (1UL)
#define MPU_PROTENSET0_PROTREG18_Set BPROT_CONFIG0_REGION18_Enabled
#define PPI_CHENCLR_CH29_Disabled (0UL)
#define TPI_ITATBCTR2_ATREADY_Pos 0U
#define CLOCK_INTENCLR_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_LFCLKSTARTED_Pos)
#define MWU_PREGION_SUBS_SR30_Msk (0x1UL << MWU_PREGION_SUBS_SR30_Pos)
#define MWU_PERREGION_SUBSTATWA_SR24_Pos (24UL)
#define TIMER_INTENSET_COMPARE1_Pos (17UL)
#define PPI_CHG_CH19_Pos (19UL)
#define GPIO_LATCH_PIN31_Latched (1UL)
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define TWI_INTENCLR_BB_Pos (14UL)
#define PPI_CHG3_CH5_Excluded PPI_CHG_CH5_Excluded
#define NFCT_TXD_FRAMECONFIG_SOF_Pos (2UL)
#define RTC_INTENCLR_COMPARE0_Msk (0x1UL << RTC_INTENCLR_COMPARE0_Pos)
#define RADIO_INTENCLR_RSSIEND_Clear (1UL)
#define SCB_AIRCR_PRIGROUP_Pos 8U
#define TWIM_TXD_PTR_PTR_Pos (0UL)
#define __HEAP_SIZE__ 512
#define MWU_PERREGION_SUBSTATWA_SR8_Access (1UL)
#define __APCS_32__ 1
#define GET_ARG_2(a1,a2) a2
#define GPIO_OUTCLR_PIN4_Pos (4UL)
#define PPI_CHG0_CH4_Msk PPI_CHG_CH4_Msk
#define COMP_ISOURCE_ISOURCE_Msk (0x3UL << COMP_ISOURCE_ISOURCE_Pos)
#define GPIO_OUT_PIN9_Pos (9UL)
#define __RAL_WCHAR_T_DEFINED 
#define MACRO_REPEAT_FOR_(count,macro,...) CONCAT_2(MACRO_REPEAT_FOR_, count)((MACRO_MAP_FOR_N_LIST), macro, __VA_ARGS__)
#define MWU_PERREGION_SUBSTATWA_SR5_NoAccess (0UL)
#define USBD_CONFIG_INFO_COLOR 0
#define GPIO_DIR_PIN20_Pos (20UL)
#define I2S_PSEL_MCK_CONNECT_Pos (31UL)
#define MWU_PERREGION_SUBSTATRA_SR18_Pos (18UL)
#define MWU_REGIONENSET_RGN3WA_Msk (0x1UL << MWU_REGIONENSET_RGN3WA_Pos)
#define GPIO_OUTSET_PIN13_Set (1UL)
#define MPU_PROTENSET1_PROTREG53_Enabled BPROT_CONFIG1_REGION53_Enabled
#define PPI_CHG2_CH12_Included PPI_CHG_CH12_Included
#define EGU_INTEN_TRIGGERED9_Msk (0x1UL << EGU_INTEN_TRIGGERED9_Pos)
#define LPCOMP_RESULT_RESULT_Msk (0x1UL << LPCOMP_RESULT_RESULT_Pos)
#define NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Pos (3UL)
#define GPIOTE_CONFIG_PSEL_Pos (8UL)
#define GPIOTE_INTENCLR_IN2_Enabled (1UL)
#define PPI_CHENCLR_CH1_Clear (1UL)
#define PPI_CHENSET_CH4_Msk (0x1UL << PPI_CHENSET_CH4_Pos)
#define PPI_CHG1_CH6_Msk PPI_CHG_CH6_Msk
#define GPIO_OUTCLR_PIN31_Clear (1UL)
#define TWI1_USE_EASY_DMA 0
#define PPI_CHENCLR_CH30_Enabled (1UL)
#define RADIO_PCNF1_BALEN_Msk (0x7UL << RADIO_PCNF1_BALEN_Pos)
#define SAADC_INTENSET_CH2LIMITL_Disabled (0UL)
#define MWU_PREGION_SUBS_SR10_Exclude (0UL)
#define NVIC_STIR_INTID_Pos 0U
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)
#define GPIOTE_INTENCLR_IN0_Clear (1UL)
#define SAADC_INTEN_CH0LIMITH_Enabled (1UL)
#define COMP_REFSEL_REFSEL_Int1V2 (0UL)
#define COMP_REFSEL_REFSEL_Int1V8 (1UL)
#define BPROT_CONFIG1_REGION35_Msk (0x1UL << BPROT_CONFIG1_REGION35_Pos)
#define SAADC_CH_CONFIG_REFSEL_Internal (0UL)
#define LPCOMP_INTENCLR_READY_Clear (1UL)
#define BPROT_CONFIG3_REGION100_Enabled (1UL)
#define GPIOTE_CONFIG_MODE_Pos (0UL)
#define NRF52_H 
#define GPIOTE_INTENSET_IN6_Pos (6UL)
#define __USFRACT_IBIT__ 0
#define NRF_EGU2_BASE 0x40016000UL
#define xPSR_Z_Pos 30U
#define POWER_RAM_POWER_S1RETENTION_Off (0UL)
#define SPIS_INTENCLR_ENDRX_Pos (4UL)
#define PDM_CONFIG_DEBUG_COLOR 0
#define PWM_INTEN_SEQEND1_Msk (0x1UL << PWM_INTEN_SEQEND1_Pos)
#define RADIO_INTENSET_CRCERROR_Enabled (1UL)
#define __STDC_UTF_16__ 1
#define BPROT_CONFIG2_REGION93_Msk (0x1UL << BPROT_CONFIG2_REGION93_Pos)
#define MWU_REGIONENCLR_RGN2WA_Msk (0x1UL << MWU_REGIONENCLR_RGN2WA_Pos)
#define TWIS_INTEN_WRITE_Enabled (1UL)
#define __BKPT(value) __ASM volatile ("bkpt "#value)
#define PWM0_CH_NUM 4
#define RADIO_STATE_STATE_Pos (0UL)
#define GPIO_DIRCLR_PIN13_Clear (1UL)
#define GPIO_LATCH_PIN19_Latched (1UL)
#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)
#define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk (0x1UL << BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos)
#define PPI_CHENSET_CH10_Enabled (1UL)
#define GPIO_DIRSET_PIN30_Pos (30UL)
#define PPI_CHENCLR_CH18_Msk (0x1UL << PPI_CHENCLR_CH18_Pos)
#define MWU_REGIONEN_PRGN0RA_Disable (0UL)
#define RADIO_RXADDRESSES_ADDR0_Pos (0UL)
#define PPI_CHG1_CH1_Pos PPI_CHG_CH1_Pos
#define BPROT_CONFIG1_REGION38_Msk (0x1UL << BPROT_CONFIG1_REGION38_Pos)
#define I2S_INTENSET_RXPTRUPD_Set (1UL)
#define SPIS_TXD_PTR_PTR_Pos (0UL)
#define GPIO_DIRSET_PIN18_Set (1UL)
#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)
#define MWU_NMIENSET_REGION2WA_Enabled (1UL)
#define COMP_INTEN_DOWN_Msk (0x1UL << COMP_INTEN_DOWN_Pos)
#define RTC_EVTENCLR_COMPARE2_Enabled (1UL)
#define UARTE_INTENCLR_NCTS_Disabled (0UL)
#define SPIS_INTENCLR_END_Enabled (1UL)
#define SAADC_INTEN_CH2LIMITL_Disabled (0UL)
#define __DA_IBIT__ 32
#define BPROT_CONFIG0_REGION26_Msk (0x1UL << BPROT_CONFIG0_REGION26_Pos)
#define PPI_CHG0_CH7_Msk PPI_CHG_CH7_Msk
#define NFCT_INTEN_STARTED_Msk (0x1UL << NFCT_INTEN_STARTED_Pos)
#define NFCT_INTENSET_ERROR_Pos (7UL)
#define MPU_PROTENSET0_PROTREG9_Disabled BPROT_CONFIG0_REGION9_Disabled
#define MPU_PROTENSET0_PROTREG21_Msk BPROT_CONFIG0_REGION21_Msk
#define TWIM_INTENCLR_SUSPENDED_Pos (18UL)
#define SPI_FREQUENCY_FREQUENCY_Pos (0UL)
#define NRF_TIMER3 ((NRF_TIMER_Type *) NRF_TIMER3_BASE)
#define __ARM_SIZEOF_MINIMAL_ENUM 1
#define TWIS_PSEL_SCL_CONNECT_Disconnected (1UL)
#define __SIZEOF_SHORT__ 2
#define TPI_FIFO1_ETM_bytecount_Pos 24U
#define GPIO_LATCH_PIN12_Latched (1UL)
#define MWU_REGIONEN_RGN3WA_Disable (0UL)
#define GPIOTE_CONFIG_POLARITY_None (0UL)
#define FPU_MVFR1_D_NaN_mode_Pos 4U
#define TIMER_INTENSET_COMPARE2_Msk (0x1UL << TIMER_INTENSET_COMPARE2_Pos)
#define CLOCK_INTENSET_LFCLKSTARTED_Disabled (0UL)
#define RADIO_PCNF1_MAXLEN_Msk (0xFFUL << RADIO_PCNF1_MAXLEN_Pos)
#define TWIS_INTENCLR_TXSTARTED_Pos (20UL)
#define BPROT_CONFIG2_REGION84_Enabled (1UL)
#define TWI_RXD_RXD_Msk (0xFFUL << TWI_RXD_RXD_Pos)
#define MWU_PERREGION_SUBSTATWA_SR15_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR15_Pos)
#define PDM_INTENCLR_END_Disabled (0UL)
#define BPROT_CONFIG0_REGION25_Pos (25UL)
#define CLOCK_LFCLKSTAT_SRC_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR3_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR3_Pos)
#define RTC_EVTENSET_TICK_Set (1UL)
#define NFCT_INTENSET_TXFRAMESTART_Disabled (0UL)
#define RTC_EVTENSET_COMPARE0_Disabled (0UL)
#define DWT_CTRL_NOPRFCNT_Pos 24U
#define MPU_PROTENSET1_PROTREG61_Disabled BPROT_CONFIG1_REGION61_Disabled
#define PPI_CHG0_CH15_Pos PPI_CHG_CH15_Pos
#define MPU_PROTENSET1_PROTREG32_Disabled BPROT_CONFIG1_REGION32_Disabled
#define TWIS_INTENSET_ERROR_Disabled (0UL)
#define MWU_PREGION_SUBS_SR18_Pos (18UL)
#define __FLT32X_HAS_INFINITY__ 1
#define GPIO_OUTSET_PIN27_Pos (27UL)
#define __ULLFRACT_IBIT__ 0
#define MWU_INTEN_PREGION1WA_Msk (0x1UL << MWU_INTEN_PREGION1WA_Pos)
#define GPIO_DIR_PIN11_Msk (0x1UL << GPIO_DIR_PIN11_Pos)
#define GPIO_DIRCLR_PIN20_Pos (20UL)
#define MWU_PREGION_SUBS_SR5_Pos (5UL)
#define PPI_CHENCLR_CH11_Enabled (1UL)
#define MACRO_MAP_15(macro,a,...) macro(a) MACRO_MAP_14(macro, __VA_ARGS__, )
#define TWI_INTENCLR_BB_Clear (1UL)
#define UARTE_INTENSET_RXDRDY_Set (1UL)
#define NRF_ERROR_MODULE_ALREADY_INITIALIZED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0005)
#define MPU_PROTENSET1_PROTREG45_Disabled BPROT_CONFIG1_REGION45_Disabled
#define GPIO_IN_PIN31_Pos (31UL)
#define NRF_SDH_ANT_LOG_LEVEL 3
#define SAADC_INTENCLR_CH2LIMITL_Pos (11UL)
#define GPIO_OUTCLR_PIN24_Msk (0x1UL << GPIO_OUTCLR_PIN24_Pos)
#define __UQQ_FBIT__ 8
#define __INT_WIDTH__ 32
#define RADIO_PREFIX0_AP0_Msk (0xFFUL << RADIO_PREFIX0_AP0_Pos)
#define SAADC_CH_CONFIG_RESP_Bypass (0UL)
#define SPI_RXD_RXD_Msk (0xFFUL << SPI_RXD_RXD_Pos)
#define NFCT_SELRES_CASCADE_Complete (0UL)
#define GPIO_OUT_PIN23_Msk (0x1UL << GPIO_OUT_PIN23_Pos)
#define NRF_MWU_BASE 0x40020000UL
#define GPIO_OUTCLR_PIN10_Pos (10UL)
#define BPROT_CONFIG1_REGION54_Enabled (1UL)
#define RADIO_PREFIX1_AP6_Pos (16UL)
#define _PRIO_SD_LOWEST 5
#define PPI_CHEN_CH31_Pos (31UL)
#define TIMER_INTENSET_COMPARE2_Disabled (0UL)
#define CH6_TEP CH[6].TEP
#define PPI_CHENCLR_CH1_Pos (1UL)
#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)
#define LPCOMP_ENABLE_ENABLE_Enabled (1UL)
#define PWM_PSEL_OUT_CONNECT_Connected (0UL)
#define UARTE_INTENCLR_ENDTX_Disabled (0UL)
#define COMP_SHORTS_READY_SAMPLE_Pos (0UL)
#define MWU_NMIENSET_REGION0WA_Msk (0x1UL << MWU_NMIENSET_REGION0WA_Pos)
#define GPIOTE_CONFIG_POLARITY_HiToLo (2UL)
#define SAADC_CH_CONFIG_MODE_Msk (0x1UL << SAADC_CH_CONFIG_MODE_Pos)
#define RADIO_TXPOWER_TXPOWER_Pos4dBm (0x04UL)
#define __PTRDIFF_WIDTH__ 32
#define BPROT_CONFIG3_REGION125_Msk (0x1UL << BPROT_CONFIG3_REGION125_Pos)
#define GPIO_DIR_PIN11_Input (0UL)
#define FICR_TEMP_A5_A_Pos (0UL)
#define POWER_RAMSTATUS_RAMBLOCK0_Off (0UL)
#define MWU_REGIONENCLR_PRGN0RA_Pos (25UL)
#define GPIO_PRESENT 
#define PPI_CHG_CH11_Excluded (0UL)
#define NVMC_ERASEPAGE_ERASEPAGE_Pos (0UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL)
#define BPROT_CONFIG2_REGION70_Msk (0x1UL << BPROT_CONFIG2_REGION70_Pos)
#define BF_CX_BCNT_MASK (0xffU << BF_CX_BCNT_POS)
#define BPROT_CONFIG3_REGION111_Pos (15UL)
#define BF_VAL(val,bcnt,boff) ( (((uint32_t)(val)) << (boff)) & BF_MASK(bcnt, boff) )
#define __DECIMAL_DIG__ 17
#define __LFRACT_EPSILON__ 0x1P-31LR
#define PPI_CHEN_CH28_Msk (0x1UL << PPI_CHEN_CH28_Pos)
#define MWU_INTENSET_REGION1RA_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR7_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR7_Pos)
#define GPIO_DIR_PIN25_Output (1UL)
#define DWT_MASK_MASK_Msk (0x1FUL )
#define PWM_INTENSET_SEQEND1_Enabled (1UL)
#define GPIO_DIRSET_PIN21_Msk (0x1UL << GPIO_DIRSET_PIN21_Pos)
#define MWU_INTENSET_REGION3RA_Enabled (1UL)
#define PPI_CHENCLR_CH3_Disabled (0UL)
#define MWU_NMIENSET_REGION1RA_Msk (0x1UL << MWU_NMIENSET_REGION1RA_Pos)
#define UARTE_INTENSET_RXTO_Disabled (0UL)
#define BPROT_CONFIG3_REGION111_Msk (0x1UL << BPROT_CONFIG3_REGION111_Pos)
#define GPIO_DIRCLR_PIN31_Input (0UL)
#define MWU_PERREGION_SUBSTATWA_SR10_NoAccess (0UL)
#define PPI_CHEN_CH14_Pos (14UL)
#define BPROT_CONFIG0_REGION24_Enabled (1UL)
#define SPIM_PSEL_SCK_CONNECT_Connected (0UL)
#define MWU_REGIONENCLR_RGN3RA_Enabled (1UL)
#define GPIO_LATCH_PIN20_Msk (0x1UL << GPIO_LATCH_PIN20_Pos)
#define __FLT64_EPSILON__ 2.2204460492503131e-16F64
#define GPIO_LATCH_PIN30_NotLatched (0UL)
#define CoreDebug_DHCSR_S_REGRDY_Pos 16U
#define MPU_PROTENSET1_PROTREG55_Pos BPROT_CONFIG1_REGION55_Pos
#define __DBL_DIG__ 15
#define SAADC_INTENCLR_CH3LIMITH_Pos (12UL)
#define PPI_CHG2_CH12_Msk PPI_CHG_CH12_Msk
#define RADIO_MODECNF0_DTX_Center (2UL)
#define WDT_CONFIG_INFO_COLOR 0
#define CCM_MODE_DATARATE_1Mbit (0UL)
#define GPIO_DIRSET_PIN24_Output (1UL)
#define MWU_INTENCLR_REGION0WA_Msk (0x1UL << MWU_INTENCLR_REGION0WA_Pos)
#define UART_INTENCLR_NCTS_Clear (1UL)
#define UARTE_INTENCLR_TXSTOPPED_Clear (1UL)
#define PWM_INTENSET_SEQEND0_Disabled (0UL)
#define NRF_LOG_MSGPOOL_ELEMENT_SIZE 20
#define MWU_REGIONEN_RGN1WA_Enable (1UL)
#define SPIS_PSEL_SCK_PIN_Pos (0UL)
#define PPI_CHG_CH30_Msk (0x1UL << PPI_CHG_CH30_Pos)
#define GPIO_LATCH_PIN28_NotLatched (0UL)
#define MPU_PROTENSET0_PROTREG5_Pos BPROT_CONFIG0_REGION5_Pos
#define RNG_SHORTS_VALRDY_STOP_Enabled (1UL)
#define NRF_COMP_BASE 0x40013000UL
#define TWIS_PSEL_SDA_PIN_Msk (0x1FUL << TWIS_PSEL_SDA_PIN_Pos)
#define TWI_PSELSCL_PSELSCL_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR16_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR16_Pos)
#define BPROT_CONFIG0_REGION3_Msk (0x1UL << BPROT_CONFIG0_REGION3_Pos)
#define LPCOMP_INTENSET_READY_Pos (0UL)
#define MWU_PREGION_END_END_Pos (0UL)
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)
#define TWIM_ADDRESS_ADDRESS_Msk (0x7FUL << TWIM_ADDRESS_ADDRESS_Pos)
#define NFCT_SELRES_CASCADE_Pos (2UL)
#define TWIM_INTENCLR_ERROR_Pos (9UL)
#define SAADC_INTENCLR_CH3LIMITL_Clear (1UL)
#define TWI_INTENCLR_RXDREADY_Disabled (0UL)
#define APP_UTIL_PLATFORM_H__ 
#define SAADC_INTENSET_CH5LIMITL_Pos (17UL)
#define MWU_REGIONENSET_RGN0RA_Msk (0x1UL << MWU_REGIONENSET_RGN0RA_Pos)
#define MWU_PERREGION_SUBSTATRA_SR4_NoAccess (0UL)
#define SysTick_VAL_CURRENT_Pos 0U
#define FICR_IR_IR_Msk (0xFFFFFFFFUL << FICR_IR_IR_Pos)
#define GPIO_DIRCLR_PIN17_Pos (17UL)
#define GPIO_OUTSET_PIN18_Msk (0x1UL << GPIO_OUTSET_PIN18_Pos)
#define TWI_ERRORSRC_ANACK_Msk (0x1UL << TWI_ERRORSRC_ANACK_Pos)
#define RADIO_CRCCNF_LEN_Pos (0UL)
#define APP_ERROR_H__ 
#define GPIO_IN_PIN26_Pos (26UL)
#define NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Msk (0x1UL << NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos)
#define RTC_INTENSET_COMPARE0_Enabled (1UL)
#define PPI_CHG2_CH1_Pos PPI_CHG_CH1_Pos
#define GPIO_IN_PIN9_Msk (0x1UL << GPIO_IN_PIN9_Pos)
#define PWM_INTENSET_LOOPSDONE_Set (1UL)
#define UARTE_PSEL_RTS_CONNECT_Pos (31UL)
#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)
#define GPIO_OUTSET_PIN4_Msk (0x1UL << GPIO_OUTSET_PIN4_Pos)
#define GPIOTE_CONFIG_MODE_Disabled (0UL)
#define RTC_INTENSET_OVRFLW_Set (1UL)
#define RADIO_INTENSET_BCMATCH_Enabled (1UL)
#define TWI_INTENCLR_RXDREADY_Msk (0x1UL << TWI_INTENCLR_RXDREADY_Pos)
#define TWI_SHORTS_BB_SUSPEND_Enabled (1UL)
#define __LDBL_HAS_QUIET_NAN__ 1
#define GPIO_OUTSET_PIN14_Low (0UL)
#define INT64_C(x) (x ##LL)
#define PWM_INTEN_SEQSTARTED1_Msk (0x1UL << PWM_INTEN_SEQSTARTED1_Pos)
#define GPIO_DIRSET_PIN0_Output (1UL)
#define TWIS_INTENSET_READ_Msk (0x1UL << TWIS_INTENSET_READ_Pos)
#define COMP_TH_THDOWN_Msk (0x3FUL << COMP_TH_THDOWN_Pos)
#define GPIO_IN_PIN5_Low (0UL)
#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)
#define RADIO_SHORTS_DISABLED_RXEN_Enabled (1UL)
#define GPIO_OUTSET_PIN0_Low (0UL)
#define FICR_NFC_TAGHEADER1_UD7_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD7_Pos)
#define TEMP_B5_B5_Pos (0UL)
#define GPIO_DIRCLR_PIN12_Output (1UL)
#define PPI_CHG1_CH3_Msk PPI_CHG_CH3_Msk
#define STRING_CONCATENATE_IMPL(lhs,rhs) lhs ## rhs
#define MPU_PROTENSET0_PROTREG28_Set BPROT_CONFIG0_REGION28_Enabled
#define QDEC_INTENSET_STOPPED_Disabled (0UL)
#define I2S_INTENSET_STOPPED_Set (1UL)
#define LPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref4_8Vdd
#define I2S_INTEN_STOPPED_Enabled (1UL)
#define MWU_NMIENSET_PREGION0WA_Enabled (1UL)
#define GPIOTE_INTENSET_IN4_Enabled (1UL)
#define MWU_PREGION_SUBS_SR7_Exclude (0UL)
#define PPI_CHG3_CH7_Pos PPI_CHG_CH7_Pos
#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | __CM4_CMSIS_VERSION_SUB )
#define RADIO_MODECNF0_RU_Msk (0x1UL << RADIO_MODECNF0_RU_Pos)
#define TWIM_INTENCLR_RXSTARTED_Msk (0x1UL << TWIM_INTENCLR_RXSTARTED_Pos)
#define UARTE_INTENCLR_TXDRDY_Msk (0x1UL << UARTE_INTENCLR_TXDRDY_Pos)
#define GPIO_OUT_PIN7_Low (0UL)
#define PPI_CHEN_CH3_Enabled (1UL)
#define RADIO_DACNF_ENA4_Pos (4UL)
#define PPI_CHG0_CH13_Excluded PPI_CHG_CH13_Excluded
#define CLOCK_TRACECONFIG_TRACEPORTSPEED_32MHz (0UL)
#define QDEC_SAMPLEPER_SAMPLEPER_1024us (3UL)
#define PWM_INTENCLR_SEQEND1_Disabled (0UL)
#define MWU_REGIONENCLR_PRGN1WA_Pos (26UL)
#define RADIO_INTENCLR_READY_Enabled (1UL)
#define UART_COUNT 1
#define UARTE_BAUDRATE_BAUDRATE_Baud57600 (0x00EB0000UL)
#define MWU_PERREGION_SUBSTATWA_SR31_NoAccess (0UL)
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)
#define LPCOMP_EXTREFSEL_EXTREFSEL_Pos (0UL)
#define NRF_STACK_GUARD_CONFIG_DEBUG_COLOR 0
#define UARTE_SHORTS_ENDRX_STOPRX_Disabled (0UL)
#define __UACCUM_EPSILON__ 0x1P-16UK
#define MWU_INTENSET_PREGION1RA_Disabled (0UL)
#define I2S_PSEL_LRCK_CONNECT_Connected (0UL)
#define BPROT_CONFIG3_REGION102_Msk (0x1UL << BPROT_CONFIG3_REGION102_Pos)
#define GPIO_OUTSET_PIN11_High (1UL)
#define SAADC_INTEN_CH5LIMITH_Msk (0x1UL << SAADC_INTEN_CH5LIMITH_Pos)
#define NFCT_SENSRES_RFU74_Pos (12UL)
#define PPI_CHG1_CH10_Included PPI_CHG_CH10_Included
#define GPIO_LATCH_PIN1_Msk (0x1UL << GPIO_LATCH_PIN1_Pos)
#define EGU_INTENCLR_TRIGGERED2_Msk (0x1UL << EGU_INTENCLR_TRIGGERED2_Pos)
#define PPI_CHG3_CH0_Included PPI_CHG_CH0_Included
#define L_tmpnam 256
#define SAADC_INTENSET_CH6LIMITH_Pos (18UL)
#define SPI_CONFIG_LOG_ENABLED 0
#define APP_TIMER_NODE_SIZE 32
#define MPU_CTRL_PRIVDEFENA_Pos 2U
#define RADIO_INTENSET_CRCERROR_Set (1UL)
#define ECB_INTENSET_ERRORECB_Disabled (0UL)
#define UARTE_PSEL_RXD_PIN_Pos (0UL)
#define DWT_FUNCTION_DATAVADDR0_Pos 12U
#define PPI_CHENSET_CH0_Disabled (0UL)
#define PPI_CHENCLR_CH26_Pos (26UL)
#define PPI_CHG_CH26_Excluded (0UL)
#define CCM_MICSTATUS_MICSTATUS_CheckFailed (0UL)
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define MPU_PROTENSET1_PROTREG46_Msk BPROT_CONFIG1_REGION46_Msk
#define BPROT_CONFIG1_REGION46_Pos (14UL)
#define RTC_EVTENSET_COMPARE2_Set (1UL)
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define NRF_UARTE_H__ 
#define I2S_CONFIG_SWIDTH_SWIDTH_Pos (0UL)
#define RADIO_PCNF0_S1INCL_Msk (0x1UL << RADIO_PCNF0_S1INCL_Pos)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over64x (6UL)
#define PPI_CHG_CH18_Excluded (0UL)
#define MWU_PREGION_SUBS_SR27_Include (1UL)
#define __HQ_IBIT__ 0
#define NRF_ATOMIC_OP_mov(new_val,old_val,value) "mov %["#new_val"], %["#value"]\n"
#define MWU_PERREGION_SUBSTATWA_SR25_NoAccess (0UL)
#define EGU_INTENSET_TRIGGERED15_Enabled (1UL)
#define CH4_EEP CH[4].EEP
#define MWU_PERREGION_SUBSTATRA_SR24_NoAccess (0UL)
#define MPU_PROTENSET1_PROTREG52_Msk BPROT_CONFIG1_REGION52_Msk
#define CLOCK_LFCLKRUN_STATUS_Pos (0UL)
#define GPIO_OUTCLR_PIN12_Low (0UL)
#define CONTROL_SPSEL_Pos 1U
#define NUM_IS_MORE_THAN_1(N) NUM_IS_MORE_THAN_1_(N)
#define MWU_PERREGION_SUBSTATWA_SR17_NoAccess (0UL)
#define TWIM_INTENSET_SUSPENDED_Msk (0x1UL << TWIM_INTENSET_SUSPENDED_Pos)
#define MWU_PERREGION_SUBSTATRA_SR16_NoAccess (0UL)
#define BPROT_REGIONS_SIZE 4096
#define MPU_PROTENSET0_PROTREG17_Set BPROT_CONFIG0_REGION17_Enabled
#define MWU_PERREGION_SUBSTATRA_SR10_Access (1UL)
#define QDEC_SAMPLEPER_SAMPLEPER_16384us (7UL)
#define MWU_PERREGION_SUBSTATWA_SR23_Pos (23UL)
#define TIMER_INTENSET_COMPARE0_Pos (16UL)
#define PDM_MODE_EDGE_Msk (0x1UL << PDM_MODE_EDGE_Pos)
#define PPI_CHG_CH18_Pos (18UL)
#define PPI_CH_NUM 20
#define TIMER_BITMODE_BITMODE_08Bit (1UL)
#define SPIS_INTENCLR_ACQUIRED_Enabled (1UL)
#define SAADC_INTENCLR_CH0LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITH_Pos)
#define TWIS_INTENSET_TXSTARTED_Msk (0x1UL << TWIS_INTENSET_TXSTARTED_Pos)
#define PWM_DECODER_LOAD_Grouped (1UL)
#define RTC_CONFIG_INFO_COLOR 0
#define TIMER_SHORTS_COMPARE1_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE1_CLEAR_Pos)
#define SYSTICK_COUNT 1
#define SPIS_PRESENT 
#define PWM_INTEN_SEQSTARTED0_Disabled (0UL)
#define MWU_REGIONEN_RGN0RA_Msk (0x1UL << MWU_REGIONEN_RGN0RA_Pos)
#define RTC_INTENCLR_OVRFLW_Enabled (1UL)
#define GPIO_OUTCLR_PIN3_Pos (3UL)
#define BPROT_CONFIG3_REGION99_Enabled (1UL)
#define GPIO_OUT_PIN14_High (1UL)
#define TWI_INTENCLR_STOPPED_Pos (1UL)
#define POWER_RESETREAS_DIF_Detected (1UL)
#define NRF_BALLOC_CONFIG_LOG_ENABLED 0
#define MWU_PERREGION_SUBSTATRA_SR17_Pos (17UL)
#define COMP_SHORTS_READY_STOP_Msk (0x1UL << COMP_SHORTS_READY_STOP_Pos)
#define UART_PSELTXD_PSELTXD_Pos (0UL)
#define TEMP_TEMP_TEMP_Msk (0xFFFFFFFFUL << TEMP_TEMP_TEMP_Pos)
#define FPU_FPCCR_LSPACT_Pos 0U
#define EGU_INTEN_TRIGGERED8_Msk (0x1UL << EGU_INTEN_TRIGGERED8_Pos)
#define FICR_TEMP_A1_A_Pos (0UL)
#define SPIM_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIM_PSEL_MOSI_CONNECT_Pos)
#define QDEC_LEDPOL_LEDPOL_ActiveHigh (1UL)
#define AAR_ENABLE_ENABLE_Disabled (0UL)
#define RADIO_POWER_POWER_Disabled (0UL)
#define AAR_INTENCLR_END_Msk (0x1UL << AAR_INTENCLR_END_Pos)
#define RADIO_TXPOWER_TXPOWER_Neg12dBm (0xF4UL)
#define MACRO_MAP_REC(...) MACRO_MAP_REC_(__VA_ARGS__)
#define SAADC_INTENSET_CH2LIMITL_Msk (0x1UL << SAADC_INTENSET_CH2LIMITL_Pos)
#define QDEC_SAMPLEPER_SAMPLEPER_8192us (6UL)
#define ITM_TCR_DWTENA_Pos 3U
#define GPIO_OUT_PIN31_Pos (31UL)
#define UARTE_INTEN_NCTS_Enabled (1UL)
#define __BIGGEST_ALIGNMENT__ 8
#define FICR_INFO_FLASH_FLASH_Pos (0UL)
#define EGU_INTENCLR_TRIGGERED12_Clear (1UL)
#define PTRDIFF_MIN INT32_MIN
#define PPI_CHEN_CH1_Disabled (0UL)
#define RTC_INTENSET_COMPARE1_Disabled (0UL)
#define GET_VA_ARG_1_(a1,...) a1
#define SAADC_INTENSET_STARTED_Set (1UL)
#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)
#define xPSR_N_Msk (1UL << xPSR_N_Pos)
#define SCB_DFSR_DWTTRAP_Pos 2U
#define GPIOTE_INTENSET_IN5_Pos (5UL)
#define EGU_INTENCLR_TRIGGERED15_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED8_Enabled (1UL)
#define SAADC_INTEN_CH5LIMITL_Disabled (0UL)
#define RADIO_RXADDRESSES_ADDR5_Disabled (0UL)
#define NUM_IS_MORE_THAN_1_PROBE_0 ~, 0
#define GPIO_PIN_CNF_DIR_Pos (0UL)
#define BPROT_CONFIG2_REGION92_Msk (0x1UL << BPROT_CONFIG2_REGION92_Pos)
#define __FLT64_MAX_10_EXP__ 308
#define GPIO_DIRSET_PIN7_Input (0UL)
#define I2S_CONFIG_MCKEN_MCKEN_Pos (0UL)
#define WDT_RREN_RR4_Disabled (0UL)
#define UART_INTENCLR_RXDRDY_Enabled (1UL)
#define INT_LEAST16_MAX INT16_MAX
#define PPI_CHENCLR_CH4_Disabled (0UL)
#define CLOCK_INTENSET_DONE_Enabled (1UL)
#define PPI_CHEN_CH20_Disabled (0UL)
#define GPIOTE_CONFIG_POLARITY_Pos (16UL)
#define TWIM_SHORTS_LASTRX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTRX_STOP_Pos)
#define MWU_NMIEN_REGION1WA_Disabled (0UL)
#define TPI_DEVID_MinBufSz_Pos 6U
#define PPI_CHG0_CH6_Included PPI_CHG_CH6_Included
#define TIMER_SHORTS_COMPARE5_STOP_Disabled (0UL)
#define CoreDebug_DCRSR_REGSEL_Pos 0U
#define PPI_CHEN_CH12_Disabled (0UL)
#define POWER_INTENSET_POFWARN_Msk (0x1UL << POWER_INTENSET_POFWARN_Pos)
#define PPI_CHENCLR_CH17_Msk (0x1UL << PPI_CHENCLR_CH17_Pos)
#define GPIO_OUTSET_PIN6_High (1UL)
#define MACRO_MAP_11(macro,a,...) macro(a) MACRO_MAP_10(macro, __VA_ARGS__, )
#define __ULLACCUM_FBIT__ 32
#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)
#define I2S_CONFIG_TXEN_TXEN_ENABLE I2S_CONFIG_TXEN_TXEN_Enabled
#define BPROT_CONFIG1_REGION37_Msk (0x1UL << BPROT_CONFIG1_REGION37_Pos)
#define FPU_FPCCR_ASPEN_Pos 31U
#define RADIO_INTENSET_DISABLED_Enabled (1UL)
#define RADIO_DACNF_ENA7_Pos (7UL)
#define NRF_ERROR_MODULE_NOT_INITIALZED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0000)
#define GPIO_DIRSET_PIN17_Set (1UL)
#define TWIS_INTEN_STOPPED_Pos (1UL)
#define MWU_PERREGION_SUBSTATRA_SR23_Access (1UL)
#define NFCT_INTENSET_SELECTED_Enabled (1UL)
#define MACRO_MAP_12(macro,a,...) macro(a) MACRO_MAP_11(macro, __VA_ARGS__, )
#define NFCT_INTEN_ENDTX_Pos (12UL)
#define BPROT_CONFIG0_REGION25_Msk (0x1UL << BPROT_CONFIG0_REGION25_Pos)
#define EGU_INTENSET_TRIGGERED15_Pos (15UL)
#define PACKED_STRUCT struct PACKED
#define UARTE_CONFIG_HWFC_Pos (0UL)
#define SAADC_INTENSET_END_Enabled (1UL)
#define PPI_CHG0_CH6_Msk PPI_CHG_CH6_Msk
#define __FLT32_HAS_INFINITY__ 1
#define MAXTX TXD.MAXCNT
#define MPU_PROTENSET0_PROTREG20_Msk BPROT_CONFIG0_REGION20_Msk
#define SAADC_INTENSET_CH3LIMITH_Msk (0x1UL << SAADC_INTENSET_CH3LIMITH_Pos)
#define BPROT_CONFIG0_REGION11_Pos (11UL)
#define CH14_EEP CH[14].EEP
#define NFCT_INTEN_COLLISION_Pos (18UL)
#define NFCT_INTENCLR_FIELDLOST_Disabled (0UL)
#define MWU_INTENSET_PREGION0RA_Msk (0x1UL << MWU_INTENSET_PREGION0RA_Pos)
#define RADIO_INTENSET_CRCOK_Enabled (1UL)
#define LPCOMP_REFSEL_REFSEL_Ref13_16Vdd (14UL)
#define GPIO_DIRCLR_PIN6_Input (0UL)
#define EGU_INTENSET_TRIGGERED10_Disabled (0UL)
#define PPI_CHG2_CH2_Pos PPI_CHG_CH2_Pos
#define SAADC_INTENCLR_CALIBRATEDONE_Clear (1UL)
#define NRF_LOG_MSGPOOL_ELEMENT_COUNT 8
#define FICR_NFC_TAGHEADER2_UD11_Pos (24UL)
#define MWU_NMIENCLR_PREGION0WA_Msk (0x1UL << MWU_NMIENCLR_PREGION0WA_Pos)
#define PPI_CHENSET_CH7_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR14_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR14_Pos)
#define PPI_CHENCLR_CH30_Clear (1UL)
#define __INT_FAST32_MAX__ 0x7fffffff
#define I2S_CONFIG_ALIGN_ALIGN_Pos (0UL)
#define DWT_CTRL_NUMCOMP_Pos 28U
#define GPIOTE_CONFIG_OUTINIT_Pos (20UL)
#define NRF_NVMC ((NRF_NVMC_Type *) NRF_NVMC_BASE)
#define ANON_UNIONS_DISABLE 
#define SAADC_INTEN_CH3LIMITH_Msk (0x1UL << SAADC_INTEN_CH3LIMITH_Pos)
#define PPI_CHG3_CH4_Msk PPI_CHG_CH4_Msk
#define GPIO_OUTCLR_PIN0_High (1UL)
#define RADIO_EASYDMA_MAXCNT_SIZE 8
#define UICR_CUSTOMER_CUSTOMER_Pos (0UL)
#define TWIM_ERRORSRC_OVERRUN_NotReceived (0UL)
#define MWU_PERREGION_SUBSTATRA_SR22_NoAccess (0UL)
#define GPIO_DIR_PIN27_Input (0UL)
#define MWU_PREGION_SUBS_SR17_Pos (17UL)
#define TWI_INTENSET_STOPPED_Disabled (0UL)
#define PPI_CHG3_CH6_Msk PPI_CHG_CH6_Msk
#define USBD_CONFIG_LOG_LEVEL 3
#define PACKED __attribute__((packed))
#define NRF_ECB ((NRF_ECB_Type *) NRF_ECB_BASE)
#define GPIO_OUTSET_PIN26_Pos (26UL)
#define RADIO_INTENCLR_BCMATCH_Enabled (1UL)
#define GPIO_DIR_PIN10_Msk (0x1UL << GPIO_DIR_PIN10_Pos)
#define SPIM_PSEL_MOSI_PIN_Pos (0UL)
#define MWU_PREGION_SUBS_SR23_Exclude (0UL)
#define SAADC_CH_CONFIG_BURST_Msk (0x1UL << SAADC_CH_CONFIG_BURST_Pos)
#define BF_CX_GET(val,bf_cx) BF_GET(val, BF_CX_BCNT(bf_cx), BF_CX_BOFF(bf_cx))
#define TWIS_INTENCLR_ERROR_Pos (9UL)
#define MWU_PERREGION_SUBSTATRA_SR10_NoAccess (0UL)
#define SDK_MACROS_H__ 
#define SWI2_IRQHandler SWI2_EGU2_IRQHandler
#define ECB_INTENCLR_ENDECB_Pos (0UL)
#define GPIO_OUTCLR_PIN23_Msk (0x1UL << GPIO_OUTCLR_PIN23_Pos)
#define PWM_PSEL_OUT_CONNECT_Disconnected (1UL)
#define BPROT_CONFIG3_REGION113_Enabled (1UL)
#define WDT_PRESENT 
#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U
#define TWIM_INTENCLR_RXSTARTED_Disabled (0UL)
#define GPIO_OUT_PIN22_Msk (0x1UL << GPIO_OUT_PIN22_Pos)
#define __FLT32X_NORM_MAX__ 1.7976931348623157e+308F32x
#define MWU_NMIENSET_PREGION0RA_Msk (0x1UL << MWU_NMIENSET_PREGION0RA_Pos)
#define QDEC_SHORTS_DBLRDY_STOP_Msk (0x1UL << QDEC_SHORTS_DBLRDY_STOP_Pos)
#define __ACCUM_IBIT__ 16
#define UARTE_BAUDRATE_BAUDRATE_Baud230400 (0x03B00000UL)
#define CCM_ENABLE_ENABLE_Pos (0UL)
#define PPI_CHENCLR_CH0_Pos (0UL)
#define TPI_FIFO0_ETM0_Msk (0xFFUL )
#define MWU_REGIONENSET_RGN3RA_Set (1UL)
#define SPIM_INTENSET_STARTED_Set (1UL)
#define GPIO_OUTCLR_PIN29_Clear (1UL)
#define SAADC_CH_CONFIG_RESN_Pulldown (1UL)
#define GPIO_IN_PIN31_Low (0UL)
#define NFCT_RXD_AMOUNT_RXDATABITS_Pos (0UL)
#define BPROT_CONFIG3_REGION110_Disabled (0UL)
#define UART_INTENSET_RXTO_Pos (17UL)
#define SPIS_INTENSET_END_Pos (1UL)
#define TWIS_INTENSET_STOPPED_Enabled (1UL)
#define TIMER_SHORTS_COMPARE2_CLEAR_Enabled (1UL)
#define BPROT_CONFIG3_REGION124_Msk (0x1UL << BPROT_CONFIG3_REGION124_Pos)
#define BPROT_CONFIG3_REGION102_Disabled (0UL)
#define UICR_APPROTECT_PALL_Msk (0xFFUL << UICR_APPROTECT_PALL_Pos)
#define POWER_RAM_POWERCLR_S1POWER_Off (1UL)
#define GPIO_DIRSET_PIN9_Pos (9UL)
#define POWER_RESETREAS_DOG_NotDetected (0UL)
#define __INTPTR_WIDTH__ 32
#define GPIO_LATCH_PIN0_Msk (0x1UL << GPIO_LATCH_PIN0_Pos)
#define GPIOTE_INTENSET_IN6_Set (1UL)
#define BPROT_CONFIG3_REGION110_Pos (14UL)
#define PPI_CHG3_CH6_Included PPI_CHG_CH6_Included
#define GPIO_DIRSET_PIN30_Input (0UL)
#define PDM_INTEN_STOPPED_Disabled (0UL)
#define NFCT_INTEN_RXFRAMEEND_Msk (0x1UL << NFCT_INTEN_RXFRAMEEND_Pos)
#define MWU_PERREGION_SUBSTATWA_SR6_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR6_Pos)
#define NFCT_NFCID1_2ND_LAST_NFCID1_V_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos)
#define __CORTEX_M (0x04U)
#define RADIO_TIFS_TIFS_Pos (0UL)
#define GPIO_DIRSET_PIN20_Msk (0x1UL << GPIO_DIRSET_PIN20_Pos)
#define GPIO_OUT_PIN23_High (1UL)
#define __STATIC_INLINE static inline
#define PPI_CHEN_CH13_Pos (13UL)
#define UNUSED_PARAMETER(X) UNUSED_VARIABLE(X)
#define APSR_V_Msk (1UL << APSR_V_Pos)
#define COMP_CONFIG_LOG_ENABLED 0
#define NFCT_INTEN_TXFRAMEEND_Pos (4UL)
#define SAADC_INTENCLR_RESULTDONE_Enabled (1UL)
#define GPIO_LATCH_PIN25_Latched (1UL)
#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)
#define UARTE_INTENCLR_TXSTOPPED_Pos (22UL)
#define __THREAD __thread
#define SCB_CCR_USERSETMPEND_Pos 1U
#define PPI_CHG1_CH1_Excluded PPI_CHG_CH1_Excluded
#define PPI_CHENSET_CH26_Msk (0x1UL << PPI_CHENSET_CH26_Pos)
#define SPIM_INTENSET_END_Enabled (1UL)
#define POWER_INTENCLR_POFWARN_Clear (1UL)
#define MPU_PROTENSET1_PROTREG32_Pos BPROT_CONFIG1_REGION32_Pos
#define GPIO_DIRCLR_PIN28_Msk (0x1UL << GPIO_DIRCLR_PIN28_Pos)
#define GPIO_DIRSET_PIN15_Output (1UL)
#define PPI_CHEN_CH27_Disabled (0UL)
#define PPI_CHENSET_CH12_Pos (12UL)
#define TIMER_INTENSET_COMPARE2_Enabled (1UL)
#define GPIO_DIRCLR_PIN14_Pos (14UL)
#define MPU_PROTENSET1_PROTREG56_Enabled BPROT_CONFIG1_REGION56_Enabled
#define APSR_GE_Msk (0xFUL << APSR_GE_Pos)
#define PPI_CHEN_CH19_Disabled (0UL)
#define _PRIO_APP_HIGH 2
#define MWU_INTENCLR_REGION0RA_Enabled (1UL)
#define UART_SHORTS_CTS_STARTRX_Enabled (1UL)
#define PDM_INTENCLR_STOPPED_Disabled (0UL)
#define BPROT_CONFIG0_REGION2_Msk (0x1UL << BPROT_CONFIG0_REGION2_Pos)
#define CoreDebug_BASE (0xE000EDF0UL)
#define MPU_PROTENSET0_PROTREG7_Disabled BPROT_CONFIG0_REGION7_Disabled
#define MWU_PERREGION_SUBSTATWA_SR27_NoAccess (0UL)
#define PPI_CHENCLR_CH24_Enabled (1UL)
#define TWIM_INTENSET_TXSTARTED_Pos (20UL)
#define SAADC_INTENCLR_CH7LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITH_Pos)
#define TWI_PRESENT 
#define PDM_INTEN_STARTED_Pos (0UL)
#define PPI_CHENCLR_CH18_Enabled (1UL)
#define BPROT_CONFIG3_REGION100_Pos (4UL)
#define GPIO_OUTSET_PIN17_Msk (0x1UL << GPIO_OUTSET_PIN17_Pos)
#define RADIO_INTENSET_CRCOK_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG8_Pos BPROT_CONFIG0_REGION8_Pos
#define SPIS_PSEL_MOSI_CONNECT_Disconnected (1UL)
#define UART_RXD_RXD_Msk (0xFFUL << UART_RXD_RXD_Pos)
#define SPIM_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIM_RXD_MAXCNT_MAXCNT_Pos)
#define TWI_INTENCLR_TXDSENT_Msk (0x1UL << TWI_INTENCLR_TXDSENT_Pos)
#define CLOCK_INTENSET_HFCLKSTARTED_Set (1UL)
#define GPIO_IN_PIN8_Msk (0x1UL << GPIO_IN_PIN8_Pos)
#define __LDBL_HAS_DENORM__ 1
#define PPI_CHENSET_CH13_Enabled (1UL)
#define SPIM_CONFIG_ORDER_Msk (0x1UL << SPIM_CONFIG_ORDER_Pos)
#define GPIO_OUTSET_PIN3_Msk (0x1UL << GPIO_OUTSET_PIN3_Pos)
#define NFCT_RXD_FRAMECONFIG_CRCMODERX_NoCRCRX (0UL)
#define NFCT_SENSRES_PLATFCONFIG_Pos (8UL)
#define GPIO_DIRSET_PIN3_Input (0UL)
#define GPIO_OUTSET_PIN13_Low (0UL)
#define MWU_NMIENCLR_PREGION1RA_Clear (1UL)
#define PWM_INTEN_SEQSTARTED0_Msk (0x1UL << PWM_INTEN_SEQSTARTED0_Pos)
#define I2S_INTENSET_TXPTRUPD_Disabled (0UL)
#define GPIO_DIRCLR_PIN2_Output (1UL)
#define GPIO_IN_PIN21_Msk (0x1UL << GPIO_IN_PIN21_Pos)
#define PWM_INTENSET_SEQSTARTED1_Disabled (0UL)
#define GPIO_IN_PIN4_Low (0UL)
#define EGU_INTEN_TRIGGERED5_Disabled (0UL)
#define AAR_INTENCLR_END_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED7_Disabled (0UL)
#define PPI_CHG_CH21_Included (1UL)
#define POWER_RAMSTATUS_RAMBLOCK3_Pos (3UL)
#define FICR_NFC_TAGHEADER1_UD6_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD6_Pos)
#define PPI_CHG3_CH10_Excluded PPI_CHG_CH10_Excluded
#define CCM_MICSTATUS_MICSTATUS_Pos (0UL)
#define LPCOMP_INTENCLR_CROSS_Clear (1UL)
#define MWU_PREGION_SUBS_SR8_Include (1UL)
#define PPI_CHG_CH13_Included (1UL)
#define __INT_LEAST32_MAX__ 0x7fffffffL
#define EGU_INTENSET_TRIGGERED0_Enabled (1UL)
#define I2S_CONFIG_FORMAT_FORMAT_Aligned (1UL)
#define RADIO_INTENCLR_DEVMISS_Msk (0x1UL << RADIO_INTENCLR_DEVMISS_Pos)
#define UARTE_RXD_AMOUNT_AMOUNT_Pos (0UL)
#define PPI_CHG3_CH6_Pos PPI_CHG_CH6_Pos
#define RTC_INTENCLR_COMPARE3_Msk (0x1UL << RTC_INTENCLR_COMPARE3_Pos)
#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)
#define ECB_INTENCLR_ERRORECB_Msk (0x1UL << ECB_INTENCLR_ERRORECB_Pos)
#define DWT_CTRL_EXCEVTENA_Pos 18U
#define I2S_PSEL_LRCK_CONNECT_Msk (0x1UL << I2S_PSEL_LRCK_CONNECT_Pos)
#define PPI_CHG_CH6_Msk (0x1UL << PPI_CHG_CH6_Pos)
#define GPIO_OUTSET_PIN27_High (1UL)
#define GPIOTE_INTENCLR_IN7_Msk (0x1UL << GPIOTE_INTENCLR_IN7_Pos)
#define NFCT_INTENSET_ENDTX_Msk (0x1UL << NFCT_INTENSET_ENDTX_Pos)
#define TPI_DEVID_NRZVALID_Pos 11U
#define SPIS_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIS_PSEL_MOSI_CONNECT_Pos)
#define RTC_EVTENSET_OVRFLW_Msk (0x1UL << RTC_EVTENSET_OVRFLW_Pos)
#define TIMER_COUNT 5
#define FICR_INFO_FLASH_FLASH_K256 (0x100UL)
#define BPROT_CONFIG3_REGION101_Msk (0x1UL << BPROT_CONFIG3_REGION101_Pos)
#define NVMC_ICACHECNF_CACHEPROFEN_Pos (8UL)
#define COMP_INTENSET_CROSS_Msk (0x1UL << COMP_INTENSET_CROSS_Pos)
#define TWIM_INTENCLR_TXSTARTED_Enabled (1UL)
#define MWU_INTENCLR_PREGION0WA_Enabled (1UL)
#define EGU_INTEN_TRIGGERED12_Enabled (1UL)
#define __FLT32_DENORM_MIN__ 1.4012984643248171e-45F32
#define MWU_NMIENSET_REGION0RA_Set (1UL)
#define BPROT_CONFIG1_REGION59_Msk (0x1UL << BPROT_CONFIG1_REGION59_Pos)
#define RADIO_DACNF_ENA3_Disabled (0UL)
#define TIMER_INTENCLR_COMPARE3_Disabled (0UL)
#define NRF_POWER_BASE 0x40000000UL
#define __DBL_MAX_EXP__ 1024
#define BPROT_CONFIG3_REGION117_Disabled (0UL)
#define SAADC_RESULT_PTR_PTR_Pos (0UL)
#define NFCT_INTENSET_TXFRAMEEND_Disabled (0UL)
#define NRF_SWI0 ((NRF_SWI_Type *) NRF_SWI0_BASE)
#define NRF_SWI1 ((NRF_SWI_Type *) NRF_SWI1_BASE)
#define NRF_SWI2 ((NRF_SWI_Type *) NRF_SWI2_BASE)
#define NRF_SWI3 ((NRF_SWI_Type *) NRF_SWI3_BASE)
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define NRF_SWI5 ((NRF_SWI_Type *) NRF_SWI5_BASE)
#define __WCHAR_WIDTH__ 32
#define BPROT_CONFIG2_REGION70_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG45_Msk BPROT_CONFIG1_REGION45_Msk
#define BPROT_CONFIG1_REGION45_Pos (13UL)
#define GPIO_DIR_PIN23_Input (0UL)
#define NRF_ERROR_SOFTDEVICE_NOT_ENABLED (NRF_ERROR_BASE_NUM + 2)
#define RTC_EVTENSET_COMPARE1_Set (1UL)
#define PPI_CHENCLR_CH2_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG62_Set BPROT_CONFIG1_REGION62_Enabled
#define BPROT_CONFIG3_REGION109_Disabled (0UL)
#define TWIS_ORC_ORC_Pos (0UL)
#define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled (0UL)
#define POWER_RAM_POWERCLR_S0RETENTION_Off (1UL)
#define GPIO_LATCH_PIN8_Latched (1UL)
#define RTC_COUNT 3
#define PDM_INTEN_STOPPED_Msk (0x1UL << PDM_INTEN_STOPPED_Pos)
#define UARTE_INTEN_RXSTARTED_Msk (0x1UL << UARTE_INTEN_RXSTARTED_Pos)
#define MWU_PERREGION_SUBSTATWA_SR25_Access (1UL)
#define PDM_PDMCLKCTRL_FREQ_Default (0x08400000UL)
#define PPI_CHENSET_CH20_Set (1UL)
#define GPIO_OUTCLR_PIN17_High (1UL)
#define PPI_CHG2_CH5_Pos PPI_CHG_CH5_Pos
#define PPI_CHG2_CH6_Pos PPI_CHG_CH6_Pos
#define QDEC_DBFEN_DBFEN_Pos (0UL)
#define __SFRACT_MAX__ 0X7FP-7HR
#define __FRACT_IBIT__ 0
#define MPU_PROTENSET0_PROTREG16_Set BPROT_CONFIG0_REGION16_Enabled
#define MWU_PERREGION_SUBSTATWA_SR6_Access (1UL)
#define MWU_PERREGION_SUBSTATWA_SR22_Pos (22UL)
#define PPI_CHG_CH17_Pos (17UL)
#define SPIM_ENABLE_ENABLE_Pos (0UL)
#define SPIS_INTENCLR_END_Clear (1UL)
#define NFCT_INTENSET_FIELDDETECTED_Set (1UL)
#define SCB_ICSR_ISRPREEMPT_Pos 23U
#define __PTRDIFF_MAX__ 0x7fffffff
#define NFCT_SHORTS_FIELDLOST_SENSE_Disabled (0UL)
#define GPIO_OUTCLR_PIN25_Clear (1UL)
#define QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled (1UL)
#define GPIO_OUTCLR_PIN22_High (1UL)
#define SAADC_INTENSET_END_Msk (0x1UL << SAADC_INTENSET_END_Pos)
#define MWU_INTENSET_REGION1WA_Enabled (1UL)
#define GPIO_OUTCLR_PIN2_Pos (2UL)
#define MPU_PROTENSET1_PROTREG34_Set BPROT_CONFIG1_REGION34_Enabled
#define MWU_INTENCLR_REGION1WA_Enabled (1UL)
#define BPROT_CONFIG0_REGION23_Msk (0x1UL << BPROT_CONFIG0_REGION23_Pos)
#define COMP_INTENCLR_UP_Msk (0x1UL << COMP_INTENCLR_UP_Pos)
#define BIT_1 0x02
#define GPIO_DIR_PIN7_Output (1UL)
#define MWU_PERREGION_SUBSTATRA_SR16_Pos (16UL)
#define GPIO_OUTSET_PIN11_Set (1UL)
#define MPU_PROTENSET0_PROTREG26_Pos BPROT_CONFIG0_REGION26_Pos
#define MWU_PREGION_SUBS_SR23_Msk (0x1UL << MWU_PREGION_SUBS_SR23_Pos)
#define SAADC_CH_LIMIT_LOW_Msk (0xFFFFUL << SAADC_CH_LIMIT_LOW_Pos)
#define PPI_CHG0_CH13_Msk PPI_CHG_CH13_Msk
#define UARTE_INTEN_RXTO_Pos (17UL)
#define SCB_SCR_SEVONPEND_Pos 4U
#define SPIM_INTENSET_STOPPED_Pos (1UL)
#define EGU_INTENCLR_TRIGGERED9_Msk (0x1UL << EGU_INTENCLR_TRIGGERED9_Pos)
#define PDM_INTENSET_STOPPED_Enabled (1UL)
#define BIT_3 0x08
#define PPI_CHENSET_CH2_Msk (0x1UL << PPI_CHENSET_CH2_Pos)
#define PPI_CHG0_CH15_Included PPI_CHG_CH15_Included
#define IR0 IR[0]
#define GPIO_OUT_PIN30_Pos (30UL)
#define GPIO_IN_PIN19_Low (0UL)
#define QDEC_CONFIG_LOG_ENABLED 0
#define EGU_INTENSET_TRIGGERED13_Pos (13UL)
#define SAADC_INTENSET_STOPPED_Pos (5UL)
#define MPU_PROTENSET0_PROTREG8_Set BPROT_CONFIG0_REGION8_Enabled
#define UARTE_INTEN_RXSTARTED_Pos (19UL)
#define NFCT_INTEN_FIELDLOST_Disabled (0UL)
#define IR3 IR[3]
#define BPROT_CONFIG0_REGION18_Enabled (1UL)
#define TWIS_INTENCLR_STOPPED_Enabled (1UL)
#define PPI_CHG_CH0_Excluded (0UL)
#define UARTE_PSEL_CTS_PIN_Msk (0x1FUL << UARTE_PSEL_CTS_PIN_Pos)
#define GPIOTE_INTENSET_IN4_Pos (4UL)
#define MWU_NMIENCLR_REGION2WA_Msk (0x1UL << MWU_NMIENCLR_REGION2WA_Pos)
#define BPROT_CONFIG0_REGION22_Disabled (0UL)
#define MWU_NMIEN_REGION0RA_Disabled (0UL)
#define LPCOMP_REFSEL_REFSEL_Ref7_8Vdd (6UL)
#define NRF_PWM0_BASE 0x4001C000UL
#define BPROT_CONFIG2_REGION91_Msk (0x1UL << BPROT_CONFIG2_REGION91_Pos)
#define COMP_MODE_SP_High (2UL)
#define PPI_CHG_CH28_Included (1UL)
#define SPIS_INTENSET_ACQUIRED_Msk (0x1UL << SPIS_INTENSET_ACQUIRED_Pos)
#define SPIM_CONFIG_CPHA_Leading (0UL)
#define LPCOMP_SHORTS_UP_STOP_Pos (3UL)
#define SCB_SHCSR_SYSTICKACT_Pos 11U
#define PPI_CHENSET_CH13_Msk (0x1UL << PPI_CHENSET_CH13_Pos)
#define NRF_AAR_BASE 0x4000F000UL
#define TIMER2_MAX_SIZE 32
#define TWI_ERRORSRC_DNACK_Pos (2UL)
#define AAR_INTENSET_RESOLVED_Msk (0x1UL << AAR_INTENSET_RESOLVED_Pos)
#define __RAL_SIZE_T unsigned
#define UARTE_INTENSET_ERROR_Enabled (1UL)
#define RTC_INTENSET_TICK_Enabled (1UL)
#define SPIS_CONFIG_LOG_LEVEL 3
#define PPI_CHENCLR_CH17_Disabled (0UL)
#define TWIM_SHORTS_LASTTX_STOP_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG45_Set BPROT_CONFIG1_REGION45_Enabled
#define PPI_CHENCLR_CH16_Msk (0x1UL << PPI_CHENCLR_CH16_Pos)
#define MWU_REGIONENCLR_PRGN1RA_Disabled (0UL)
#define SAADC_INTEN_STARTED_Msk (0x1UL << SAADC_INTEN_STARTED_Pos)
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
#define MWU_NMIENCLR_REGION3RA_Msk (0x1UL << MWU_NMIENCLR_REGION3RA_Pos)
#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)
#define AAR_PRESENT 
#define SPI_INTENSET_READY_Enabled (1UL)
#define TWI_INTENSET_TXDSENT_Set (1UL)
#define RNG_CONFIG_DERCEN_Pos (0UL)
#define TWIS_MATCH_MATCH_Pos (0UL)
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define SAADC_INTEN_CH2LIMITH_Disabled (0UL)
#define COMP_INTENSET_UP_Pos (2UL)
#define GPIO_DIRSET_PIN16_Set (1UL)
#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)
#define MWU_NMIEN_REGION3RA_Msk (0x1UL << MWU_NMIEN_REGION3RA_Pos)
#define PPI_FORK_TEP_TEP_Pos (0UL)
#define BPROT_CONFIG0_REGION24_Msk (0x1UL << BPROT_CONFIG0_REGION24_Pos)
#define SPIM_SHORTS_END_START_Pos (17UL)
#define MPU_PROTENSET0_PROTREG27_Enabled BPROT_CONFIG0_REGION27_Enabled
#define EGU_INTENSET_TRIGGERED14_Pos (14UL)
#define PPI_CHG0_CH5_Msk PPI_CHG_CH5_Msk
#define TWIS_ERRORSRC_OVERFLOW_Detected (1UL)
#define POWER_RAMONB_ONRAM3_Msk (0x1UL << POWER_RAMONB_ONRAM3_Pos)
#define GPIO_DIRCLR_PIN20_Output (1UL)
#define PPI_CHENSET_CH8_Enabled (1UL)
#define VERIFY_PARAM_NOT_NULL_VOID(param) VERIFY_FALSE_VOID(((param) == NULL))
#define BPROT_CONFIG0_REGION10_Pos (10UL)
#define PPI_CHG2_CH9_Pos PPI_CHG_CH9_Pos
#define GPIO_IN_PIN2_High (1UL)
#define BPROT_CONFIG2_REGION85_Disabled (0UL)
#define TWIS_INTENCLR_RXSTARTED_Clear (1UL)
#define MWU_PERREGION_SUBSTATWA_SR13_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR13_Pos)
#define UARTE_INTENSET_TXSTARTED_Msk (0x1UL << UARTE_INTENSET_TXSTARTED_Pos)
#define BPROT_CONFIG2_REGION77_Disabled (0UL)
#define MWU_PERREGION_SUBSTATRA_SR29_Access (1UL)
#define TWIS_ERRORSRC_DNACK_Pos (2UL)
#define MWU_PERREGION_SUBSTATRA_SR1_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR1_Pos)
#define MWU_INTEN_REGION3WA_Disabled (0UL)
#define UARTE_INTEN_RXSTARTED_Disabled (0UL)
#define RADIO_DACNF_ENA2_Enabled (1UL)
#define __SIZEOF_WINT_T__ 4
#define BPROT_CONFIG3_REGION103_Pos (7UL)
#define BPROT_CONFIG2_REGION69_Disabled (0UL)
#define RADIO_SHORTS_DISABLED_RXEN_Pos (3UL)
#define MWU_PREGION_SUBS_SR16_Pos (16UL)
#define SAADC_RESOLUTION_VAL_Pos (0UL)
#define GPIO_OUTSET_PIN25_Pos (25UL)
#define GPIO_DIR_PIN10_Pos (10UL)
#define QDEC_SAMPLEPER_SAMPLEPER_256us (1UL)
#define MWU_PREGION_SUBS_SR3_Pos (3UL)
#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)
#define UARTE_INTENSET_ENDTX_Enabled (1UL)
#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos)
#define GPIO_OUTSET_PIN6_Msk (0x1UL << GPIO_OUTSET_PIN6_Pos)
#define UICR_RBPCONF_PALL_Msk UICR_APPROTECT_PALL_Msk
#define __UDA_IBIT__ 32
#define GPIO_OUTCLR_PIN22_Msk (0x1UL << GPIO_OUTCLR_PIN22_Pos)
#define __LONG_LONG_WIDTH__ 64
#define MWU_INTENCLR_PREGION0WA_Msk (0x1UL << MWU_INTENCLR_PREGION0WA_Pos)
#define MWU_INTENSET_REGION3WA_Pos (6UL)
#define UART_SHORTS_NCTS_STOPRX_Pos (4UL)
#define UARTE_INTENSET_CTS_Pos (0UL)
#define GPIO_OUT_PIN21_Msk (0x1UL << GPIO_OUT_PIN21_Pos)
#define GPIOTE_INTENSET_PORT_Pos (31UL)
#define MWU_REGIONENSET_PRGN0RA_Enabled (1UL)
#define DWT_LSUCNT_LSUCNT_Pos 0U
#define NFCT_INTEN_RXFRAMESTART_Enabled (1UL)
#define UARTE_PSEL_CTS_CONNECT_Disconnected (1UL)
#define CH4_TEP CH[4].TEP
#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)
#define PWM_INTENSET_SEQSTARTED0_Set (1UL)
#define UARTE_INTENSET_NCTS_Set (1UL)
#define CLOCK_INTENCLR_CTTO_Pos (4UL)
#define RTC_EVTEN_COMPARE3_Pos (19UL)
#define __SA_IBIT__ 16
#define SAADC_INTENCLR_CH1LIMITH_Enabled (1UL)
#define PPI_CHG1_CH3_Excluded PPI_CHG_CH3_Excluded
#define BPROT_CONFIG0_REGION28_Enabled (1UL)
#define GPIO_PIN_CNF_SENSE_Low (3UL)
#define MWU_INTENCLR_PREGION1RA_Msk (0x1UL << MWU_INTENCLR_PREGION1RA_Pos)
#define UINTPTR_MAX UINT32_MAX
#define TWIM_ERRORSRC_OVERRUN_Pos (0UL)
#define GPIO_DIRCLR_PIN25_Input (0UL)
#define CCM_MODE_LENGTH_Extended (1UL)
#define BPROT_CONFIG3_REGION123_Msk (0x1UL << BPROT_CONFIG3_REGION123_Pos)
#define SPI_PSEL_SCK_PSELSCK_Msk (0xFFFFFFFFUL << SPI_PSEL_SCK_PSELSCK_Pos)
#define __INT32_TYPE__ long int
#define __ULLACCUM_MIN__ 0.0ULLK
#define GPIO_OUT_PIN3_Low (0UL)
#define GPIO_DIRSET_PIN8_Pos (8UL)
#define NFCT_INTENCLR_RXFRAMEEND_Msk (0x1UL << NFCT_INTENCLR_RXFRAMEEND_Pos)
#define TWI_PSELSCL_PSELSCL_Disconnected (0xFFFFFFFFUL)
#define TWIM_INTEN_SUSPENDED_Enabled (1UL)
#define PPI_CHG2_CH6_Included PPI_CHG_CH6_Included
#define BPROT_CONFIG2_REGION70_Enabled (1UL)
#define PPI_CHG_CH1_Excluded (0UL)
#define PPI_CHEN_CH26_Msk (0x1UL << PPI_CHEN_CH26_Pos)
#define MWU_PERREGION_SUBSTATWA_SR5_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR5_Pos)
#define BPROT_CONFIG2_REGION79_Pos (15UL)
#define UNUSED_RETURN_VALUE(X) UNUSED_VARIABLE(X)
#define MWU_REGIONEN_RGN2RA_Enable (1UL)
#define MWU_NMIEN_PREGION0RA_Enabled (1UL)
#define __SSAT16(ARG1,ARG2) ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })
#define GPIO_PIN_CNF_INPUT_Connect (0UL)
#define GPIOTE_INTENCLR_IN3_Disabled (0UL)
#define PPI_CHEN_CH12_Pos (12UL)
#define BPROT_CONFIG1_REGION60_Disabled (0UL)
#define GPIO_LATCH_PIN0_Latched (1UL)
#define PPI_CHEN_CH17_Enabled (1UL)
#define MWU_NMIEN_PREGION1WA_Disabled (0UL)
#define NFCT_INTENCLR_FIELDLOST_Enabled (1UL)
#define TWIS_INTEN_READ_Msk (0x1UL << TWIS_INTEN_READ_Pos)
#define GPIO_OUTCLR_PIN21_Clear (1UL)
#define EGU_INTEN_TRIGGERED3_Enabled (1UL)
#define SCB_AIRCR_VECTRESET_Pos 0U
#define MWU_REGIONEN_RGN2WA_Enable (1UL)
#define MPU_PROTENSET1_PROTREG53_Pos BPROT_CONFIG1_REGION53_Pos
#define BPROT_CONFIG1_REGION52_Disabled (0UL)
#define GPIO_LATCH_PIN29_Pos (29UL)
#define MWU_REGIONENCLR_RGN3RA_Msk (0x1UL << MWU_REGIONENCLR_RGN3RA_Pos)
#define __UTA_FBIT__ 64
#define NRF_SERIAL_TX_ENABLED_FLAG (1u << 1)
#define PPI_CHG1_CH2_Msk PPI_CHG_CH2_Msk
#define GPIO_DIRCLR_PIN27_Msk (0x1UL << GPIO_DIRCLR_PIN27_Pos)
#define NRF_ERROR_BLE_IPSP_RX_PKT_TRUNCATED (NRF_ERROR_BLE_IPSP_ERR_BASE + 0x0000)
#define __FLT_MIN_EXP__ (-125)
#define BPROT_CONFIG1_REGION44_Disabled (0UL)
#define SAADC_CH_CONFIG_BURST_Pos (24UL)
#define SAADC_INTEN_CH5LIMITL_Pos (17UL)
#define NFCT_INTENCLR_RXFRAMESTART_Enabled (1UL)
#define CCM_MODE_LENGTH_Default (0UL)
#define TWIS_SHORTS_READ_SUSPEND_Enabled (1UL)
#define GPIO_DIRCLR_PIN13_Pos (13UL)
#define GPIO_OUTCLR_PIN30_Low (0UL)
#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL )
#define PWM_INTEN_SEQEND0_Msk (0x1UL << PWM_INTEN_SEQEND0_Pos)
#define LPCOMP_ANADETECT_ANADETECT_Pos (0UL)
#define GPIO_OUTCLR_PIN15_Pos (15UL)
#define BPROT_CONFIG1_REGION40_Enabled (1UL)
#define BPROT_CONFIG0_REGION1_Msk (0x1UL << BPROT_CONFIG0_REGION1_Pos)
#define SPIM_TXD_LIST_LIST_Pos (0UL)
#define MWU_NMIEN_REGION3RA_Disabled (0UL)
#define BF_CX_VAL(val,bf_cx) BF_VAL(val, BF_CX_BCNT(bf_cx), BF_CX_BOFF(bf_cx))
#define SCnSCB_ICTR_INTLINESNUM_Pos 0U
#define TIMER_SHORTS_COMPARE2_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE2_CLEAR_Pos)
#define PPI_CHG2_CH8_Included PPI_CHG_CH8_Included
#define MWU_INTENCLR_REGION3WA_Clear (1UL)
#define MWU_NMIEN_PREGION1RA_Enabled (1UL)
#define GPIO_OUTSET_PIN16_Msk (0x1UL << GPIO_OUTSET_PIN16_Pos)
#define RADIO_INTENSET_PAYLOAD_Set (1UL)
#define PWM_CONFIG_LOG_ENABLED 0
#define BPROT_CONFIG3_REGION126_Enabled (1UL)
#define MWU_REGIONENCLR_RGN1WA_Clear (1UL)
#define PPI_CHENCLR_CH28_Clear (1UL)
#define __INT16_MAX__ 0x7fff
#define EGU_INTEN_TRIGGERED9_Disabled (0UL)
#define GPIO_DIRSET_PIN13_Msk (0x1UL << GPIO_DIRSET_PIN13_Pos)
#define MWU_INTEN_REGION0WA_Disabled (0UL)
#define GPIO_OUTSET_PIN2_Msk (0x1UL << GPIO_OUTSET_PIN2_Pos)
#define GPIO_IN_PIN20_Msk (0x1UL << GPIO_IN_PIN20_Pos)
#define TWI_ERRORSRC_OVERRUN_NotPresent (0UL)
#define COMMON_CONFIG_LOG_LEVEL 3
#define NRF_UARTE0 ((NRF_UARTE_Type *) NRF_UARTE0_BASE)
#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)
#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)
#define UART_INTENCLR_CTS_Msk (0x1UL << UART_INTENCLR_CTS_Pos)
#define GPIO_IN_PIN3_Low (0UL)
#define SPIM0_FEATURE_HARDWARE_CSN_PRESENT 0
#define CCM_INTENSET_ENDKSGEN_Set (1UL)
#define TEMP_INTENSET_DATARDY_Disabled (0UL)
#define TIMER_INTENCLR_COMPARE2_Enabled (1UL)
#define GPIO_OUT_PIN9_Msk (0x1UL << GPIO_OUT_PIN9_Pos)
#define POWER_RAMSTATUS_RAMBLOCK2_Pos (2UL)
#define UART_INTENCLR_ERROR_Disabled (0UL)
#define FICR_NFC_TAGHEADER1_UD5_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD5_Pos)
#define RADIO_PACKETPTR_PACKETPTR_Msk (0xFFFFFFFFUL << RADIO_PACKETPTR_PACKETPTR_Pos)
#define PPI_CHG1_CH1_Msk PPI_CHG_CH1_Msk
#define BPROT_CONFIG0_REGION10_Enabled (1UL)
#define SPIS_INTENSET_ENDRX_Set (1UL)
#define APP_TIMER_H__ 
#define SAADC_INTEN_CH1LIMITL_Enabled (1UL)
#define PPI_CHENSET_CH21_Disabled (0UL)
#define RADIO_INTENSET_ADDRESS_Pos (1UL)
#define NRF_QDEC ((NRF_QDEC_Type *) NRF_QDEC_BASE)
#define VERIFY_TRUE_VOID(statement) VERIFY_TRUE((statement), )
#define PPI_CHG3_CH5_Pos PPI_CHG_CH5_Pos
#define RTC_INTENCLR_COMPARE2_Msk (0x1UL << RTC_INTENCLR_COMPARE2_Pos)
#define GPIO_DIRCLR_PIN0_Clear (1UL)
#define UARTE_INTEN_TXSTARTED_Enabled (1UL)
#define NRF_EGU4_BASE 0x40018000UL
#define GPIO_PIN_CNF_DIR_Output (1UL)
#define GPIO_OUT_PIN5_Low (0UL)
#define RADIO_DACNF_ENA2_Pos (2UL)
#define RADIO_DACNF_TXADD7_Pos (15UL)
#define PPI_CHENSET_CH13_Disabled (0UL)
#define __INT_FAST64_TYPE__ long long int
#define GPIO_OUT_PIN19_Low (0UL)
#define WDT_RREN_RR1_Disabled (0UL)
#define PPI_CHG_CH5_Msk (0x1UL << PPI_CHG_CH5_Pos)
#define PPI_CHENCLR_CH30_Disabled (0UL)
#define MWU_REGIONENSET_PRGN1WA_Enabled (1UL)
#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)
#define RTC_EVTENCLR_COMPARE1_Disabled (0UL)
#define __FP_FAST_FMAF 1
#define NFCT_INTEN_TXFRAMEEND_Msk (0x1UL << NFCT_INTEN_TXFRAMEEND_Pos)
#define QDEC_REPORTPER_REPORTPER_240Smpl (6UL)
#define RADIO_RSSISAMPLE_RSSISAMPLE_Msk (0x7FUL << RADIO_RSSISAMPLE_RSSISAMPLE_Pos)
#define PPI_CHENCLR_CH22_Disabled (0UL)
#define BPROT_CONFIG3_REGION100_Msk (0x1UL << BPROT_CONFIG3_REGION100_Pos)
#define SAADC_INTENSET_CH7LIMITL_Msk (0x1UL << SAADC_INTENSET_CH7LIMITL_Pos)
#define CONCAT_3_(p1,p2,p3) p1 ##p2 ##p3
#define LPCOMP_ENABLE_ENABLE_Msk (0x3UL << LPCOMP_ENABLE_ENABLE_Pos)
#define SPIM_TXD_LIST_LIST_Disabled (0UL)
#define ITM_IWR_ATVALIDM_Msk (1UL )
#define COMP_PRESENT 
#define SCB_AIRCR_VECTKEYSTAT_Pos 16U
#define SPIM_PSEL_MISO_CONNECT_Connected (0UL)
#define MPU_PROTENSET0_PROTREG14_Enabled BPROT_CONFIG0_REGION14_Enabled
#define BPROT_CONFIG1_REGION58_Msk (0x1UL << BPROT_CONFIG1_REGION58_Pos)
#define UARTE_TXD_AMOUNT_AMOUNT_Pos (0UL)
#define PWM_INTENCLR_SEQEND1_Pos (5UL)
#define BPROT_CONFIG0_REGION11_Disabled (0UL)
#define PPI_CHENCLR_CH24_Pos (24UL)
#define WINT_MIN (-2147483647L-1)
#define RADIO_INTENSET_DEVMATCH_Pos (5UL)
#define GPIOTE_INTENSET_IN0_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG31_Set BPROT_CONFIG0_REGION31_Enabled
#define COMP_PSEL_PSEL_AnalogInput0 (0UL)
#define COMP_PSEL_PSEL_AnalogInput1 (1UL)
#define COMP_PSEL_PSEL_AnalogInput2 (2UL)
#define COMP_PSEL_PSEL_AnalogInput3 (3UL)
#define COMP_PSEL_PSEL_AnalogInput4 (4UL)
#define EGU_INTENCLR_TRIGGERED14_Pos (14UL)
#define COMP_PSEL_PSEL_AnalogInput6 (6UL)
#define COMP_PSEL_PSEL_AnalogInput7 (7UL)
#define BPROT_CONFIG3_REGION105_Msk (0x1UL << BPROT_CONFIG3_REGION105_Pos)
#define UARTE_CONFIG_PARITY_Included (0x7UL)
#define BPROT_CONFIG1_REGION44_Pos (12UL)
#define PPI_CHENSET_CH0_Enabled (1UL)
#define RTC_EVTENSET_COMPARE0_Set (1UL)
#define GPIO_DIRSET_PIN28_Input (0UL)
#define MPU_PROTENSET1_PROTREG61_Set BPROT_CONFIG1_REGION61_Enabled
#define BPROT_CONFIG1_REGION36_Enabled (1UL)
#define GPIO_DIRCLR_PIN7_Clear (1UL)
#define WDT_CRV_CRV_Msk (0xFFFFFFFFUL << WDT_CRV_CRV_Pos)
#define TWIM_INTEN_TXSTARTED_Msk (0x1UL << TWIM_INTEN_TXSTARTED_Pos)
#define MWU_PERREGION_SUBSTATWA_SR16_Access (1UL)
#define MWU_NMIEN_PREGION1WA_Enabled (1UL)
#define UART_INTENSET_TXDRDY_Pos (7UL)
#define __SSAT(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })
#define MWU_PERREGION_SUBSTATRA_SR28_Access (1UL)
#define PPI_CHG3_CH14_Excluded PPI_CHG_CH14_Excluded
#define SPIS_DEF_DEF_Pos (0UL)
#define NRF_SWI1_BASE 0x40015000UL
#define TIMER_CONFIG_LOG_LEVEL 3
#define MPU_PROTENSET0_PROTREG15_Set BPROT_CONFIG0_REGION15_Enabled
#define SPIM_FREQUENCY_FREQUENCY_Pos (0UL)
#define UART_INTENCLR_TXDRDY_Msk (0x1UL << UART_INTENCLR_TXDRDY_Pos)
#define BPROT_CONFIG3_REGION107_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR21_Pos (21UL)
#define PPI_CHG_CH16_Pos (16UL)
#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Enabled BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled
#define __PRINTF_TAG_PTR_DEFINED 
#define NFCT_INTENSET_STARTED_Pos (20UL)
#define PPI_CHENSET_CH26_Enabled (1UL)
#define AAR_INTENCLR_NOTRESOLVED_Clear (1UL)
#define LPCOMP_HYST_HYST_Hyst50mV (1UL)
#define POWER_RESETREAS_OFF_Msk (0x1UL << POWER_RESETREAS_OFF_Pos)
#define PPI_CHG2_CH0_Msk PPI_CHG_CH0_Msk
#define BPROT_CONFIG0_REGION6_Enabled (1UL)
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)
#define SAADC_INTENSET_DONE_Pos (2UL)
#define RADIO_INTENSET_ADDRESS_Enabled (1UL)
#define MWU_REGIONEN_PRGN0WA_Enable (1UL)
#define QDEC_REPORTPER_REPORTPER_Pos (0UL)
#define NRF_SPI0 ((NRF_SPI_Type *) NRF_SPI0_BASE)
#define NRF_SPI1 ((NRF_SPI_Type *) NRF_SPI1_BASE)
#define NRF_SPI2 ((NRF_SPI_Type *) NRF_SPI2_BASE)
#define SAADC_INTEN_CH2LIMITL_Msk (0x1UL << SAADC_INTEN_CH2LIMITL_Pos)
#define GPIO_OUTCLR_PIN1_Pos (1UL)
#define NRF_DRV_COMMON_POWER_CLOCK_ISR (NRF_MODULE_ENABLED(CLOCK) && NRF_MODULE_ENABLED(POWER))
#define LPCOMP_IRQn COMP_LPCOMP_IRQn
#define RADIO_MODE_MODE_Nrf_2Mbit (1UL)
#define PDM_INTENCLR_STOPPED_Clear (1UL)
#define GPIO_DIR_PIN24_Output (1UL)
#define PPI_CHG3_CH14_Pos PPI_CHG_CH14_Pos
#define PPI_CHG3_CH12_Included PPI_CHG_CH12_Included
#define GPIO_DIR_PIN8_Input (0UL)
#define MWU_PERREGION_SUBSTATRA_SR15_Pos (15UL)
#define POWER_RAM_POWER_S0POWER_Msk (0x1UL << POWER_RAM_POWER_S0POWER_Pos)
#define GPIO_OUTSET_PIN10_Set (1UL)
#define MWU_INTENSET_REGION0RA_Pos (1UL)
#define GPIO_DIRCLR_PIN21_Input (0UL)
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)
#define AAR_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << AAR_SCRATCHPTR_SCRATCHPTR_Pos)
#define LPCOMP_INTENCLR_UP_Pos (2UL)
#define EGU_INTENCLR_TRIGGERED8_Msk (0x1UL << EGU_INTENCLR_TRIGGERED8_Pos)
#define GPIOTE_INTENSET_IN7_Msk (0x1UL << GPIOTE_INTENSET_IN7_Pos)
#define COMP_ISOURCE_ISOURCE_Ien10mA (3UL)
#define NFCT_FRAMESTATUS_RX_CRCERROR_CRCCorrect (0UL)
#define AAR_ENABLE_ENABLE_Pos (0UL)
#define TPI_FIFO1_ITM_bytecount_Pos 27U
#define PPI_CHENSET_CH1_Msk (0x1UL << PPI_CHENSET_CH1_Pos)
#define MWU_REGIONENCLR_PRGN0RA_Enabled (1UL)
#define GPIO_OUTCLR_PIN30_Pos (30UL)
#define FPU_FPCCR_THREAD_Pos 3U
#define PWM_DECODER_LOAD_WaveForm (3UL)
#define MWU_NMIEN_PREGION0WA_Msk (0x1UL << MWU_NMIEN_PREGION0WA_Pos)
#define __FLT32X_EPSILON__ 2.2204460492503131e-16F32x
#define SAADC_INTENSET_RESULTDONE_Pos (3UL)
#define SPIM2_FEATURE_HARDWARE_CSN_PRESENT 0
#define GPIO_IN_PIN18_Low (0UL)
#define GPIO_DIRSET_PIN23_Output (1UL)
#define RNG_CONFIG_DERCEN_Enabled (1UL)
#define GCC_PRAGMA(v) _Pragma(v)
#define PWM_INTEN_STOPPED_Msk (0x1UL << PWM_INTEN_STOPPED_Pos)
#define RNG_CONFIG_DEBUG_COLOR 0
#define TWIM_INTEN_TXSTARTED_Pos (20UL)
#define PPI_CHG1_CH12_Included PPI_CHG_CH12_Included
#define UART_INTENCLR_CTS_Clear (1UL)
#define LPCOMP_SHORTS_READY_STOP_Msk (0x1UL << LPCOMP_SHORTS_READY_STOP_Pos)
#define FICR_DEVICEADDR_DEVICEADDR_Msk (0xFFFFFFFFUL << FICR_DEVICEADDR_DEVICEADDR_Pos)
#define TWIM_SHORTS_LASTRX_STOP_Disabled (0UL)
#define PPI_CH_EEP_EEP_Msk (0xFFFFFFFFUL << PPI_CH_EEP_EEP_Pos)
#define UART_ERRORSRC_OVERRUN_Pos (0UL)
#define TWIM_INTEN_ERROR_Disabled (0UL)
#define PWM_PSEL_OUT_CONNECT_Pos (31UL)
#define MWU_PREGION_SUBS_SR13_Include (1UL)
#define GPIOTE_INTENSET_IN3_Pos (3UL)
#define I2S_CONFIG_CHANNELS_CHANNELS_RIGHT I2S_CONFIG_CHANNELS_CHANNELS_Right
#define UART_DEFAULT_CONFIG_PARITY 0
#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)
#define GPIO_OUTCLR_PIN8_Clear (1UL)
#define RADIO_INTENCLR_DISABLED_Clear (1UL)
#define EGU_INTEN_TRIGGERED8_Enabled (1UL)
#define MWU_NMIEN_PREGION1RA_Msk (0x1UL << MWU_NMIEN_PREGION1RA_Pos)
#define BPROT_CONFIG2_REGION90_Msk (0x1UL << BPROT_CONFIG2_REGION90_Pos)
#define BPROT_CONFIG0_REGION12_Pos (12UL)
#define __FLT64_MIN_EXP__ (-1021)
#define NRF_ERROR_INTERNAL (NRF_ERROR_BASE_NUM + 3)
#define NFCT_INTENSET_COLLISION_Enabled (1UL)
#define MPU_PROTENSET0_PROTREG6_Enabled BPROT_CONFIG0_REGION6_Enabled
#define RADIO_DACNF_ENA3_Pos (3UL)
#define PPI_CHENSET_CH28_Disabled (0UL)
#define SPI_ENABLE_ENABLE_Msk (0xFUL << SPI_ENABLE_ENABLE_Pos)
#define CCM_SHORTS_ENDKSGEN_CRYPT_Enabled (1UL)
#define NVMC_ERASEPCR0_ERASEPCR0_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR0_ERASEPCR0_Pos)
#define __UINT64_MAX__ 0xffffffffffffffffULL
#define QDEC_SHORTS_SAMPLERDY_STOP_Pos (1UL)
#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk (0x1UL << QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos)
#define PPI_CHENCLR_CH15_Msk (0x1UL << PPI_CHENCLR_CH15_Pos)
#define TPI_FIFO1_ITM0_Msk (0xFFUL )
#define BPROT_CONFIG0_REGION1_Disabled (0UL)
#define SCB_SHCSR_USGFAULTENA_Pos 18U
#define SPIS_INTENSET_END_Enabled (1UL)
#define GPIO_DIR_PIN31_Output (1UL)
#define I2S_CONFIG_RATIO_RATIO_512X (8UL)
#define GPIO_DIRSET_PIN15_Set (1UL)
#define xPSR_Z_Msk (1UL << xPSR_Z_Pos)
#define NFCT_INTENSET_RXFRAMEEND_Enabled (1UL)
#define PDM_PSEL_DIN_PIN_Pos (0UL)
#define TIMER_INTENCLR_COMPARE3_Pos (19UL)
#define SPIM_PSEL_MISO_PIN_Pos (0UL)
#define CCM_INTENCLR_ERROR_Enabled (1UL)
#define PPI_CHG1_CH5_Msk PPI_CHG_CH5_Msk
#define SAADC_INTENSET_CH1LIMITH_Set (1UL)
#define PPI_CHENCLR_CH24_Clear (1UL)
#define AAR_INTENSET_NOTRESOLVED_Enabled (1UL)
#define MACRO_MAP_10(macro,a,...) macro(a) MACRO_MAP_9 (macro, __VA_ARGS__, )
#define GPIO_DIRCLR_PIN11_Output (1UL)
#define POWER_RAMONB_ONRAM2_Msk (0x1UL << POWER_RAMONB_ONRAM2_Pos)
#define MACRO_MAP_13(macro,a,...) macro(a) MACRO_MAP_12(macro, __VA_ARGS__, )
#define MACRO_MAP_14(macro,a,...) macro(a) MACRO_MAP_13(macro, __VA_ARGS__, )
#define __GXX_TYPEINFO_EQUALITY_INLINE 0
#define TEMP_A1_A1_Pos (0UL)
#define UARTE_INTENCLR_ENDRX_Disabled (0UL)
#define TWIM_INTENCLR_ERROR_Enabled (1UL)
#define LPCOMP_REFSEL_REFSEL_Ref4_8Vdd (3UL)
#define BPROT_CONFIG0_REGION26_Disabled (0UL)
#define CLOCK_LFCLKSTAT_STATE_Msk (0x1UL << CLOCK_LFCLKSTAT_STATE_Pos)
#define MWU_INTEN_REGION2RA_Disabled (0UL)
#define PPI_CHG2_CH8_Pos PPI_CHG_CH8_Pos
#define SPIM_FREQUENCY_FREQUENCY_K500 (0x08000000UL)
#define GPIOTE_INTENCLR_IN5_Enabled (1UL)
#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos)
#define MPU_PROTENSET0_PROTREG29_Pos BPROT_CONFIG0_REGION29_Pos
#define __FLT64_HAS_INFINITY__ 1
#define NFCT_INTEN_READY_Pos (0UL)
#define MPU_PROTENSET0_PROTREG1_Disabled BPROT_CONFIG0_REGION1_Disabled
#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL )
#define UART_DEFAULT_CONFIG_IRQ_PRIORITY 7
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U
#define BPROT_CONFIG0_REGION18_Disabled (0UL)
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define _VAL2FLD(field,value) ((value << field ## _Pos) & field ## _Msk)
#define GPIOTE_INTENSET_IN7_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR12_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR12_Pos)
#define SAADC_INTEN_DONE_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED2_Disabled (0UL)
#define I2S_PSEL_SDIN_CONNECT_Disconnected (1UL)
#define QDEC_PRESENT 
#define NFCT_SHORTS_FIELDLOST_SENSE_Enabled (1UL)
#define UARTE_INTEN_ENDTX_Enabled (1UL)
#define MWU_INTENCLR_PREGION1WA_Disabled (0UL)
#define BPROT_CONFIG0_REGION29_Msk (0x1UL << BPROT_CONFIG0_REGION29_Pos)
#define SAADC_STATUS_STATUS_Busy (1UL)
#define MACRO_MAP_FOR_PARAM_1(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param)
#define MACRO_MAP_FOR_PARAM_2(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_1 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_3(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_2 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_5(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_4 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_6(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_5 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define GPIO_OUTSET_PIN24_Pos (24UL)
#define MACRO_MAP_FOR_PARAM_8(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_7 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)
#define MPU_PROTENSET0_PROTREG24_Disabled BPROT_CONFIG0_REGION24_Disabled
#define ITM_IRR_ATREADYM_Msk (1UL )
#define MWU_PREGION_SUBS_SR2_Pos (2UL)
#define RADIO_PCNF1_STATLEN_Msk (0xFFUL << RADIO_PCNF1_STATLEN_Pos)
#define __FLT64_MIN__ 2.2250738585072014e-308F64
#define UARTE_INTEN_TXSTOPPED_Disabled (0UL)
#define WDT_REQSTATUS_RR6_Pos (6UL)
#define __IM volatile const
#define __IO volatile
#define PDM_EASYDMA_MAXCNT_SIZE 15
#define __REGISTER_PREFIX__ 
#define MPU_PROTENSET0_PROTREG16_Disabled BPROT_CONFIG0_REGION16_Disabled
#define I2S_INTEN_TXPTRUPD_Pos (5UL)
#define POWER_RAMONB_OFFRAM3_Pos (17UL)
#define RNG_VALUE_VALUE_Msk (0xFFUL << RNG_VALUE_VALUE_Pos)
#define RADIO_PCNF1_ENDIAN_Pos (24UL)
#define TWIS_ENABLE_ENABLE_Pos (0UL)
#define RADIO_INTENCLR_RSSIEND_Pos (7UL)
#define GPIO_OUTCLR_PIN21_Msk (0x1UL << GPIO_OUTCLR_PIN21_Pos)
#define RADIO_TXADDRESS_TXADDRESS_Pos (0UL)
#define TWI_INTENCLR_STOPPED_Disabled (0UL)
#define MWU_PREGION_SUBS_SR29_Msk (0x1UL << MWU_PREGION_SUBS_SR29_Pos)
#define PPI_CHG_CH2_Included (1UL)
#define TWI_INTENSET_RXDREADY_Set (1UL)
#define TWIS_INTENCLR_STOPPED_Disabled (0UL)
#define DWT_FUNCTION_FUNCTION_Pos 0U
#define ANON_UNIONS_ENABLE 
#define GPIO_OUT_PIN20_Msk (0x1UL << GPIO_OUT_PIN20_Pos)
#define NRF_COMP ((NRF_COMP_Type *) NRF_COMP_BASE)
#define SAADC_INTENCLR_CH0LIMITH_Enabled (1UL)
#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos)
#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)
#define CH3_TEP CH[3].TEP
#define SAADC_INTEN_CH6LIMITH_Pos (18UL)
#define UART_INTENSET_ERROR_Pos (9UL)
#define TWI_PSELSDA_PSELSDA_Msk (0xFFFFFFFFUL << TWI_PSELSDA_PSELSDA_Pos)
#define TWIM_RXD_LIST_LIST_Msk (0x7UL << TWIM_RXD_LIST_LIST_Pos)
#define MWU_REGIONENCLR_PRGN1WA_Enabled (1UL)
#define SPIM_INTENCLR_ENDTX_Clear (1UL)
#define GPIO_DIRSET_PIN24_Input (0UL)
#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos (0UL)
#define RADIO_INTENSET_BCMATCH_Set (1UL)
#define FIELD_ARRAY_SIZE(struct_type,field) (FIELD_SIZE(struct_type, field) / FIELD_SIZE(struct_type, field[0]))
#define RTC_EVTEN_COMPARE2_Pos (18UL)
#define MWU_INTENCLR_PREGION1RA_Clear (1UL)
#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)
#define TWIS_INTEN_RXSTARTED_Enabled (1UL)
#define SPIM_INTENSET_ENDTX_Disabled (0UL)
#define BPROT_CONFIG3_REGION122_Msk (0x1UL << BPROT_CONFIG3_REGION122_Pos)
#define GPIO_OUTSET_PIN13_High (1UL)
#define CCM_INTENCLR_ENDCRYPT_Msk (0x1UL << CCM_INTENCLR_ENDCRYPT_Pos)
#define UART_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Bypass (0UL)
#define UART1_INSTANCE_INDEX UART0_ENABLED
#define MPU_PROTENSET0_PROTREG9_Enabled BPROT_CONFIG0_REGION9_Enabled
#define MWU_NMIEN_PREGION0RA_Disabled (0UL)
#define PPI_CHEN_CH25_Msk (0x1UL << PPI_CHEN_CH25_Pos)
#define GPIO_LATCH_PIN9_Pos (9UL)
#define TWIM_RXD_LIST_LIST_Disabled (0UL)
#define BPROT_CONFIG2_REGION78_Pos (14UL)
#define WDT_REQSTATUS_RR3_Pos (3UL)
#define MWU_PERREGION_SUBSTATRA_SR0_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR0_Pos)
#define CLOCK_INTENCLR_LFCLKSTARTED_Enabled (1UL)
#define LPCOMP_ANADETECT_ANADETECT_Cross (0UL)
#define TWI_PSELSDA_PSELSDA_Disconnected (0xFFFFFFFFUL)
#define UART_INTENCLR_NCTS_Msk (0x1UL << UART_INTENCLR_NCTS_Pos)
#define PPI_CHEN_CH11_Pos (11UL)
#define WDT_REQSTATUS_RR1_DisabledOrRequested (0UL)
#define GPIO_DIRSET_PIN29_Pos (29UL)
#define RNG_CONFIG_DERCEN_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG42_Msk BPROT_CONFIG1_REGION42_Msk
#define MPU_PROTENSET1_PROTREG46_Pos BPROT_CONFIG1_REGION46_Pos
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define COMP_HYST_HYST_Hyst50mV (1UL)
#define NFCT_SELRES_RFU10_Pos (0UL)
#define TIMER_SHORTS_COMPARE4_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE4_STOP_Pos)
#define NFCT_INTENSET_TXFRAMESTART_Enabled (1UL)
#define GPIO_LATCH_PIN28_Pos (28UL)
#define PPI_CHENSET_CH24_Msk (0x1UL << PPI_CHENSET_CH24_Pos)
#define __CTYPE_PRINT (__CTYPE_BLANK | __CTYPE_PUNCT | __CTYPE_UPPER | __CTYPE_LOWER | __CTYPE_DIGIT)
#define RADIO_PREFIX0_AP3_Pos (24UL)
#define __UDQ_FBIT__ 64
#define CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos (0UL)
#define GPIO_DIRCLR_PIN26_Msk (0x1UL << GPIO_DIRCLR_PIN26_Pos)
#define GPIO_DIR_PIN4_Input (0UL)
#define APP_USBD_CDC_ACM_CONFIG_DEBUG_COLOR 0
#define NRF_SDH_BLE_LOG_LEVEL 3
#define POWER_RAMON_OFFRAM1_Pos (17UL)
#define QDEC_PSEL_LED_PIN_Pos (0UL)
#define GPIO_PIN_CNF_INPUT_Pos (1UL)
#define MACRO_MAP_FOR_11(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_10((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_13(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_12((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_14(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_13((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define GPIO_DIRCLR_PIN12_Pos (12UL)
#define QDEC_SHORTS_DBLRDY_STOP_Pos (5UL)
#define PPI_CHG0_CH3_Excluded PPI_CHG_CH3_Excluded
#define MPU_PROTENSET0_PROTREG0_Disabled BPROT_CONFIG0_REGION0_Disabled
#define TWIS_INTENCLR_READ_Clear (1UL)
#define BPROT_CONFIG0_REGION0_Msk (0x1UL << BPROT_CONFIG0_REGION0_Pos)
#define BPROT_CONFIG0_REGION8_Disabled (0UL)
#define RNG_INTENCLR_VALRDY_Pos (0UL)
#define RADIO_INTENCLR_ADDRESS_Enabled (1UL)
#define __FLT_MANT_DIG__ 24
#define MWU_PERREGION_SUBSTATRA_SR8_Access (1UL)
#define UARTE_INTENCLR_CTS_Disabled (0UL)
#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk
#define GPIO_OUT_PIN16_High (1UL)
#define MWU_REGIONEN_PRGN1WA_Pos (26UL)
#define UART_ENABLE_ENABLE_Enabled (4UL)
#define POWER_INTENCLR_POFWARN_Disabled (0UL)
#define GPIO_OUTSET_PIN15_Msk (0x1UL << GPIO_OUTSET_PIN15_Pos)
#define __VERSION__ "10.2.1 20201103 (release)"
#define CLOCK_HFCLKSTAT_STATE_NotRunning (0UL)
#define SCB_CPUID_IMPLEMENTER_Pos 24U
#define GPIO_IN_PIN6_Msk (0x1UL << GPIO_IN_PIN6_Pos)
#define APP_TIMER_SCHED_EVENT_DATA_SIZE sizeof(app_timer_event_t)
#define MWU_REGIONEN_RGN1RA_Disable (0UL)
#define GPIO_OUTCLR_PIN4_Clear (1UL)
#define __OM volatile
#define PPI_CHG0_CH2_Excluded PPI_CHG_CH2_Excluded
#define GPIO_OUTSET_PIN1_Msk (0x1UL << GPIO_OUTSET_PIN1_Pos)
#define GPIOTE_CONFIG_MODE_Event (1UL)
#define SPI_INTENCLR_READY_Pos (2UL)
#define NRF_TWI1_BASE 0x40004000UL
#define __UINT64_C(c) c ## ULL
#define QDEC_INTENSET_STOPPED_Enabled (1UL)
#define GPIO_OUTSET_PIN11_Low (0UL)
#define SAADC_INTENSET_CH7LIMITL_Set (1UL)
#define GPIO_IN_PIN22_High (1UL)
#define RTC_EVTENCLR_COMPARE1_Enabled (1UL)
#define EGU_INTENSET_TRIGGERED9_Disabled (0UL)
#define TEMP_B1_B1_Msk (0x3FFFUL << TEMP_B1_B1_Pos)
#define NFCT_INTENCLR_COLLISION_Pos (18UL)
#define NFCT_TXD_FRAMECONFIG_PARITY_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_PARITY_Pos)
#define UARTE_INTEN_TXSTARTED_Disabled (0UL)
#define GPIO_OUT_PIN21_High (1UL)
#define GPIO_OUT_PIN8_Msk (0x1UL << GPIO_OUT_PIN8_Pos)
#define POWER_RAMSTATUS_RAMBLOCK1_Pos (1UL)
#define SPIS_STATUS_OVERFLOW_Pos (1UL)
#define FICR_NFC_TAGHEADER1_UD4_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD4_Pos)
#define TWIS_TXD_AMOUNT_AMOUNT_Pos (0UL)
#define PPI_CHG1_CH0_Msk PPI_CHG_CH0_Msk
#define MWU_PERREGION_SUBSTATWA_SR30_Access (1UL)
#define TWIM_INTENSET_STOPPED_Enabled (1UL)
#define MPU_RASR_ATTRS_Pos 16U
#define MWU_REGIONENSET_PRGN0WA_Msk (0x1UL << MWU_REGIONENSET_PRGN0WA_Pos)
#define GPIO_OUTCLR_PIN19_Low (0UL)
#define TWIS_INTENCLR_READ_Pos (26UL)
#define SAADC_INTENSET_STARTED_Enabled (1UL)
#define TWIS_INTEN_ERROR_Pos (9UL)
#define TWIM_INTENSET_STOPPED_Disabled (0UL)
#define RTC_INTENCLR_COMPARE1_Msk (0x1UL << RTC_INTENCLR_COMPARE1_Pos)
#define TWIM_ERRORSRC_ANACK_Received (1UL)
#define GPIO_OUT_PIN4_Low (0UL)
#define EGU_INTENSET_TRIGGERED6_Pos (6UL)
#define RADIO_DACNF_ENA1_Pos (1UL)
#define RADIO_DACNF_TXADD6_Pos (14UL)
#define NRF_LOG_BACKEND_UART_TEMP_BUFFER_SIZE 64
#define SAADC_INTENCLR_CH2LIMITL_Clear (1UL)
#define BPROT_CONFIG2_REGION83_Enabled (1UL)
#define GPIO_OUTSET_PIN5_Low (0UL)
#define CoreDebug_DEMCR_VC_INTERR_Pos 9U
#define LPCOMP_INTENSET_UP_Enabled (1UL)
#define SAADC_CONFIG_LOG_ENABLED 1
#define PPI_CHENCLR_CH20_Clear (1UL)
#define COMP_MODE_SP_Normal (1UL)
#define PPI_CHG_CH4_Msk (0x1UL << PPI_CHG_CH4_Pos)
#define GPIOTE_INTENCLR_IN5_Msk (0x1UL << GPIOTE_INTENCLR_IN5_Pos)
#define MWU_PERREGION_SUBSTATWA_SR3_NoAccess (0UL)
#define NFCT_INTENCLR_TXFRAMEEND_Msk (0x1UL << NFCT_INTENCLR_TXFRAMEEND_Pos)
#define SAADC_RESOLUTION_VAL_8bit (0UL)
#define MWU_REGIONENSET_RGN0RA_Enabled (1UL)
#define RADIO_POWER_POWER_Enabled (1UL)
#define PPI_CHG_CH9_Included (1UL)
#define NFCT_INTENSET_ERROR_Set (1UL)
#define MWU_REGION_END_END_Pos (0UL)
#define BPROT_CONFIG1_REGION42_Disabled (0UL)
#define BPROT_PRESENT 
#define PPI_CHG2_CH10_Included PPI_CHG_CH10_Included
#define TIMER_INTENSET_COMPARE5_Enabled (1UL)
#define __stdint_H 
#define COMP_REFSEL_REFSEL_Int2V4 (2UL)
#define MWU_PREGION_SUBS_SR15_Pos (15UL)
#define GPIO_DIR_PIN17_Input (0UL)
#define MWU_REGIONENSET_PRGN1RA_Msk (0x1UL << MWU_REGIONENSET_PRGN1RA_Pos)
#define TIMER_INTENCLR_COMPARE4_Enabled (1UL)
#define GET_ARGS_AFTER_1_(a1,...) __VA_ARGS__
#define NFCT_INTENSET_COLLISION_Set (1UL)
#define NRF_SDH_ANT_DEBUG_COLOR 0
#define BYTES_TO_WORDS(n_bytes) (((n_bytes) + 3) >> 2)
#define MWU_REGIONENCLR_RGN2WA_Disabled (0UL)
#define NFCT_SENSRES_RFU5_Msk (0x1UL << NFCT_SENSRES_RFU5_Pos)
#define PWM_INTENCLR_SEQEND0_Clear (1UL)
#define PPI_CHENCLR_CH10_Enabled (1UL)
#define POWER_RESETREAS_DIF_NotDetected (0UL)
#define NUM_IS_MORE_THAN_1_PROBE_(...) GET_VA_ARG_1(GET_ARGS_AFTER_1(__VA_ARGS__))
#define TIMER_SHORTS_COMPARE0_CLEAR_Pos (0UL)
#define NFCT_INTEN_TXFRAMESTART_Enabled (1UL)
#define INT_FAST16_MAX INT32_MAX
#define NUM_VA_ARGS_LESS_1_IMPL(_ignored,_0,_1,_2,_3,_4,_5,_6,_7,_8,_9,_10,_11,_12,_13,_14,_15,_16,_17,_18,_19,_20,_21,_22,_23,_24,_25,_26,_27,_28,_29,_30,_31,_32,_33,_34,_35,_36,_37,_38,_39,_40,_41,_42,_43,_44,_45,_46,_47,_48,_49,_50,_51,_52,_53,_54,_55,_56,_57,_58,_59,_60,_61,_62,N,...) N
#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardEnd (0UL)
#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL)
#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL)
#define TPI_FIFO0_ETM0_Pos 0U
#define TWIS_CONFIG_ADDRESS0_Enabled (1UL)
#define PPI_CHENCLR_CH23_Pos (23UL)
#define NFCT_INTEN_STARTED_Enabled (1UL)
#define SAADC_INTEN_CH6LIMITL_Pos (19UL)
#define EGU_INTENCLR_TRIGGERED13_Pos (13UL)
#define RTC_EVTENCLR_COMPARE0_Msk (0x1UL << RTC_EVTENCLR_COMPARE0_Pos)
#define MWU_INTEN_REGION1WA_Pos (2UL)
#define GPIO_DIR_PIN6_Pos (6UL)
#define PPI_CHG1_CH8_Msk PPI_CHG_CH8_Msk
#define SCB_CPUID_REVISION_Msk (0xFUL )
#define NFCT_INTEN_ERROR_Msk (0x1UL << NFCT_INTEN_ERROR_Pos)
#define MWU_PREGION_SUBS_SR24_Exclude (0UL)
#define MACRO_MAP_FOR_PARAM_4(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_3 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define BPROT_CONFIG0_REGION31_Pos (31UL)
#define BPROT_CONFIG1_REGION53_Enabled (1UL)
#define NFCT_INTENCLR_SELECTED_Disabled (0UL)
#define RTC_INTENCLR_TICK_Disabled (0UL)
#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)
#define TIMER_CONFIG_LOG_ENABLED 0
#define NRF_LOG_USES_TIMESTAMP 0
#define __ARM_FEATURE_FMA 1
#define RADIO_DAI_DAI_Msk (0x7UL << RADIO_DAI_DAI_Pos)
#define TWIS_ADDRESS_ADDRESS_Msk (0x7FUL << TWIS_ADDRESS_ADDRESS_Pos)
#define LPCOMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL << LPCOMP_EXTREFSEL_EXTREFSEL_Pos)
#define SAADC_CH_CONFIG_RESP_Msk (0x3UL << SAADC_CH_CONFIG_RESP_Pos)
#define TWIS_CONFIG_INFO_COLOR 0
#define GPIO_DIRCLR_PIN21_Output (1UL)
#define PPI_CHG2_CH11_Included PPI_CHG_CH11_Included
#define __CTYPE_LOWER 0x02
#define EGU_INTENSET_TRIGGERED3_Set (1UL)
#define MACRO_MAP_FOR_PARAM_7(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_6 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define TIMER_INTENCLR_COMPARE5_Msk (0x1UL << TIMER_INTENCLR_COMPARE5_Pos)
#define TWI_CONFIG_INFO_COLOR 0
#define FICR_TEMP_B4_B_Pos (0UL)
#define NFCT_INTENSET_RXFRAMESTART_Set (1UL)
#define __stddef_H 
#define MPU_PROTENSET0_PROTREG14_Set BPROT_CONFIG0_REGION14_Enabled
#define RADIO_TXPOWER_TXPOWER_Msk (0xFFUL << RADIO_TXPOWER_TXPOWER_Pos)
#define MWU_INTEN_REGION2RA_Pos (5UL)
#define MWU_REGIONENSET_PRGN0WA_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR20_Pos (20UL)
#define RTC_EVTENCLR_OVRFLW_Msk (0x1UL << RTC_EVTENCLR_OVRFLW_Pos)
#define WDT_RUNSTATUS_RUNSTATUS_NotRunning (0UL)
#define PPI_CHG_CH15_Pos (15UL)
#define TWIS_MATCH_MATCH_Msk (0x1UL << TWIS_MATCH_MATCH_Pos)
#define MACRO_MAP_FOR_PARAM_9(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_8 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define COMP_PSEL_PSEL_Msk (0x7UL << COMP_PSEL_PSEL_Pos)
#define COMP_INTENCLR_DOWN_Msk (0x1UL << COMP_INTENCLR_DOWN_Pos)
#define BPROT_CONFIG3_REGION121_Pos (25UL)
#define QDEC_INTENSET_DBLRDY_Set (1UL)
#define TWIS_INTENSET_ERROR_Set (1UL)
#define BPROT_CONFIG3_REGION112_Enabled (1UL)
#define UART_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL)
#define GPIO_DIR_PIN30_Msk (0x1UL << GPIO_DIR_PIN30_Pos)
#define PPI_CHG0_CH4_Pos PPI_CHG_CH4_Pos
#define MWU_PERREGION_SUBSTATRA_SR28_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR28_Pos)
#define GPIO_OUTCLR_PIN0_Pos (0UL)
#define CLOCK_INTENCLR_HFCLKSTARTED_Pos (0UL)
#define GPIO_DIRSET_PIN20_Input (0UL)
#define NFCT_PACKETPTR_PTR_Pos (0UL)
#define GPIO_DIR_PIN15_Output (1UL)
#define RADIO_MODE_MODE_Nrf_1Mbit (0UL)
#define UARTE_INTENSET_TXDRDY_Pos (7UL)
#define PPI_CHG3_CH13_Pos PPI_CHG_CH13_Pos
#define RADIO_SHORTS_END_START_Pos (5UL)
#define MWU_PERREGION_SUBSTATRA_SR14_Pos (14UL)
#define PPI_CHG2_CH15_Pos PPI_CHG_CH15_Pos
#define EGU2_CH_NUM 16
#define NRF_LOG_ERROR_COLOR 2
#define MWU_NMIENSET_REGION1WA_Enabled (1UL)
#define BPROT_CONFIG0_REGION23_Enabled (1UL)
#define PWM_CONFIG_LOG_LEVEL 3
#define EGU_INTEN_TRIGGERED5_Msk (0x1UL << EGU_INTEN_TRIGGERED5_Pos)
#define RADIO_CRCCNF_LEN_Msk (0x3UL << RADIO_CRCCNF_LEN_Pos)
#define TWI1_ENABLED 0
#define EGU_INTENCLR_TRIGGERED7_Msk (0x1UL << EGU_INTENCLR_TRIGGERED7_Pos)
#define VERIFY_MODULE_INITIALIZED() VERIFY_TRUE((MODULE_INITIALIZED), NRF_ERROR_INVALID_STATE)
#define PPI_CHENSET_CH0_Msk (0x1UL << PPI_CHENSET_CH0_Pos)
#define MPU_PROTENSET0_PROTREG15_Pos BPROT_CONFIG0_REGION15_Pos
#define I2S_PSEL_MCK_CONNECT_Connected (0UL)
#define RTC_INTENCLR_COMPARE3_Clear (1UL)
#define CCM_MODE_MODE_Msk (0x1UL << CCM_MODE_MODE_Pos)
#define NFCT_INTENCLR_FIELDDETECTED_Enabled (1UL)
#define TIMER_SHORTS_COMPARE2_STOP_Disabled (0UL)
#define GPIO_IN_PIN26_High (1UL)
#define SPIM_INTENCLR_STOPPED_Clear (1UL)
#define PDM_ENABLE_ENABLE_Msk (0x1UL << PDM_ENABLE_ENABLE_Pos)
#define MWU_NMIENSET_REGION3WA_Disabled (0UL)
#define PDM_PSEL_CLK_CONNECT_Connected (0UL)
#define SPI_FREQUENCY_FREQUENCY_K500 (0x08000000UL)
#define GPIO_DIRSET_PIN14_Output (1UL)
#define MWU_REGIONEN_RGN2WA_Disable (0UL)
#define GPIO_IN_PIN17_Low (0UL)
#define SPIS_CONFIG_CPOL_Pos (2UL)
#define GPIO_DIRCLR_PIN26_Clear (1UL)
#define GPIO_OUTSET_PIN27_Low (0UL)
#define TWI_FREQUENCY_FREQUENCY_K400 (0x06680000UL)
#define PPI_CHG0_CH9_Excluded PPI_CHG_CH9_Excluded
#define GPIO_OUTSET_PIN8_High (1UL)
#define GPIOTE_INTENSET_IN2_Pos (2UL)
#define GPIO_OUTCLR_PIN21_Low (0UL)
#define APP_TIMER_CONFIG_USE_SCHEDULER 0
#define MWU_NMIENSET_PREGION0WA_Pos (24UL)
#define TPI_TRIGGER_TRIGGER_Pos 0U
#define PPI_CHEN_CH2_Disabled (0UL)
#define GPIO_DIRCLR_PIN2_Input (0UL)
#define SPIS_INTENCLR_END_Msk (0x1UL << SPIS_INTENCLR_END_Pos)
#define TWIM_INTENSET_TXSTARTED_Disabled (0UL)
#define GPIO_OUTCLR_PIN1_Clear (1UL)
#define GPIO_IN_PIN31_High (1UL)
#define PPI_CHG_CH9_Msk (0x1UL << PPI_CHG_CH9_Pos)
#define MPU_PROTENSET1_PROTREG43_Disabled BPROT_CONFIG1_REGION43_Disabled
#define NORDIC_COMMON_H__ 
#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)
#define __NRF52_BITS_H 
#define MACRO_MAP_REC_12(macro,a,...) macro(a) MACRO_MAP_REC_11(macro, __VA_ARGS__, )
#define RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED 0
#define SPIS_STATUS_OVERFLOW_Msk (0x1UL << SPIS_STATUS_OVERFLOW_Pos)
#define NRF_SAADC ((NRF_SAADC_Type *) NRF_SAADC_BASE)
#define MPU_PROTENSET1_PROTREG35_Disabled BPROT_CONFIG1_REGION35_Disabled
#define SAADC_INTENCLR_CH1LIMITL_Pos (9UL)
#define MACRO_MAP_REC_13(macro,a,...) macro(a) MACRO_MAP_REC_12(macro, __VA_ARGS__, )
#define SPIS_PSEL_SCK_CONNECT_Pos (31UL)
#define _PRIO_APP_LOW 6
#define PDM_PRESENT 
#define MWU_REGIONENCLR_RGN3WA_Pos (6UL)
#define PPI_CHENCLR_CH14_Msk (0x1UL << PPI_CHENCLR_CH14_Pos)
#define BPROT_CONFIG1_REGION34_Enabled (1UL)
#define MWU_REGIONENSET_RGN1WA_Enabled (1UL)
#define GPIO_DIR_PIN1_Output (1UL)
#define MWU_NMIENSET_PREGION1RA_Pos (27UL)
#define BPROT_CONFIG1_REGION34_Msk (0x1UL << BPROT_CONFIG1_REGION34_Pos)
#define MPU_PROTENSET1_PROTREG47_Set BPROT_CONFIG1_REGION47_Enabled
#define GPIO_DIRCLR_PIN1_Output (1UL)
#define __FLT32X_MIN_EXP__ (-1021)
#define GPIO_DIRSET_PIN14_Set (1UL)
#define MPU_CTRL_ENABLE_Msk (1UL )
#define NVMC_CONFIG_WEN_Pos (0UL)
#define APSR_C_Pos 29U
#define BPROT_CONFIG0_REGION22_Msk (0x1UL << BPROT_CONFIG0_REGION22_Pos)
#define EGU_INTENSET_TRIGGERED12_Pos (12UL)
#define PPI_CHG0_CH3_Msk PPI_CHG_CH3_Msk
#define MWU_NMIENCLR_REGION2WA_Disabled (0UL)
#define GPIO_OUTCLR_PIN0_Clear (1UL)
#define NRF_DRV_UART_INSTANCE(id) { .reg = {NRF_DRV_UART_PERIPHERAL(id)}, .drv_inst_idx = CONCAT_3(UART, id, _INSTANCE_INDEX),}
#define SPIS_MAXTX_MAXTX_Pos SPIS_TXD_MAXCNT_MAXCNT_Pos
#define PWM_INTENCLR_LOOPSDONE_Clear (1UL)
#define MPU_PROTENSET1_PROTREG34_Enabled BPROT_CONFIG1_REGION34_Enabled
#define MWU_PREGION_SUBS_SR6_Exclude (0UL)
#define PPI_CHG2_CH7_Pos PPI_CHG_CH7_Pos
#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)
#define PWM_MODE_UPDOWN_Up (0UL)
#define PPI_CHEN_CH2_Enabled (1UL)
#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Disabled (0UL)
#define PPI_CHENCLR_CH11_Clear (1UL)
#define MWU_INTENCLR_PREGION0RA_Disabled (0UL)
#define POWER_RAM_POWERSET_S0POWER_Msk (0x1UL << POWER_RAM_POWERSET_S0POWER_Pos)
#define MWU_PERREGION_SUBSTATWA_SR11_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR11_Pos)
#define PPI_CHG1_CH6_Included PPI_CHG_CH6_Included
#define MWU_INTEN_PREGION1WA_Disabled (0UL)
#define EGU_INTEN_TRIGGERED13_Disabled (0UL)
#define SPIM_CONFIG_CPHA_Msk (0x1UL << SPIM_CONFIG_CPHA_Pos)
#define MWU_PREGION_SUBS_SR28_Msk (0x1UL << MWU_PREGION_SUBS_SR28_Pos)
#define PPI_CHENCLR_CH1_Disabled (0UL)
#define POWER_RAMON_ONRAM1_Pos (1UL)
#define NRF_FAULT_ID_SDK_ERROR NRF_FAULT_ID_SDK_RANGE_START + 1
#define QDEC_PSEL_B_PIN_Pos (0UL)
#define NRF_DRV_UART_DEFAULT_CONFIG { .pseltxd = NRF_UART_PSEL_DISCONNECTED, .pselrxd = NRF_UART_PSEL_DISCONNECTED, .pselcts = NRF_UART_PSEL_DISCONNECTED, .pselrts = NRF_UART_PSEL_DISCONNECTED, .p_context = NULL, .hwfc = (nrf_uart_hwfc_t)UART_DEFAULT_CONFIG_HWFC, .parity = (nrf_uart_parity_t)UART_DEFAULT_CONFIG_PARITY, .baudrate = (nrf_uart_baudrate_t)UART_DEFAULT_CONFIG_BAUDRATE, .interrupt_priority = UART_DEFAULT_CONFIG_IRQ_PRIORITY, .use_easy_dma = true }
#define NFCT_RXD_FRAMECONFIG_CRCMODERX_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos)
#define SAADC_INTENSET_CH6LIMITH_Enabled (1UL)
#define GPIO_DIR_PIN19_Pos (19UL)
#define NRF_TWIM0 ((NRF_TWIM_Type *) NRF_TWIM0_BASE)
#define NRF_TWIM1 ((NRF_TWIM_Type *) NRF_TWIM1_BASE)
#define MPU_RASR_ENABLE_Msk (1UL )
#define MWU_INTENSET_REGION2RA_Enabled (1UL)
#define RADIO_PCNF1_WHITEEN_Msk (0x1UL << RADIO_PCNF1_WHITEEN_Pos)
#define DEBUG 1
#define MWU_PREGION_SUBS_SR14_Pos (14UL)
#define GPIO_OUTSET_PIN23_Pos (23UL)
#define SAADC_INTENCLR_CH2LIMITH_Clear (1UL)
#define __FLT64_NORM_MAX__ 1.7976931348623157e+308F64
#define TWIM_INTENSET_TXSTARTED_Msk (0x1UL << TWIM_INTENSET_TXSTARTED_Pos)
#define PWM_INTENCLR_STOPPED_Pos (1UL)
#define PPI_CHEN_CH6_Disabled (0UL)
#define MWU_PREGION_SUBS_SR1_Pos (1UL)
#define QDEC_INTENCLR_STOPPED_Enabled (1UL)
#define WDT_REQSTATUS_RR5_Pos (5UL)
#define MACRO_MAP_FOR_PARAM_0(n_list,param,...) 
#define SAADC_INTENCLR_CH5LIMITL_Enabled (1UL)
#define MWU_REGIONENCLR_RGN2RA_Enabled (1UL)
#define GPIO_DIRCLR_PIN28_Output (1UL)
#define GPIO_DIR_PIN18_Pos (18UL)
#define RADIO_INTENSET_READY_Msk (0x1UL << RADIO_INTENSET_READY_Pos)
#define PPI_CHG1_CH9_Msk PPI_CHG_CH9_Msk
#define MWU_NMIENSET_REGION3WA_Set (1UL)
#define SPIS_CONFIG_CPOL_ActiveHigh (0UL)
#define POWER_RAM_POWERSET_S0RETENTION_On (1UL)
#define SAADC_INTENCLR_CH2LIMITH_Pos (10UL)
#define SCnSCB_ACTLR_DISFOLD_Pos 2U
#define GPIO_DIR_PIN13_Input (0UL)
#define RADIO_INTENSET_DEVMISS_Msk (0x1UL << RADIO_INTENSET_DEVMISS_Pos)
#define POWER_RAM_POWER_S1RETENTION_Pos (17UL)
#define TWIM_INTENCLR_STOPPED_Enabled (1UL)
#define TWIS_CONFIG_ADDRESS1_Enabled (1UL)
#define COMP_INTEN_CROSS_Msk (0x1UL << COMP_INTEN_CROSS_Pos)
#define COMP_INTENCLR_READY_Pos (0UL)
#define NFCT_MAXLEN_MAXLEN_Msk (0x1FFUL << NFCT_MAXLEN_MAXLEN_Pos)
#define MWU_REGIONEN_PRGN0WA_Disable (0UL)
#define MWU_PREGION_SUBS_SR26_Include (1UL)
#define LPCOMP_REFSEL_REFSEL_Ref1_8Vdd (0UL)
#define NFCT_INTENCLR_RXERROR_Pos (10UL)
#define SAADC_INTENCLR_STARTED_Enabled (1UL)
#define GPIO_DIRCLR_PIN19_Input (0UL)
#define MWU_PERREGION_SUBSTATWA_SR24_Access (1UL)
#define EGU_INTENCLR_TRIGGERED5_Enabled (1UL)
#define EGU_INTENSET_TRIGGERED14_Enabled (1UL)
#define QDEC_INTENSET_STOPPED_Set (1UL)
#define POWER_RESETREAS_LPCOMP_NotDetected (0UL)
#define CH2_TEP CH[2].TEP
#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)
#define SAADC_CH_CONFIG_GAIN_Pos (8UL)
#define RADIO_SHORTS_READY_START_Disabled (0UL)
#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos)
#define MWU_PERREGION_SUBSTATRA_SR2_NoAccess (0UL)
#define SAADC_INTENCLR_RESULTDONE_Clear (1UL)
#define MPU_PROTENSET0_PROTREG13_Enabled BPROT_CONFIG0_REGION13_Enabled
#define GPIO_OUTSET_PIN8_Low (0UL)
#define BPROT_CONFIG3_REGION113_Disabled (0UL)
#define BPROT_CONFIG1_REGION42_Pos (10UL)
#define MWU_PREGION_SUBS_SR2_Include (1UL)
#define TIMER_SHORTS_COMPARE3_CLEAR_Enabled (1UL)
#define MWU_NMIENSET_REGION0WA_Disabled (0UL)
#define RTC_EVTEN_COMPARE1_Pos (17UL)
#define MWU_PERREGION_SUBSTATWA_SR5_Access (1UL)
#define SAADC_INTENSET_CH4LIMITL_Pos (15UL)
#define PPI_CHEN_CH22_Enabled (1UL)
#define WDT_INTENSET_TIMEOUT_Set (1UL)
#define TWI_SHORTS_BB_SUSPEND_Pos (0UL)
#define BPROT_CONFIG3_REGION121_Msk (0x1UL << BPROT_CONFIG3_REGION121_Pos)
#define ECB_INTENSET_ERRORECB_Set (1UL)
#define QDEC_INTENCLR_REPORTRDY_Enabled (1UL)
#define __LLFRACT_IBIT__ 0
#define PWM_INTENSET_SEQEND0_Pos (4UL)
#define GPIO_DIRSET_PIN6_Pos (6UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV11 (0x16000000UL)
#define TWIM_INTENSET_LASTRX_Enabled (1UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV15 (0x11000000UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV16 (0x10000000UL)
#define GPIO_OUTCLR_PIN15_Clear (1UL)
#define I2S_INTENCLR_TXPTRUPD_Enabled (1UL)
#define MWU_NMIENSET_PREGION1RA_Disabled (0UL)
#define __UINT16_MAX__ 0xffff
#define __INT32_C(c) c ## L
#define PPI_CHEN_CH24_Msk (0x1UL << PPI_CHEN_CH24_Pos)
#define FICR_TEMP_B0_B_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR3_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR3_Pos)
#define GPIO_DIR_PIN5_Pos (5UL)
#define __ORDER_PDP_ENDIAN__ 3412
#define BPROT_CONFIG2_REGION77_Pos (13UL)
#define RTC_EVTENSET_OVRFLW_Disabled (0UL)
#define ITM_RXBUFFER_EMPTY 0x5AA55AA5U
#define NRF_CLI_UART_CONFIG_LOG_ENABLED 0
#define __UHQ_FBIT__ 16
#define GPIO_DIR_PIN6_Output (1UL)
#define ECB_INTENSET_ERRORECB_Enabled (1UL)
#define EGU_INTEN_TRIGGERED15_Pos (15UL)
#define RADIO_POWER_POWER_Msk (0x1UL << RADIO_POWER_POWER_Pos)
#define SPIS_INTENSET_ENDRX_Disabled (0UL)
#define __LLACCUM_FBIT__ 31
#define GPIO_OUT_PIN0_High (1UL)
#define PPI_CHEN_CH10_Pos (10UL)
#define SPIM1_MAX_DATARATE 8
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV21 (0x0C000000UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV23 (0x0B000000UL)
#define MPU_PROTENSET1_PROTREG58_Disabled BPROT_CONFIG1_REGION58_Disabled
#define NRF_LOG_FILTERS_ENABLED 0
#define UART_INTENSET_RXTO_Set (1UL)
#define QDEC_REPORTPER_REPORTPER_1Smpl (8UL)
#define GPIO_LATCH_PIN27_Pos (27UL)
#define PPI_CHENSET_CH23_Msk (0x1UL << PPI_CHENSET_CH23_Pos)
#define RADIO_PREFIX0_AP2_Pos (16UL)
#define MWU_NMIENSET_REGION2RA_Pos (5UL)
#define SAADC_INTEN_CALIBRATEDONE_Disabled (0UL)
#define SPIM_INTENCLR_ENDRX_Msk (0x1UL << SPIM_INTENCLR_ENDRX_Pos)
#define GPIO_OUTCLR_PIN19_High (1UL)
#define TWIM_SHORTS_LASTTX_STOP_Pos (9UL)
#define GPIO_DIRCLR_PIN25_Msk (0x1UL << GPIO_DIRCLR_PIN25_Pos)
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)
#define QDEC_INTENCLR_STOPPED_Pos (4UL)
#define GPIO_DIRSET_PIN31_Output (1UL)
#define BPROT_CONFIG2_REGION90_Disabled (0UL)
#define CLOCK_INTENSET_DONE_Set (1UL)
#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)
#define POWER_RAMON_OFFRAM0_Pos (16UL)
#define MPU_PROTENSET0_PROTREG19_Msk BPROT_CONFIG0_REGION19_Msk
#define PPI_CHG3_CH0_Excluded PPI_CHG_CH0_Excluded
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV31 (0x08400000UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV32 (0x08000000UL)
#define GPIO_DIRCLR_PIN11_Pos (11UL)
#define QDEC_INTENCLR_ACCOF_Enabled (1UL)
#define QDEC_PSEL_A_CONNECT_Msk (0x1UL << QDEC_PSEL_A_CONNECT_Pos)
#define SAADC_STATUS_STATUS_Pos (0UL)
#define PWM_INTENSET_SEQEND0_Enabled (1UL)
#define SCB_AIRCR_VECTRESET_Msk (1UL )
#define CLOCK_HFCLKRUN_STATUS_Msk (0x1UL << CLOCK_HFCLKRUN_STATUS_Pos)
#define EGU_INTENSET_TRIGGERED7_Enabled (1UL)
#define MWU_REGIONENSET_RGN0WA_Pos (0UL)
#define PPI_CHG1_CH14_Msk PPI_CHG_CH14_Msk
#define UARTE_INTENCLR_CTS_Clear (1UL)
#define MWU_INTENCLR_REGION1WA_Pos (2UL)
#define I2S_CONFIG_SWIDTH_SWIDTH_16BIT I2S_CONFIG_SWIDTH_SWIDTH_16Bit
#define UINT64_MAX 18446744073709551615ULL
#define RADIO_SHORTS_DISABLED_RSSISTOP_Disabled (0UL)
#define SAADC_CH_CONFIG_TACQ_Msk (0x7UL << SAADC_CH_CONFIG_TACQ_Pos)
#define CLOCK_HFCLKSTAT_SRC_Msk (0x1UL << CLOCK_HFCLKSTAT_SRC_Pos)
#define BPROT_CONFIG1_REGION38_Disabled (0UL)
#define GPIO_DIRCLR_PIN22_Clear (1UL)
#define UARTE_INTEN_ERROR_Disabled (0UL)
#define SAADC_INTENSET_CH5LIMITH_Pos (16UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV42 (0x06000000UL)
#define MWU_NMIENCLR_REGION0RA_Msk (0x1UL << MWU_NMIENCLR_REGION0RA_Pos)
#define NRF_TWIS0 ((NRF_TWIS_Type *) NRF_TWIS0_BASE)
#define PPI_CHG_CH24_Excluded (0UL)
#define FIELD_SIZE(struct_type,field) sizeof(((struct struct_type*)NULL)->field)
#define GPIO_OUTSET_PIN14_Msk (0x1UL << GPIO_OUTSET_PIN14_Pos)
#define NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Pos (0UL)
#define GPIO_OUTSET_PIN31_Set (1UL)
#define SPI_PSEL_SCK_PSELSCK_Pos (0UL)
#define __UINT_LEAST16_TYPE__ short unsigned int
#define COMP_INTEN_CROSS_Disabled (0UL)
#define SPIM_INTENCLR_ENDTX_Enabled (1UL)
#define GPIO_IN_PIN5_Msk (0x1UL << GPIO_IN_PIN5_Pos)
#define PPI_CHG_CH16_Excluded (0UL)
#define MWU_PERREGION_SUBSTATRA_SR30_NoAccess (0UL)
#define GPIO_OUTSET_PIN0_Msk (0x1UL << GPIO_OUTSET_PIN0_Pos)
#define NRF_ERROR_IOT_ERR_BASE_STOP (0xAFFF)
#define MWU_REGIONENSET_RGN1RA_Pos (3UL)
#define NRF_MPU NRF_BPROT
#define MWU_INTENCLR_REGION2RA_Pos (5UL)
#define MWU_PERREGION_SUBSTATWA_SR23_NoAccess (0UL)
#define GPIO_OUTSET_PIN10_Low (0UL)
#define GPIO_IN_PIN29_Pos (29UL)
#define TWIS_INTEN_ERROR_Msk (0x1UL << TWIS_INTEN_ERROR_Pos)
#define I2S_PSEL_SDOUT_CONNECT_Pos (31UL)
#define MWU_INTENSET_REGION3WA_Enabled (1UL)
#define PPI_CHENCLR_CH8_Disabled (0UL)
#define GPIO_IN_PIN1_Low (0UL)
#define POWER_INTENSET_SLEEPEXIT_Enabled (1UL)
#define TEMP_INTENCLR_DATARDY_Pos (0UL)
#define NRF_SDH_LOG_LEVEL 3
#define MWU_PERREGION_SUBSTATWA_SR15_NoAccess (0UL)
#define GPIO_OUT_PIN7_Msk (0x1UL << GPIO_OUT_PIN7_Pos)
#define SAADC_CH_PSELN_PSELN_Msk (0x1FUL << SAADC_CH_PSELN_PSELN_Pos)
#define MWU_PERREGION_SUBSTATRA_SR14_NoAccess (0UL)
#define POWER_RAMSTATUS_RAMBLOCK0_Pos (0UL)
#define TPI_FIFO1_ETM_ATVALID_Pos 26U
#define MWU_REGIONENCLR_RGN3WA_Enabled (1UL)
#define TWIS_INTEN_ERROR_Disabled (0UL)
#define PWM_INTEN_LOOPSDONE_Msk (0x1UL << PWM_INTEN_LOOPSDONE_Pos)
#define PPI_CHENCLR_CH9_Enabled (1UL)
#define MPU_PROTENSET0_PROTREG12_Enabled BPROT_CONFIG0_REGION12_Enabled
#define TPI_FIFO1_ITM2_Pos 16U
#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)
#define MWU_PREGION_SUBS_SR16_Exclude (0UL)
#define __UINTPTR_MAX__ 0xffffffffU
#define GPIO_OUTCLR_PIN18_Low (0UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV63 (0x04100000UL)
#define PPI_CHG3_CH3_Pos PPI_CHG_CH3_Pos
#define SAADC_INTENSET_STARTED_Disabled (0UL)
#define UART1_ENABLED 0
#define RADIO_DACNF_ENA0_Pos (0UL)
#define RADIO_DACNF_TXADD5_Pos (13UL)
#define QDEC_ACC_ACC_Pos (0UL)
#define NFCT_SENSRES_NFCIDSIZE_NFCID1Triple (2UL)
#define NRF_PWM2_BASE 0x40022000UL
#define UART_INTENSET_CTS_Enabled (1UL)
#define I2S_PSEL_LRCK_PIN_Pos (0UL)
#define NRF_RNG_BASE 0x4000D000UL
#define PPI_CHG_CH3_Msk (0x1UL << PPI_CHG_CH3_Pos)
#define TIMER0_CC_NUM 4
#define GPIOTE_INTENCLR_IN4_Msk (0x1UL << GPIOTE_INTENCLR_IN4_Pos)
#define __SIZE_TYPE__ unsigned int
#define NRF_SPIS1 ((NRF_SPIS_Type *) NRF_SPIS1_BASE)
#define LPCOMP_PSEL_PSEL_AnalogInput0 (0UL)
#define LPCOMP_PSEL_PSEL_AnalogInput1 (1UL)
#define LPCOMP_PSEL_PSEL_AnalogInput2 (2UL)
#define LPCOMP_PSEL_PSEL_AnalogInput3 (3UL)
#define LPCOMP_PSEL_PSEL_AnalogInput4 (4UL)
#define LPCOMP_PSEL_PSEL_AnalogInput5 (5UL)
#define LPCOMP_PSEL_PSEL_AnalogInput6 (6UL)
#define LPCOMP_PSEL_PSEL_AnalogInput7 (7UL)
#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)
#define EGU_INTENSET_TRIGGERED1_Msk (0x1UL << EGU_INTENSET_TRIGGERED1_Pos)
#define TWIS_ERRORSRC_OVERREAD_NotDetected (0UL)
#define MWU_REGIONENCLR_RGN0RA_Pos (1UL)
#define TWIM_TXD_LIST_LIST_Msk (0x7UL << TWIM_TXD_LIST_LIST_Pos)
#define MWU_PREGION_SUBS_SR30_Pos (30UL)
#define SPIS_INTENCLR_ACQUIRED_Pos (10UL)
#define FICR_NFC_TAGHEADER0_MFGID_Pos (0UL)
#define BPROT_CONFIG2_REGION68_Msk (0x1UL << BPROT_CONFIG2_REGION68_Pos)
#define BPROT_CONFIG3_REGION109_Pos (13UL)
#define UARTE_PSEL_CTS_CONNECT_Connected (0UL)
#define MWU_PREGION_SUBS_SR22_Exclude (0UL)
#define SPIS_SEMSTAT_SEMSTAT_Msk (0x3UL << SPIS_SEMSTAT_SEMSTAT_Pos)
#define RADIO_CRCPOLY_CRCPOLY_Msk (0xFFFFFFUL << RADIO_CRCPOLY_CRCPOLY_Pos)
#define PDM_INTENCLR_END_Clear (1UL)
#define GPIO_LATCH_PIN30_Msk (0x1UL << GPIO_LATCH_PIN30_Pos)
#define PPI_CHG2_CH14_Pos PPI_CHG_CH14_Pos
#define TWIS_INTEN_TXSTARTED_Enabled (1UL)
#define BPROT_CONFIG1_REGION56_Msk (0x1UL << BPROT_CONFIG1_REGION56_Pos)
#define MWU_PERREGION_SUBSTATRA_SR9_NoAccess (0UL)
#define GPIO_DIRSET_PIN19_Msk (0x1UL << GPIO_DIRSET_PIN19_Pos)
#define PPI_CHENCLR_CH22_Pos (22UL)
#define TWIM_SHORTS_LASTRX_STARTTX_Pos (10UL)
#define SAADC_INTENSET_CH1LIMITL_Msk (0x1UL << SAADC_INTENSET_CH1LIMITL_Pos)
#define EGU_INTENCLR_TRIGGERED12_Pos (12UL)
#define GPIO_COUNT 1
#define EGU_INTENSET_TRIGGERED9_Pos (9UL)
#define I2S_INTEN_TXPTRUPD_Enabled (1UL)
#define PPI_CHG3_CH11_Included PPI_CHG_CH11_Included
#define GPIO_LATCH_PIN18_Msk (0x1UL << GPIO_LATCH_PIN18_Pos)
#define TIMER_INTENCLR_COMPARE0_Disabled (0UL)
#define PPI_CHENSET_CH31_Enabled (1UL)
#define MACRO_MAP_N_(N,...) CONCAT_2(MACRO_MAP_, N)(__VA_ARGS__, )
#define TEMP_B2_B2_Msk (0x3FFFUL << TEMP_B2_B2_Pos)
#define BPROT_CONFIG0_REGION30_Pos (30UL)
#define EGU_INTENCLR_TRIGGERED13_Disabled (0UL)
#define MWU_REGIONEN_PRGN1RA_Enable (1UL)
#define RADIO_RXADDRESSES_ADDR3_Disabled (0UL)
#define LPCOMP_COMP_IRQHandler COMP_LPCOMP_IRQHandler
#define MPU_PROTENSET0_PROTREG20_Pos BPROT_CONFIG0_REGION20_Pos
#define NFCT_INTENSET_READY_Msk (0x1UL << NFCT_INTENSET_READY_Pos)
#define SPIM_FREQUENCY_FREQUENCY_M1 (0x10000000UL)
#define SPIM_FREQUENCY_FREQUENCY_M2 (0x20000000UL)
#define SPIM_FREQUENCY_FREQUENCY_M4 (0x40000000UL)
#define __thumb__ 1
#define SPIM_FREQUENCY_FREQUENCY_M8 (0x80000000UL)
#define PPI_CHG_CH28_Msk (0x1UL << PPI_CHG_CH28_Pos)
#define FICR_CODEPAGESIZE_CODEPAGESIZE_Pos (0UL)
#define TIMER_INTENCLR_COMPARE4_Msk (0x1UL << TIMER_INTENCLR_COMPARE4_Pos)
#define MPU_PROTENSET1_PROTREG49_Msk BPROT_CONFIG1_REGION49_Msk
#define __CTYPE_XDIGIT 0x80
#define MPU_PROTENSET0_PROTREG13_Set BPROT_CONFIG0_REGION13_Enabled
#define PPI_CHG2_CH9_Msk PPI_CHG_CH9_Msk
#define SAADC_INTENCLR_RESULTDONE_Msk (0x1UL << SAADC_INTENCLR_RESULTDONE_Pos)
#define TPI_FFSR_FtStopped_Pos 1U
#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
#define MWU_REGIONEN_RGN0WA_Pos (0UL)
#define GPIO_DIRCLR_PIN15_Input (0UL)
#define PPI_CHG_CH14_Pos (14UL)
#define TIMER_SHORTS_COMPARE0_STOP_Disabled (0UL)
#define BF_CX_BOFF_POS 8U
#define I2S_PSEL_SDOUT_CONNECT_Connected (0UL)
#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)
#define PPI_CHEN_CH10_Disabled (0UL)
#define TWIS_ERRORSRC_OVERFLOW_NotDetected (0UL)
#define TASK_MANAGER_CONFIG_LOG_LEVEL 3
#define BPROT_CONFIG2_REGION94_Disabled (0UL)
#define COMMON_CONFIG_LOG_ENABLED 0
#define NRF_SERIAL_MAX_TIMEOUT UINT32_MAX
#define PDM_MODE_OPERATION_Mono (1UL)
#define EGU_INTENCLR_TRIGGERED15_Pos (15UL)
#define MWU_PERREGION_SUBSTATRA_SR27_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR27_Pos)
#define GPIO_PIN_CNF_DRIVE_D0H1 (5UL)
#define PPI_CHG2_CH2_Excluded PPI_CHG_CH2_Excluded
#define NRF_NFCT_BASE 0x40005000UL
#define WDT_RREN_RR6_Enabled (1UL)
#define PPI_CHG3_CH12_Pos PPI_CHG_CH12_Pos
#define NRF_SWI4 ((NRF_SWI_Type *) NRF_SWI4_BASE)
#define TWIM_INTEN_LASTRX_Disabled (0UL)
#define MWU_NMIENSET_REGION2RA_Disabled (0UL)
#define NRF_GPIO_BASE NRF_P0_BASE
#define QDEC_INTENCLR_DBLRDY_Clear (1UL)
#define EGU_INTEN_TRIGGERED4_Msk (0x1UL << EGU_INTEN_TRIGGERED4_Pos)
#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)
#define EGU_INTENCLR_TRIGGERED6_Msk (0x1UL << EGU_INTENCLR_TRIGGERED6_Pos)
#define SAADC_INTEN_CALIBRATEDONE_Pos (4UL)
#define MWU_REGIONEN_RGN1RA_Pos (3UL)
#define PPI_CHG3_CH5_Included PPI_CHG_CH5_Included
#define UART_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL)
#define GPIO_LATCH_PIN24_Latched (1UL)
#define GPIO_OUTCLR_PIN11_Clear (1UL)
#define MWU_PERREGION_SUBSTATRA_SR17_NoAccess (0UL)
#define __LLFRACT_FBIT__ 63
#define UARTE_INTENCLR_TXDRDY_Pos (7UL)
#define PPI_CHENSET_CH5_Disabled (0UL)
#define SCB_AIRCR_VECTKEY_Pos 16U
#define GPIO_IN_PIN16_Low (0UL)
#define FPU_FPDSCR_FZ_Pos 24U
#define QDEC_SAMPLEPER_SAMPLEPER_65ms (9UL)
#define UART_INTENSET_ERROR_Msk (0x1UL << UART_INTENSET_ERROR_Pos)
#define NRF_ASSERT_PRESENT 1
#define NRF_MWU ((NRF_MWU_Type *) NRF_MWU_BASE)
#define NFCT_INTENCLR_RXERROR_Clear (1UL)
#define MPU_PROTENSET1_PROTREG46_Enabled BPROT_CONFIG1_REGION46_Enabled
#define SPIS_INTENCLR_ENDRX_Enabled (1UL)
#define MWU_REGIONEN_RGN3WA_Msk (0x1UL << MWU_REGIONEN_RGN3WA_Pos)
#define __ARM_ARCH_PROFILE 77
#define MDK_MICRO_VERSION 0
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define MWU_PERREGION_SUBSTATRA_SR29_NoAccess (0UL)
#define MWU_PERREGION_SUBSTATRA_SR21_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR21_Pos)
#define INTPTR_MAX INT32_MAX
#define __UINTMAX_C(c) c ## ULL
#define GPIO_DETECTMODE_DETECTMODE_Default (0UL)
#define TEMP_COUNT 1
#define SAADC_CONFIG_RESOLUTION 1
#define TWIM_INTENSET_LASTTX_Msk (0x1UL << TWIM_INTENSET_LASTTX_Pos)
#define NRF_ERROR_DRV_TWI_ERR_ANACK (NRF_ERROR_PERIPH_DRIVERS_ERR_BASE + 0x0001)
#define MWU_INTENCLR_REGION3WA_Disabled (0UL)
#define DWT_CTRL_CYCEVTENA_Pos 22U
#define RTC_EVTENCLR_OVRFLW_Disabled (0UL)
#define __ALIGN(n) __attribute__((aligned(n)))
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define FICR_TEMP_A3_A_Msk (0xFFFUL << FICR_TEMP_A3_A_Pos)
#define NVMC_ERASEPCR1_ERASEPCR1_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR1_ERASEPCR1_Pos)
#define GPIO_DIR_PIN8_Pos (8UL)
#define RTC_EVTENSET_OVRFLW_Set (1UL)
#define PPI_CHG1_CH12_Msk PPI_CHG_CH12_Msk
#define PPI_CHENCLR_CH18_Clear (1UL)
#define PSELLED PSEL.LED
#define SAADC_SAMPLERATE_CC_Msk (0x7FFUL << SAADC_SAMPLERATE_CC_Pos)
#define PPI_CHENSET_CH12_Enabled (1UL)
#define UART_INTENSET_TXDRDY_Enabled (1UL)
#define UART_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL)
#define SPIS_INTENCLR_ACQUIRED_Clear (1UL)
#define PPI_CHENCLR_CH13_Msk (0x1UL << PPI_CHENCLR_CH13_Pos)
#define MWU_NMIENCLR_REGION1RA_Disabled (0UL)
#define MWU_NMIENCLR_PREGION0RA_Clear (1UL)
#define PPI_CHG3_CH7_Excluded PPI_CHG_CH7_Excluded
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define BPROT_CONFIG1_REGION33_Msk (0x1UL << BPROT_CONFIG1_REGION33_Pos)
#define VERIFY_FALSE_VOID(statement) VERIFY_FALSE((statement), )
#define GPIO_DIRSET_PIN13_Set (1UL)
#define UARTE_SHORTS_ENDRX_STOPRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STOPRX_Pos)
#define BPROT_CONFIG0_REGION21_Msk (0x1UL << BPROT_CONFIG0_REGION21_Pos)
#define EGU_INTENSET_TRIGGERED11_Pos (11UL)
#define MWU_INTENSET_PREGION0WA_Pos (24UL)
#define SAADC_INTENCLR_CH5LIMITL_Clear (1UL)
#define DWT_CTRL_SLEEPEVTENA_Pos 19U
#define PWM_ENABLE_ENABLE_Msk (0x1UL << PWM_ENABLE_ENABLE_Pos)
#define NFCT_INTEN_RXFRAMEEND_Pos (6UL)
#define BPROT_CONFIG1_REGION48_Disabled (0UL)
#define GPIO_DIRCLR_PIN20_Clear (1UL)
#define POWER_RAM_POWER_S1RETENTION_On (1UL)
#define POWER_INTENSET_SLEEPEXIT_Set (1UL)
#define RTC_EVTENCLR_TICK_Pos (0UL)
#define MWU_INTEN_PREGION0RA_Disabled (0UL)
#define BPROT_CONFIG3_REGION100_Disabled (0UL)
#define PPI_CHENSET_CH19_Set (1UL)
#define POWER_INTENCLR_SLEEPEXIT_Disabled (0UL)
#define __RAL_PTRDIFF_T int
#define PDM_PDMCLKCTRL_FREQ_1067K (0x08800000UL)
#define UICR_RBPCONF_PALL_Pos UICR_APPROTECT_PALL_Pos
#define MPU_PROTENSET0_PROTREG27_Pos BPROT_CONFIG0_REGION27_Pos
#define NFCT_INTENCLR_TXFRAMEEND_Enabled (1UL)
#define BPROT_CONFIG2_REGION86_Msk (0x1UL << BPROT_CONFIG2_REGION86_Pos)
#define MWU_PERREGION_SUBSTATWA_SR10_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR10_Pos)
#define NFCT_INTENCLR_FIELDLOST_Msk (0x1UL << NFCT_INTENCLR_FIELDLOST_Pos)
#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)
#define TWIS_CONFIG_ADDRESS1_Disabled (0UL)
#define MWU_PREGION_SUBS_SR27_Msk (0x1UL << MWU_PREGION_SUBS_SR27_Pos)
#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos)
#define CCM_INTENCLR_ENDKSGEN_Pos (0UL)
#define POWER_RAMON_ONRAM0_Pos (0UL)
#define MWU_INTENSET_PREGION1RA_Pos (27UL)
#define MWU_PERREGION_SUBSTATWA_SR6_Pos (6UL)
#define __stdbool_h 
#define MWU_INTENSET_REGION1WA_Msk (0x1UL << MWU_INTENSET_REGION1WA_Pos)
#define FICR_NFC_TAGHEADER2_UD10_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD10_Pos)
#define MPU_PROTENSET1_PROTREG38_Msk BPROT_CONFIG1_REGION38_Msk
#define LPCOMP_INTENCLR_DOWN_Enabled (1UL)
#define MWU_NMIENCLR_PREGION1WA_Pos (26UL)
#define GPIO_IN_PIN4_High (1UL)
#define MWU_PREGION_SUBS_SR13_Pos (13UL)
#define NFCT_INTENSET_RXFRAMEEND_Pos (6UL)
#define GPIO_OUTSET_PIN22_Pos (22UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud115200 (0x01D60000UL)
#define NFCT_TXD_FRAMECONFIG_CRCMODETX_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos)
#define MWU_PREGION_SUBS_SR0_Pos (0UL)
#define RADIO_TXPOWER_TXPOWER_Neg8dBm (0xF8UL)
#define AAR_INTENCLR_END_Disabled (0UL)
#define WDT_REQSTATUS_RR4_Pos (4UL)
#define INT_LEAST64_MAX INT64_MAX
#define MWU_INTENSET_REGION1WA_Disabled (0UL)
#define GPIO_DIR_PIN17_Pos (17UL)
#define BPROT_CONFIG2_REGION77_Enabled (1UL)
#define NRF_RTC1_BASE 0x40011000UL
#define TWIM_INTENCLR_ERROR_Clear (1UL)
#define PPI_CH_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_CH_TEP_TEP_Pos)
#define NRF_ERROR_STORAGE_FULL (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0006)
#define PPI_CHEN_CH25_Disabled (0UL)
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define QDEC_INTENCLR_SAMPLERDY_Enabled (1UL)
#define PPI_CHG3_CH8_Excluded PPI_CHG_CH8_Excluded
#define PPI_CHENCLR_CH1_Enabled (1UL)
#define GPIO_DIRCLR_PIN8_Output (1UL)
#define GPIO_DIRSET_PIN18_Input (0UL)
#define CH0_EEP CH[0].EEP
#define __VFP_FP__ 1
#define PPI_CHEN_CH17_Disabled (0UL)
#define MWU_INTENSET_REGION2RA_Msk (0x1UL << MWU_INTENSET_REGION2RA_Pos)
#define GPIO_LATCH_PIN7_Latched (1UL)
#define COMP_INTENSET_READY_Enabled (1UL)
#define RADIO_BASE1_BASE1_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR15_Access (1UL)
#define PPI_CHG1_CH11_Excluded PPI_CHG_CH11_Excluded
#define NRF_ERROR_SDK_COMMON_ERROR_BASE (NRF_ERROR_BASE_NUM + 0x0080)
#define GPIO_OUT_PIN29_Pos (29UL)
#define UARTE_INTEN_TXDRDY_Msk (0x1UL << UARTE_INTEN_TXDRDY_Pos)
#define CH1_TEP CH[1].TEP
#define I2S_TXD_PTR_PTR_Pos (0UL)
#define PPI_CHG3_CH11_Excluded PPI_CHG_CH11_Excluded
#define QDEC_INTENSET_DBLRDY_Disabled (0UL)
#define SPIS_CONFIG_CPHA_Leading (0UL)
#define PDM_INTENCLR_STARTED_Clear (1UL)
#define SAADC_INTENCLR_CH6LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITH_Pos)
#define NRF_PDM_BASE 0x4001D000UL
#define RTC_INTENSET_COMPARE2_Set (1UL)
#define TWI_INTENCLR_RXDREADY_Enabled (1UL)
#define BPROT_CONFIG3_REGION106_Enabled (1UL)
#define BPROT_CONFIG3_REGION120_Msk (0x1UL << BPROT_CONFIG3_REGION120_Pos)
#define UARTE_ENABLE_ENABLE_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED15_Disabled (0UL)
#define UART_PSELRXD_PSELRXD_Disconnected (0xFFFFFFFFUL)
#define SAADC_INTENCLR_STARTED_Clear (1UL)
#define UARTE_PSEL_RXD_CONNECT_Msk (0x1UL << UARTE_PSEL_RXD_CONNECT_Pos)
#define EGU_INTENSET_TRIGGERED4_Msk (0x1UL << EGU_INTENSET_TRIGGERED4_Pos)
#define GPIO_DIRSET_PIN5_Pos (5UL)
#define TWI_INTENSET_BB_Msk (0x1UL << TWI_INTENSET_BB_Pos)
#define UARTE_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << UARTE_TXD_AMOUNT_AMOUNT_Pos)
#define MWU_PERREGION_SUBSTATWA_SR7_Access (1UL)
#define SPIM_CONFIG_ORDER_MsbFirst (0UL)
#define PPI_CHEN_CH23_Msk (0x1UL << PPI_CHEN_CH23_Pos)
#define MWU_PERREGION_SUBSTATWA_SR2_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR2_Pos)
#define BPROT_CONFIG2_REGION76_Pos (12UL)
#define GPIO_DIR_PIN23_Output (1UL)
#define UARTE_PSEL_RXD_CONNECT_Connected (0UL)
#define EGU_INTENCLR_TRIGGERED5_Disabled (0UL)
#define FICR_TEMP_T1_T_Msk (0xFFUL << FICR_TEMP_T1_T_Pos)
#define POWER_RAM_POWERSET_S0RETENTION_Pos (16UL)
#define MWU_REGIONENSET_RGN2WA_Enabled (1UL)
#define EGU_INTEN_TRIGGERED14_Pos (14UL)
#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)
#define GET_ARG_1(a1,a2) a1
#define GPIO_DIRCLR_PIN11_Input (0UL)
#define RTC_EVTENSET_COMPARE3_Msk (0x1UL << RTC_EVTENSET_COMPARE3_Pos)
#define GPIO_DIRSET_PIN27_Pos (27UL)
#define PPI_CHG_CH11_Included (1UL)
#define PWM_DECODER_MODE_Pos (8UL)
#define MPU_PROTENSET1_PROTREG41_Set BPROT_CONFIG1_REGION41_Enabled
#define SAADC_INTENCLR_CH6LIMITH_Disabled (0UL)
#define CLOCK_TRACECONFIG_TRACEPORTSPEED_8MHz (2UL)
#define GPIO_DIRSET_PIN9_Output (1UL)
#define MPU_PROTENSET1_PROTREG50_Pos BPROT_CONFIG1_REGION50_Pos
#define GPIO_LATCH_PIN26_Pos (26UL)
#define TEMP_A5_A5_Msk (0xFFFUL << TEMP_A5_A5_Pos)
#define RADIO_PREFIX0_AP1_Pos (8UL)
#define INTPTR_MIN INT32_MIN
#define GPIO_DIRCLR_PIN24_Msk (0x1UL << GPIO_DIRCLR_PIN24_Pos)
#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Disabled BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled
#define SAADC_INTENCLR_DONE_Pos (2UL)
#define INT8_C(x) (x)
#define GPIO_DIRSET_PIN22_Output (1UL)
#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL )
#define MPU_PROTENSET1_PROTREG38_Set BPROT_CONFIG1_REGION38_Enabled
#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos)
#define GPIO_DIRCLR_PIN29_Input (0UL)
#define MPU_PROTENSET0_PROTREG18_Msk BPROT_CONFIG0_REGION18_Msk
#define QDEC_SHORTS_REPORTRDY_STOP_Enabled (1UL)
#define I2S_CONFIG_FORMAT_FORMAT_Msk (0x1UL << I2S_CONFIG_FORMAT_FORMAT_Pos)
#define GPIO_DIRCLR_PIN10_Pos (10UL)
#define QDEC_SAMPLEPER_SAMPLEPER_512us (2UL)
#define BPROT_CONFIG0_REGION17_Enabled (1UL)
#define COMP_ISOURCE_ISOURCE_Pos (0UL)
#define _IONBF 2
#define FICR_TEMP_T3_T_Pos (0UL)
#define __LACCUM_EPSILON__ 0x1P-31LK
#define TWIS1_EASYDMA_MAXCNT_SIZE 8
#define CLOCK_LFCLKSRC_SRC_Pos (0UL)
#define GPIO_OUT_PIN4_High (1UL)
#define BPROT_CONFIG3_REGION123_Disabled (0UL)
#define PWM_INTENCLR_LOOPSDONE_Pos (7UL)
#define EGU_INTENCLR_TRIGGERED12_Enabled (1UL)
#define TWIM_PSEL_SDA_PIN_Pos (0UL)
#define BPROT_CONFIG0_REGION9_Pos (9UL)
#define PPI_CHEN_CH30_Disabled (0UL)
#define SCB_SHCSR_MEMFAULTENA_Pos 16U
#define MWU_INTEN_REGION3RA_Enabled (1UL)
#define RADIO_DACNF_ENA1_Disabled (0UL)
#define TIMER_INTENCLR_COMPARE1_Disabled (0UL)
#define PPI_CHG3_CH9_Msk PPI_CHG_CH9_Msk
#define ALIGN_NUM(alignment,number) ((number - 1) + alignment - ((number - 1) % alignment))
#define BPROT_CONFIG3_REGION115_Disabled (0UL)
#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
#define GPIO_OUTSET_PIN13_Msk (0x1UL << GPIO_OUTSET_PIN13_Pos)
#define SCB_DFSR_BKPT_Pos 1U
#define BPROT_CONFIG3_REGION107_Disabled (0UL)
#define GPIO_IN_PIN4_Msk (0x1UL << GPIO_IN_PIN4_Pos)
#define NFCT_TXD_FRAMECONFIG_PARITY_Parity (1UL)
#define CCM_SHORTS_ENDKSGEN_CRYPT_Pos (0UL)
#define RNG_SHORTS_VALRDY_STOP_Msk (0x1UL << RNG_SHORTS_VALRDY_STOP_Pos)
#define UARTE_INTENSET_CTS_Enabled (1UL)
#define PPI_CHENSET_CH25_Enabled (1UL)
#define COMP_INTENCLR_READY_Enabled (1UL)
#define GPIO_IN_PIN28_Pos (28UL)
#define MWU_PREGION_SUBS_SR7_Include (1UL)
#define NRF_SERIAL_DRV_UART_CONFIG_DEF(_name,_rx_pin,_tx_pin,_rts_pin,_cts_pin,_flow_control,_parity,_baud_rate,_irq_prio) static const nrf_drv_uart_config_t _name = { .pselrxd = _rx_pin, .pseltxd = _tx_pin, .pselrts = _rts_pin, .pselcts = _cts_pin, .hwfc = _flow_control, .parity = _parity, .baudrate = _baud_rate, .interrupt_priority = _irq_prio, }
#define GPIO_IN_PIN0_Low (0UL)
#define MPU_PROTENSET0_PROTREG26_Enabled BPROT_CONFIG0_REGION26_Enabled
#define GPIO_OUT_PIN6_Msk (0x1UL << GPIO_OUT_PIN6_Pos)
#define PPI_CHENCLR_CH14_Clear (1UL)
#define I2S_CONFIG_RATIO_RATIO_Msk (0xFUL << I2S_CONFIG_RATIO_RATIO_Pos)
#define SAADC_INTEN_CH2LIMITL_Enabled (1UL)
#define CCM_MODE_LENGTH_Pos (24UL)
#define __INT_FAST16_MAX__ 0x7fffffff
#define TWIM_FREQUENCY_FREQUENCY_K100 (0x01980000UL)
#define POWER_RAM_POWERCLR_S1POWER_Pos (1UL)
#define GPIO_IN_PIN12_High (1UL)
#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)
#define PPI_CHENSET_CH7_Enabled (1UL)
#define BPROT_CONFIG2_REGION72_Pos (8UL)
#define SCB_SHCSR_MONITORACT_Pos 8U
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define TASKS_CHG2DIS TASKS_CHG[2].DIS
#define UARTE_PSEL_RXD_CONNECT_Pos (31UL)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define PPI_CHG3_CH2_Pos PPI_CHG_CH2_Pos
#define __CM4_CMSIS_VERSION_SUB (0x1EU)
#define GPIO_OUT_PIN2_Low (0UL)
#define RADIO_DACNF_TXADD4_Pos (12UL)
#define RTC_INTENSET_TICK_Pos (0UL)
#define INT_LEAST64_MIN INT64_MIN
#define MWU_PERREGION_SUBSTATRA_SR19_Access (1UL)
#define ECB_ECBDATAPTR_ECBDATAPTR_Msk (0xFFFFFFFFUL << ECB_ECBDATAPTR_ECBDATAPTR_Pos)
#define GPIOTE_INTENCLR_IN3_Msk (0x1UL << GPIOTE_INTENCLR_IN3_Pos)
#define PPI_CHG1_CH15_Pos PPI_CHG_CH15_Pos
#define SAADC_COUNT 1
#define ER1 ER[1]
#define DWT_CPICNT_CPICNT_Pos 0U
#define RADIO_DACNF_ENA1_Enabled (1UL)
#define UART_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL)
#define MWU_INTENCLR_REGION0WA_Enabled (1UL)
#define VERIFY_SUCCESS(err_code) VERIFY_TRUE((err_code) == NRF_SUCCESS, (err_code))
#define QDEC_INTENCLR_SAMPLERDY_Pos (0UL)
#define I2S_INTENSET_STOPPED_Enabled (1UL)
#define NRF_FPU ((NRF_FPU_Type *) NRF_FPU_BASE)
#define POWER_INTENCLR_SLEEPENTER_Enabled (1UL)
#define LPCOMP_CONFIG_LOG_ENABLED 0
#define TWIS_ORC_ORC_Msk (0xFFUL << TWIS_ORC_ORC_Pos)
#define RADIO_SHORTS_ADDRESS_RSSISTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_RSSISTART_Pos)
#define POWER_RAM_POWER_S1POWER_On (1UL)
#define __FLT64_DIG__ 15
#define BPROT_CONFIG2_REGION67_Msk (0x1UL << BPROT_CONFIG2_REGION67_Pos)
#define PPI_CHG0_CH13_Included PPI_CHG_CH13_Included
#define BPROT_CONFIG3_REGION108_Pos (12UL)
#define SCB_ICSR_VECTPENDING_Pos 12U
#define UARTE_INTENSET_TXSTOPPED_Set (1UL)
#define CCM_INTENSET_ENDKSGEN_Disabled (0UL)
#define I2S_INTENSET_RXPTRUPD_Msk (0x1UL << I2S_INTENSET_RXPTRUPD_Pos)
#define BPROT_CONFIG1_REGION55_Msk (0x1UL << BPROT_CONFIG1_REGION55_Pos)
#define __FLT32_MAX_10_EXP__ 38
#define GPIO_IN_PIN16_High (1UL)
#define NVMC_ICACHECNF_CACHEEN_Pos (0UL)
#define PPI_CHENCLR_CH21_Pos (21UL)
#define GPIO_DIR_PIN4_Output (1UL)
#define MACRO_REPEAT_12(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_11(macro, __VA_ARGS__)
#define GPIO_OUT_PIN6_Low (0UL)
#define EGU_INTENCLR_TRIGGERED11_Pos (11UL)
#define __SFRACT_EPSILON__ 0x1P-7HR
#define SCB_SHCSR_MEMFAULTACT_Msk (1UL )
#define EGU_INTENSET_TRIGGERED8_Pos (8UL)
#define BPROT_CONFIG1_REGION41_Pos (9UL)
#define GPIO_LATCH_PIN17_Msk (0x1UL << GPIO_LATCH_PIN17_Pos)
#define AAR_INTENCLR_RESOLVED_Pos (1UL)
#define TIMER_PRESCALER_PRESCALER_Pos (0UL)
#define __GCC_ASM_FLAG_OUTPUTS__ 1
#define UINTMAX_MAX 18446744073709551615ULL
#define SCB_BASE (SCS_BASE + 0x0D00UL)
#define COMP_INTENCLR_DOWN_Enabled (1UL)
#define TWIS_PSEL_SDA_CONNECT_Disconnected (1UL)
#define PPI_CHENCLR_CH8_Clear (1UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput0 (1UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput1 (2UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput2 (3UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput3 (4UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput4 (5UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput5 (6UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput6 (7UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput7 (8UL)
#define WDT_INTENSET_TIMEOUT_Enabled (1UL)
#define PDM_CONFIG_LOG_ENABLED 0
#define NRF_SDH_SOC_LOG_ENABLED 0
#define MWU_INTENSET_REGION3RA_Disabled (0UL)
#define ITM_TCR_ITMENA_Pos 0U
#define SAADC_CH_CONFIG_RESN_Msk (0x3UL << SAADC_CH_CONFIG_RESN_Pos)
#define BPROT_CONFIG2_REGION89_Msk (0x1UL << BPROT_CONFIG2_REGION89_Pos)
#define TIMER_CC_CC_Pos (0UL)
#define PPI_CHG_CH26_Included (1UL)
#define MWU_PERREGION_SUBSTATWA_SR17_Access (1UL)
#define PPI_CHG_CH27_Msk (0x1UL << PPI_CHG_CH27_Pos)
#define GPIO_DIRSET_PIN14_Input (0UL)
#define RTC_INTENCLR_COMPARE3_Enabled (1UL)
#define RTC_EVTENSET_TICK_Msk (0x1UL << RTC_EVTENSET_TICK_Pos)
#define __LONG_MAX__ 0x7fffffffL
#define PPI_CHG0_CH4_Included PPI_CHG_CH4_Included
#define MPU_PROTENSET0_PROTREG12_Set BPROT_CONFIG0_REGION12_Enabled
#define PPI_CHG_CH18_Included (1UL)
#define MPU_PROTENSET1_PROTREG56_Msk BPROT_CONFIG1_REGION56_Msk
#define SPIS_SEMSTAT_SEMSTAT_CPU (1UL)
#define PPI_CHG_CH13_Pos (13UL)
#define RADIO_INTENCLR_CRCOK_Msk (0x1UL << RADIO_INTENCLR_CRCOK_Pos)
#define APP_TIMER_ENABLED 1
#define POWER_INTENCLR_SLEEPENTER_Disabled (0UL)
#define TEMP_A3_A3_Msk (0xFFFUL << TEMP_A3_A3_Pos)
#define MWU_PERREGION_SUBSTATRA_SR26_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR26_Pos)
#define RADIO_TXPOWER_TXPOWER_Neg16dBm (0xF0UL)
#define UARTE_PSEL_TXD_CONNECT_Msk (0x1UL << UARTE_PSEL_TXD_CONNECT_Pos)
#define NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Msk (0x1UL << NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Pos)
#define I2S_PSEL_SDOUT_PIN_Msk (0x1FUL << I2S_PSEL_SDOUT_PIN_Pos)
#define MWU_PERREGION_SUBSTATRA_SR12_Pos (12UL)
#define MWU_NMIENCLR_REGION0RA_Clear (1UL)
#define SAADC_INTENSET_CH5LIMITH_Disabled (0UL)
#define EGU_INTEN_TRIGGERED3_Msk (0x1UL << EGU_INTEN_TRIGGERED3_Pos)
#define TPI_DEVTYPE_MajorType_Pos 4U
#define EGU_INTENCLR_TRIGGERED5_Msk (0x1UL << EGU_INTENCLR_TRIGGERED5_Pos)
#define GPIO_IN_PIN19_Msk (0x1UL << GPIO_IN_PIN19_Pos)
#define I2S_INTENSET_STOPPED_Disabled (0UL)
#define PPI_CHEN_CH16_Enabled (1UL)
#define TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT 0
#define TIMER_SHORTS_COMPARE4_CLEAR_Pos (4UL)
#define EGU_INTEN_TRIGGERED2_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED4_Enabled (1UL)
#define LPCOMP_SHORTS_READY_STOP_Enabled (1UL)
#define PPI_CHENSET_CH10_Disabled (0UL)
#define I2S_INTEN_STOPPED_Pos (2UL)
#define __USA_FBIT__ 16
#define SPIM_RXD_LIST_LIST_ArrayList (1UL)
#define GPIO_PIN_CNF_SENSE_Disabled (0UL)
#define __UINT_FAST16_TYPE__ unsigned int
#define EGU_INTENCLR_TRIGGERED7_Clear (1UL)
#define QDEC_INTENCLR_DBLRDY_Disabled (0UL)
#define RADIO_RXADDRESSES_ADDR1_Enabled (1UL)
#define GPIO_IN_PIN15_Low (0UL)
#define WDT_CONFIG_DEBUG_COLOR 0
#define CLOCK_LFCLKSRC_SRC_Msk (0x3UL << CLOCK_LFCLKSRC_SRC_Pos)
#define WDT_REQSTATUS_RR5_DisabledOrRequested (0UL)
#define BPROT_CONFIG2_REGION75_Disabled (0UL)
#define QDEC_INTENSET_SAMPLERDY_Set (1UL)
#define RADIO_INTENSET_DEVMATCH_Disabled (0UL)
#define GPIO_DIRCLR_PIN9_Msk (0x1UL << GPIO_DIRCLR_PIN9_Pos)
#define UARTE_INTENCLR_ENDRX_Clear (1UL)
#define RADIO_RXADDRESSES_ADDR0_Enabled (1UL)
#define NFCT_INTEN_TXFRAMEEND_Enabled (1UL)
#define GPIO_OUT_PIN17_High (1UL)
#define MWU_INTENCLR_REGION2RA_Disabled (0UL)
#define I2S_CONFIG_ALIGN_ALIGN_LEFT I2S_CONFIG_ALIGN_ALIGN_Left
#define GPIO_OUTCLR_PIN20_Low (0UL)
#define NFCT_SENSRES_BITFRAMESDD_SDD10000 (16UL)
#define BPROT_CONFIG2_REGION67_Disabled (0UL)
#define __FLT32X_HAS_QUIET_NAN__ 1
#define NFCT_TXD_AMOUNT_TXDATABYTES_Msk (0x1FFUL << NFCT_TXD_AMOUNT_TXDATABYTES_Pos)
#define GPIOTE_INTENSET_IN0_Pos (0UL)
#define LPCOMP_INTENSET_CROSS_Msk (0x1UL << LPCOMP_INTENSET_CROSS_Pos)
#define xPSR_T_Pos 24U
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __Vendor_SysTickConfig 0
#define SAADC_CH_PSELP_PSELP_Pos (0UL)
#define SPIM_INTENSET_END_Set (1UL)
#define UARTE_INTENSET_ENDRX_Enabled (1UL)
#define MWU_PERREGION_SUBSTATRA_SR7_Access (1UL)
#define MWU_INTENCLR_REGION2WA_Clear (1UL)
#define UART_ENABLE_ENABLE_Pos (0UL)
#define UICR_PSELRESET_CONNECT_Msk (0x1UL << UICR_PSELRESET_CONNECT_Pos)
#define MWU_REGIONENCLR_PRGN1WA_Clear (1UL)
#define POWER_RAM_POWERCLR_S0RETENTION_Pos (16UL)
#define SPI_TXD_TXD_Msk (0xFFUL << SPI_TXD_TXD_Pos)
#define MWU_NMIENCLR_REGION3WA_Pos (6UL)
#define RADIO_INTENSET_PAYLOAD_Disabled (0UL)
#define CCM_INTENSET_ENDCRYPT_Set (1UL)
#define MWU_REGIONENCLR_RGN0WA_Clear (1UL)
#define TWI_INTENSET_ERROR_Disabled (0UL)
#define UARTE0_EASYDMA_MAXCNT_SIZE 8
#define NFCT_INTEN_RXFRAMESTART_Pos (5UL)
#define I2S_PSEL_MCK_PIN_Msk (0x1FUL << I2S_PSEL_MCK_PIN_Pos)
#define NFCT_TXD_AMOUNT_TXDATABYTES_Pos (3UL)
#define NFCT_NFCID1_LAST_NFCID1_Z_Pos (0UL)
#define __FPU_PRESENT 1
#define PPI_CHG2_CH1_Excluded PPI_CHG_CH1_Excluded
#define MWU_NMIEN_REGION3WA_Pos (6UL)
#define PPI_CHENCLR_CH12_Msk (0x1UL << PPI_CHENCLR_CH12_Pos)
#define GPIO_OUTSET_PIN20_High (1UL)
#define SAADC_INTEN_CH5LIMITH_Disabled (0UL)
#define __INT_LEAST16_MAX__ 0x7fff
#define NRF_MTX_LOCKED 1
#define BPROT_CONFIG1_REGION32_Msk (0x1UL << BPROT_CONFIG1_REGION32_Pos)
#define RTC_EVTENCLR_COMPARE2_Msk (0x1UL << RTC_EVTENCLR_COMPARE2_Pos)
#define UART_ERRORSRC_BREAK_Pos (3UL)
#define GPIO_DIRSET_PIN12_Set (1UL)
#define UARTE_ERRORSRC_PARITY_Msk (0x1UL << UARTE_ERRORSRC_PARITY_Pos)
#define TIMER_INTENCLR_COMPARE1_Enabled (1UL)
#define SAADC_SAMPLERATE_MODE_Timers (1UL)
#define TWIM_INTENSET_TXSTARTED_Set (1UL)
#define BPROT_CONFIG0_REGION20_Msk (0x1UL << BPROT_CONFIG0_REGION20_Pos)
#define __INT64_MAX__ 0x7fffffffffffffffLL
#define MPU_PROTENSET1_PROTREG34_Pos BPROT_CONFIG1_REGION34_Pos
#define EGU_INTENSET_TRIGGERED10_Pos (10UL)
#define LPCOMP_ANADETECT_ANADETECT_Up (1UL)
#define PPI_CHENSET_CH30_Pos (30UL)
#define PPI_CHG2_CH15_Included PPI_CHG_CH15_Included
#define PPI_CHG0_CH1_Msk PPI_CHG_CH1_Msk
#define __SACCUM_FBIT__ 7
#define BPROT_CONFIG1_REGION43_Pos (11UL)
#define MWU_INTEN_REGION3WA_Msk (0x1UL << MWU_INTEN_REGION3WA_Pos)
#define FICR_NFC_TAGHEADER2_UD9_Pos (8UL)
#define PPI_CHENSET_CH18_Set (1UL)
#define NRF_SERIAL_CONFIG_DEF(_name,_mode,_queues,_buffers,_ev_handler,_sleep) static const nrf_serial_config_t _name = { .mode = _mode, .p_queues = _queues, .p_buffers = _buffers, .ev_handler = _ev_handler, .sleep_handler = _sleep, }
#define UART_BAUDRATE_BAUDRATE_Baud230400 (0x03AFB000UL)
#define NFCT_FIELDPRESENT_FIELDPRESENT_Msk (0x1UL << NFCT_FIELDPRESENT_FIELDPRESENT_Pos)
#define MWU_PERREGION_SUBSTATRA_SR10_Pos (10UL)
#define __WINT_TYPE__ unsigned int
#define SPIS_CONFIG_ORDER_MsbFirst (0UL)
#define PWM_PRESCALER_PRESCALER_Pos (0UL)
#define __SIG_ATOMIC_WIDTH__ 32
#define PPI_CHG2_CH4_Included PPI_CHG_CH4_Included
#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random (1UL)
#define PPI_CHENCLR_CH10_Clear (1UL)
#define __INT_LEAST64_TYPE__ long long int
#define GPIO_OUT_PIN18_High (1UL)
#define INT64_MAX 9223372036854775807LL
#define __FLT_HAS_INFINITY__ 1
#define MWU_REGIONEN_RGN0RA_Enable (1UL)
#define MWU_PREGION_SUBS_SR26_Msk (0x1UL << MWU_PREGION_SUBS_SR26_Pos)
#define RADIO_INTENCLR_BCMATCH_Disabled (0UL)
#define GPIOTE_INTENCLR_IN1_Disabled (0UL)
#define MWU_INTENSET_REGION0RA_Disabled (0UL)
#define LPCOMP_HYST_HYST_Msk (0x1UL << LPCOMP_HYST_HYST_Pos)
#define PPI_CHG_CH5_Excluded (0UL)
#define SPI_INTENSET_READY_Set (1UL)
#define MWU_PREGION_SUBS_SR31_Include (1UL)
#define MWU_PERREGION_SUBSTATRA_SR8_Pos (8UL)
#define __INT16_TYPE__ short int
#define PWM_INTENSET_LOOPSDONE_Msk (0x1UL << PWM_INTENSET_LOOPSDONE_Pos)
#define PPI_CHENSET_CH3_Msk (0x1UL << PPI_CHENSET_CH3_Pos)
#define SPIM_TXD_LIST_LIST_ArrayList (1UL)
#define QDEC_INTENCLR_ACCOF_Disabled (0UL)
#define MWU_PREGION_SUBS_SR12_Pos (12UL)
#define RTC_INTENSET_OVRFLW_Msk (0x1UL << RTC_INTENSET_OVRFLW_Pos)
#define GPIO_OUTSET_PIN21_Pos (21UL)
#define NFCT_FRAMESTATUS_RX_OVERRUN_Msk (0x1UL << NFCT_FRAMESTATUS_RX_OVERRUN_Pos)
#define FPU_MVFR0_Square_root_Pos 20U
#define BPROT_CONFIG1_REGION50_Disabled (0UL)
#define __ARM_ARCH_FPV4_SP_D16__ 1
#define SPIM2_EASYDMA_MAXCNT_SIZE 8
#define GPIO_OUTSET_PIN31_Low (0UL)
#define RTC_INTENSET_TICK_Disabled (0UL)
#define PWM_INTEN_PWMPERIODEND_Enabled (1UL)
#define GPIO_DIR_PIN16_Pos (16UL)
#define NRF_SUCCESS (NRF_ERROR_BASE_NUM + 0)
#define MWU_PERREGION_SUBSTATWA_SR1_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR1_Pos)
#define PWM_MODE_UPDOWN_UpAndDown (1UL)
#define LPCOMP_SHORTS_READY_SAMPLE_Pos (0UL)
#define RADIO_INTENCLR_DEVMISS_Disabled (0UL)
#define NRF_TIMER2_BASE 0x4000A000UL
#define I2S_INTENCLR_TXPTRUPD_Msk (0x1UL << I2S_INTENCLR_TXPTRUPD_Pos)
#define RTC2_CC_NUM 4
#define PWM_INTEN_STOPPED_Pos (1UL)
#define POWER_RAM_POWER_S0RETENTION_Msk (0x1UL << POWER_RAM_POWER_S0RETENTION_Pos)
#define MPU_PROTENSET1_PROTREG59_Enabled BPROT_CONFIG1_REGION59_Enabled
#define UARTE_ERRORSRC_PARITY_Present (1UL)
#define BPROT_CONFIG1_REGION34_Disabled (0UL)
#define GPIO_OUTCLR_PIN29_Pos (29UL)
#define I2S_INTENSET_STOPPED_Msk (0x1UL << I2S_INTENSET_STOPPED_Pos)
#define SPIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_RXD_PTR_PTR_Pos)
#define SAADC_INTEN_CH4LIMITL_Pos (15UL)
#define COMP_REFSEL_REFSEL_Pos (0UL)
#define __ARM_ARCH_ISA_THUMB 2
#define SPIM_FREQUENCY_FREQUENCY_K125 (0x02000000UL)
#define GPIOTE_FEATURE_SET_PRESENT 
#define SPIM_INTENCLR_STOPPED_Pos (1UL)
#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos)
#define RNG_INTENCLR_VALRDY_Clear (1UL)
#define PWM_PSEL_OUT_PIN_Pos (0UL)
#define GPIO_OUT_PIN28_Pos (28UL)
#define GPIO_PIN_CNF_SENSE_Msk (0x3UL << GPIO_PIN_CNF_SENSE_Pos)
#define TWIM_INTEN_LASTTX_Disabled (0UL)
#define CH0_TEP CH[0].TEP
#define __INTPTR_MAX__ 0x7fffffff
#define MWU_INTENCLR_PREGION1WA_Pos (26UL)
#define UARTE_INTEN_RXSTARTED_Enabled (1UL)
#define FICR_INFO_PART_PART_Pos (0UL)
#define PPI_CHENSET_CH23_Set (1UL)
#define POWER_INTENSET_SLEEPEXIT_Disabled (0UL)
#define MWU_REGIONENSET_RGN1WA_Disabled (0UL)
#define CLOCK_LFCLKSRC_BYPASS_Msk (0x1UL << CLOCK_LFCLKSRC_BYPASS_Pos)
#define COMP_ENABLE_ENABLE_Pos (0UL)
#define NRF_ERROR_GAZELLE_ERR_BASE (0x8300)
#define UARTE_INTEN_NCTS_Msk (0x1UL << UARTE_INTEN_NCTS_Pos)
#define TWIM_INTENCLR_LASTRX_Clear (1UL)
#define PPI_CHENCLR_CH4_Clear (1UL)
#define RTC_INTENSET_COMPARE1_Set (1UL)
#define SPIM_RXD_AMOUNT_AMOUNT_Pos (0UL)
#define PDM_GAINR_GAINR_DefaultGain (0x28UL)
#define I2S_INTENCLR_STOPPED_Enabled (1UL)
#define SCB_SCR_SLEEPDEEP_Pos 2U
#define RTC_EVTEN_TICK_Enabled (1UL)
#define SPIS_ENABLE_ENABLE_Msk (0xFUL << SPIS_ENABLE_ENABLE_Pos)
#define CLOCK_LFCLKSRCCOPY_SRC_Synth (2UL)
#define WDT_CONFIG_HALT_Pos (3UL)
#define TEMP_T0_T0_Pos (0UL)
#define __QQ_FBIT__ 7
#define WDT_CONFIG_LOG_ENABLED 0
#define PPI_CHEN_CH9_Msk (0x1UL << PPI_CHEN_CH9_Pos)
#define GPIO_OUTCLR_PIN13_Pos (13UL)
#define PPI_CHG2_CH12_Pos PPI_CHG_CH12_Pos
#define BPROT_CONFIG0_REGION5_Enabled (1UL)
#define GPIOTE_INTENCLR_IN3_Clear (1UL)
#define GPIO_DIRSET_PIN4_Pos (4UL)
#define GPIO_DIRCLR_PIN28_Pos (28UL)
#define RADIO_INTENSET_CRCERROR_Msk (0x1UL << RADIO_INTENSET_CRCERROR_Pos)
#define PDM_COUNT 1
#define GPIO_DIRSET_PIN10_Input (0UL)
#define LPCOMP_INTENSET_UP_Disabled (0UL)
#define PPI_CHEN_CH22_Msk (0x1UL << PPI_CHEN_CH22_Pos)
#define UART_ENABLE_ENABLE_Disabled (0UL)
#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos)
#define GPIO_DIR_PIN14_Output (1UL)
#define GPIO_LATCH_PIN6_Pos (6UL)
#define BPROT_CONFIG2_REGION75_Pos (11UL)
#define EGU_INTEN_TRIGGERED13_Pos (13UL)
#define UICR_NFCPINS_PROTECT_Pos (0UL)
#define NRF_ATOMIC_USE_BUILD_IN 0
#define RTC_EVTENSET_COMPARE2_Msk (0x1UL << RTC_EVTENSET_COMPARE2_Pos)
#define GPIO_IN_PIN13_Low (0UL)
#define MPU_PROTENSET1_PROTREG63_Msk BPROT_CONFIG1_REGION63_Msk
#define BPROT_CONFIG1_REGION63_Pos (31UL)
#define GPIO_DIRSET_PIN26_Pos (26UL)
#define MPU_PROTENSET0_PROTREG31_Pos BPROT_CONFIG0_REGION31_Pos
#define WDT_REQSTATUS_RR7_Msk (0x1UL << WDT_REQSTATUS_RR7_Pos)
#define APSR_Q_Msk (1UL << APSR_Q_Pos)
#define TIMER3_CC_NUM 6
#define UART_INTENSET_ERROR_Set (1UL)
#define QDEC_SAMPLEPER_SAMPLEPER_32ms (8UL)
#define SAADC_INTENCLR_CH7LIMITL_Disabled (0UL)
#define PPI_CHG2_CH15_Msk PPI_CHG_CH15_Msk
#define GPIO_LATCH_PIN25_Pos (25UL)
#define PPI_CHENSET_CH21_Msk (0x1UL << PPI_CHENSET_CH21_Pos)
#define RADIO_PREFIX0_AP0_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR11_NoAccess (0UL)
#define RADIO_PCNF1_BALEN_Pos (16UL)
#define POWER_INTENSET_SLEEPENTER_Pos (5UL)
#define GPIO_DIRCLR_PIN23_Msk (0x1UL << GPIO_DIRCLR_PIN23_Pos)
#define GPIO_DIRSET_PIN13_Output (1UL)
#define UARTE_INTENCLR_ENDRX_Enabled (1UL)
#define RADIO_INTENCLR_CRCERROR_Clear (1UL)
#define PROTENSET0 CONFIG0
#define MPU_PROTENSET1_PROTREG37_Set BPROT_CONFIG1_REGION37_Enabled
#define TIMER_SHORTS_COMPARE1_STOP_Pos (9UL)
#define SAADC_INTEN_CH5LIMITH_Pos (16UL)
#define MPU_PROTENSET0_PROTREG6_Msk BPROT_CONFIG0_REGION6_Msk
#define GPIO_DIRCLR_PIN16_Clear (1UL)
#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos)
#define MPU_PROTENSET0_PROTREG17_Msk BPROT_CONFIG0_REGION17_Msk
#define SAADC_INTENCLR_CH2LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITL_Pos)
#define CLOCK_INTENSET_CTTO_Disabled (0UL)
#define SPIM_PSEL_MOSI_CONNECT_Disconnected (1UL)
#define PPI_CHENCLR_CH20_Disabled (0UL)
#define MWU_PREGION_SUBS_SR12_Include (1UL)
#define MWU_REGIONENSET_PRGN0WA_Enabled (1UL)
#define UARTE_PSEL_TXD_CONNECT_Connected (0UL)
#define CoreDebug_DEMCR_VC_STATERR_Pos 7U
#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_ExactVal (2UL)
#define QDEC_INTENSET_REPORTRDY_Disabled (0UL)
#define UARTE_ERRORSRC_OVERRUN_NotPresent (0UL)
#define UART0_IRQn UARTE0_UART0_IRQn
#define PPI_CHENCLR_CH12_Disabled (0UL)
#define EGU_INTENCLR_TRIGGERED3_Clear (1UL)
#define BPROT_CONFIG0_REGION8_Pos (8UL)
#define TIMER_INTENSET_COMPARE5_Set (1UL)
#define RADIO_INTENSET_DEVMATCH_Enabled (1UL)
#define GPIO_IN_PIN10_Low (0UL)
#define NFCT_INTENSET_TXFRAMEEND_Pos (4UL)
#define SCB_ICSR_PENDSVCLR_Pos 27U
#define MWU_INTENSET_REGION0WA_Set (1UL)
#define CCM_INTENCLR_ENDCRYPT_Enabled (1UL)
#define UARTE_IN_USE 
#define MWU_REGIONEN_PRGN0RA_Msk (0x1UL << MWU_REGIONEN_PRGN0RA_Pos)
#define PPI_CHG1_CH8_Excluded PPI_CHG_CH8_Excluded
#define SPIM_INTENSET_END_Msk (0x1UL << SPIM_INTENSET_END_Pos)
#define __FLT32_MIN_10_EXP__ (-37)
#define GPIO_OUTSET_PIN12_Msk (0x1UL << GPIO_OUTSET_PIN12_Pos)
#define TWI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWI_FREQUENCY_FREQUENCY_Pos)
#define TWIM_INTENCLR_LASTRX_Pos (23UL)
#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)
#define SPIS_PSEL_MISO_CONNECT_Disconnected (1UL)
#define QDEC_ACCDBLREAD_ACCDBLREAD_Msk (0xFUL << QDEC_ACCDBLREAD_ACCDBLREAD_Pos)
#define GPIO_IN_PIN3_Msk (0x1UL << GPIO_IN_PIN3_Pos)
#define PPI_CHG2_CH7_Msk PPI_CHG_CH7_Msk
#define NFCT_INTENSET_AUTOCOLRESSTARTED_Pos (14UL)
#define NRF_STACK_GUARD_CONFIG_INFO_COLOR 0
#define TWIS_INTENCLR_READ_Msk (0x1UL << TWIS_INTENCLR_READ_Pos)
#define NFCT_INTEN_RXERROR_Pos (10UL)
#define __FLT32X_DIG__ 15
#define COMP_INTENCLR_CROSS_Disabled (0UL)
#define PPI_CHENCLR_CH17_Enabled (1UL)
#define UART_INTENSET_RXDRDY_Pos (2UL)
#define GPIO_OUTSET_PIN9_Pos (9UL)
#define QDEC_SHORTS_REPORTRDY_READCLRACC_Pos (0UL)
#define GPIO_IN_PIN28_High (1UL)
#define GPIO_DIRCLR_PIN0_Output (1UL)
#define __UINT16_C(c) c
#define MWU_NMIEN_PREGION0WA_Enabled (1UL)
#define MPU_RNR_REGION_Msk (0xFFUL )
#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)
#define MWU_INTENSET_REGION1RA_Set (1UL)
#define NFCT_SHORTS_FIELDLOST_SENSE_Pos (1UL)
#define GPIO_OUT_PIN5_Msk (0x1UL << GPIO_OUT_PIN5_Pos)
#define MWU_PREGION_SUBS_SR25_Msk (0x1UL << MWU_PREGION_SUBS_SR25_Pos)
#define INT64_MIN (-9223372036854775807LL-1)
#define SAADC_INTENSET_STARTED_Msk (0x1UL << SAADC_INTENSET_STARTED_Pos)
#define CLOCK_LFCLKSTAT_STATE_Running (1UL)
#define GPIO_OUT_PIN19_Msk (0x1UL << GPIO_OUT_PIN19_Pos)
#define TEMP_A0_A0_Pos (0UL)
#define PDM_INTENSET_STARTED_Enabled (1UL)
#define RTC_CONFIG_LOG_LEVEL 3
#define SAADC_INTEN_DONE_Pos (2UL)
#define SAADC_INTENSET_CH6LIMITH_Msk (0x1UL << SAADC_INTENSET_CH6LIMITH_Pos)
#define NRF_TWI0 ((NRF_TWI_Type *) NRF_TWI0_BASE)
#define NRF_TWI1 ((NRF_TWI_Type *) NRF_TWI1_BASE)
#define PPI_CHG1_CH8_Pos PPI_CHG_CH8_Pos
#define GPIOTE_INTENCLR_IN4_Enabled (1UL)
#define BPROT_CONFIG1_REGION57_Disabled (0UL)
#define GPIO_OUTCLR_PIN16_Low (0UL)
#define COMP_ISOURCE_ISOURCE_Off (0UL)
#define PPI_CHG3_CH1_Pos PPI_CHG_CH1_Pos
#define SysTick_BASE (SCS_BASE + 0x0010UL)
#define TWIS_ERRORSRC_OVERFLOW_Pos (0UL)
#define GPIO_OUT_PIN1_Low (0UL)
#define RADIO_INTENCLR_BCMATCH_Clear (1UL)
#define __SFRACT_FBIT__ 7
#define PWM_INTEN_STOPPED_Enabled (1UL)
#define LPCOMP_INTENSET_DOWN_Pos (1UL)
#define TIMER_BITMODE_BITMODE_24Bit (2UL)
#define PPI_CHEN_CH7_Enabled (1UL)
#define BPROT_CONFIG1_REGION49_Disabled (0UL)
#define GPIO_OUT_PIN15_Low (0UL)
#define UARTE_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_TXD_PTR_PTR_Pos)
#define PDM_INTENSET_END_Set (1UL)
#define PPI_CHG_CH1_Msk (0x1UL << PPI_CHG_CH1_Pos)
#define TWI_INTENCLR_RXDREADY_Clear (1UL)
#define GPIOTE_INTENCLR_IN2_Msk (0x1UL << GPIOTE_INTENCLR_IN2_Pos)
#define PPI_CHG1_CH14_Pos PPI_CHG_CH14_Pos
#define MWU_NMIENCLR_REGION0RA_Pos (1UL)
#define I2S_COUNT 1
#define PPI_CHG1_CH11_Included PPI_CHG_CH11_Included
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define ECB_INTENSET_ENDECB_Disabled (0UL)
#define __DBL_HAS_QUIET_NAN__ 1
#define SAADC_INTEN_CH1LIMITL_Msk (0x1UL << SAADC_INTEN_CH1LIMITL_Pos)
#define RADIO_INTENCLR_CRCERROR_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG37_Enabled BPROT_CONFIG1_REGION37_Enabled
#define WDT_REQSTATUS_RR7_DisabledOrRequested (0UL)
#define SCB_ICSR_PENDSVSET_Pos 28U
#define EGU0_CH_NUM 16
#define MWU_NMIEN_REGION0RA_Pos (1UL)
#define NFCT_FIELDPRESENT_LOCKDETECT_Msk (0x1UL << NFCT_FIELDPRESENT_LOCKDETECT_Pos)
#define MWU_PREGION_SUBS_SR20_Msk (0x1UL << MWU_PREGION_SUBS_SR20_Pos)
#define BPROT_CONFIG2_REGION66_Msk (0x1UL << BPROT_CONFIG2_REGION66_Pos)
#define BPROT_CONFIG3_REGION107_Pos (11UL)
#define CLOCK_INTENCLR_HFCLKSTARTED_Disabled (0UL)
#define FPU_PRESENT 
#define __MPU_PRESENT 1
#define BPROT_CONFIG1_REGION54_Msk (0x1UL << BPROT_CONFIG1_REGION54_Pos)
#define RADIO_FREQUENCY_FREQUENCY_Pos (0UL)
#define GPIO_DIRSET_PIN17_Msk (0x1UL << GPIO_DIRSET_PIN17_Pos)
#define MWU_NMIENSET_REGION3WA_Msk (0x1UL << MWU_NMIENSET_REGION3WA_Pos)
#define TWIS_PSEL_SCL_CONNECT_Msk (0x1UL << TWIS_PSEL_SCL_CONNECT_Pos)
#define CCM_INTENCLR_ERROR_Clear (1UL)
#define PPI_CHENCLR_CH20_Pos (20UL)
#define NRF_LOG_CLI_CMDS 0
#define __UTA_IBIT__ 64
#define FICR_TEMP_B2_B_Msk (0x3FFFUL << FICR_TEMP_B2_B_Pos)
#define EGU_INTENSET_TRIGGERED7_Pos (7UL)
#define BPROT_CONFIG1_REGION40_Pos (8UL)
#define MWU_INTEN_REGION0RA_Msk (0x1UL << MWU_INTEN_REGION0RA_Pos)
#define GPIO_LATCH_PIN16_Msk (0x1UL << GPIO_LATCH_PIN16_Pos)
#define CCM_INTENCLR_ENDKSGEN_Enabled (1UL)
#define NFCT_INTEN_AUTOCOLRESSTARTED_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG42_Pos BPROT_CONFIG1_REGION42_Pos
#define POWER_PRESENT 
#define I2S_PSEL_SCK_CONNECT_Msk (0x1UL << I2S_PSEL_SCK_CONNECT_Pos)
#define UARTE_INTENCLR_ERROR_Clear (1UL)
#define PPI_CHENSET_CH25_Msk (0x1UL << PPI_CHENSET_CH25_Pos)
#define MWU_PERREGION_SUBSTATWA_SR23_Access (1UL)
#define MSB_32(a) (((a) & 0xFF000000) >> 24)
#define UARTE_TXD_PTR_PTR_Pos (0UL)
#define NRF_CLI_BLE_UART_CONFIG_LOG_LEVEL 3
#define SPI0_TWI0_IRQn SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn
#define MWU_PERREGION_SUBSTATRA_SR13_Pos (13UL)
#define EGU_INTENCLR_TRIGGERED11_Clear (1UL)
#define COMP_INTENSET_CROSS_Enabled (1UL)
#define SCB_CCR_NONBASETHRDENA_Pos 0U
#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)
#define EGU_INTENCLR_TRIGGERED0_Clear (1UL)
#define MWU_PERREGION_SUBSTATWA_SR31_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR31_Pos)
#define SAADC_INTEN_CALIBRATEDONE_Enabled (1UL)
#define PPI_CHG_CH26_Msk (0x1UL << PPI_CHG_CH26_Pos)
#define TIMER_INTENCLR_COMPARE2_Msk (0x1UL << TIMER_INTENCLR_COMPARE2_Pos)
#define NFCT_INTENSET_RXFRAMESTART_Enabled (1UL)
#define MPU_PROTENSET0_PROTREG11_Set BPROT_CONFIG0_REGION11_Enabled
#define PPI_CHENSET_CH26_Disabled (0UL)
#define MWU_INTENCLR_PREGION0RA_Clear (1UL)
#define BPROT_CONFIG3_REGION125_Disabled (0UL)
#define GPIO_DIRSET_PIN23_Set (1UL)
#define NRF_CLOCK_BASE 0x40000000UL
#define PPI_CHG_CH12_Pos (12UL)
#define BPROT_CONFIG1_REGION48_Enabled (1UL)
#define __INTPTR_TYPE__ int
#define NUM_VA_ARGS_LESS_1(...) NUM_VA_ARGS_LESS_1_IMPL(__VA_ARGS__, 63, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, ~)
#define __WCHAR_TYPE__ unsigned int
#define UART_PSELRTS_PSELRTS_Disconnected (0xFFFFFFFFUL)
#define BPROT_CONFIG3_REGION115_Enabled (1UL)
#define WDT_RREN_RR6_Disabled (0UL)
#define __SIZEOF_FLOAT__ 4
#define TWIM_PSEL_SDA_CONNECT_Pos (31UL)
#define MWU_REGIONENSET_RGN2WA_Msk (0x1UL << MWU_REGIONENSET_RGN2WA_Pos)
#define MWU_PERREGION_SUBSTATRA_SR25_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR25_Pos)
#define MWU_INTENCLR_REGION3WA_Msk (0x1UL << MWU_INTENCLR_REGION3WA_Pos)
#define SAADC_INTEN_CH2LIMITH_Msk (0x1UL << SAADC_INTEN_CH2LIMITH_Pos)
#define SAADC_CH_CONFIG_TACQ_Pos (16UL)
#define NRF_SDH_ANT_INFO_COLOR 0
#define COMP_INTEN_READY_Enabled (1UL)
#define COMP_CONFIG_INFO_COLOR 0
#define TWIS_INTENCLR_ERROR_Clear (1UL)
#define MWU_NMIENCLR_PREGION1WA_Disabled (0UL)
#define FICR_INFO_FLASH_FLASH_Unspecified (0xFFFFFFFFUL)
#define GPIOTE_INTENCLR_PORT_Msk (0x1UL << GPIOTE_INTENCLR_PORT_Pos)
#define COMP_INTENSET_READY_Set (1UL)
#define PPI_CHG3_CH10_Pos PPI_CHG_CH10_Pos
#define MWU_REGIONENSET_RGN3RA_Disabled (0UL)
#define PPI_CHENCLR_CH0_Clear (1UL)
#define GPIO_DIR_PIN5_Output (1UL)
#define RADIO_INTENSET_END_Set (1UL)
#define GPIO_OUTCLR_PIN30_Clear (1UL)
#define PPI_CHENCLR_CH27_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR4_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR4_Pos)
#define WDT_REQSTATUS_RR2_EnabledAndUnrequested (1UL)
#define MWU_INTEN_PREGION0WA_Enabled (1UL)
#define SAADC_INTEN_STOPPED_Pos (5UL)
#define EGU_INTEN_TRIGGERED2_Msk (0x1UL << EGU_INTEN_TRIGGERED2_Pos)
#define EGU_INTENCLR_TRIGGERED4_Msk (0x1UL << EGU_INTENCLR_TRIGGERED4_Pos)
#define GPIO_IN_PIN18_Msk (0x1UL << GPIO_IN_PIN18_Pos)
#define SAADC_INTENSET_CH6LIMITL_Disabled (0UL)
#define SPIS_MAXRX_MAXRX_Pos SPIS_RXD_MAXCNT_MAXCNT_Pos
#define SAADC_INTENSET_CH0LIMITH_Set (1UL)
#define BPROT_CONFIG0_REGION24_Disabled (0UL)
#define PPI_CHENCLR_CH19_Disabled (0UL)
#define LPCOMP_REFSEL_REFSEL_Ref3_8Vdd (2UL)
#define UARTE_CONFIG_HWFC_Enabled (1UL)
#define BPROT_CONFIG0_REGION7_Msk (0x1UL << BPROT_CONFIG0_REGION7_Pos)
#define ECB_INTENSET_ENDECB_Enabled (1UL)
#define SCB_CCR_NONBASETHRDENA_Msk (1UL )
#define PPI_CHENSET_CH8_Pos (8UL)
#define __O volatile
#define PWM_INTENSET_SEQSTARTED1_Msk (0x1UL << PWM_INTENSET_SEQSTARTED1_Pos)
#define MWU_REGIONENSET_RGN3RA_Msk (0x1UL << MWU_REGIONENSET_RGN3RA_Pos)
#define SPIM_INTENSET_STARTED_Msk (0x1UL << SPIM_INTENSET_STARTED_Pos)
#define GPIOTE_INTENSET_IN5_Disabled (0UL)
#define GPIO_IN_PIN14_Low (0UL)
#define GPIO_DIRSET_PIN30_Output (1UL)
#define EGU_INTENSET_TRIGGERED0_Disabled (0UL)
#define GPIO_DIRCLR_PIN8_Msk (0x1UL << GPIO_DIRCLR_PIN8_Pos)
#define CCM_INTENCLR_ENDCRYPT_Disabled (0UL)
#define GPIO_LATCH_PIN19_NotLatched (0UL)
#define MWU_INTENSET_PREGION1WA_Enabled (1UL)
#define MACRO_MAP_FOR_PARAM_N(N,param,...) MACRO_MAP_FOR_PARAM_N_(N, param, __VA_ARGS__)
#define SAADC_CONFIG_LP_MODE 0
#define PWM_INTENCLR_PWMPERIODEND_Clear (1UL)
#define PWM_INTEN_SEQEND1_Pos (5UL)
#define NFCT_SENSRES_BITFRAMESDD_SDD00000 (0UL)
#define NFCT_SENSRES_BITFRAMESDD_SDD00001 (1UL)
#define MWU_NMIEN_PREGION1WA_Pos (26UL)
#define UART_INTENCLR_ERROR_Msk (0x1UL << UART_INTENCLR_ERROR_Pos)
#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos)
#define NFCT_INTEN_AUTOCOLRESSTARTED_Pos (14UL)
#define MWU_REGIONENCLR_RGN1WA_Msk (0x1UL << MWU_REGIONENCLR_RGN1WA_Pos)
#define PPI_CHG0_CH8_Excluded PPI_CHG_CH8_Excluded
#define MPU_PROTENSET0_PROTREG22_Disabled BPROT_CONFIG0_REGION22_Disabled
#define PWM_INTEN_SEQEND0_Enabled (1UL)
#define PPI_CHEN_CH9_Enabled (1UL)
#define BPROT_CONFIG0_REGION30_Enabled (1UL)
#define PPI_CHG2_CH6_Msk PPI_CHG_CH6_Msk
#define GPIO_OUTCLR_PIN16_Pos (16UL)
#define QDEC_REPORTPER_REPORTPER_120Smpl (3UL)
#define SAADC_INTENCLR_CH3LIMITH_Disabled (0UL)
#define TWIS_INTENCLR_WRITE_Pos (25UL)
#define GPIO_DIRCLR_PIN12_Clear (1UL)
#define PDM_INTENCLR_STARTED_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG14_Disabled BPROT_CONFIG0_REGION14_Disabled
#define UARTE_INTEN_ENDRX_Msk (0x1UL << UARTE_INTEN_ENDRX_Pos)
#define __ULLACCUM_IBIT__ 32
#define LPCOMP_INTENSET_CROSS_Set (1UL)
#define __FLT32_DECIMAL_DIG__ 9
#define NFCT_SENSRES_BITFRAMESDD_SDD00010 (2UL)
#define UARTE_ERRORSRC_BREAK_Msk (0x1UL << UARTE_ERRORSRC_BREAK_Pos)
#define NFCT_INTENCLR_TXFRAMESTART_Clear (1UL)
#define GPIOTE_CONFIG_POLARITY_Toggle (3UL)
#define NFCT_SELRES_RFU43_Msk (0x3UL << NFCT_SELRES_RFU43_Pos)
#define TWI_INTENSET_SUSPENDED_Disabled (0UL)
#define PPI_CHEN_CH30_Pos (30UL)
#define RTC_EVTENCLR_OVRFLW_Clear (1UL)
#define MACRO_MAP_(...) MACRO_MAP_N(NUM_VA_ARGS_LESS_1(__VA_ARGS__), __VA_ARGS__)
#define NRF51_TO_NRF52_H 
#define NFCT_NFCID1_LAST_NFCID1_Y_Pos (8UL)
#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)
#define WDT_RUNSTATUS_RUNSTATUS_Msk (0x1UL << WDT_RUNSTATUS_RUNSTATUS_Pos)
#define POWER_INTENCLR_POFWARN_Msk (0x1UL << POWER_INTENCLR_POFWARN_Pos)
#define PPI_CHENCLR_CH11_Msk (0x1UL << PPI_CHENCLR_CH11_Pos)
#define NFCT_INTENCLR_ENDTX_Clear (1UL)
#define MWU_REGIONENCLR_RGN2RA_Msk (0x1UL << MWU_REGIONENCLR_RGN2RA_Pos)
#define SAADC_INTENSET_CALIBRATEDONE_Pos (4UL)
#define CCM_INTENCLR_ERROR_Pos (2UL)
#define CH14_TEP CH[14].TEP
#define SAADC_INTEN_CH6LIMITL_Disabled (0UL)
#define UARTE_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << UARTE_TXD_MAXCNT_MAXCNT_Pos)
#define BUFSIZ 256
#define NFCT_INTENCLR_ENDRX_Msk (0x1UL << NFCT_INTENCLR_ENDRX_Pos)
#define RTC_EVTENCLR_COMPARE0_Enabled (1UL)
#define SPIM_INTENCLR_ENDTX_Msk (0x1UL << SPIM_INTENCLR_ENDTX_Pos)
#define GPIO_DIRSET_PIN11_Set (1UL)
#define TEMP_B0_B0_Msk (0x3FFFUL << TEMP_B0_B0_Pos)
#define WDT_RREN_RR4_Msk (0x1UL << WDT_RREN_RR4_Pos)
#define SPIS_RXD_AMOUNT_AMOUNT_Pos (0UL)
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)
#define SAADC_INTENSET_CH4LIMITH_Msk (0x1UL << SAADC_INTENSET_CH4LIMITH_Pos)
#define SAADC_INTENCLR_END_Enabled (1UL)
#define PPI_CHG0_CH0_Msk PPI_CHG_CH0_Msk
#define SWI4_IRQHandler SWI4_EGU4_IRQHandler
#define GPIO_DIRCLR_PIN31_Pos (31UL)
#define MWU_REGIONENCLR_PRGN0WA_Enabled (1UL)
#define SAADC_RESULT_MAXCNT_MAXCNT_Pos (0UL)
#define QDEC_SHORTS_SAMPLERDY_STOP_Enabled (1UL)
#define GPIO_LATCH_PIN10_Latched (1UL)
#define PPI_ENABLED 1
#define PPI_CHENSET_CH17_Set (1UL)
#define MPU_PROTENSET0_PROTREG25_Pos BPROT_CONFIG0_REGION25_Pos
#define PPI_CHG1_CH9_Pos PPI_CHG_CH9_Pos
#define SPIM_SHORTS_END_START_Enabled (1UL)
#define BPROT_CONFIG2_REGION82_Enabled (1UL)
#define UARTE_CONFIG_HWFC_Disabled (0UL)
#define UARTE_INTENSET_TXSTARTED_Pos (20UL)
#define GPIO_OUTCLR_PIN26_High (1UL)
#define I2S_CONFIG_CHANNELS_CHANNELS_STEREO I2S_CONFIG_CHANNELS_CHANNELS_Stereo
#define NVMC_ERASEALL_ERASEALL_Erase (1UL)
#define MWU_PERREGION_SUBSTATRA_SR27_Access (1UL)
#define CLOCK_INTENCLR_CTTO_Enabled (1UL)
#define SAADC_INTENSET_CH7LIMITH_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR19_Pos (19UL)
#define RADIO_PCNF1_ENDIAN_Msk (0x1UL << RADIO_PCNF1_ENDIAN_Pos)
#define MPU_PROTENSET1_PROTREG52_Enabled BPROT_CONFIG1_REGION52_Enabled
#define MPU_PROTENSET1_PROTREG32_Enabled BPROT_CONFIG1_REGION32_Enabled
#define RADIO_CRCCNF_SKIPADDR_Skip (1UL)
#define NFCT_RXD_FRAMECONFIG_PARITY_Parity (1UL)
#define MWU_INTEN_PREGION0WA_Msk (0x1UL << MWU_INTEN_PREGION0WA_Pos)
#define PPI_CHENSET_CH23_Disabled (0UL)
#define MACRO_REPEAT_9(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_8(macro, __VA_ARGS__)
#define MWU_PERREGION_SUBSTATRA_SR7_Pos (7UL)
#define MPU_PROTENSET1_PROTREG36_Set BPROT_CONFIG1_REGION36_Enabled
#define NFCT_TXD_FRAMECONFIG_SOF_NoSoF (0UL)
#define MDK_MAJOR_VERSION 8
#define MWU_PREGION_SUBS_SR11_Pos (11UL)
#define NRF_LPCOMP ((NRF_LPCOMP_Type *) NRF_LPCOMP_BASE)
#define I2S_PSEL_SCK_CONNECT_Connected (0UL)
#define SAADC_INTENCLR_CH6LIMITL_Enabled (1UL)
#define MWU_REGIONEN_RGN2WA_Msk (0x1UL << MWU_REGIONEN_RGN2WA_Pos)
#define TIMER_SHORTS_COMPARE2_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE2_STOP_Pos)
#define BPROT_CONFIG2_REGION75_Msk (0x1UL << BPROT_CONFIG2_REGION75_Pos)
#define DEVICEADDR0 DEVICEADDR[0]
#define NVMC_IMISS_MISSES_Msk (0xFFFFFFFFUL << NVMC_IMISS_MISSES_Pos)
#define WDT_REQSTATUS_RR2_Pos (2UL)
#define GPIO_OUTSET_PIN30_Low (0UL)
#define GPIO_OUTCLR_PIN9_Low (0UL)
#define GPIO_DIR_PIN15_Pos (15UL)
#define __DBL_MAX_10_EXP__ 308
#define GPIO_OUTCLR_PIN31_High (1UL)
#define P0_PIN_NUM 32
#define SCB_DFSR_EXTERNAL_Pos 4U
#define PPI_CHENSET_CH1_Disabled (0UL)
#define UARTE_PSEL_CTS_CONNECT_Pos (31UL)
#define MWU_INTEN_PREGION1RA_Msk (0x1UL << MWU_INTEN_PREGION1RA_Pos)
#define PDM_INTENCLR_STARTED_Enabled (1UL)
#define GPIO_OUTCLR_PIN28_Pos (28UL)
#define NUM_VA_ARGS(...) NUM_VA_ARGS_IMPL(__VA_ARGS__, 63, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0)
#define MWU_REGIONENSET_RGN0RA_Disabled (0UL)
#define BPROT_CONFIG1_REGION52_Enabled (1UL)
#define TIMER_BITMODE_BITMODE_Pos (0UL)
#define __PACKED __attribute__((packed))
#define GPIO_DIRSET_PIN7_Set (1UL)
#define MWU_REGIONEN_RGN3RA_Msk (0x1UL << MWU_REGIONEN_RGN3RA_Pos)
#define SAADC_CH_CONFIG_MODE_Pos (20UL)
#define GPIO_OUT_PIN27_Pos (27UL)
#define __CORE_CMSIMD_H 
#define TWIM_RXD_PTR_PTR_Pos (0UL)
#define LPCOMP_PRESENT 
#define NRF_FAULT_ID_SDK_RANGE_START 0x00004000
#define NFCT_INTENCLR_SELECTED_Msk (0x1UL << NFCT_INTENCLR_SELECTED_Pos)
#define NRF_QUEUE_INTERFACE_DEC(_type,_name) ret_code_t _name ##_push(_type const * p_element); ret_code_t _name ##_pop(_type * p_element); ret_code_t _name ##_peek(_type * p_element); ret_code_t _name ##_write(_type const * p_data, size_t element_count); ret_code_t _name ##_read(_type * p_data, size_t element_count); size_t _name ##_out(_type * p_data, size_t element_count); size_t _name ##_in(_type const * p_data, size_t element_count); bool _name ##_is_full(void); bool _name ##_is_empty(void); size_t _name ##_utilization_get(void); size_t _name ##_available_get(void); size_t _name ##_max_utilization_get(void); void _name ##_reset(void)
#define PPI_CHEN_CH29_Enabled (1UL)
#define RADIO_SHORTS_DISABLED_RSSISTOP_Enabled (1UL)
#define TWIS_SHORTS_READ_SUSPEND_Msk (0x1UL << TWIS_SHORTS_READ_SUSPEND_Pos)
#define CEIL_DIV(A,B) (((A) + (B) - 1) / (B))
#define STREX_LDREX_PRESENT 
#define FICR_TEMP_A4_A_Pos (0UL)
#define ECB_INTENCLR_ENDECB_Disabled (0UL)
#define UARTE_INTENCLR_RXSTARTED_Disabled (0UL)
#define SAADC_INTEN_RESULTDONE_Pos (3UL)
#define MPU_PROTENSET0_PROTREG20_Set BPROT_CONFIG0_REGION20_Enabled
#define PWM_INTENSET_STOPPED_Disabled (0UL)
#define RTC_INTENSET_COMPARE0_Set (1UL)
#define NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos (0UL)
#define POWER_POFCON_POF_Pos (0UL)
#define _IOLBF 1
#define CLOCK_TRACECONFIG_TRACEMUX_Pos (16UL)
#define PPI_CHG0_CH0_Excluded PPI_CHG_CH0_Excluded
#define PPI_CHEN_CH8_Msk (0x1UL << PPI_CHEN_CH8_Pos)
#define UART_INTENSET_NCTS_Enabled (1UL)
#define GPIOTE_INTENSET_PORT_Msk (0x1UL << GPIOTE_INTENSET_PORT_Pos)
#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL )
#define GPIO_DIRSET_PIN3_Pos (3UL)
#define __UHA_IBIT__ 8
#define MWU_NMIENSET_REGION0RA_Msk (0x1UL << MWU_NMIENSET_REGION0RA_Pos)
#define TWIS_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIS_RXD_MAXCNT_MAXCNT_Pos)
#define ITM_TCR_BUSY_Pos 23U
#define GPIO_DIRCLR_PIN30_Input (0UL)
#define __FLT64_MAX_EXP__ 1024
#define EGU_INTENCLR_TRIGGERED15_Clear (1UL)
#define PPI_CHEN_CH21_Msk (0x1UL << PPI_CHEN_CH21_Pos)
#define RADIO_INTENCLR_DISABLED_Msk (0x1UL << RADIO_INTENCLR_DISABLED_Pos)
#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos)
#define GPIO_DETECTMODE_DETECTMODE_LDETECT (1UL)
#define MWU_PERREGION_SUBSTATWA_SR0_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR0_Pos)
#define BRACKET_EXTRACT(a) BRACKET_EXTRACT_(a)
#define BPROT_CONFIG2_REGION74_Pos (10UL)
#define POWER_RAMON_ONRAM0_RAM0On (1UL)
#define PPI_CHG1_CH3_Included PPI_CHG_CH3_Included
#define SAADC_INTENSET_CH6LIMITL_Set (1UL)
#define UARTE_PSEL_TXD_CONNECT_Disconnected (1UL)
#define __FLT_MAX_EXP__ 128
#define EGU_INTEN_TRIGGERED12_Pos (12UL)
#define SPIS_MAXTX_MAXTX_Msk SPIS_TXD_MAXCNT_MAXCNT_Msk
#define NFCT_INTEN_FIELDDETECTED_Disabled (0UL)
#define BPROT_CONFIG0_REGION22_Enabled (1UL)
#define RTC_EVTENSET_COMPARE1_Msk (0x1UL << RTC_EVTENSET_COMPARE1_Pos)
#define TWI0_ENABLED 1
#define BPROT_CONFIG1_REGION62_Pos (30UL)
#define FILENAME_MAX 256
#define GPIO_DIRSET_PIN25_Pos (25UL)
#define __UTQ_IBIT__ 0
#define GPIOTE_INTENSET_IN4_Set (1UL)
#define POWER_GPREGRET2_GPREGRET_Msk (0xFFUL << POWER_GPREGRET2_GPREGRET_Pos)
#define PWM_INTENSET_SEQEND1_Set (1UL)
#define MPU_PROTENSET0_PROTREG29_Disabled BPROT_CONFIG0_REGION29_Disabled
#define SCB_DFSR_HALTED_Pos 0U
#define EGU_INTEN_TRIGGERED3_Pos (3UL)
#define GPIO_DIR_PIN6_Msk (0x1UL << GPIO_DIR_PIN6_Pos)
#define PPI_CHG3_CH1_Excluded PPI_CHG_CH1_Excluded
#define SPIM_TXD_AMOUNT_AMOUNT_Pos (0UL)
#define GPIO_LATCH_PIN24_Pos (24UL)
#define PPI_CHENSET_CH20_Msk (0x1UL << PPI_CHENSET_CH20_Pos)
#define RTC_CONFIG_DEBUG_COLOR 0
#define GPIO_IN_PIN6_High (1UL)
#define GPIO_DIRCLR_PIN22_Msk (0x1UL << GPIO_DIRCLR_PIN22_Pos)
#define TASK_MANAGER_CONFIG_DEBUG_COLOR 0
#define TWIS_INTEN_WRITE_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR1_NoAccess (0UL)
#define PPI_CHG_CH7_Included (1UL)
#define MWU_PERREGION_SUBSTATRA_SR20_Access (1UL)
#define LPCOMP_SHORTS_DOWN_STOP_Msk (0x1UL << LPCOMP_SHORTS_DOWN_STOP_Pos)
#define RADIO_SHORTS_ADDRESS_RSSISTART_Enabled (1UL)
#define PPI_CHG_CH15_Excluded (0UL)
#define SAADC_INTENCLR_DONE_Msk (0x1UL << SAADC_INTENCLR_DONE_Pos)
#define I2S_CONFIG_CHANNELS_CHANNELS_Right (2UL)
#define TWIS_PSEL_SCL_CONNECT_Connected (0UL)
#define __DBL_MANT_DIG__ 53
#define NFCT_INTENSET_FIELDDETECTED_Msk (0x1UL << NFCT_INTENSET_FIELDDETECTED_Pos)
#define MPU_RBAR_VALID_Pos 4U
#define TWI_ERRORSRC_DNACK_Present (1UL)
#define TWIS_INTENCLR_TXSTARTED_Disabled (0UL)
#define NFCT_INTEN_READY_Disabled (0UL)
#define SAADC_INTENSET_CH2LIMITH_Disabled (0UL)
#define BPROT_CONFIG2_REGION78_Enabled (1UL)
#define SPI_CONFIG_ORDER_Pos (0UL)
#define TIMER_INTENSET_COMPARE4_Set (1UL)
#define LPCOMP_INTENCLR_READY_Enabled (1UL)
#define TXDPTR TXD.PTR
#define RADIO_INTENCLR_CRCOK_Clear (1UL)
#define RADIO_INTENCLR_READY_Clear (1UL)
#define UARTE_INTENCLR_RXSTARTED_Pos (19UL)
#define MWU_REGIONENCLR_RGN3RA_Disabled (0UL)
#define POWER_INTENCLR_SLEEPENTER_Pos (5UL)
#define TWI_ERRORSRC_OVERRUN_Msk (0x1UL << TWI_ERRORSRC_OVERRUN_Pos)
#define GPIO_OUTSET_PIN11_Msk (0x1UL << GPIO_OUTSET_PIN11_Pos)
#define RTC_CC_COMPARE_Pos (0UL)
#define PPI_CHENCLR_CH12_Pos (12UL)
#define MPU_PROTENSET0_PROTREG2_Pos BPROT_CONFIG0_REGION2_Pos
#define RADIO_BCC_BCC_Pos (0UL)
#define TWIM_INTENCLR_LASTRX_Enabled (1UL)
#define RADIO_INTENCLR_END_Disabled (0UL)
#define GPIO_IN_PIN2_Msk (0x1UL << GPIO_IN_PIN2_Pos)
#define __UINT_LEAST32_TYPE__ long unsigned int
#define SPIS_CONFIG_ORDER_Msk (0x1UL << SPIS_CONFIG_ORDER_Pos)
#define GPIO_DIRCLR_PIN9_Input (0UL)
#define COMP_TH_THDOWN_Pos (0UL)
#define RADIO_INTENSET_ADDRESS_Disabled (0UL)
#define BPROT_CONFIG1_REGION33_Enabled (1UL)
#define BRACKET_EXTRACT__(...) __VA_ARGS__
#define SAADC_INTENCLR_STOPPED_Pos (5UL)
#define _PRIO_APP_MID 3
#define GPIO_DIR_PIN29_Msk (0x1UL << GPIO_DIR_PIN29_Pos)
#define MWU_PREGION_SUBS_SR29_Exclude (0UL)
#define RTC_EVTEN_COMPARE3_Enabled (1UL)
#define SAADC_INTENSET_CH2LIMITH_Msk (0x1UL << SAADC_INTENSET_CH2LIMITH_Pos)
#define SAADC_INTENSET_CH7LIMITH_Set (1UL)
#define GPIO_OUTSET_PIN8_Pos (8UL)
#define PWM_INTENCLR_SEQSTARTED1_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED1_Pos)
#define RADIO_PCNF0_PLEN_Msk (0x1UL << RADIO_PCNF0_PLEN_Pos)
#define I2S_CONFIG_TXEN_TXEN_DISABLE I2S_CONFIG_TXEN_TXEN_Disabled
#define GPIO_OUTCLR_PIN19_Msk (0x1UL << GPIO_OUTCLR_PIN19_Pos)
#define PWM_DECODER_LOAD_Msk (0x3UL << PWM_DECODER_LOAD_Pos)
#define __LDBL_MIN_EXP__ (-1021)
#define COMP_INTEN_DOWN_Pos (1UL)
#define SPIM_CONFIG_CPOL_ActiveHigh (0UL)
#define GPIO_OUT_PIN4_Msk (0x1UL << GPIO_OUT_PIN4_Pos)
#define TEMP_B3_B3_Pos (0UL)
#define GPIO_OUT_PIN18_Msk (0x1UL << GPIO_OUT_PIN18_Pos)
#define BPROT_CONFIG3_REGION119_Enabled (1UL)
#define UART_INTENSET_CTS_Disabled (0UL)
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)
#define GPIOTE_INTENSET_IN2_Enabled (1UL)
#define MWU_PREGION_SUBS_SR5_Exclude (0UL)
#define PPI_CHG1_CH7_Pos PPI_CHG_CH7_Pos
#define GPIO_OUTCLR_PIN15_Low (0UL)
#define FICR_INFO_RAM_RAM_Msk (0xFFFFFFFFUL << FICR_INFO_RAM_RAM_Pos)
#define UARTE_INTENSET_RXDRDY_Pos (2UL)
#define PPI_CHEN_CH1_Enabled (1UL)
#define PPI_CHG3_CH0_Pos PPI_CHG_CH0_Pos
#define SPIS_PSEL_MOSI_CONNECT_Connected (0UL)
#define TWIS_INTENSET_STOPPED_Pos (1UL)
#define UARTE_INTENSET_ERROR_Set (1UL)
#define RADIO_DACNF_TXADD2_Pos (10UL)
#define POWER_RAMSTATUS_RAMBLOCK3_Off (0UL)
#define PPI_CHG_CH0_Msk (0x1UL << PPI_CHG_CH0_Pos)
#define EGU_INTEN_TRIGGERED7_Msk (0x1UL << EGU_INTEN_TRIGGERED7_Pos)
#define MWU_REGIONENSET_PRGN1WA_Pos (26UL)
#define GPIOTE_INTENCLR_IN1_Msk (0x1UL << GPIOTE_INTENCLR_IN1_Pos)
#define PPI_CHG1_CH13_Pos PPI_CHG_CH13_Pos
#define BPROT_CONFIG0_REGION16_Disabled (0UL)
#define NFCT_INTEN_SELECTED_Pos (19UL)
#define QDEC_PSEL_A_PIN_Pos (0UL)
#define MPU_PROTENSET0_PROTREG5_Disabled BPROT_CONFIG0_REGION5_Disabled
#define __WINT_WIDTH__ 32
#define PPI_CHEN_CH0_Disabled (0UL)
#define MWU_NMIENSET_PREGION1WA_Set (1UL)
#define PDM_PSEL_DIN_CONNECT_Disconnected (1UL)
#define GPIO_LATCH_PIN27_NotLatched (0UL)
#define BPROT_CONFIG2_REGION65_Msk (0x1UL << BPROT_CONFIG2_REGION65_Pos)
#define SAADC_INTENSET_STOPPED_Enabled (1UL)
#define MWU_NMIENSET_REGION0WA_Enabled (1UL)
#define TWI_INTENSET_TXDSENT_Msk (0x1UL << TWI_INTENSET_TXDSENT_Pos)
#define __INT_LEAST8_MAX__ 0x7f
#define MPU_PROTENSET1_PROTREG59_Pos BPROT_CONFIG1_REGION59_Pos
#define NRF_BALLOC_CONFIG_HEAD_GUARD_WORDS 1
#define NFCT_SELRES_PROTOCOL_Pos (5UL)
#define BPROT_CONFIG1_REGION53_Msk (0x1UL << BPROT_CONFIG1_REGION53_Pos)
#define GPIO_DIRSET_PIN16_Msk (0x1UL << GPIO_DIRSET_PIN16_Pos)
#define TWIS_CONFIG_ADDRESS0_Disabled (0UL)
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U
#define GPIO_LATCH_PIN13_NotLatched (0UL)
#define WDT_REQSTATUS_RR4_EnabledAndUnrequested (1UL)
#define EGU_INTENSET_TRIGGERED6_Enabled (1UL)
#define __FLT32X_MAX_10_EXP__ 308
#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos (1UL)
#define GPIO_PIN_CNF_DRIVE_Pos (8UL)
#define PWM_INTENSET_SEQEND0_Msk (0x1UL << PWM_INTENSET_SEQEND0_Pos)
#define PPI_CHENSET_CH2_Set (1UL)
#define WDT_RREN_RR3_Disabled (0UL)
#define MWU_REGIONEN_RGN1WA_Disable (0UL)
#define GPIO_LATCH_PIN15_Msk (0x1UL << GPIO_LATCH_PIN15_Pos)
#define QDEC_ENABLE_ENABLE_Enabled (1UL)
#define MACRO_MAP_FOR_(...) MACRO_MAP_FOR_N(NUM_VA_ARGS_LESS_1(__VA_ARGS__), __VA_ARGS__)
#define MWU_PREGION_SUBS_SR25_Include (1UL)
#define MPU_PROTENSET1_PROTREG52_Pos BPROT_CONFIG1_REGION52_Pos
#define PPI_CHG0_CH7_Excluded PPI_CHG_CH7_Excluded
#define I2S_INTENSET_RXPTRUPD_Disabled (0UL)
#define BPROT_CONFIG2_REGION71_Enabled (1UL)
#define WDT_INTENSET_TIMEOUT_Disabled (0UL)
#define CoreDebug_DCRSR_REGWnR_Pos 16U
#define BPROT_CONFIG2_REGION72_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR14_Access (1UL)
#define EGU_INTENSET_TRIGGERED13_Enabled (1UL)
#define TWIS0_EASYDMA_MAXCNT_SIZE 8
#define NRF_ERROR_SVC_HANDLER_MISSING (NRF_ERROR_BASE_NUM + 1)
#define NRF_RNG ((NRF_RNG_Type *) NRF_RNG_BASE)
#define MPU_PROTENSET1_PROTREG41_Disabled BPROT_CONFIG1_REGION41_Disabled
#define MWU_PERREGION_SUBSTATWA_SR30_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR30_Pos)
#define MPU_PROTENSET1_PROTREG32_Msk BPROT_CONFIG1_REGION32_Msk
#define PPI_CHG_CH25_Msk (0x1UL << PPI_CHG_CH25_Pos)
#define RADIO_INTENSET_CRCERROR_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG57_Enabled BPROT_CONFIG1_REGION57_Enabled
#define MWU_PREGION_SUBS_SR1_Include (1UL)
#define TIMER_INTENCLR_COMPARE1_Msk (0x1UL << TIMER_INTENCLR_COMPARE1_Pos)
#define TIMER_SHORTS_COMPARE1_STOP_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG10_Set BPROT_CONFIG0_REGION10_Enabled
#define GPIO_IN_PIN17_Pos (17UL)
#define TWI_CONFIG_LOG_LEVEL 3
#define RTC_EVTEN_OVRFLW_Pos (1UL)
#define PPI_CHEN_CH21_Enabled (1UL)
#define CoreDebug_DEMCR_MON_PEND_Pos 17U
#define MWU_NMIENCLR_PREGION0RA_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG33_Disabled BPROT_CONFIG1_REGION33_Disabled
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Msk (0xFUL << SAADC_OVERSAMPLE_OVERSAMPLE_Pos)
#define PPI_CHG_CH11_Pos (11UL)
#define I2S_CONFIG_RXEN_RXEN_Enabled (1UL)
#define QDEC_ENABLE_ENABLE_Disabled (0UL)
#define UART_INTENSET_NCTS_Pos (1UL)
#define UART_INTENSET_NCTS_Disabled (0UL)
#define NFCT_INTENCLR_RXFRAMESTART_Disabled (0UL)
#define SAADC_INTENCLR_CH0LIMITL_Pos (7UL)
#define MWU_PERREGION_SUBSTATRA_SR24_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR24_Pos)
#define SCB_SHCSR_SVCALLACT_Pos 7U
#define MWU_PERREGION_SUBSTATWA_SR8_NoAccess (0UL)
#define SPIM_CONFIG_ORDER_LsbFirst (1UL)
#define FICR_TEMP_A0_A_Pos (0UL)
#define MWU_REGIONENSET_RGN0WA_Enabled (1UL)
#define SPIM_INTENSET_END_Disabled (0UL)
#define GPIO_DIR_PIN22_Output (1UL)
#define __ARM_ARCH_7EM__ 1
#define SAADC_CH_CONFIG_BURST_Enabled (1UL)
#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos)
#define RADIO_TXPOWER_TXPOWER_Neg30dBm (0xD8UL)
#define BPROT_CONFIG0_REGION5_Pos (5UL)
#define EGU_INTEN_TRIGGERED1_Msk (0x1UL << EGU_INTEN_TRIGGERED1_Pos)
#define EGU_INTENCLR_TRIGGERED3_Msk (0x1UL << EGU_INTENCLR_TRIGGERED3_Pos)
#define GPIO_IN_PIN17_Msk (0x1UL << GPIO_IN_PIN17_Pos)
#define MWU_REGIONENCLR_RGN0RA_Disabled (0UL)
#define PPI_CHENSET_CH19_Enabled (1UL)
#define PWM_MODE_UPDOWN_Pos (0UL)
#define MPU_RASR_TEX_Pos 19U
#define GPIO_DIRSET_PIN8_Output (1UL)
#define TPI_DEVTYPE_SubType_Msk (0xFUL )
#define RADIO_INTENSET_RSSIEND_Set (1UL)
#define RADIO_DAB_DAB_Msk (0xFFFFFFFFUL << RADIO_DAB_DAB_Pos)
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)
#define PPI_CHENSET_CH7_Pos (7UL)
#define TWIS_SHORTS_WRITE_SUSPEND_Enabled (1UL)
#define NRF_SPIS0_BASE 0x40003000UL
#define PWM_INTENSET_SEQSTARTED0_Msk (0x1UL << PWM_INTENSET_SEQSTARTED0_Pos)
#define GPIO_LATCH_PIN7_NotLatched (0UL)
#define __UINT8_C(c) c
#define RXDPTR RXD.PTR
#define GPIO_DIRSET_PIN21_Output (1UL)
#define PPI_CHG3_CH4_Pos PPI_CHG_CH4_Pos
#define POWER_RESETREAS_LPCOMP_Pos (17UL)
#define TPI_DEVID_NrTraceInput_Pos 0U
#define ITM_LSR_Present_Msk (1UL )
#define NRF_BALLOC_CONFIG_INFO_COLOR 0
#define GPIO_DIRCLR_PIN7_Msk (0x1UL << GPIO_DIRCLR_PIN7_Pos)
#define APP_TIMER_CONFIG_OP_QUEUE_SIZE 10
#define TPI_ITATBCTR0_ATREADY_Pos 0U
#define PWM_SEQ_CNT_CNT_Pos (0UL)
#define TWIM_PSEL_SDA_CONNECT_Msk (0x1UL << TWIM_PSEL_SDA_CONNECT_Pos)
#define QDEC_REPORTPER_REPORTPER_280Smpl (7UL)
#define BPROT_CONFIG2_REGION73_Msk (0x1UL << BPROT_CONFIG2_REGION73_Pos)
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U
#define GPIO_DIRSET_PIN6_Input (0UL)
#define GET_VA_ARG_1(...) GET_VA_ARG_1_(__VA_ARGS__, )
#define PPI_CHEN_CH4_Disabled (0UL)
#define MWU_INTENSET_REGION1RA_Enabled (1UL)
#define UARTE_INTENSET_TXSTOPPED_Disabled (0UL)
#define GPIO_OUTCLR_PIN31_Pos (31UL)
#define MWU_PERREGION_SUBSTATWA_SR9_Access (1UL)
#define PPI_CHENSET_CH11_Disabled (0UL)
#define MWU_INTEN_REGION2RA_Msk (0x1UL << MWU_INTEN_REGION2RA_Pos)
#define UARTE_INTEN_RXDRDY_Pos (2UL)
#define LPCOMP_REFSEL_REFSEL_Ref3_16Vdd (9UL)
#define MWU_REGIONENCLR_RGN1RA_Enabled (1UL)
#define __UINT64_TYPE__ long long unsigned int
#define SAADC_INTENCLR_CH1LIMITH_Pos (8UL)
#define MWU_REGIONENCLR_RGN3RA_Clear (1UL)
#define GPIO_DETECTMODE_DETECTMODE_Msk (0x1UL << GPIO_DETECTMODE_DETECTMODE_Pos)
#define NFCT_NFCID1_LAST_NFCID1_X_Pos (16UL)
#define MPU_PROTENSET1_PROTREG47_Pos BPROT_CONFIG1_REGION47_Pos
#define MWU_NMIENSET_REGION2WA_Set (1UL)
#define PPI_CHENCLR_CH10_Msk (0x1UL << PPI_CHENCLR_CH10_Pos)
#define SAADC_INTENCLR_CH5LIMITH_Pos (16UL)
#define SPIS_PSEL_SCK_CONNECT_Connected (0UL)
#define NRF_ERROR_INVALID_ADDR (NRF_ERROR_BASE_NUM + 16)
#define MACRO_MAP_FOR_PARAM(param,...) MACRO_MAP_FOR_PARAM_(param, __VA_ARGS__)
#define RTC_EVTENCLR_COMPARE3_Pos (19UL)
#define SAADC_RESULT_AMOUNT_AMOUNT_Msk (0x7FFFUL << SAADC_RESULT_AMOUNT_AMOUNT_Pos)
#define I2S_ENABLE_ENABLE_Pos (0UL)
#define UART0_IRQHandler UARTE0_UART0_IRQHandler
#define GPIO_LATCH_PIN24_NotLatched (0UL)
#define ECB_INTENSET_ENDECB_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR0_NoAccess (0UL)
#define DWT_CTRL_FOLDEVTENA_Pos 21U
#define MPU_PROTENSET1_PROTREG58_Set BPROT_CONFIG1_REGION58_Enabled
#define FICR_NFC_TAGHEADER0_UD3_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD3_Pos)
#define PDM_GAINL_GAINL_Msk (0x7FUL << PDM_GAINL_GAINL_Pos)
#define POWER_RAMONB_ONRAM2_RAM2On (1UL)
#define UARTE_INTENCLR_TXSTARTED_Clear (1UL)
#define GPIO_OUTSET_PIN1_High (1UL)
#define GPIO_DIRCLR_PIN5_Input (0UL)
#define PPI_CHENCLR_CH8_Enabled (1UL)
#define COMP_RESULT_RESULT_Pos (0UL)
#define GPIO_DIRCLR_PIN30_Pos (30UL)
#define PPI_CHG3_CH3_Excluded PPI_CHG_CH3_Excluded
#define GPIO_LATCH_PIN10_NotLatched (0UL)
#define TWIS_INTENCLR_TXSTARTED_Clear (1UL)
#define TIMER_MODE_MODE_Counter (1UL)
#define PPI_CHENSET_CH16_Set (1UL)
#define MWU_NMIENSET_REGION3RA_Set (1UL)
#define MPU_PROTENSET0_PROTREG24_Pos BPROT_CONFIG0_REGION24_Pos
#define UART0_ENABLED 1
#define GPIO_OUT_PIN6_High (1UL)
#define CCM_PRESENT 
#define GPIO_DIRSET_PIN29_Set (1UL)
#define PPI_CHENCLR_CH7_Disabled (0UL)
#define RADIO_INTENCLR_END_Msk (0x1UL << RADIO_INTENCLR_END_Pos)
#define PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk (0x7FFFUL << PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos)
#define STATIC_ASSERT_SIMPLE(EXPR) _Static_assert(EXPR, "unspecified message")
#define MWU_PERREGION_SUBSTATRA_SR18_Access (1UL)
#define GPIO_DIR_PIN26_Input (0UL)
#define NFCT_INTENCLR_FIELDDETECTED_Pos (1UL)
#define RTC_EVTENSET_COMPARE3_Enabled (1UL)
#define RTC_EVTENSET_COMPARE3_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR18_Pos (18UL)
#define CLOCK_LFCLKSRC_EXTERNAL_Msk (0x1UL << CLOCK_LFCLKSRC_EXTERNAL_Pos)
#define PPI_CHG0_CH7_Pos PPI_CHG_CH7_Pos
#define NRF_LOG_BACKEND_RTT_ENABLED 1
#define BPROT_CONFIG0_REGION20_Pos (20UL)
#define MACRO_MAP_FOR_PARAM_N_(N,param,...) CONCAT_2(MACRO_MAP_FOR_PARAM_, N)((MACRO_MAP_FOR_N_LIST), param, __VA_ARGS__, )
#define RADIO_PCNF0_S1INCL_Include (1UL)
#define MWU_PERREGION_SUBSTATRA_SR6_Pos (6UL)
#define SPIS_TXD_AMOUNT_AMOUNT_Pos (0UL)
#define SCB_SHCSR_BUSFAULTENA_Pos 17U
#define MWU_REGIONENSET_RGN1WA_Set (1UL)
#define MWU_NMIENCLR_PREGION0RA_Msk (0x1UL << MWU_NMIENCLR_PREGION0RA_Pos)
#define AAR_STATUS_STATUS_Pos (0UL)
#define MWU_PREGION_SUBS_SR10_Pos (10UL)
#define GPIO_DIR_PIN28_Msk (0x1UL << GPIO_DIR_PIN28_Pos)
#define PWM_INTENCLR_PWMPERIODEND_Enabled (1UL)
#define MWU_PREGION_SUBS_SR21_Exclude (0UL)
#define MWU_NMIEN_REGION2RA_Enabled (1UL)
#define UARTE_INTENSET_RXSTARTED_Msk (0x1UL << UARTE_INTENSET_RXSTARTED_Pos)
#define SAADC_INTENSET_CALIBRATEDONE_Disabled (0UL)
#define WDT_REQSTATUS_RR1_Pos (1UL)
#define TWI_ERRORSRC_OVERRUN_Present (1UL)
#define APP_UTIL_H__ 
#define GPIO_OUTCLR_PIN8_Low (0UL)
#define GPIO_DIR_PIN14_Pos (14UL)
#define NRF_CLI_BLE_UART_CONFIG_DEBUG_COLOR 0
#define NRF_ERROR_H__ 
#define BPROT_CONFIG3_REGION111_Enabled (1UL)
#define TWIM_SHORTS_LASTRX_STOP_Enabled (1UL)
#define SCB_SHCSR_MEMFAULTACT_Pos 0U
#define __CTYPE_ALNUM (__CTYPE_UPPER | __CTYPE_LOWER | __CTYPE_DIGIT)
#define SPIS_INTENSET_ENDRX_Msk (0x1UL << SPIS_INTENSET_ENDRX_Pos)
#define PPI_CHENSET_CH30_Enabled (1UL)
#define GPIO_OUTCLR_PIN27_Pos (27UL)
#define UART_INTENCLR_TXDRDY_Clear (1UL)
#define SPIS_INTENCLR_ENDRX_Disabled (0UL)
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define TWI_ENABLE_ENABLE_Disabled (0UL)
#define MWU_REGIONENSET_RGN2RA_Set (1UL)
#define GPIO_OUTCLR_PIN28_Clear (1UL)
#define TIMER_INTENSET_COMPARE5_Disabled (0UL)
#define PPI_CHG1_CH4_Pos PPI_CHG_CH4_Pos
#define __INLINE inline
#define RADIO_INTENSET_END_Enabled (1UL)
#define GPIO_OUT_PIN26_Pos (26UL)
#define MWU_PERREGION_SUBSTATWA_SR31_Access (1UL)
#define RADIO_CRCSTATUS_CRCSTATUS_Msk (0x1UL << RADIO_CRCSTATUS_CRCSTATUS_Pos)
#define PPI_CHG_CH30_Excluded (0UL)
#define NRF_MPU_CONFIG_DEBUG_COLOR 0
#define NFCT_INTEN_ENDTX_Enabled (1UL)
#define GPIO_LATCH_PIN18_Latched (1UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV3 (0x50000000UL)
#define BPROT_CONFIG3_REGION124_Pos (28UL)
#define SAADC_CH_PSELN_PSELN_VDD (9UL)
#define SPIM_INTENCLR_ENDRX_Clear (1UL)
#define PPI_CHG_CH22_Excluded (0UL)
#define NVMC_ERASEALL_ERASEALL_Msk (0x1UL << NVMC_ERASEALL_ERASEALL_Pos)
#define QDEC_INTENCLR_REPORTRDY_Msk (0x1UL << QDEC_INTENCLR_REPORTRDY_Pos)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV4 (0x40000000UL)
#define GPIO_LATCH_PIN4_NotLatched (0UL)
#define ITM_TCR_TSPrescale_Pos 8U
#define SAADC_INTENSET_CH4LIMITH_Pos (14UL)
#define TPI_FIFO1_ITM0_Pos 0U
#define NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos (8UL)
#define SPIM_INTENCLR_ENDRX_Enabled (1UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput2 (3UL)
#define PPI_CHG_CH14_Excluded (0UL)
#define WDT_REQSTATUS_RR7_Pos (7UL)
#define SPIS_CONFIG_CPHA_Msk (0x1UL << SPIS_CONFIG_CPHA_Pos)
#define RNG_CONFIG_INFO_COLOR 0
#define PPI_CHEN_CH7_Msk (0x1UL << PPI_CHEN_CH7_Pos)
#define VERIFY_PARAM_NOT_NULL(param) VERIFY_FALSE(((param) == NULL), NRF_ERROR_NULL)
#define SAADC_INTENCLR_STOPPED_Enabled (1UL)
#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)
#define GPIO_DIRSET_PIN2_Pos (2UL)
#define PPI_CHENCLR_CH24_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR21_NoAccess (0UL)
#define MWU_PERREGION_SUBSTATRA_SR20_NoAccess (0UL)
#define __ARM_FEATURE_COPROC 15
#define __GNUC_STDC_INLINE__ 1
#define PPI_CHEN_CH20_Msk (0x1UL << PPI_CHEN_CH20_Pos)
#define GPIO_DIRSET_PIN24_Msk (0x1UL << GPIO_DIRSET_PIN24_Pos)
#define PPI_CHENCLR_CH6_Disabled (0UL)
#define GPIO_LATCH_PIN4_Pos (4UL)
#define RTC_EVTENCLR_COMPARE2_Clear (1UL)
#define BPROT_CONFIG2_REGION73_Pos (9UL)
#define BPROT_CONFIG3_REGION124_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR13_NoAccess (0UL)
#define UARTE_INTENSET_TXSTARTED_Disabled (0UL)
#define MWU_PERREGION_SUBSTATRA_SR12_NoAccess (0UL)
#define EGU_INTEN_TRIGGERED11_Pos (11UL)
#define __FLT64_HAS_DENORM__ 1
#define CLOCK_CONFIG_LOG_ENABLED 0
#define RTC_EVTENSET_COMPARE0_Msk (0x1UL << RTC_EVTENSET_COMPARE0_Pos)
#define MWU_INTENSET_REGION2WA_Enabled (1UL)
#define BPROT_CONFIG1_REGION61_Pos (29UL)
#define GPIO_DIRSET_PIN24_Pos (24UL)
#define PPI_CHG_CH2_Msk (0x1UL << PPI_CHG_CH2_Pos)
#define I2S_INTENCLR_RXPTRUPD_Pos (1UL)
#define LPCOMP_INTENSET_UP_Msk (0x1UL << LPCOMP_INTENSET_UP_Pos)
#define IS_SET(W,B) (((W) >> (B)) & 1)
#define GPIO_LATCH_PIN23_Latched (1UL)
#define GPIO_OUTCLR_PIN16_Clear (1UL)
#define PWM_SEQ_REFRESH_CNT_Pos (0UL)
#define APSR_Z_Pos 30U
#define MWU_REGIONENCLR_RGN2WA_Enabled (1UL)
#define NFCT_INTEN_READY_Enabled (1UL)
#define BPROT_CONFIG2_REGION95_Enabled (1UL)
#define UART_CONFIG_INFO_COLOR 0
#define GPIO_DIRCLR_PIN21_Msk (0x1UL << GPIO_DIRCLR_PIN21_Pos)
#define LPCOMP_SHORTS_UP_STOP_Disabled (0UL)
#define MWU_REGIONENSET_PRGN0RA_Pos (25UL)
#define MPU_PROTENSET1_PROTREG35_Set BPROT_CONFIG1_REGION35_Enabled
#define BPROT_CONFIG2_REGION79_Msk (0x1UL << BPROT_CONFIG2_REGION79_Pos)
#define __PKHBT(ARG1,ARG2,ARG3) ({ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); __RES; })
#define PPI_CHENCLR_CH13_Clear (1UL)
#define SPIS2_EASYDMA_MAXCNT_SIZE 8
#define MPU_PROTENSET0_PROTREG15_Msk BPROT_CONFIG0_REGION15_Msk
#define MPU_PROTENSET1_PROTREG45_Enabled BPROT_CONFIG1_REGION45_Enabled
#define RADIO_TXADDRESS_TXADDRESS_Msk (0x7UL << RADIO_TXADDRESS_TXADDRESS_Pos)
#define DWT_CTRL_NOEXTTRIG_Pos 26U
#define MACRO_MAP_FOR_10(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_9 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define __CMSIS_GCC_USE_REG(r) "r" (r)
#define TWIM_INTENCLR_RXSTARTED_Clear (1UL)
#define PDM_PSEL_DIN_CONNECT_Connected (0UL)
#define QDEC_REPORTPER_REPORTPER_200Smpl (5UL)
#define PPI_CHEN_CH8_Disabled (0UL)
#define PPI_CHG1_CH0_Excluded PPI_CHG_CH0_Excluded
#define TWI_INTENSET_SUSPENDED_Pos (18UL)
#define PPI_CHENCLR_CH22_Enabled (1UL)
#define EGU_INTEN_TRIGGERED0_Disabled (0UL)
#define PDM_INTENSET_END_Disabled (0UL)
#define MACRO_MAP_FOR_12(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_11((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define __DEC_EVAL_METHOD__ 2
#define TWIM_TXD_AMOUNT_AMOUNT_Pos (0UL)
#define SPIM_CONFIG_ORDER_Pos (0UL)
#define SAADC_INTENSET_CH3LIMITL_Disabled (0UL)
#define BIT_25 0x02000000
#define GPIO_DIRCLR_PIN3_Clear (1UL)
#define MWU_PERREGION_SUBSTATRA_SR6_Access (1UL)
#define MWU_PERREGION_SUBSTATRA_SR7_NoAccess (0UL)
#define SPIM_INTENSET_STOPPED_Set (1UL)
#define __TA_FBIT__ 63
#define PDM_MODE_OPERATION_Pos (0UL)
#define BIT_26 0x04000000
#define SAADC_INTENCLR_CH7LIMITL_Pos (21UL)
#define GPIO_OUTSET_PIN10_Msk (0x1UL << GPIO_OUTSET_PIN10_Pos)
#define BIT_27 0x08000000
#define MPU_PROTENSET0_PROTREG1_Pos BPROT_CONFIG0_REGION1_Pos
#define EGU_INTENCLR_TRIGGERED2_Disabled (0UL)
#define GPIO_DIRSET_PIN2_Input (0UL)
#define MACRO_MAP_FOR_15(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_14((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define LPCOMP_INTENCLR_READY_Pos (0UL)
#define SPIS_STATUS_OVERFLOW_Clear (1UL)
#define PPI_CHENSET_CH11_Enabled (1UL)
#define GPIOTE_INTENSET_IN1_Pos (1UL)
#define EGU_INTENCLR_TRIGGERED11_Disabled (0UL)
#define GPIOTE_INTENCLR_PORT_Disabled (0UL)
#define UARTE_INTENCLR_ENDTX_Pos (8UL)
#define RADIO_RXADDRESSES_ADDR1_Disabled (0UL)
#define COMP_MODE_SP_Pos (0UL)
#define MWU_PREGION_START_START_Pos (0UL)
#define GPIO_OUTSET_PIN7_Pos (7UL)
#define GPIO_IN_PIN25_Pos (25UL)
#define GPIOTE_INTENCLR_PORT_Enabled (1UL)
#define NFCT_INTEN_FIELDDETECTED_Pos (1UL)
#define SAADC_INTENSET_CH3LIMITL_Enabled (1UL)
#define GPIO_OUTCLR_PIN18_Msk (0x1UL << GPIO_OUTCLR_PIN18_Pos)
#define CCM_CNFPTR_CNFPTR_Pos (0UL)
#define BPROT_CONFIG2_REGION85_Msk (0x1UL << BPROT_CONFIG2_REGION85_Pos)
#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U
#define GPIO_OUT_PIN3_Msk (0x1UL << GPIO_OUT_PIN3_Pos)
#define SPIM0_MAX_DATARATE 8
#define NRF_LOG_BACKEND_UART_ENABLED 1
#define MWU_NMIEN_REGION3WA_Enabled (1UL)
#define GPIO_LATCH_PIN7_Pos (7UL)
#define UINT16_MAX 65535
#define PPI_CHENCLR_CH9_Msk (0x1UL << PPI_CHENCLR_CH9_Pos)
#define GPIO_OUT_PIN17_Msk (0x1UL << GPIO_OUT_PIN17_Pos)
#define PDM_MODE_EDGE_LeftRising (1UL)
#define SAADC_INTENCLR_CH0LIMITH_Disabled (0UL)
#define PPI_CHENSET_CH11_Pos (11UL)
#define RADIO_INTENCLR_ADDRESS_Pos (1UL)
#define POWER_RAMON_ONRAM1_RAM1On (1UL)
#define BPROT_CONFIG1_REGION56_Enabled (1UL)
#define SAADC_CH_CONFIG_TACQ_3us (0UL)
#define GPIO_OUTCLR_PIN14_Low (0UL)
#define TWIM_INTENSET_ERROR_Pos (9UL)
#define WDT_CONFIG_SLEEP_Run (1UL)
#define GPIO_OUTSET_PIN17_High (1UL)
#define I2S_CONFIG_SWIDTH_SWIDTH_8BIT I2S_CONFIG_SWIDTH_SWIDTH_8Bit
#define RADIO_SHORTS_ADDRESS_BCSTART_Disabled (0UL)
#define I2S_CONFIG_INFO_COLOR 0
#define RTC_EVTENSET_OVRFLW_Pos (1UL)
#define SPIM_PSEL_MOSI_CONNECT_Connected (0UL)
#define RADIO_DACNF_TXADD1_Pos (9UL)
#define FPU_MVFR1_FP_fused_MAC_Pos 28U
#define GPIO_OUT_PIN13_Low (0UL)
#define CH10_EEP CH[10].EEP
#define PPI_CHG2_CH0_Excluded PPI_CHG_CH0_Excluded
#define TEMP_T4_T4_Msk (0xFFUL << TEMP_T4_T4_Pos)
#define UART_INTENSET_NCTS_Set (1UL)
#define GPIOTE_INTENCLR_IN0_Msk (0x1UL << GPIOTE_INTENCLR_IN0_Pos)
#define PPI_CHG1_CH12_Pos PPI_CHG_CH12_Pos
#define GPIO_DIRCLR_PIN1_Input (0UL)
#define SAADC_INTEN_CH3LIMITL_Disabled (0UL)
#define QDEC_LEDPOL_LEDPOL_Pos (0UL)
#define __UDQ_IBIT__ 0
#define __INTMAX_WIDTH__ 64
#define BPROT_CONFIG3_REGION119_Msk (0x1UL << BPROT_CONFIG3_REGION119_Pos)
#define MPU_RBAR_ADDR_Pos 5U
#define TWI_FREQUENCY_FREQUENCY_K100 (0x01980000UL)
#define PPI_CHG1_CH13_Included PPI_CHG_CH13_Included
#define POWER_RAM_POWERSET_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S1RETENTION_Pos)
#define UARTE_INTENCLR_RXSTARTED_Enabled (1UL)
#define NFCT_FRAMESTATUS_RX_OVERRUN_Overrun (1UL)
#define MWU_INTEN_PREGION1RA_Disabled (0UL)
#define EGU_INTEN_TRIGGERED10_Enabled (1UL)
#define BPROT_CONFIG2_REGION64_Msk (0x1UL << BPROT_CONFIG2_REGION64_Pos)
#define BPROT_CONFIG3_REGION105_Pos (9UL)
#define GPIO_OUTSET_PIN22_High (1UL)
#define GPIO_LATCH_PIN1_NotLatched (0UL)
#define GPIO_OUTCLR_PIN14_Msk (0x1UL << GPIO_OUTCLR_PIN14_Pos)
#define UARTE_INTENCLR_RXDRDY_Pos (2UL)
#define PPI_CHENSET_CH3_Disabled (0UL)
#define __ORDER_BIG_ENDIAN__ 4321
#define BPROT_CONFIG2_REGION76_Enabled (1UL)
#define GPIO_OUTCLR_PIN17_Msk (0x1UL << GPIO_OUTCLR_PIN17_Pos)
#define GPIO_DIR_PIN22_Input (0UL)
#define BPROT_CONFIG1_REGION52_Msk (0x1UL << BPROT_CONFIG1_REGION52_Pos)
#define GPIO_DIRSET_PIN15_Msk (0x1UL << GPIO_DIRSET_PIN15_Pos)
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
#define PPI_CHG_CH29_Excluded (0UL)
#define TWIM_ERRORSRC_ANACK_NotReceived (0UL)
#define LPCOMP_INTENSET_CROSS_Enabled (1UL)
#define SCB_CPUID_PARTNO_Pos 4U
#define I2S_CONFIG_MCKFREQ_MCKFREQ_Msk (0xFFFFFFFFUL << I2S_CONFIG_MCKFREQ_MCKFREQ_Pos)
#define SAADC_INTENSET_CH1LIMITH_Msk (0x1UL << SAADC_INTENSET_CH1LIMITH_Pos)
#define PPI_CHENCLR_CH0_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG56_Pos BPROT_CONFIG1_REGION56_Pos
#define GPIO_DIRCLR_PIN28_Input (0UL)
#define NFCT_TXD_AMOUNT_TXDATABITS_Pos (0UL)
#define QDEC_INTENCLR_SAMPLERDY_Clear (1UL)
#define RADIO_DACNF_ENA6_Pos (6UL)
#define GPIO_LATCH_PIN14_Msk (0x1UL << GPIO_LATCH_PIN14_Pos)
#define TIMER_BITMODE_BITMODE_32Bit (3UL)
#define GPIO_LATCH_PIN6_Latched (1UL)
#define GPIO_OUTCLR_PIN21_Pos (21UL)
#define MPU_PROTENSET1_PROTREG49_Pos BPROT_CONFIG1_REGION49_Pos
#define __UINT32_C(c) c ## UL
#define NFCT_INTENSET_ENDRX_Enabled (1UL)
#define EGU_INTEN_TRIGGERED9_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR28_NoAccess (0UL)
#define EGU_INTEN_TRIGGERED3_Disabled (0UL)
#define MWU_PERREGION_SUBSTATRA_SR27_NoAccess (0UL)
#define RADIO_INTENCLR_DEVMISS_Clear (1UL)
#define NRF_BALLOC_ENABLED 1
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define UART_ERRORSRC_FRAMING_Pos (2UL)
#define BPROT_CONFIG2_REGION65_Enabled (1UL)
#define PWM_INTENSET_SEQSTARTED0_Disabled (0UL)
#define SPIS_MAXRX_MAXRX_Msk SPIS_RXD_MAXCNT_MAXCNT_Msk
#define RADIO_INTENSET_CRCOK_Pos (12UL)
#define MWU_PERREGION_SUBSTATRA_SR19_NoAccess (0UL)
#define QDEC_LEDPRE_LEDPRE_Msk (0x1FFUL << QDEC_LEDPRE_LEDPRE_Pos)
#define SPIS_INTENCLR_ACQUIRED_Disabled (0UL)
#define PPI_CHG_CH24_Msk (0x1UL << PPI_CHG_CH24_Pos)
#define NRF_ECB_BASE 0x4000E000UL
#define SPIS_COUNT 3
#define TIMER_INTENCLR_COMPARE0_Msk (0x1UL << TIMER_INTENCLR_COMPARE0_Pos)
#define POWER_POFCON_THRESHOLD_V17 (4UL)
#define POWER_POFCON_THRESHOLD_V18 (5UL)
#define POWER_POFCON_THRESHOLD_V19 (6UL)
#define TWI_DEFAULT_CONFIG_CLR_BUS_INIT 0
#define GPIO_OUTCLR_PIN24_Clear (1UL)
#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL )
#define PPI_CHG_CH10_Pos (10UL)
#define GPIO_OUTCLR_PIN12_High (1UL)
#define EGU_INTEN_TRIGGERED14_Msk (0x1UL << EGU_INTEN_TRIGGERED14_Pos)
#define MPU_PROTENSET0_PROTREG3_Msk BPROT_CONFIG0_REGION3_Msk
#define ITM_LSR_Access_Pos 1U
#define NRF_SDH_INFO_COLOR 0
#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)
#define __CTYPE_PUNCT 0x10
#define NFCT_INTEN_RXERROR_Enabled (1UL)
#define GPIO_DIRSET_PIN10_Pos (10UL)
#define AAR_NIRK_NIRK_Pos (0UL)
#define PPI_CHG_CH18_Msk (0x1UL << PPI_CHG_CH18_Pos)
#define MWU_PREGION_SUBS_SR23_Pos (23UL)
#define MWU_PERREGION_SUBSTATRA_SR23_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR23_Pos)
#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardStart (1UL)
#define INTMAX_MIN (-9223372036854775807LL-1)
#define UART_PSELRXD_PSELRXD_Pos (0UL)
#define SCB_ICSR_PENDSTSET_Pos 26U
#define CLOCK_LFCLKSTAT_SRC_Xtal (1UL)
#define GPIO_DIR_PIN13_Output (1UL)
#define POWER_POFCON_THRESHOLD_V20 (7UL)
#define POWER_POFCON_THRESHOLD_V21 (8UL)
#define POWER_POFCON_THRESHOLD_V22 (9UL)
#define POWER_POFCON_THRESHOLD_V23 (10UL)
#define POWER_POFCON_THRESHOLD_V24 (11UL)
#define POWER_POFCON_THRESHOLD_V25 (12UL)
#define POWER_POFCON_THRESHOLD_V26 (13UL)
#define POWER_POFCON_THRESHOLD_V27 (14UL)
#define POWER_POFCON_THRESHOLD_V28 (15UL)
#define NRF_TIMER4_BASE 0x4001B000UL
#define _PRIO_APP_LOWEST 7
#define GPIO_OUT_PIN25_High (1UL)
#define NFCT_INTENCLR_RXFRAMESTART_Pos (5UL)
#define TWI_INTENSET_RXDREADY_Msk (0x1UL << TWI_INTENSET_RXDREADY_Pos)
#define EGU_INTEN_TRIGGERED0_Msk (0x1UL << EGU_INTEN_TRIGGERED0_Pos)
#define GPIO_IN_PIN16_Msk (0x1UL << GPIO_IN_PIN16_Pos)
#define CLOCK_INTENCLR_LFCLKSTARTED_Disabled (0UL)
#define NVMC_ERASEUICR_ERASEUICR_Msk (0x1UL << NVMC_ERASEUICR_ERASEUICR_Pos)
#define LPCOMP_IRQHandler COMP_LPCOMP_IRQHandler
#define __INT8_MAX__ 0x7f
#define __UINT16_TYPE__ short unsigned int
#define PPI_CHENSET_CH28_Msk (0x1UL << PPI_CHENSET_CH28_Pos)
#define AAR_INTENSET_END_Set (1UL)
#define PPI_CHENSET_CH6_Pos (6UL)
#define TEMP_A4_A4_Msk (0xFFFUL << TEMP_A4_A4_Pos)
#define GPIO_DIRSET_PIN21_Set (1UL)
#define I2S_INTENSET_TXPTRUPD_Set (1UL)
#define SAADC_INTENCLR_CH4LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITL_Pos)
#define NFCT_INTENCLR_TXFRAMESTART_Disabled (0UL)
#define GPIO_DIRSET_PIN12_Output (1UL)
#define __INT32_MAX__ 0x7fffffffL
#define UARTE_INTENCLR_CTS_Msk (0x1UL << UARTE_INTENCLR_CTS_Pos)
#define GPIO_IN_PIN12_Low (0UL)
#define __UINT_FAST32_TYPE__ unsigned int
#define UARTE_INTENCLR_ENDTX_Clear (1UL)
#define NFCT_INTENSET_RXERROR_Set (1UL)
#define GPIO_DIRCLR_PIN6_Msk (0x1UL << GPIO_DIRCLR_PIN6_Pos)
#define RADIO_INTENSET_BCMATCH_Msk (0x1UL << RADIO_INTENSET_BCMATCH_Pos)
#define MWU_NMIENCLR_REGION1WA_Msk (0x1UL << MWU_NMIENCLR_REGION1WA_Pos)
#define SPIS_STATUS_OVERFLOW_NotPresent (0UL)
#define MWU_INTENSET_PREGION1WA_Disabled (0UL)
#define BPROT_CONFIG0_REGION16_Enabled (1UL)
#define POWER_DCDCEN_DCDCEN_Pos (0UL)
#define RADIO_STATE_STATE_TxDisable (12UL)
#define I2S_CONFIG_FORMAT_FORMAT_ALIGNED I2S_CONFIG_FORMAT_FORMAT_Aligned
#define MPU_RASR_S_Pos 18U
#define TWIS_INTENSET_RXSTARTED_Msk (0x1UL << TWIS_INTENSET_RXSTARTED_Pos)
#define PDM_INTENSET_END_Enabled (1UL)
#define MWU_NMIEN_REGION1WA_Msk (0x1UL << MWU_NMIEN_REGION1WA_Pos)
#define GPIO_DIRCLR_PIN31_Clear (1UL)
#define UART_CONFIG_DEBUG_COLOR 0
#define MWU_REGIONEN_PRGN1WA_Disable (0UL)
#define xPSR_Q_Pos 27U
#define EGU_INTENCLR_TRIGGERED11_Enabled (1UL)
#define PPI_CHEN_CH31_Disabled (0UL)
#define PWM_INTEN_PWMPERIODEND_Msk (0x1UL << PWM_INTEN_PWMPERIODEND_Pos)
#define SCB_CCR_DIV_0_TRP_Pos 4U
#define I2S_PSEL_SDIN_CONNECT_Pos (31UL)
#define QDEC_PSEL_LED_CONNECT_Connected (0UL)
#define AAR_INTENSET_NOTRESOLVED_Pos (2UL)
#define UARTE_ERRORSRC_OVERRUN_Msk (0x1UL << UARTE_ERRORSRC_OVERRUN_Pos)
#define GPIO_DIRCLR_PIN0_Input (0UL)
#define PPI_CHG1_CH11_Msk PPI_CHG_CH11_Msk
#define SPIM_INTENCLR_END_Pos (6UL)
#define __FLT_MAX__ 3.4028234663852886e+38F
#define SAADC_INTENCLR_CH4LIMITL_Disabled (0UL)
#define BPROT_CONFIG2_REGION95_Pos (31UL)
#define MAX(a,b) ((a) < (b) ? (b) : (a))
#define UARTE_INTEN_ERROR_Pos (9UL)
#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Clear (1UL)
#define PPI_CHG0_CH9_Included PPI_CHG_CH9_Included
#define MWU_NMIENCLR_REGION2RA_Msk (0x1UL << MWU_NMIENCLR_REGION2RA_Pos)
#define RADIO_INTENCLR_CRCERROR_Pos (13UL)
#define PPI_CHEN_CH15_Disabled (0UL)
#define NFCT_NFCID1_LAST_NFCID1_W_Pos (24UL)
#define TASKS_CHG1DIS TASKS_CHG[1].DIS
#define AAR_INTENCLR_RESOLVED_Disabled (0UL)
#define MWU_NMIEN_REGION2RA_Msk (0x1UL << MWU_NMIEN_REGION2RA_Pos)
#define POWER_RAMONB_ONRAM2_Pos (0UL)
#define INT_FAST64_MAX INT64_MAX
#define NRF_TIMER0 ((NRF_TIMER_Type *) NRF_TIMER0_BASE)
#define NRF_TIMER1 ((NRF_TIMER_Type *) NRF_TIMER1_BASE)
#define NRF_TIMER2 ((NRF_TIMER_Type *) NRF_TIMER2_BASE)
#define PPI_CHENCLR_CH5_Msk (0x1UL << PPI_CHENCLR_CH5_Pos)
#define NRF_TIMER4 ((NRF_TIMER_Type *) NRF_TIMER4_BASE)
#define PPI_CHG2_CH7_Excluded PPI_CHG_CH7_Excluded
#define RTC_EVTENCLR_COMPARE2_Pos (18UL)
#define MPU_PROTENSET1_PROTREG58_Pos BPROT_CONFIG1_REGION58_Pos
#define APP_TIMER_KEEPS_RTC_ACTIVE 0
#define MWU_PERREGION_SUBSTATWA_SR29_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR29_Pos)
#define TWIS_RXD_PTR_PTR_Pos (0UL)
#define RADIO_PCNF0_PLEN_8bit (0UL)
#define MPU_PROTENSET0_PROTREG25_Enabled BPROT_CONFIG0_REGION25_Enabled
#define SPI_CONFIG_CPOL_Pos (2UL)
#define WDT_RREN_RR2_Msk (0x1UL << WDT_RREN_RR2_Pos)
#define SYSTEM_NRF52_H 
#define MPU_PROTENSET1_PROTREG57_Set BPROT_CONFIG1_REGION57_Enabled
#define PPI_CHG_CH29_Msk (0x1UL << PPI_CHG_CH29_Pos)
#define FICR_NFC_TAGHEADER0_UD2_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD2_Pos)
#define PPI_CHENSET_CH6_Enabled (1UL)
#define MWU_NMIENSET_REGION1RA_Disabled (0UL)
#define BPROT_CONFIG0_REGION28_Pos (28UL)
#define EXTERNAL_INT_VECTOR_OFFSET 16
#define QDEC_SHORTS_REPORTRDY_STOP_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_STOP_Pos)
#define GPIO_OUTCLR_PIN6_High (1UL)
#define PPI_CHG0_CH9_Pos PPI_CHG_CH9_Pos
#define PWM_INTEN_SEQEND0_Pos (4UL)
#define UART_CONFIG_HWFC_Enabled (1UL)
#define GPIOTE_INTENCLR_IN5_Clear (1UL)
#define SAADC_INTENCLR_CH5LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITH_Pos)
#define EGU_INTENSET_TRIGGERED13_Disabled (0UL)
#define PPI_CHENSET_CH15_Set (1UL)
#define UINTMAX_C(x) (x ##ULL)
#define MPU_PROTENSET0_PROTREG23_Pos BPROT_CONFIG0_REGION23_Pos
#define SPIS_PSEL_MOSI_PIN_Msk (0x1FUL << SPIS_PSEL_MOSI_PIN_Pos)
#define BPROT_CONFIG1_REGION38_Pos (6UL)
#define MPU_PROTENSET0_PROTREG3_Pos BPROT_CONFIG0_REGION3_Pos
#define __USACCUM_FBIT__ 8
#define SPIM_INTENSET_STOPPED_Disabled (0UL)
#define AAR_INTENSET_RESOLVED_Enabled (1UL)
#define RADIO_STATE_STATE_Rx (3UL)
#define UARTE_INTENCLR_TXSTOPPED_Disabled (0UL)
#define EGU_INTEN_TRIGGERED1_Disabled (0UL)
#define EGU_INTENCLR_TRIGGERED3_Disabled (0UL)
#define DEVICEADDR1 DEVICEADDR[1]
#define QDEC_SAMPLEPER_SAMPLEPER_4096us (5UL)
#define MWU_PERREGION_SUBSTATWA_SR17_Pos (17UL)
#define IR1 IR[1]
#define RADIO_DACNF_ENA0_Enabled (1UL)
#define SAADC_INTEN_CH7LIMITL_Enabled (1UL)
#define TWIM_INTENCLR_LASTTX_Pos (24UL)
#define MWU_NMIENSET_REGION0RA_Enabled (1UL)
#define MWU_PERREGION_SUBSTATRA_SR5_Pos (5UL)
#define GPIO_OUTSET_PIN6_Pos (6UL)
#define WDT_REQSTATUS_RR3_EnabledAndUnrequested (1UL)
#define RADIO_SHORTS_END_DISABLE_Msk (0x1UL << RADIO_SHORTS_END_DISABLE_Pos)
#define POWER_RAM_POWER_S0POWER_On (1UL)
#define PPI_CHENCLR_CH30_Pos (30UL)
#define GPIO_DIR_PIN27_Msk (0x1UL << GPIO_DIR_PIN27_Pos)
#define GPIO_DIRCLR_PIN15_Pos (15UL)
#define UARTE_INTENCLR_ENDRX_Pos (4UL)
#define NRF_SDH_DEBUG_COLOR 0
#define TWIM_INTENCLR_SUSPENDED_Disabled (0UL)
#define FICR_ER_ER_Msk (0xFFFFFFFFUL << FICR_ER_ER_Pos)
#define WDT_REQSTATUS_RR0_Pos (0UL)
#define __SIZEOF_DOUBLE__ 8
#define GPIO_OUTCLR_PIN7_Low (0UL)
#define GPIO_DIR_PIN13_Pos (13UL)
#define PWM_SHORTS_LOOPSDONE_STOP_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_STOP_Pos)
#define CCM_OUTPTR_OUTPTR_Pos (0UL)
#define MWU_INTENSET_REGION2WA_Pos (4UL)
#define RADIO_MODE_MODE_Pos (0UL)
#define UART_PRESENT 
#define SAADC_INTENCLR_CH2LIMITH_Enabled (1UL)
#define __INT_LEAST32_WIDTH__ 32
#define GPIO_OUTCLR_PIN26_Pos (26UL)
#define RADIO_SHORTS_END_DISABLE_Pos (1UL)
#define MWU_REGIONENSET_PRGN0RA_Set (1UL)
#define RADIO_STATE_STATE_Tx (11UL)
#define TEMP_INTENSET_DATARDY_Set (1UL)
#define NRF_ERROR_FORBIDDEN (NRF_ERROR_BASE_NUM + 15)
#define xPSR_IT_Pos 25U
#define EGU_INTEN_TRIGGERED8_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR22_Access (1UL)
#define GPIO_OUT_PIN25_Pos (25UL)
#define I2S_CONFIG_RATIO_RATIO_96X (3UL)
#define SPIM_PSEL_SCK_CONNECT_Disconnected (1UL)
#define NFCT_INTENSET_FIELDLOST_Pos (2UL)
#define MWU_INTENCLR_PREGION0RA_Msk (0x1UL << MWU_INTENCLR_PREGION0RA_Pos)
#define MWU_INTENSET_REGION3RA_Pos (7UL)
#define GPIO_DIRCLR_PIN24_Input (0UL)
#define RTC_INTENCLR_COMPARE2_Enabled (1UL)
#define ITM ((ITM_Type *) ITM_BASE )
#define MWU_PERREGION_SUBSTATRA_SR22_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR22_Pos)
#define MWU_INTEN_REGION2RA_Enabled (1UL)
#define __SES_VERSION 54201
#define SWI5_IRQHandler SWI5_EGU5_IRQHandler
#define TWIS_INTENSET_RXSTARTED_Set (1UL)
#define MWU_PERREGION_SUBSTATWA_SR3_Access (1UL)
#define SysTick_CTRL_COUNTFLAG_Pos 16U
#define BPROT_CONFIG3_REGION105_Disabled (0UL)
#define BPROT_CONFIG3_REGION98_Msk (0x1UL << BPROT_CONFIG3_REGION98_Pos)
#define POWER_RAM_POWERCLR_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S1RETENTION_Pos)
#define COMP_INTEN_UP_Disabled (0UL)
#define MWU_PREGION_SUBS_SR19_Include (1UL)
#define NRF_ATOMIC_H__ 
#define UINT8_C(x) (x ##U)
#define POWER_RAMONB_ONRAM3_RAM3On (1UL)
#define GPIO_DIRSET_PIN1_Pos (1UL)
#define BPROT_CONFIG3_REGION127_Pos (31UL)
#define GPIO_DIR_PIN27_Pos (27UL)
#define TWI_INTENSET_ERROR_Msk (0x1UL << TWI_INTENSET_ERROR_Pos)
#define __INT16_C(c) c
#define RADIO_INTENSET_PAYLOAD_Enabled (1UL)
#define UART_INTENCLR_RXTO_Pos (17UL)
#define PPI_CHG_CH24_Included (1UL)
#define COMMON_CONFIG_INFO_COLOR 0
#define I2S_CONFIG_MODE_MODE_Pos (0UL)
#define GPIO_LATCH_PIN3_Pos (3UL)
#define UARTE_INTENCLR_ERROR_Disabled (0UL)
#define NFCT_RXD_FRAMECONFIG_SOF_NoSoF (0UL)
#define RTC_EVTENCLR_COMPARE0_Clear (1UL)
#define GPIO_DIRCLR_PIN29_Clear (1UL)
#define GPIO_DIR_PIN30_Output (1UL)
#define RADIO_RXADDRESSES_ADDR7_Msk (0x1UL << RADIO_RXADDRESSES_ADDR7_Pos)
#define POWER_RAMONB_OFFRAM3_RAM3On (1UL)
#define GPIO_OUTCLR_PIN20_Clear (1UL)
#define EGU_INTEN_TRIGGERED10_Pos (10UL)
#define MWU_PERREGION_SUBSTATWA_SR9_Pos (9UL)
#define COMP_INTENSET_CROSS_Pos (3UL)
#define TEMP_B2_B2_Pos (0UL)
#define MPU_PROTENSET1_PROTREG60_Msk BPROT_CONFIG1_REGION60_Msk
#define BPROT_CONFIG1_REGION60_Pos (28UL)
#define GPIO_DIRSET_PIN23_Pos (23UL)
#define CLOCK_INTENCLR_DONE_Pos (3UL)
#define NRF_RTC0 ((NRF_RTC_Type *) NRF_RTC0_BASE)
#define APSR_N_Msk (1UL << APSR_N_Pos)
#define ITM_LSR_ByteAcc_Pos 2U
#define EGU_INTEN_TRIGGERED1_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED3_Enabled (1UL)
#define PPI_CHG_CH12_Included (1UL)
#define TWIS_INTEN_WRITE_Pos (25UL)
#define NRF_UARTE0_BASE 0x40002000UL
#define RADIO_PREFIX0_AP3_Msk (0xFFUL << RADIO_PREFIX0_AP3_Pos)
#define UARTE_PSEL_TXD_PIN_Msk (0x1FUL << UARTE_PSEL_TXD_PIN_Pos)
#define FICR_TEMP_T2_T_Pos (0UL)
#define GPIO_LATCH_PIN22_Pos (22UL)
#define TWIS_INTEN_RXSTARTED_Pos (19UL)
#define __INT_FAST16_WIDTH__ 32
#define __UINTMAX_MAX__ 0xffffffffffffffffULL
#define BPROT_CONFIG0_REGION19_Msk (0x1UL << BPROT_CONFIG0_REGION19_Pos)
#define DWT_CTRL_CYCCNTENA_Pos 0U
#define GPIO_DIRCLR_PIN20_Msk (0x1UL << GPIO_DIRCLR_PIN20_Pos)
#define UARTE_INTENCLR_NCTS_Clear (1UL)
#define PPI_CHENSET_CH29_Pos (29UL)
#define GPIO_OUTCLR_PIN4_High (1UL)
#define __PKHTB(ARG1,ARG2,ARG3) ({ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); if (ARG3 == 0) __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); else __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); __RES; })
#define SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN 16
#define UARTE_ERRORSRC_PARITY_NotPresent (0UL)
#define PDM_INTENSET_STOPPED_Pos (1UL)
#define RADIO_SHORTS_DISABLED_TXEN_Enabled (1UL)
#define NFCT_INTENSET_RXFRAMESTART_Msk (0x1UL << NFCT_INTENSET_RXFRAMESTART_Pos)
#define MPU_PROTENSET0_PROTREG14_Msk BPROT_CONFIG0_REGION14_Msk
#define MWU_NMIENCLR_REGION3RA_Clear (1UL)
#define __USAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })
#define DWT_FUNCTION_CYCMATCH_Pos 7U
#define TWIM_INTEN_STOPPED_Pos (1UL)
#define BPROT_CONFIG3_REGION98_Disabled (0UL)
#define TWIM_SHORTS_LASTTX_SUSPEND_Disabled (0UL)
#define QDEC_SAMPLEPER_SAMPLEPER_128us (0UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over16x (4UL)
#define PPI_CHG0_CH11_Included PPI_CHG_CH11_Included
#define QDEC_INTENSET_DBLRDY_Msk (0x1UL << QDEC_INTENSET_DBLRDY_Pos)
#define SAADC_CONFIG_DEBUG_COLOR 0
#define TWIS_INTENSET_ERROR_Msk (0x1UL << TWIS_INTENSET_ERROR_Pos)
#define QDEC_INTENCLR_ACCOF_Msk (0x1UL << QDEC_INTENCLR_ACCOF_Pos)
#define TASK_MANAGER_CONFIG_LOG_ENABLED 0
#define MWU_INTENCLR_REGION1WA_Clear (1UL)
#define TIMER_INTENSET_COMPARE2_Set (1UL)
#define INT_FAST64_MIN INT64_MIN
#define BPROT_CONFIG0_REGION29_Disabled (0UL)
#define PPI_CHENCLR_CH27_Clear (1UL)
#define MWU_REGIONENCLR_PRGN0WA_Clear (1UL)
#define PWM_SHORTS_LOOPSDONE_STOP_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED13_Enabled (1UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV2 (0x80000000UL)
#define SPIM_INTENSET_STARTED_Disabled (0UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV5 (0x30000000UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV6 (0x28000000UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV8 (0x20000000UL)
#define MWU_PERREGION_SUBSTATRA_SR31_Pos (31UL)
#define PPI_CHG3_CH13_Excluded PPI_CHG_CH13_Excluded
#define MPU_PROTENSET0_PROTREG0_Pos BPROT_CONFIG0_REGION0_Pos
#define MWU_PREGION_SUBS_SR21_Include (1UL)
#define SAADC_INTEN_RESULTDONE_Disabled (0UL)
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define GPIO_IN_PIN0_Msk (0x1UL << GPIO_IN_PIN0_Pos)
#define UART_PSELRTS_PSELRTS_Msk (0xFFFFFFFFUL << UART_PSELRTS_PSELRTS_Pos)
#define SAADC_INTENSET_CH2LIMITH_Enabled (1UL)
#define GPIO_DIRSET_PIN7_Pos (7UL)
#define LPCOMP_REFSEL_REFSEL_Ref5_8Vdd (4UL)
#define WDT_REQSTATUS_RR4_DisabledOrRequested (0UL)
#define NRF_SPI0_BASE 0x40003000UL
#define SPI_INTENSET_READY_Disabled (0UL)
#define FPU_FPDSCR_AHP_Pos 26U
#define NFCT_INTENSET_STARTED_Enabled (1UL)
#define GPIO_IN_PIN24_Pos (24UL)
#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos)
#define MPU_PROTENSET0_PROTREG30_Disabled BPROT_CONFIG0_REGION30_Disabled
#define GPIO_OUT_PIN20_Pos (20UL)
#define POWER_RAM_POWERSET_S1POWER_Pos (1UL)
#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Window (1UL)
#define TIMER_INTENCLR_COMPARE0_Enabled (1UL)
#define RTC0_CC_NUM 3
#define UART_PSELCTS_PSELCTS_Disconnected (0xFFFFFFFFUL)
#define GPIO_OUT_PIN2_Msk (0x1UL << GPIO_OUT_PIN2_Pos)
#define PWM_SHORTS_SEQEND0_STOP_Pos (0UL)
#define MWU_PREGION_SUBS_SR20_Exclude (0UL)
#define PDM_PDMCLKCTRL_FREQ_1000K (0x08000000UL)
#define GPIO_OUT_PIN16_Msk (0x1UL << GPIO_OUT_PIN16_Pos)
#define PPI_CHG_CH16_Included (1UL)
#define MWU_REGIONENCLR_PRGN0WA_Msk (0x1UL << MWU_REGIONENCLR_PRGN0WA_Pos)
#define GPIOTE_INTENSET_IN1_Enabled (1UL)
#define SAADC_INTENCLR_CH1LIMITL_Disabled (0UL)
#define PPI_CHG1_CH5_Pos PPI_CHG_CH5_Pos
#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_FreeRun (0UL)
#define GPIO_OUTCLR_PIN13_Low (0UL)
#define SPIS_PSEL_CSN_PIN_Msk (0x1FUL << SPIS_PSEL_CSN_PIN_Pos)
#define TWIS_INTENSET_WRITE_Set (1UL)
#define UART_SHORTS_CTS_STARTRX_Disabled (0UL)
#define DWT_BASE (0xE0001000UL)
#define MPU_PROTENSET0_PROTREG28_Pos BPROT_CONFIG0_REGION28_Pos
#define RADIO_DACNF_TXADD0_Pos (8UL)
#define __STDC__ 1
#define POWER_RAM_POWER_S0POWER_Off (0UL)
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)
#define AAR_INTENCLR_NOTRESOLVED_Pos (2UL)
#define GPIO_OUT_PIN12_Low (0UL)
#define GPIO_OUTSET_PIN12_Low (0UL)
#define GPIOTE_INTENSET_IN7_Set (1UL)
#define TWIS_PSEL_SCL_PIN_Msk (0x1FUL << TWIS_PSEL_SCL_PIN_Pos)
#define RTC_EVTENSET_TICK_Disabled (0UL)
#define MWU_PERREGION_SUBSTATRA_SR26_Access (1UL)
#define MWU_INTENSET_PREGION0RA_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG50_Enabled BPROT_CONFIG1_REGION50_Enabled
#define PPI_CHG_CH9_Pos (9UL)
#define GPIO_DIRSET_PIN10_Set (1UL)
#define BPROT_CONFIG3_REGION118_Msk (0x1UL << BPROT_CONFIG3_REGION118_Pos)
#define MWU_PREGION_SUBS_SR30_Include (1UL)
#define __USFRACT_FBIT__ 8
#define NRF_SERIAL_QUEUES_DEF(_name,_tx_size,_rx_size) NRF_QUEUE_DEF(uint8_t, _name ##_rxq, _rx_size, NRF_QUEUE_MODE_NO_OVERFLOW); NRF_QUEUE_DEF(uint8_t, _name ##_txq, _tx_size, NRF_QUEUE_MODE_NO_OVERFLOW); static const nrf_serial_queues_t _name = { .p_rxq = &_name ##_rxq, .p_txq = &_name ##_txq, }
#define CHG1 CHG[1]
#define MWU_REGIONENCLR_PRGN1RA_Msk (0x1UL << MWU_REGIONENCLR_PRGN1RA_Pos)
#define UARTE_INTENSET_ENDTX_Set (1UL)
#define RADIO_INTENCLR_CRCOK_Disabled (0UL)
#define BPROT_CONFIG3_REGION104_Pos (8UL)
#define PPI_CHENCLR_CH31_Msk (0x1UL << PPI_CHENCLR_CH31_Pos)
#define TWI_ERRORSRC_ANACK_Present (1UL)
#define NRF_SWI3_BASE 0x40017000UL
#define MWU_INTEN_REGION3WA_Enabled (1UL)
#define BPROT_CONFIG2_REGION81_Disabled (0UL)
#define RADIO_DACNF_ENA6_Disabled (0UL)
#define NFCT_INTENCLR_ENDTX_Msk (0x1UL << NFCT_INTENCLR_ENDTX_Pos)
#define BPROT_CONFIG1_REGION51_Msk (0x1UL << BPROT_CONFIG1_REGION51_Pos)
#define SAADC_CH_CONFIG_REFSEL_Msk (0x1UL << SAADC_CH_CONFIG_REFSEL_Pos)
#define NFCT_INTENSET_AUTOCOLRESSTARTED_Disabled (0UL)
#define GPIO_DIRSET_PIN27_Input (0UL)
#define TWI_INTENCLR_ERROR_Msk (0x1UL << TWI_INTENCLR_ERROR_Pos)
#define PPI_CHENCLR_CH8_Msk (0x1UL << PPI_CHENCLR_CH8_Pos)
#define GPIO_DIRSET_PIN31_Set (1UL)
#define NRF_TWIM0_BASE 0x40003000UL
#define GPIO_DIRCLR_PIN6_Clear (1UL)
#define MWU_NMIEN_REGION2WA_Msk (0x1UL << MWU_NMIEN_REGION2WA_Pos)
#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Enabled (1UL)
#define GPIO_LATCH_PIN13_Msk (0x1UL << GPIO_LATCH_PIN13_Pos)
#define PWM_SEQ_REFRESH_CNT_Continuous (0UL)
#define BPROT_CONFIG2_REGION65_Disabled (0UL)
#define TPI_SPPR_TXMODE_Pos 0U
#define MPU_PROTENSET1_PROTREG48_Pos BPROT_CONFIG1_REGION48_Pos
#define GPIO_DIRSET_PIN12_Input (0UL)
#define UICR_NFCPINS_PROTECT_NFC (1UL)
#define MWU_PREGION_SUBS_SR15_Exclude (0UL)
#define CCM_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << CCM_SCRATCHPTR_SCRATCHPTR_Pos)
#define NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos (0UL)
#define MPU_PROTENSET0_PROTREG6_Pos BPROT_CONFIG0_REGION6_Pos
#define GPIO_OUTCLR_PIN28_High (1UL)
#define PPI_CHG_CH23_Msk (0x1UL << PPI_CHG_CH23_Pos)
#define NFCT_INTENSET_ENDTX_Disabled (0UL)
#define PPI_CHG2_CH0_Pos PPI_CHG_CH0_Pos
#define GPIO_OUTCLR_PIN26_Clear (1UL)
#define BPROT_CONFIG3_REGION105_Enabled (1UL)
#define DWT_CTRL_POSTPRESET_Pos 1U
#define WDT_RREN_RR3_Msk (0x1UL << WDT_RREN_RR3_Pos)
#define I2S_CONFIG_SWIDTH_SWIDTH_16Bit (1UL)
#define PPI_CHENSET_CH24_Enabled (1UL)
#define NRF_SDH_SOC_LOG_LEVEL 3
#define UARTE_INTENCLR_RXSTARTED_Clear (1UL)
#define NFCT_INTENCLR_COLLISION_Disabled (0UL)
#define BPROT_CONFIG0_REGION4_Enabled (1UL)
#define NRF52_PAN_74 1
#define GPIO_DIR_PIN7_Input (0UL)
#define UARTE_INTENSET_ENDTX_Pos (8UL)
#define PWM_INTENSET_LOOPSDONE_Pos (7UL)
#define GPIO_IN_PIN27_Pos (27UL)
#define __ARM_ARCH_EXT_IDIV__ 1
#define SEEK_END 2
#define SPIM_RXD_LIST_LIST_Msk (0x7UL << SPIM_RXD_LIST_LIST_Pos)
#define GPIO_OUTSET_PIN28_Set (1UL)
#define ITM_TPR_PRIVMASK_Pos 0U
#define NFCT_RXD_AMOUNT_RXDATABYTES_Msk (0x1FFUL << NFCT_RXD_AMOUNT_RXDATABYTES_Pos)
#define __UINTPTR_TYPE__ unsigned int
#define BF_CX(bcnt,boff) ( ((((uint32_t)(bcnt)) << BF_CX_BCNT_POS) & BF_CX_BCNT_MASK) | ((((uint32_t)(boff)) << BF_CX_BOFF_POS) & BF_CX_BOFF_MASK) )
#define PPI_CHG_CH8_Excluded (0UL)
#define GPIO_OUT_PIN21_Pos (21UL)
#define RNG_CONFIG_LOG_LEVEL 3
#define TWIM_INTEN_RXSTARTED_Enabled (1UL)
#define MWU_NMIEN_REGION3WA_Disabled (0UL)
#define EGU_INTENCLR_TRIGGERED1_Msk (0x1UL << EGU_INTENCLR_TRIGGERED1_Pos)
#define RADIO_INTENCLR_END_Pos (3UL)
#define __CTYPE_GRAPH (__CTYPE_PUNCT | __CTYPE_UPPER | __CTYPE_LOWER | __CTYPE_DIGIT)
#define COMP_INTENSET_DOWN_Set (1UL)
#define USBD_CONFIG_DEBUG_COLOR 0
#define MWU_INTENSET_PREGION0RA_Disabled (0UL)
#define PPI_CHENSET_CH5_Pos (5UL)
#define UART_INTENCLR_RXTO_Clear (1UL)
#define __ARM_EABI__ 1
#define MWU_PERREGION_SUBSTATWA_SR12_Pos (12UL)
#define TWIM_PSEL_SCL_PIN_Pos (0UL)
#define UARTE_INTENCLR_ERROR_Enabled (1UL)
#define SCnSCB_ACTLR_DISFPCA_Pos 8U
#define GPIO_IN_PIN11_Low (0UL)
#define LPCOMP_INTENSET_CROSS_Disabled (0UL)
#define UARTE_INTENSET_TXSTARTED_Set (1UL)
#define QDEC_ACCREAD_ACCREAD_Msk (0xFFFFFFFFUL << QDEC_ACCREAD_ACCREAD_Pos)
#define __LDBL_MIN_10_EXP__ (-307)
#define SPIS_INTENCLR_ENDRX_Clear (1UL)
#define TWIM_INTENSET_SUSPENDED_Enabled (1UL)
#define GPIO_DIRCLR_PIN5_Msk (0x1UL << GPIO_DIRCLR_PIN5_Pos)
#define FICR_INFO_PACKAGE_PACKAGE_Msk (0xFFFFFFFFUL << FICR_INFO_PACKAGE_PACKAGE_Pos)
#define PPI_CHG_CH3_Excluded (0UL)
#define RTC_INTENSET_COMPARE3_Msk (0x1UL << RTC_INTENSET_COMPARE3_Pos)
#define MWU_PREGION_SUBS_SR11_Include (1UL)
#define GPIO_OUTCLR_PIN7_Clear (1UL)
#define WDT_INTENSET_TIMEOUT_Msk (0x1UL << WDT_INTENSET_TIMEOUT_Pos)
#define CH15_TEP CH[15].TEP
#define ECB_INTENSET_ERRORECB_Msk (0x1UL << ECB_INTENSET_ERRORECB_Pos)
#define MWU_NMIEN_PREGION0RA_Msk (0x1UL << MWU_NMIEN_PREGION0RA_Pos)
#define RTC_INTENCLR_COMPARE3_Disabled (0UL)
#define GPIO_LATCH_PIN17_Latched (1UL)
#define BPROT_CONFIG1_REGION41_Enabled (1UL)
#define NFCT_INTENSET_SELECTED_Set (1UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV10 (0x18000000UL)
#define RADIO_INTENCLR_PAYLOAD_Enabled (1UL)
#define BPROT_CONFIG2_REGION89_Enabled (1UL)
#define PWM_SEQ_ENDDELAY_CNT_Msk (0xFFFFFFUL << PWM_SEQ_ENDDELAY_CNT_Pos)
#define GPIO_OUTSET_PIN6_Set (1UL)
#define MPU_PROTENSET1_PROTREG42_Disabled BPROT_CONFIG1_REGION42_Disabled
#define MWU_PERREGION_SUBSTATWA_SR15_Pos (15UL)
#define TWIM_INTEN_STOPPED_Enabled (1UL)
#define BPROT_CONFIG1_REGION40_Disabled (0UL)
#define RADIO_INTENCLR_CRCERROR_Disabled (0UL)
#define BPROT_CONFIG2_REGION94_Pos (30UL)
#define TPI_FFCR_TrigIn_Pos 8U
#define POWER_INTENSET_SLEEPENTER_Set (1UL)
#define NFCT_INTENSET_ENDRX_Pos (11UL)
#define MPU_PROTENSET1_PROTREG39_Enabled BPROT_CONFIG1_REGION39_Enabled
#define TIMER4_CC_NUM 6
#define SPIM_INTENSET_ENDTX_Pos (8UL)
#define BPROT_CONFIG1_REGION32_Disabled (0UL)
#define PWM_SEQ_PTR_PTR_Pos (0UL)
#define UARTE_ERRORSRC_BREAK_Present (1UL)
#define NFCT_NFCID1_2ND_LAST_NFCID1_T_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos)
#define POWER_POFCON_POF_Enabled (1UL)
#define MACRO_REPEAT_10(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_9(macro, __VA_ARGS__)
#define MACRO_REPEAT_11(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_10(macro, __VA_ARGS__)
#define MACRO_REPEAT_14(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_13(macro, __VA_ARGS__)
#define MACRO_REPEAT_15(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_14(macro, __VA_ARGS__)
#define UART_INTENSET_RXTO_Msk (0x1UL << UART_INTENSET_RXTO_Pos)
#define RADIO_INTENSET_DISABLED_Set (1UL)
#define PPI_CHENCLR_CH16_Enabled (1UL)
#define SAADC_INTEN_STARTED_Enabled (1UL)
#define PPI_CHENCLR_CH23_Clear (1UL)
#define PPI_CHENCLR_CH19_Pos (19UL)
#define RTC_EVTENCLR_COMPARE1_Pos (17UL)
#define UARTE_INTENCLR_TXSTARTED_Enabled (1UL)
#define GPIO_IN_PIN8_High (1UL)
#define RADIO_BASE0_BASE0_Pos (0UL)
#define NRF_SPIM1_BASE 0x40004000UL
#define BPROT_CONFIG1_REGION39_Pos (7UL)
#define WDT_RREN_RR1_Msk (0x1UL << WDT_RREN_RR1_Pos)
#define CLOCK_INTENSET_DONE_Msk (0x1UL << CLOCK_INTENSET_DONE_Pos)
#define MPU_PROTENSET1_PROTREG56_Set BPROT_CONFIG1_REGION56_Enabled
#define RTC_EVTENSET_COMPARE1_Disabled (0UL)
#define FICR_NFC_TAGHEADER0_UD1_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD1_Pos)
#define GPIO_OUTCLR_PIN6_Msk (0x1UL << GPIO_OUTCLR_PIN6_Pos)
#define SAADC_INTENSET_CH0LIMITL_Disabled (0UL)
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define UART_BAUDRATE_BAUDRATE_Baud57600 (0x00EBF000UL)
#define BPROT_CONFIG0_REGION27_Pos (27UL)
#define SCnSCB ((SCnSCB_Type *) SCS_BASE )
#define PPI_CHG0_CH8_Pos PPI_CHG_CH8_Pos
#define GPIOTE_INTENCLR_IN3_Enabled (1UL)
#define TIMER_SHORTS_COMPARE0_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE0_CLEAR_Pos)
#define PPI_CHENSET_CH14_Set (1UL)
#define BPROT_CONFIG1_REGION59_Enabled (1UL)
#define PPI_CHG1_CH10_Pos PPI_CHG_CH10_Pos
#define MPU_PROTENSET0_PROTREG22_Pos BPROT_CONFIG0_REGION22_Pos
#define UARTE_INTEN_TXSTARTED_Msk (0x1UL << UARTE_INTEN_TXSTARTED_Pos)
#define PTRDIFF_MAX INT32_MAX
#define POWER_RAM_POWERCLR_S0POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S0POWER_Pos)
#define UART_INTENCLR_TXDRDY_Pos (7UL)
#define __FLT_DECIMAL_DIG__ 9
#define MWU_PREGION_SUBS_SR22_Msk (0x1UL << MWU_PREGION_SUBS_SR22_Pos)
#define MWU_PERREGION_SUBSTATWA_SR16_Pos (16UL)
#define SPIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
#define GPIO_OUTSET_PIN31_Msk (0x1UL << GPIO_OUTSET_PIN31_Pos)
#define UARTE_ERRORSRC_OVERRUN_Present (1UL)
#define SAADC_INTENCLR_CH7LIMITL_Enabled (1UL)
#define MWU_PERREGION_SUBSTATRA_SR4_Pos (4UL)
#define GPIO_OUTSET_PIN30_Msk (0x1UL << GPIO_OUTSET_PIN30_Pos)
#define NFCT_INTENSET_FIELDLOST_Disabled (0UL)
#define __LDBL_NORM_MAX__ 1.7976931348623157e+308L
#define NRF_MAXIMUM_LATENCY_US 2000
#define GPIO_DIR_PIN26_Msk (0x1UL << GPIO_DIR_PIN26_Pos)
#define BPROT_CONFIG2_REGION71_Disabled (0UL)
#define QDEC_PSEL_LED_CONNECT_Disconnected (1UL)
#define SAADC_INTEN_CH4LIMITH_Disabled (0UL)
#define PPI_CHG0_CH15_Msk PPI_CHG_CH15_Msk
#define __FLT_MIN_10_EXP__ (-37)
#define PPI_CHENCLR_CH7_Clear (1UL)
#define FPU_COUNT 1
#define PDM_MODE_EDGE_Pos (1UL)
#define TWIS_PSEL_SDA_CONNECT_Msk (0x1UL << TWIS_PSEL_SDA_CONNECT_Pos)
#define NRF_TWIS1_BASE 0x40004000UL
#define GPIO_OUTCLR_PIN6_Low (0UL)
#define GPIO_DIR_PIN12_Pos (12UL)
#define APP_TIMER_CONFIG_SWI_NUMBER 0
#define FICR_CODESIZE_CODESIZE_Pos (0UL)
#define RTC_INTENSET_OVRFLW_Disabled (0UL)
#define POWER_RESETREAS_SREQ_NotDetected (0UL)
#define LPCOMP_RESULT_RESULT_Above (1UL)
#define GPIO_IN_PIN27_Msk (0x1UL << GPIO_IN_PIN27_Pos)
#define FICR_TEMP_A2_A_Msk (0xFFFUL << FICR_TEMP_A2_A_Pos)
#define POWER_RESETREAS_SREQ_Msk (0x1UL << POWER_RESETREAS_SREQ_Pos)
#define TWIS_INTENSET_READ_Disabled (0UL)
#define RADIO_CRCINIT_CRCINIT_Pos (0UL)
#define BPROT_CONFIG0_REGION29_Enabled (1UL)
#define BPROT_CONFIG0_REGION6_Disabled (0UL)
#define GPIO_OUTCLR_PIN25_Pos (25UL)
#define RTC_INTENCLR_TICK_Msk (0x1UL << RTC_INTENCLR_TICK_Pos)
#define SAADC_INTEN_CH4LIMITH_Pos (14UL)
#define BPROT_CONFIG0_REGION6_Msk (0x1UL << BPROT_CONFIG0_REGION6_Pos)
#define PPI_CHEN_CH5_Disabled (0UL)
#define MWU_INTENCLR_REGION1RA_Msk (0x1UL << MWU_INTENCLR_REGION1RA_Pos)
#define SAADC_INTEN_CH0LIMITL_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR13_Access (1UL)
#define PWM2_EASYDMA_MAXCNT_SIZE 15
#define PPI_CHENCLR_CH10_Disabled (0UL)
#define SPI_PSEL_MISO_PSELMISO_Msk (0xFFFFFFFFUL << SPI_PSEL_MISO_PSELMISO_Pos)
#define __UINT_FAST8_TYPE__ unsigned int
#define GPIO_DIRSET_PIN23_Input (0UL)
#define TIMER_SHORTS_COMPARE5_CLEAR_Enabled (1UL)
#define SPI_PSEL_MOSI_PSELMOSI_Disconnected (0xFFFFFFFFUL)
#define GPIO_DIRCLR_PIN2_Clear (1UL)
#define NFCT_INTENSET_TXFRAMESTART_Pos (3UL)
#define CLOCK_LFCLKSRCCOPY_SRC_Xtal (1UL)
#define TPI_FIFO0_ETM2_Pos 16U
#define PPI_CHG1_CH6_Excluded PPI_CHG_CH6_Excluded
#define PPI_CHG_CH6_Pos (6UL)
#define BPROT_CONFIG2_REGION74_Enabled (1UL)
#define NFCT_INTENSET_FIELDDETECTED_Disabled (0UL)
#define PWM_COUNTERTOP_COUNTERTOP_Msk (0x7FFFUL << PWM_COUNTERTOP_COUNTERTOP_Pos)
#define TWIM_INTENSET_RXSTARTED_Disabled (0UL)
#define MACRO_MAP_REC_(...) MACRO_MAP_REC_N(NUM_VA_ARGS_LESS_1(__VA_ARGS__), __VA_ARGS__)
#define RADIO_DACNF_ENA3_Enabled (1UL)
#define BPROT_CONFIG3_REGION97_Msk (0x1UL << BPROT_CONFIG3_REGION97_Pos)
#define TWIM_PSEL_SCL_CONNECT_Msk (0x1UL << TWIM_PSEL_SCL_CONNECT_Pos)
#define RNG_INTENSET_VALRDY_Pos (0UL)
#define CLOCK_INTENCLR_DONE_Disabled (0UL)
#define PPI_CHENCLR_CH2_Clear (1UL)
#define PPI_CHEN_CH5_Msk (0x1UL << PPI_CHEN_CH5_Pos)
#define MWU_REGIONENCLR_PRGN1WA_Disabled (0UL)
#define PPI_CHG2_CH9_Included PPI_CHG_CH9_Included
#define GPIO_DIRSET_PIN0_Pos (0UL)
#define BPROT_CONFIG3_REGION126_Pos (30UL)
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_RELEASE 3
#define PWM_SHORTS_SEQEND1_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND1_STOP_Pos)
#define CLOCK_LFCLKSRC_EXTERNAL_Enabled (1UL)
#define UART_TXD_TXD_Msk (0xFFUL << UART_TXD_TXD_Pos)
#define BPROT_CONFIG1_REGION53_Disabled (0UL)
#define RTC_INTENCLR_OVRFLW_Pos (1UL)
#define GPIO_LATCH_PIN2_Pos (2UL)
#define GPIO_DIR_PIN21_Output (1UL)
#define GPIOTE_INTENCLR_IN6_Disabled (0UL)
#define NFCT_INTENSET_READY_Disabled (0UL)
#define RADIO_RXADDRESSES_ADDR6_Msk (0x1UL << RADIO_RXADDRESSES_ADDR6_Pos)
#define PPI_CHEN_CH29_Pos (29UL)
#define BPROT_CONFIG1_REGION63_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR8_Pos (8UL)
#define PPI_CHG2_CH11_Excluded PPI_CHG_CH11_Excluded
#define GPIO_DIRSET_PIN22_Pos (22UL)
#define TWIM_INTENCLR_TXSTARTED_Clear (1UL)
#define PWM_ENABLE_ENABLE_Disabled (0UL)
#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)
#define UICR_PSELRESET_CONNECT_Connected (0UL)
#define BPROT_CONFIG1_REGION55_Disabled (0UL)
#define GPIO_DIR_PIN3_Input (0UL)
#define BPROT_CONFIG3_REGION104_Msk (0x1UL << BPROT_CONFIG3_REGION104_Pos)
#define UARTE_INTEN_ENDTX_Disabled (0UL)
#define GPIO_DIRSET_PIN7_Output (1UL)
#define PPI_CHG0_CH1_Excluded PPI_CHG_CH1_Excluded
#define RTC_DEFAULT_CONFIG_IRQ_PRIORITY 7
#define GPIO_LATCH_PIN21_Pos (21UL)
#define RTC_EVTENCLR_COMPARE1_Clear (1UL)
#define WDT_CONFIG_HALT_Run (1UL)
#define BPROT_CONFIG0_REGION18_Msk (0x1UL << BPROT_CONFIG0_REGION18_Pos)
#define TWIS_INTENCLR_WRITE_Enabled (1UL)
#define GPIO_DIRCLR_PIN19_Output (1UL)
#define I2S_CONFIG_LOG_ENABLED 0
#define GPIO_DIRSET_PIN20_Output (1UL)
#define MPU_PROTENSET1_PROTREG33_Set BPROT_CONFIG1_REGION33_Enabled
#define BPROT_CONFIG1_REGION39_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG9_Pos BPROT_CONFIG0_REGION9_Pos
#define SCB_AIRCR_ENDIANESS_Pos 15U
#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)
#define __HQ_FBIT__ 15
#define SAADC_INTENSET_RESULTDONE_Enabled (1UL)
#define UART_SHORTS_NCTS_STOPRX_Disabled (0UL)
#define __FLT32X_MAX_EXP__ 1024
#define PPI_CHG_CH31_Pos (31UL)
#define SAADC_INTEN_CH0LIMITL_Msk (0x1UL << SAADC_INTEN_CH0LIMITL_Pos)
#define CLOCK_INTENCLR_CTTO_Clear (1UL)
#define MWU_REGIONEN_PRGN0WA_Pos (24UL)
#define PPI_CHEN_CH8_Enabled (1UL)
#define TPI_FFSR_FlInProg_Pos 0U
#define BPROT_CONFIG0_REGION4_Pos (4UL)
#define TIMER_INTENSET_COMPARE1_Set (1UL)
#define TWIS_PSEL_SDA_CONNECT_Connected (0UL)
#define WDT_CONFIG_HALT_Pause (0UL)
#define COMP_HYST_HYST_Msk (0x1UL << COMP_HYST_HYST_Pos)
#define I2S_PSEL_SCK_PIN_Msk (0x1FUL << I2S_PSEL_SCK_PIN_Pos)
#define QDEC_PSEL_LED_CONNECT_Msk (0x1UL << QDEC_PSEL_LED_CONNECT_Pos)
#define MPU_PROTENSET0_PROTREG31_Enabled BPROT_CONFIG0_REGION31_Enabled
#define GPIO_OUTCLR_PIN3_Clear (1UL)
#define FPU_FPDSCR_RMode_Pos 22U
#define BPROT_CONFIG1_REGION46_Enabled (1UL)
#define MWU_PERREGION_SUBSTATRA_SR30_Pos (30UL)
#define GPIO_OUTSET_PIN19_Pos (19UL)
#define __ARM_SIZEOF_WCHAR_T 4
#define GPIO_OUTSET_PIN29_Low (0UL)
#define PDM_MODE_OPERATION_Msk (0x1UL << PDM_MODE_OPERATION_Pos)
#define GPIO_OUT_PIN11_High (1UL)
#define MWU_REGIONEN_PRGN1RA_Pos (27UL)
#define NRF_SPIS2_BASE 0x40023000UL
#define GPIO_IN_PIN23_Pos (23UL)
#define UART_INTENSET_CTS_Set (1UL)
#define UARTE_INTEN_ENDTX_Msk (0x1UL << UARTE_INTEN_ENDTX_Pos)
#define GPIO_OUTCLR_PIN16_Msk (0x1UL << GPIO_OUTCLR_PIN16_Pos)
#define SCB_HFSR_VECTTBL_Pos 1U
#define NRF_ERROR_MUTEX_LOCK_FAILED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0002)
#define PPI_CHENCLR_CH25_Pos (25UL)
#define nrf_queue_pop(_p_queue,_p_element) nrf_queue_generic_pop((_p_queue), (_p_element), false)
#define PPI_CHENCLR_CH7_Msk (0x1UL << PPI_CHENCLR_CH7_Pos)
#define PPI_CHENSET_CH24_Disabled (0UL)
#define GPIO_OUT_PIN15_Msk (0x1UL << GPIO_OUT_PIN15_Pos)
#define BPROT_CONFIG3_REGION120_Disabled (0UL)
#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos)
#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
#define UARTE_INTEN_TXSTOPPED_Pos (22UL)
#define __FLT_MIN__ 1.1754943508222875e-38F
#define I2S_PSEL_SDOUT_CONNECT_Disconnected (1UL)
#define SAADC_INTENSET_CH3LIMITL_Pos (13UL)
#define __GCC_IEC_559_COMPLEX 0
#define LPCOMP_INTENSET_READY_Disabled (0UL)
#define PPI_CHENSET_CH16_Disabled (0UL)
#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL )
#define MPU_PROTENSET1_PROTREG37_Disabled BPROT_CONFIG1_REGION37_Disabled
#define UARTE_SHORTS_ENDRX_STARTRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STARTRX_Pos)
#define SAADC_INTEN_RESULTDONE_Enabled (1UL)
#define BPROT_CONFIG2_REGION81_Enabled (1UL)
#define UART_INTENCLR_CTS_Enabled (1UL)
#define GPIO_OUT_PIN11_Low (0UL)
#define DWT_CTRL_CPIEVTENA_Pos 17U
#define MWU_PERREGION_SUBSTATRA_SR17_Access (1UL)
#define RADIO_DAP_DAP_Pos (0UL)
#define PWM_SEQ_PTR_PTR_Msk (0xFFFFFFFFUL << PWM_SEQ_PTR_PTR_Pos)
#define GPIO_DIR_PIN16_Input (0UL)
#define MWU_REGIONENSET_PRGN0RA_Msk (0x1UL << MWU_REGIONENSET_PRGN0RA_Pos)
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UINT_LEAST8_TYPE__ unsigned char
#define NFCT_INTEN_COLLISION_Disabled (0UL)
#define PPI_CHENCLR_CH25_Disabled (0UL)
#define PPI_CHG_CH8_Pos (8UL)
#define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL)
#define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL)
#define BPROT_CONFIG3_REGION117_Msk (0x1UL << BPROT_CONFIG3_REGION117_Pos)
#define SAADC_INTEN_CH5LIMITL_Msk (0x1UL << SAADC_INTEN_CH5LIMITL_Pos)
#define PPI_CHEN_CH28_Enabled (1UL)
#define I2S_INTEN_RXPTRUPD_Msk (0x1UL << I2S_INTEN_RXPTRUPD_Pos)
#define RADIO_CRCCNF_SKIPADDR_Include (0UL)
#define INT_LEAST16_MIN INT16_MIN
#define PPI_CHENCLR_CH30_Msk (0x1UL << PPI_CHENCLR_CH30_Pos)
#define TWI_COUNT 2
#define __ULLFRACT_FBIT__ 64
#define BPROT_CONFIG0_REGION14_Disabled (0UL)
#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)
#define MWU_INTEN_REGION0WA_Pos (0UL)
#define BPROT_CONFIG1_REGION50_Msk (0x1UL << BPROT_CONFIG1_REGION50_Pos)
#define GPIOTE_INTENSET_IN3_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG21_Set BPROT_CONFIG0_REGION21_Enabled
#define GPIO_DIRSET_PIN30_Set (1UL)
#define FPU_FPCCR_MONRDY_Pos 8U
#define EGU_INTENSET_TRIGGERED3_Pos (3UL)
#define GPIO_LATCH_PIN12_Msk (0x1UL << GPIO_LATCH_PIN12_Pos)
#define GPIO_OUTSET_PIN3_High (1UL)
#define NRF_WDT_BASE 0x40010000UL
#define NFCT_INTENCLR_ENDTX_Enabled (1UL)
#define BPROT_CONFIG1_REGION51_Enabled (1UL)
#define MWU_INTENSET_PREGION0WA_Enabled (1UL)
#define PPI_CHENSET_CH19_Msk (0x1UL << PPI_CHENSET_CH19_Pos)
#define NRF_SAADC_BASE 0x40007000UL
#define MWU_REGIONENSET_RGN1WA_Pos (2UL)
#define MPU_PROTENSET0_PROTREG20_Disabled BPROT_CONFIG0_REGION20_Disabled
#define TWIS_INTEN_STOPPED_Enabled (1UL)
#define FICR_TEMP_B3_B_Pos (0UL)
#define GPIO_OUT_PIN8_High (1UL)
#define NFCT_RXD_FRAMECONFIG_SOF_SoF (1UL)
#define NRF_TIMER0_BASE 0x40008000UL
#define RADIO_CRCCNF_SKIPADDR_Msk (0x1UL << RADIO_CRCCNF_SKIPADDR_Pos)
#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)
#define MWU_INTEN_REGION1RA_Pos (3UL)
#define UART_CONFIG_HWFC_Pos (0UL)
#define COMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL << COMP_EXTREFSEL_EXTREFSEL_Pos)
#define __INTMAX_C(c) c ## LL
#define MPU_PROTENSET0_PROTREG12_Disabled BPROT_CONFIG0_REGION12_Disabled
#define MACRO_MAP_REC_10(macro,a,...) macro(a) MACRO_MAP_REC_9 (macro, __VA_ARGS__, )
#define BPROT_CONFIG1_REGION45_Disabled (0UL)
#define PPI_CHG_CH22_Msk (0x1UL << PPI_CHG_CH22_Pos)
#define TWIM_PSEL_SCL_PIN_Msk (0x1FUL << TWIM_PSEL_SCL_PIN_Pos)
#define MACRO_MAP_REC_14(macro,a,...) macro(a) MACRO_MAP_REC_13(macro, __VA_ARGS__, )
#define MACRO_MAP_REC_15(macro,a,...) macro(a) MACRO_MAP_REC_14(macro, __VA_ARGS__, )
#define TWIM_ERRORSRC_DNACK_NotReceived (0UL)
#define GPIO_DIRSET_PIN19_Pos (19UL)
#define NRF_EGU0 ((NRF_EGU_Type *) NRF_EGU0_BASE)
#define NRF_EGU1 ((NRF_EGU_Type *) NRF_EGU1_BASE)
#define NRF_EGU2 ((NRF_EGU_Type *) NRF_EGU2_BASE)
#define NRF_EGU3 ((NRF_EGU_Type *) NRF_EGU3_BASE)
#define NRF_EGU4 ((NRF_EGU_Type *) NRF_EGU4_BASE)
#define NRF_EGU5 ((NRF_EGU_Type *) NRF_EGU5_BASE)
#define CLOCK_INTENCLR_LFCLKSTARTED_Pos (1UL)
#define TWIM_PSEL_SDA_PIN_Msk (0x1FUL << TWIM_PSEL_SDA_PIN_Pos)
#define MWU_NMIEN_REGION2RA_Disabled (0UL)
#define SWI2_IRQn SWI2_EGU2_IRQn
#define __SACCUM_EPSILON__ 0x1P-7HK
#define TWI_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
#define BF_CX_MASK(bf_cx) BF_MASK(BF_CX_BCNT(bf_cx), BF_CX_BOFF(bf_cx))
#define TWIM_SHORTS_LASTTX_SUSPEND_Msk (0x1UL << TWIM_SHORTS_LASTTX_SUSPEND_Pos)
#define TWIM_RXD_LIST_LIST_Pos (0UL)
#define GPIO_OUTCLR_PIN2_Low (0UL)
#define GPIO_DIR_PIN2_Pos (2UL)
#define PPI_CHG3_CH15_Included PPI_CHG_CH15_Included
#define RTC_INTENCLR_OVRFLW_Disabled (0UL)
#define NRF_ERROR_STK_BASE_NUM (0x3000)
#define GPIO_OUTSET_PIN27_Set (1UL)
#define SAADC_CH_CONFIG_RESP_Pulldown (1UL)
#define MWU_NMIENCLR_PREGION1RA_Enabled (1UL)
#define SAADC_INTENCLR_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENCLR_CALIBRATEDONE_Pos)
#define RTC_INTENCLR_COMPARE2_Clear (1UL)
#define BPROT_CONFIG0_REGION21_Enabled (1UL)
#define SAADC_INTEN_END_Msk (0x1UL << SAADC_INTEN_END_Pos)
#define NFCT_INTENCLR_READY_Enabled (1UL)
#define MWU_INTEN_PREGION0RA_Msk (0x1UL << MWU_INTEN_PREGION0RA_Pos)
#define PPI_CHG1_CH5_Included PPI_CHG_CH5_Included
#define __USQ_IBIT__ 0
#define EGU_INTENCLR_TRIGGERED0_Msk (0x1UL << EGU_INTENCLR_TRIGGERED0_Pos)
#define GPIO_IN_PIN14_Msk (0x1UL << GPIO_IN_PIN14_Pos)
#define MWU_REGIONENSET_RGN3WA_Pos (6UL)
#define PPI_CHENSET_CH14_Enabled (1UL)
#define TWIM_INTEN_RXSTARTED_Msk (0x1UL << TWIM_INTEN_RXSTARTED_Pos)
#define I2S_INTEN_RXPTRUPD_Pos (1UL)
#define EGU_INTEN_TRIGGERED9_Pos (9UL)
#define NRF_SORTLIST_CONFIG_INFO_COLOR 0
#define AAR_MAX_IRK_NUM 16
#define PPI_CHENSET_CH4_Pos (4UL)
#define GPIO_DIRCLR_PIN25_Clear (1UL)
#define __UINT8_MAX__ 0xff
#define RADIO_PCNF1_STATLEN_Pos (8UL)
#define RADIO_PCNF0_LFLEN_Msk (0xFUL << RADIO_PCNF0_LFLEN_Pos)
#define COMP_INTENCLR_READY_Clear (1UL)
#define SCB_ICSR_NMIPENDSET_Pos 31U
#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled (0UL)
#define SPIM_INTENSET_ENDRX_Disabled (0UL)
#define GPIO_DIRCLR_PIN4_Msk (0x1UL << GPIO_DIRCLR_PIN4_Pos)
#define TWI_TXD_TXD_Pos (0UL)
#define PWM_INTEN_LOOPSDONE_Enabled (1UL)
#define RTC_INTENSET_COMPARE2_Msk (0x1UL << RTC_INTENSET_COMPARE2_Pos)
#define __ACCUM_FBIT__ 15
#define GPIO_IN_PIN21_High (1UL)
#define SAADC_CH_CONFIG_TACQ_15us (3UL)
#define __CTYPE_CNTRL 0x20
#define INT16_C(x) (x)
#define TIMER_SHORTS_COMPARE0_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE0_STOP_Pos)
#define __WINT_MAX__ 0xffffffffU
#define __CMSIS_GCC_H 
#define MWU_PERREGION_SUBSTATRA_SR5_Access (1UL)
#define MPU_PROTENSET0_PROTREG30_Enabled BPROT_CONFIG0_REGION30_Enabled
#define NVMC_CONFIG_WEN_Ren (0UL)
#define UARTE_INTENCLR_RXTO_Clear (1UL)
#define SWI_COUNT 6
#define SPIS_PSEL_MISO_PIN_Msk (0x1FUL << SPIS_PSEL_MISO_PIN_Pos)
#define MPU_PROTENSET1_PROTREG39_Pos BPROT_CONFIG1_REGION39_Pos
#define __FLT32_MIN_EXP__ (-125)
#define BPROT_CONFIG2_REGION93_Pos (29UL)
#define MWU_REGIONENCLR_RGN2WA_Pos (4UL)
#define TWIM_INTENSET_LASTTX_Enabled (1UL)
#define MWU_NMIENSET_PREGION0RA_Pos (25UL)
#define PPI_CHEN_CH4_Enabled (1UL)
#define SWI1_IRQn SWI1_EGU1_IRQn
#define INT8_MAX 127
#define NFCT_TXD_FRAMECONFIG_SOF_SoF (1UL)
#define UINT_LEAST64_MAX UINT64_MAX
#define BPROT_CONFIG1_REGION32_Enabled (1UL)
#define TPI_ITCTRL_Mode_Msk (0x1UL )
#define LPCOMP_SHORTS_CROSS_STOP_Msk (0x1UL << LPCOMP_SHORTS_CROSS_STOP_Pos)
#define BPROT_CONFIG0_REGION4_Disabled (0UL)
#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)
#define SPIS_SHORTS_END_ACQUIRE_Disabled (0UL)
#define SCB_SHCSR_USGFAULTACT_Pos 3U
#define MWU_PREGION_SUBS_SR28_Exclude (0UL)
#define RTC_EVTEN_COMPARE2_Enabled (1UL)
#define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos (0UL)
#define PPI_CHENCLR_CH18_Pos (18UL)
#define RTC_EVTENCLR_COMPARE0_Pos (16UL)
#define RADIO_DACNF_TXADD3_Pos (11UL)
#define MPU_PROTENSET1_PROTREG45_Pos BPROT_CONFIG1_REGION45_Pos
#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)
#define WDT_RREN_RR0_Msk (0x1UL << WDT_RREN_RR0_Pos)
#define NFCT_INTEN_ERROR_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG55_Set BPROT_CONFIG1_REGION55_Enabled
#define TWIS_ENABLE_ENABLE_Disabled (0UL)
#define POWER_RAMON_OFFRAM0_RAM0Off (0UL)
#define MPU_RASR_SRD_Pos 8U
#define TWIS_INTEN_READ_Pos (26UL)
#define MWU_REGIONENCLR_RGN3RA_Pos (7UL)
#define BPROT_CONFIG3_REGION118_Enabled (1UL)
#define SAADC_INTENCLR_RESULTDONE_Pos (3UL)
#define BPROT_CONFIG0_REGION26_Pos (26UL)
#define MWU_PREGION_SUBS_SR4_Exclude (0UL)
#define PWM_INTENCLR_SEQSTARTED0_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED0_Pos)
#define NFCT_INTEN_STARTED_Pos (20UL)
#define CLOCK_LFCLKSTAT_STATE_NotRunning (0UL)
#define MACRO_MAP_0(...) 
#define CCM_INTENSET_ERROR_Set (1UL)
#define PPI_CHEN_CH0_Enabled (1UL)
#define PPI_CHENSET_CH13_Set (1UL)
#define PWM_PRESCALER_PRESCALER_DIV_128 (7UL)
#define I2S_EASYDMA_MAXCNT_SIZE 14
#define MPU_PROTENSET0_PROTREG21_Pos BPROT_CONFIG0_REGION21_Pos
#define NRF_ERROR_INVALID_STATE (NRF_ERROR_BASE_NUM + 8)
#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)
#define SAADC_INTEN_CH7LIMITL_Msk (0x1UL << SAADC_INTEN_CH7LIMITL_Pos)
#define I2S_INTENSET_STOPPED_Pos (2UL)
#define __SIZE_MAX__ 0xffffffffU
#define EGU_INTENSET_TRIGGERED5_Disabled (0UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL)
#define LPCOMP_INTENSET_READY_Set (1UL)
#define PPI_CHG1_CH1_Included PPI_CHG_CH1_Included
#define RADIO_INTENSET_DEVMISS_Enabled (1UL)
#define MWU_PREGION_SUBS_SR21_Msk (0x1UL << MWU_PREGION_SUBS_SR21_Pos)
#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)
#define COMP_INTENSET_DOWN_Disabled (0UL)
#define STRINGIFY_(val) #val
#define GPIO_OUTCLR_PIN9_Msk (0x1UL << GPIO_OUTCLR_PIN9_Pos)
#define MWU_PERREGION_SUBSTATRA_SR3_Pos (3UL)
#define __WCHAR_MAX__ 0xffffffffU
#define NFCT_SELRES_RFU7_Msk (0x1UL << NFCT_SELRES_RFU7_Pos)
#define TWI_INTENSET_STOPPED_Msk (0x1UL << TWI_INTENSET_STOPPED_Pos)
#define SAADC_INTENSET_CH5LIMITL_Set (1UL)
#define MPU_PROTENSET0_PROTREG27_Disabled BPROT_CONFIG0_REGION27_Disabled
#define GPIO_DIR_PIN25_Msk (0x1UL << GPIO_DIR_PIN25_Pos)
#define PPI_CHG0_CH14_Msk PPI_CHG_CH14_Msk
#define NFCT_INTENCLR_ERROR_Pos (7UL)
#define MACRO_REPEAT(count,macro,...) MACRO_REPEAT_(count, macro, __VA_ARGS__)
#define NRF_LOG_USES_COLORS 0
#define GPIOTE_CONFIG_OUTINIT_High (1UL)
#define INT16_MAX 32767
#define TIMER_SHORTS_COMPARE4_CLEAR_Enabled (1UL)
#define MPU_PROTENSET0_PROTREG19_Disabled BPROT_CONFIG0_REGION19_Disabled
#define MWU_INTEN_PREGION1WA_Pos (26UL)
#define GPIO_DIR_PIN11_Pos (11UL)
#define SPIS_STATUS_OVERFLOW_Present (1UL)
#define NFCT_SELRES_CASCADE_NotComplete (1UL)
#define MACRO_MAP_FOR(...) MACRO_MAP_FOR_(__VA_ARGS__)
#define __LACCUM_IBIT__ 32
#define RTC_EVTENCLR_COMPARE1_Msk (0x1UL << RTC_EVTENCLR_COMPARE1_Pos)
#define TIMER_SHORTS_COMPARE5_CLEAR_Pos (5UL)
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define I2S_PSEL_SDIN_PIN_Msk (0x1FUL << I2S_PSEL_SDIN_PIN_Pos)
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define PPI_CHG_CH5_Included (1UL)
#define MWU_REGIONEN_RGN3WA_Pos (6UL)
#define GPIO_DIRCLR_PIN18_Input (0UL)
#define LPCOMP_INTENCLR_DOWN_Msk (0x1UL << LPCOMP_INTENCLR_DOWN_Pos)
#define ADC_IRQHandler SAADC_IRQHandler
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define UARTE_INTENCLR_ENDTX_Msk (0x1UL << UARTE_INTENCLR_ENDTX_Pos)
#define MWU_PREGION_SUBS_SR24_Include (1UL)
#define TWIS_INTENCLR_STOPPED_Msk (0x1UL << TWIS_INTENCLR_STOPPED_Pos)
#define NFCT_INTENSET_ERROR_Enabled (1UL)
#define GPIO_OUTCLR_PIN24_Pos (24UL)
#define NRF_SORTLIST_CONFIG_DEBUG_COLOR 0
#define EGU_INTEN_TRIGGERED7_Enabled (1UL)
#define __GCC_IEC_559 0
#define RADIO_FREQUENCY_MAP_Low (1UL)
#define GPIO_OUTSET_PIN19_High (1UL)
#define GPIO_OUT_PIN23_Pos (23UL)
#define COMP_INTENCLR_DOWN_Disabled (0UL)
#define SPIM_CONFIG_CPHA_Trailing (1UL)
#define PPI_CHG1_CH9_Included PPI_CHG_CH9_Included
#define RADIO_INTENSET_PAYLOAD_Msk (0x1UL << RADIO_INTENSET_PAYLOAD_Pos)
#define MPU_PROTENSET0_PROTREG11_Enabled BPROT_CONFIG0_REGION11_Enabled
#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U
#define _IOFBF 0
#define MWU_PREGION_SUBS_SR0_Include (1UL)
#define TPI_FIFO0_ETM1_Pos 8U
#define MPU_PROTENSET1_PROTREG52_Disabled BPROT_CONFIG1_REGION52_Disabled
#define UART_ERRORSRC_BREAK_NotPresent (0UL)
#define RTC_EVTEN_COMPARE2_Disabled (0UL)
#define EOF (-1)
#define PPI_CHEN_CH20_Enabled (1UL)
#define __FLT_EVAL_METHOD__ 0
#define MWU_NMIENSET_REGION0WA_Pos (0UL)
#define GPIO_OUTCLR_PIN14_Clear (1UL)
#define PDM_INTENCLR_STOPPED_Enabled (1UL)
#define NRF_ERROR_INVALID_PARAM (NRF_ERROR_BASE_NUM + 7)
#define TWIM_SHORTS_LASTTX_STARTRX_Pos (7UL)
#define NRF_MEMOBJ_ENABLED 1
#define PPI_CHEN_CH4_Msk (0x1UL << PPI_CHEN_CH4_Pos)
#define BPROT_CONFIG2_REGION84_Msk (0x1UL << BPROT_CONFIG2_REGION84_Pos)
#define TWIM_INTENSET_RXSTARTED_Pos (19UL)
#define BPROT_CONFIG3_REGION125_Pos (29UL)
#define PPI_CHENCLR_CH29_Enabled (1UL)
#define UARTE_INTENSET_TXSTOPPED_Msk (0x1UL << UARTE_INTENSET_TXSTOPPED_Pos)
#define GPIO_OUTSET_PIN24_High (1UL)
#define UART_INTENCLR_ERROR_Pos (9UL)
#define MPU_PROTENSET0_PROTREG9_Set BPROT_CONFIG0_REGION9_Enabled
#define TWIM_PSEL_SCL_CONNECT_Disconnected (1UL)
#define PPI_FEATURE_FORKS_PRESENT 
#define GPIO_DIR_PIN12_Output (1UL)
#define GPIO_LATCH_PIN1_Pos (1UL)
#define PPI_CHENSET_CH22_Msk (0x1UL << PPI_CHENSET_CH22_Pos)
#define RADIO_RXADDRESSES_ADDR5_Msk (0x1UL << RADIO_RXADDRESSES_ADDR5_Pos)
#define LPCOMP_SHORTS_DOWN_STOP_Pos (2UL)
#define GPIO_PIN_CNF_INPUT_Disconnect (1UL)
#define MWU_PERREGION_SUBSTATWA_SR7_Pos (7UL)
#define __FLT64_DECIMAL_DIG__ 17
#define DWT_MASK_MASK_Pos 0U
#define SPIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_RXD_PTR_PTR_Pos)
#define TIMER_PRESENT 
#define GPIO_DIRSET_PIN21_Pos (21UL)
#define MWU_NMIENSET_REGION1RA_Pos (3UL)
#define CLOCK_INTENSET_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_LFCLKSTARTED_Pos)
#define CCM_COUNT 1
#define PPI_CHENSET_CH18_Enabled (1UL)
#define NRF_BALLOC_CONFIG_LOG_LEVEL 3
#define MWU_INTEN_REGION2WA_Disabled (0UL)
#define GPIO_DIRCLR_PIN9_Output (1UL)
#define VERIFY_TRUE(statement,err_code) do { if (!(statement)) { return err_code; } } while (0)
#define PPI_CHG2_CH10_Msk PPI_CHG_CH10_Msk
#define NRF_ERROR_DATA_SIZE (NRF_ERROR_BASE_NUM + 12)
#define MACRO_MAP_7(macro,a,...) macro(a) MACRO_MAP_6 (macro, __VA_ARGS__, )
#define GPIO_LATCH_PIN20_Pos (20UL)
#define __ATOMIC_RELAXED 0
#define UARTE_CONFIG_PARITY_Msk (0x7UL << UARTE_CONFIG_PARITY_Pos)
#define SPIS_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIS_RXD_MAXCNT_MAXCNT_Pos)
#define BPROT_CONFIG0_REGION17_Msk (0x1UL << BPROT_CONFIG0_REGION17_Pos)
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define NFCT_INTEN_FIELDLOST_Msk (0x1UL << NFCT_INTEN_FIELDLOST_Pos)
#define NRF_LOG_COLOR_DEFAULT 0
#define SAADC_INTENSET_CH3LIMITL_Set (1UL)
#define GPIO_LATCH_PIN11_Latched (1UL)
#define GPIO_DIRCLR_PIN29_Pos (29UL)
#define FICR_INFO_PACKAGE_PACKAGE_CH (0x2001UL)
#define FICR_INFO_PACKAGE_PACKAGE_CI (0x2002UL)
#define FICR_INFO_PACKAGE_PACKAGE_CK (0x2005UL)
#define MPU_PROTENSET0_PROTREG12_Msk BPROT_CONFIG0_REGION12_Msk
#define MWU_INTENCLR_REGION0WA_Pos (0UL)
#define TWIS_INTENSET_ERROR_Enabled (1UL)
#define MPU_PROTENSET0_PROTREG3_Disabled BPROT_CONFIG0_REGION3_Disabled
#define TWIS_INTENSET_WRITE_Enabled (1UL)
#define TWIS_SHORTS_WRITE_SUSPEND_Msk (0x1UL << TWIS_SHORTS_WRITE_SUSPEND_Pos)
#define CH12_EEP CH[12].EEP
#define EGU_INTENSET_TRIGGERED5_Enabled (1UL)
#define PPI_CHG_CH30_Pos (30UL)
#define GPIO_OUTCLR_PIN14_High (1UL)
#define INT8_MIN (-128)
#define TWI_INTENSET_ERROR_Enabled (1UL)
#define TWIS_PSEL_SDA_PIN_Pos (0UL)
#define GPIO_DIR_PIN12_Input (0UL)
#define BPROT_CONFIG0_REGION3_Pos (3UL)
#define TIMER_INTENSET_COMPARE0_Set (1UL)
#define POWER_RESETREAS_LOCKUP_Detected (1UL)
#define SAADC_INTEN_CH6LIMITH_Enabled (1UL)
#define FICR_INFO_VARIANT_VARIANT_Unspecified (0xFFFFFFFFUL)
#define MACRO_REPEAT_4(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_3(macro, __VA_ARGS__)
#define SCB_ICSR_PENDSTCLR_Pos 25U
#define TWIM_ADDRESS_ADDRESS_Pos (0UL)
#define GPIOTE_CONFIG_INFO_COLOR 0
#define TIMER_SHORTS_COMPARE3_STOP_Enabled (1UL)
#define TWI_INTENCLR_SUSPENDED_Enabled (1UL)
#define CLOCK_HFCLKSTAT_SRC_RC (0UL)
#define COMP_ISOURCE_ISOURCE_Ien5mA (2UL)
#define SPI_INTENCLR_READY_Clear (1UL)
#define GPIO_OUT_PIN27_High (1UL)
#define MWU_REGIONENSET_RGN0RA_Pos (1UL)
#define TWIS_INTENCLR_TXSTARTED_Msk (0x1UL << TWIS_INTENCLR_TXSTARTED_Pos)
#define FICR_IR_IR_Pos (0UL)
#define SPI_PSEL_MISO_PSELMISO_Pos (0UL)
#define MWU_REGIONENCLR_RGN2RA_Clear (1UL)
#define GPIO_OUTSET_PIN18_Pos (18UL)
#define PPI_CHG0_CH5_Excluded PPI_CHG_CH5_Excluded
#define UARTE_ERRORSRC_FRAMING_Pos (2UL)
#define EGU_COUNT 6
#define NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos (0UL)
#define UARTE_INTENCLR_CTS_Enabled (1UL)
#define GPIO_OUTSET_PIN28_Low (0UL)
#define MWU_REGIONEN_RGN0WA_Disable (0UL)
#define GPIO_IN_PIN9_Pos (9UL)
#define SAADC_INTEN_CH4LIMITL_Enabled (1UL)
#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)
#define TWIS_ERRORSRC_OVERREAD_Detected (1UL)
#define GPIO_OUTSET_PIN4_Pos (4UL)
#define GPIO_IN_PIN22_Pos (22UL)
#define TWI_INTENCLR_RXDREADY_Pos (2UL)
#define TWIS_SHORTS_READ_SUSPEND_Disabled (0UL)
#define BPROT_CONFIG2_REGION93_Disabled (0UL)
#define PPI_CHG1_CH8_Included PPI_CHG_CH8_Included
#define GPIO_OUTCLR_PIN15_Msk (0x1UL << GPIO_OUTCLR_PIN15_Pos)
#define PWM_INTEN_SEQSTARTED1_Pos (3UL)
#define MWU_REGIONEN_PRGN0RA_Enable (1UL)
#define QDEC_INTENSET_SAMPLERDY_Msk (0x1UL << QDEC_INTENSET_SAMPLERDY_Pos)
#define GPIO_OUT_PIN0_Msk (0x1UL << GPIO_OUT_PIN0_Pos)
#define TASKS_CHG0EN TASKS_CHG[0].EN
#define MPU_PROTENSET0_PROTREG5_Enabled BPROT_CONFIG0_REGION5_Enabled
#define PPI_CHENCLR_CH6_Msk (0x1UL << PPI_CHENCLR_CH6_Pos)
#define PPI_CHENCLR_CH7_Enabled (1UL)
#define GPIO_OUT_PIN14_Msk (0x1UL << GPIO_OUT_PIN14_Pos)
#define FPU_MVFR0_FP_rounding_modes_Pos 28U
#define RBPCONF APPROTECT
#define FICR_NFC_TAGHEADER1_UD7_Pos (24UL)
#define RTC_INTENCLR_OVRFLW_Clear (1UL)
#define MPU_PROTENSET0_PROTREG8_Enabled BPROT_CONFIG0_REGION8_Enabled
#define PPI_CHG3_CH6_Excluded PPI_CHG_CH6_Excluded
#define RADIO_CRCCNF_SKIP_ADDR_Include RADIO_CRCCNF_SKIPADDR_Include
#define NRF52832_XXAA 1
#define POWER_INTENSET_SLEEPENTER_Disabled (0UL)
#define GPIO_OUTCLR_PIN11_Low (0UL)
#define TWIM_ENABLE_ENABLE_Pos (0UL)
#define RADIO_PCNF0_S1LEN_Msk (0xFUL << RADIO_PCNF0_S1LEN_Pos)
#define MACRO_REPEAT_7(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_6(macro, __VA_ARGS__)
#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled (1UL)
#define I2S_CONFIG_ALIGN_ALIGN_Left (0UL)
#define MWU_NMIEN_PREGION0WA_Disabled (0UL)
#define GPIO_OUT_PIN10_Low (0UL)
#define INT16_MIN (-32767-1)
#define MWU_PERREGION_SUBSTATWA_SR6_NoAccess (0UL)
#define GPIO_LATCH_PIN5_NotLatched (0UL)
#define GPIOTE_INTENSET_IN5_Set (1UL)
#define RTC_EVTENSET_COMPARE2_Enabled (1UL)
#define __FINITE_MATH_ONLY__ 0
#define MPU_PROTENSET1_PROTREG63_Enabled BPROT_CONFIG1_REGION63_Enabled
#define PPI_CHG2_CH13_Included PPI_CHG_CH13_Included
#define PPI_CHG_CH7_Pos (7UL)
#define __ARMEL__ 1
#define CCM_INTENSET_ENDCRYPT_Msk (0x1UL << CCM_INTENSET_ENDCRYPT_Pos)
#define SPIS_SEMSTAT_SEMSTAT_Pos (0UL)
#define BPROT_CONFIG3_REGION116_Msk (0x1UL << BPROT_CONFIG3_REGION116_Pos)
#define WDT_RUNSTATUS_RUNSTATUS_Running (1UL)
#define SAADC_INTEN_CH1LIMITH_Disabled (0UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud460800 (0x07400000UL)
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)
#define BPROT_CONFIG3_REGION102_Pos (6UL)
#define NRF_ASSERT_H_ 
#define I2S_CONFIG_RATIO_RATIO_256X (6UL)
#define NRF_ERROR_INVALID_FLAGS (NRF_ERROR_BASE_NUM + 10)
#define PWM_LOOP_CNT_Msk (0xFFFFUL << PWM_LOOP_CNT_Pos)
#define I2S_PSEL_SDIN_CONNECT_Connected (0UL)
#define MWU_REGIONENSET_RGN2RA_Enabled (1UL)
#define __RAL_FILE_DEFINED 
#define RADIO_DATAWHITEIV_DATAWHITEIV_Pos (0UL)
#define BPROT_CONFIG3_REGION110_Enabled (1UL)
#define SAADC_CH_CONFIG_GAIN_Gain1_3 (3UL)
#define __ULLFRACT_MIN__ 0.0ULLR
#define TWIM_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIM_RXD_MAXCNT_MAXCNT_Pos)
#define EGU_INTENSET_TRIGGERED2_Pos (2UL)
#define GPIO_LATCH_PIN11_Msk (0x1UL << GPIO_LATCH_PIN11_Pos)
#define POWER_RAM_POWERCLR_S1RETENTION_Pos (17UL)
#define PPI_CHG3_CH15_Excluded PPI_CHG_CH15_Excluded
#define SPIM_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIM_TXD_MAXCNT_MAXCNT_Pos)
#define GPIO_OUTSET_PIN2_Low (0UL)
#define __LFRACT_IBIT__ 0
#define NVIC_BASE (SCS_BASE + 0x0100UL)
#define MWU_PERREGION_SUBSTATWA_SR21_Access (1UL)
#define NRF_ERROR_INVALID_LENGTH (NRF_ERROR_BASE_NUM + 9)
#define SAADC_INTENCLR_CH0LIMITL_Clear (1UL)
#define PPI_CHG2_CH11_Msk PPI_CHG_CH11_Msk
#define SWI0_IRQn SWI0_EGU0_IRQn
#define GPIO_OUTCLR_PIN31_Low (0UL)
#define UARTE_INTENSET_NCTS_Disabled (0UL)
#define PDM_GAINL_GAINL_DefaultGain (0x28UL)
#define GPIO_DIRCLR_PIN14_Input (0UL)
#define PPI_CHG_CH21_Msk (0x1UL << PPI_CHG_CH21_Pos)
#define MWU_INTENSET_REGION0RA_Enabled (1UL)
#define RADIO_INTENCLR_DEVMISS_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR2_Access (1UL)
#define GPIO_OUTCLR_PIN5_Low (0UL)
#define PWM_INTENSET_PWMPERIODEND_Disabled (0UL)
#define NRF_BREAKPOINT __builtin_trap()
#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)
#define MWU_REGIONENCLR_RGN0RA_Enabled (1UL)
#define NFCT_SENSRES_BITFRAMESDD_SDD01000 (8UL)
#define AAR_INTENCLR_RESOLVED_Enabled (1UL)
#define SAADC_INTENCLR_CH0LIMITH_Pos (6UL)
#define IPSR_ISR_Msk (0x1FFUL )
#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk (0x1UL << FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos)
#define SPIS_STATUS_OVERREAD_Msk (0x1UL << SPIS_STATUS_OVERREAD_Pos)
#define PWM_INTEN_SEQEND0_Disabled (0UL)
#define WDT_RREN_RR4_Enabled (1UL)
#define TWIS_INTENCLR_TXSTARTED_Enabled (1UL)
#define GPIO_OUT_PIN18_Low (0UL)
#define SAADC_CH_CONFIG_MODE_SE (0UL)
#define GPIO_DIRSET_PIN14_Msk (0x1UL << GPIO_DIRSET_PIN14_Pos)
#define MWU_REGIONEN_RGN0RA_Pos (1UL)
#define GPIO_DIR_PIN3_Output (1UL)
#define GPIO_OUTCLR_PIN10_Clear (1UL)
#define MACRO_REPEAT_FOR(count,macro,...) MACRO_REPEAT_FOR_(count, macro, __VA_ARGS__)
#define TWIS_CONFIG_ADDRESS0_Pos (0UL)
#define TWIM_ENABLE_ENABLE_Msk (0xFUL << TWIM_ENABLE_ENABLE_Pos)
#define GPIO_IN_PIN13_Msk (0x1UL << GPIO_IN_PIN13_Pos)
#define COMP_SHORTS_READY_STOP_Pos (1UL)
#define GPIO_LATCH_PIN22_Latched (1UL)
#define INT_FAST8_MAX INT8_MAX
#define NRF_FPU_BASE 0x40026000UL
#define TEMP_TEMP_TEMP_Pos (0UL)
#define EGU_INTEN_TRIGGERED8_Pos (8UL)
#define I2S_ENABLE_ENABLE_Enabled (1UL)
#define SPIS_PSEL_CSN_CONNECT_Msk (0x1UL << SPIS_PSEL_CSN_CONNECT_Pos)
#define SPIM_PSEL_MOSI_CONNECT_Pos (31UL)
#define PPI_CHENSET_CH3_Pos (3UL)
#define PPI_CHG1_CH11_Pos PPI_CHG_CH11_Pos
#define PWM_INTEN_PWMPERIODEND_Disabled (0UL)
#define RNG_SHORTS_VALRDY_STOP_Disabled (0UL)
#define AAR_INTENCLR_END_Pos (0UL)
#define GPIO_DIRCLR_PIN27_Output (1UL)
#define UARTE_SHORTS_ENDRX_STARTRX_Enabled (1UL)
#define SAADC_INTENSET_CH2LIMITL_Pos (11UL)
#define TWIS_INTENSET_READ_Enabled (1UL)
#define __INT8_C(c) c
#define WCHAR_MAX __WCHAR_MAX__
#define TIMER_INTENCLR_COMPARE3_Enabled (1UL)
#define GPIO_DIRCLR_PIN3_Msk (0x1UL << GPIO_DIRCLR_PIN3_Pos)
#define MPU_PROTENSET1_PROTREG44_Enabled BPROT_CONFIG1_REGION44_Enabled
#define NFCT_INTEN_STARTED_Disabled (0UL)
#define FICR_NFC_TAGHEADER3_UD15_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD15_Pos)
#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)
#define RTC_INTENSET_COMPARE1_Msk (0x1UL << RTC_INTENSET_COMPARE1_Pos)
#define xPSR_C_Msk (1UL << xPSR_C_Pos)
#define MPU_PROTENSET0_PROTREG17_Pos BPROT_CONFIG0_REGION17_Pos
#define UARTE_INTENSET_RXDRDY_Enabled (1UL)
#define SAADC_INTENCLR_CH4LIMITH_Clear (1UL)
#define CoreDebug_DHCSR_C_STEP_Pos 2U
#define PPI_CHENCLR_CH21_Enabled (1UL)
#define PWM_SHORTS_SEQEND1_STOP_Enabled (1UL)
#define TWIM_INTENCLR_STOPPED_Pos (1UL)
#define xPSR_N_Pos 31U
#define SPIS_INTENSET_END_Set (1UL)
#define MPU_PROTENSET1_PROTREG46_Disabled BPROT_CONFIG1_REGION46_Disabled
#define UARTE_INTEN_RXTO_Disabled (0UL)
#define UART_ERRORSRC_FRAMING_NotPresent (0UL)
#define PPI_CHENCLR_CH17_Clear (1UL)
#define __SA_FBIT__ 15
#define MWU_NMIEN_REGION1RA_Enabled (1UL)
#define RADIO_SHORTS_DISABLED_TXEN_Disabled (0UL)
#define BPROT_CONFIG2_REGION92_Pos (28UL)
#define MPU_PROTENSET1_PROTREG38_Disabled BPROT_CONFIG1_REGION38_Disabled
#define TWIM_INTENSET_TXSTARTED_Enabled (1UL)
#define TIMER0_MAX_SIZE 32
#define MPU_PROTENSET0_PROTREG27_Set BPROT_CONFIG0_REGION27_Enabled
#define CLOCK_LFCLKSRCCOPY_SRC_Pos (0UL)
#define UART_INTENCLR_RXTO_Disabled (0UL)
#define GPIO_LATCH_PIN30_Latched (1UL)
#define false 0
#define POWER_DCDCEN_DCDCEN_Msk (0x1UL << POWER_DCDCEN_DCDCEN_Pos)
#define TWIM_SHORTS_LASTRX_STOP_Pos (12UL)
#define BPROT_CONFIG2_REGION73_Disabled (0UL)
#define TIMER_INTENSET_COMPARE3_Disabled (0UL)
#define __SHRT_MAX__ 0x7fff
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define POWER_INTENSET_POFWARN_Pos (2UL)
#define PPI_CHENCLR_CH17_Pos (17UL)
#define NFCT_INTENCLR_ERROR_Disabled (0UL)
#define TWIS_INTEN_READ_Enabled (1UL)
#define GPIO_IN_PIN8_Low (0UL)
#define NFCT_INTEN_ENDRX_Enabled (1UL)
#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_WindowGrid (3UL)
#define __FRACT_MAX__ 0X7FFFP-15R
#define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL)
#define MPU_PROTENSET1_PROTREG37_Msk BPROT_CONFIG1_REGION37_Msk
#define BPROT_CONFIG1_REGION37_Pos (5UL)
#define RTC_EVTENCLR_TICK_Enabled (1UL)
#define PPI_CHG_CH20_Excluded (0UL)
#define MPU_PROTENSET1_PROTREG54_Set BPROT_CONFIG1_REGION54_Enabled
#define I2S_CONFIG_MCKEN_MCKEN_Msk (0x1UL << I2S_CONFIG_MCKEN_MCKEN_Pos)
#define QDEC_COUNT 1
#define NRF_UICR_BASE 0x10001000UL
#define PPI_CHG0_CH6_Pos PPI_CHG_CH6_Pos
#define PPI_CHG_CH12_Excluded (0UL)
#define MWU_REGIONENSET_RGN2RA_Pos (5UL)
#define PPI_CHENSET_CH12_Set (1UL)
#define TWIS_INTEN_RXSTARTED_Disabled (0UL)
#define RADIO_MODE_MODE_Ble_2Mbit (4UL)
#define PWM2_CH_NUM 4
#define AAR_ENABLE_ENABLE_Enabled (3UL)
#define MPU_PROTENSET1_PROTREG48_Disabled BPROT_CONFIG1_REGION48_Disabled
#define CLOCK_INTENCLR_DONE_Clear (1UL)
#define MWU_PERREGION_SUBSTATWA_SR28_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR28_Pos)
#define TIMER_INTENSET_COMPARE5_Msk (0x1UL << TIMER_INTENSET_COMPARE5_Pos)
#define NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Msk (0xFFFFUL << NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos)
#define MWU_INTENSET_PREGION0RA_Pos (25UL)
#define RADIO_COUNT 1
#define __thumb2__ 1
#define TEMP_T3_T3_Msk (0xFFUL << TEMP_T3_T3_Pos)
#define MWU_INTENSET_REGION0WA_Msk (0x1UL << MWU_INTENSET_REGION0WA_Pos)
#define SPIM_INTENCLR_STARTED_Clear (1UL)
#define MWU_NMIENCLR_PREGION0WA_Pos (24UL)
#define TIMER_MODE_MODE_LowPowerCounter (2UL)
#define MWU_PERREGION_SUBSTATRA_SR25_Access (1UL)
#define FICR_DEVICEID_DEVICEID_Msk (0xFFFFFFFFUL << FICR_DEVICEID_DEVICEID_Pos)
#define MWU_PERREGION_SUBSTATWA_SR14_Pos (14UL)
#define TWI_INTENSET_ERROR_Pos (9UL)
#define GPIO_OUTCLR_PIN8_Msk (0x1UL << GPIO_OUTCLR_PIN8_Pos)
#define NFCT_INTEN_TXFRAMESTART_Msk (0x1UL << NFCT_INTEN_TXFRAMESTART_Pos)
#define SCB_DFSR_HALTED_Msk (1UL )
#define MWU_PERREGION_SUBSTATRA_SR2_Pos (2UL)
#define NRF_ERROR_IOT_ERR_BASE_START (0xA000)
#define TWIM_INTENSET_STOPPED_Msk (0x1UL << TWIM_INTENSET_STOPPED_Pos)
#define GPIO_DIR_PIN24_Msk (0x1UL << GPIO_DIR_PIN24_Pos)
#define PPI_CHEN_CH9_Disabled (0UL)
#define BPROT_CONFIG0_REGION29_Pos (29UL)
#define GPIOTE_CONFIG_LOG_ENABLED 0
#define UARTE_INTEN_NCTS_Pos (1UL)
#define BIT_0 0x01
#define BIT_2 0x04
#define BIT_4 0x10
#define BIT_5 0x20
#define BIT_6 0x40
#define BIT_7 0x80
#define BIT_8 0x0100
#define BIT_9 0x0200
#define QDEC_SAMPLE_SAMPLE_Msk (0xFFFFFFFFUL << QDEC_SAMPLE_SAMPLE_Pos)
#define BPROT_CONFIG2_REGION75_Enabled (1UL)
#define NRF_SPI2_BASE 0x40023000UL
#define GPIO_OUTCLR_PIN4_Low (0UL)
#define GPIO_DIRSET_PIN17_Input (0UL)
#define SPIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_TXD_PTR_PTR_Pos)
#define WDT_REQSTATUS_RR0_EnabledAndUnrequested (1UL)
#define PWM_INTENSET_SEQEND1_Disabled (0UL)
#define MWU_INTENSET_REGION1RA_Msk (0x1UL << MWU_INTENSET_REGION1RA_Pos)
#define SAADC_INTENCLR_CH3LIMITH_Enabled (1UL)
#define FICR_INFO_PACKAGE_PACKAGE_QF (0x2000UL)
#define MWU_NMIENCLR_PREGION1RA_Pos (27UL)
#define POWER_SYSTEMOFF_SYSTEMOFF_Msk (0x1UL << POWER_SYSTEMOFF_SYSTEMOFF_Pos)
#define TWI_RXD_RXD_Pos (0UL)
#define SAADC_INTENSET_STOPPED_Set (1UL)
#define RADIO_PREFIX1_AP7_Msk (0xFFUL << RADIO_PREFIX1_AP7_Pos)
#define NFCT_INTENCLR_TXFRAMEEND_Clear (1UL)
#define I2S_INTENCLR_STOPPED_Msk (0x1UL << I2S_INTENCLR_STOPPED_Pos)
#define I2S_CONFIG_CHANNELS_CHANNELS_Msk (0x3UL << I2S_CONFIG_CHANNELS_CHANNELS_Pos)
#define GPIO_OUTCLR_PIN23_Pos (23UL)
#define UART_PSELTXD_PSELTXD_Disconnected (0xFFFFFFFFUL)
#define __UFRACT_MIN__ 0.0UR
#define LPCOMP_RESULT_RESULT_Below (0UL)
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define MPU_PROTENSET1_PROTREG58_Enabled BPROT_CONFIG1_REGION58_Enabled
#define GPIO_OUT_PIN22_Pos (22UL)
#define MWU_PERREGION_SUBSTATRA_SR5_NoAccess (0UL)
#define PDM_INTENSET_END_Msk (0x1UL << PDM_INTENSET_END_Pos)
#define SCB_HFSR_DEBUGEVT_Pos 31U
#define QDEC_REPORTPER_REPORTPER_160Smpl (4UL)
#define MACRO_REPEAT_(count,macro,...) CONCAT_2(MACRO_REPEAT_, count)(macro, __VA_ARGS__)
#define UARTE_INTENCLR_ERROR_Msk (0x1UL << UARTE_INTENCLR_ERROR_Pos)
#define UART_INTENCLR_CTS_Disabled (0UL)
#define __ULACCUM_MIN__ 0.0ULK
#define SysTick_LOAD_RELOAD_Pos 0U
#define EGU_INTENSET_TRIGGERED4_Pos (4UL)
#define RADIO_RXADDRESSES_ADDR6_Enabled (1UL)
#define RADIO_INTENCLR_ADDRESS_Msk (0x1UL << RADIO_INTENCLR_ADDRESS_Pos)
#define QDEC_DBFEN_DBFEN_Enabled (1UL)
#define PDM_INTEN_END_Enabled (1UL)
#define SysTick_CTRL_CLKSOURCE_Pos 2U
#define NRF_EGU1_BASE 0x40015000UL
#define SAADC_INTENCLR_CH6LIMITL_Pos (19UL)
#define NRF_LPCOMP_BASE 0x40013000UL
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define LPCOMP_SHORTS_DOWN_STOP_Disabled (0UL)
#define BPROT_CONFIG1_REGION45_Enabled (1UL)
#define SAADC_INTENCLR_CH0LIMITH_Clear (1UL)
#define PPI_CHEN_CH3_Msk (0x1UL << PPI_CHEN_CH3_Pos)
#define TWIM_INTENSET_RXSTARTED_Msk (0x1UL << TWIM_INTENSET_RXSTARTED_Pos)
#define INT_FAST8_MIN INT8_MIN
#define BPROT_CONFIG2_REGION83_Msk (0x1UL << BPROT_CONFIG2_REGION83_Pos)
#define FICR_TEMP_T0_T_Msk (0xFFUL << FICR_TEMP_T0_T_Pos)
#define COMP_SHORTS_UP_STOP_Enabled (1UL)
#define NRF_SWI5_BASE 0x40019000UL
#define NRF_ERROR_INVALID_DATA (NRF_ERROR_BASE_NUM + 11)
#define GPIO_DIRCLR_PIN10_Input (0UL)
#define LPCOMP_INTENCLR_UP_Disabled (0UL)
#define MWU_INTEN_REGION1RA_Disabled (0UL)
#define RADIO_INTENSET_READY_Enabled (1UL)
#define NRF_MPU_CONFIG_LOG_LEVEL 3
#define PDM_PSEL_CLK_CONNECT_Disconnected (1UL)
#define GPIO_LATCH_PIN0_Pos (0UL)
#define RADIO_RXADDRESSES_ADDR4_Msk (0x1UL << RADIO_RXADDRESSES_ADDR4_Pos)
#define PPI_CHEN_CH27_Pos (27UL)
#define GPIO_DIR_PIN0_Pos (0UL)
#define WCHAR_MIN __WCHAR_MIN__
#define TIMER_SHORTS_COMPARE4_STOP_Disabled (0UL)
#define GPIO_DIRSET_PIN20_Pos (20UL)
#define __FLT_EVAL_METHOD_TS_18661_3__ 0
#define PPI_CHG0_CH0_Included PPI_CHG_CH0_Included
#define MWU_NMIEN_REGION2WA_Enabled (1UL)
#define SAADC_INTEN_RESULTDONE_Msk (0x1UL << SAADC_INTEN_RESULTDONE_Pos)
#define MPU_PROTENSET0_PROTREG13_Msk BPROT_CONFIG0_REGION13_Msk
#define PPI_CHG0_CH14_Excluded PPI_CHG_CH14_Excluded
#define putchar(x) __putchar(x, 0)
#define APSR_V_Pos 28U
#define PPI_CHENSET_CH6_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED12_Enabled (1UL)
#define MWU_INTENCLR_PREGION0WA_Disabled (0UL)
#define BPROT_CONFIG0_REGION16_Msk (0x1UL << BPROT_CONFIG0_REGION16_Pos)
#define CLOCK_LFCLKSTAT_SRC_Synth (2UL)
#define PPI_CHENSET_CH26_Pos (26UL)
#define COMP_INTENCLR_CROSS_Msk (0x1UL << COMP_INTENCLR_CROSS_Pos)
#define POWER_GPREGRET_GPREGRET_Msk (0xFFUL << POWER_GPREGRET_GPREGRET_Pos)
#define QDEC_INTENSET_ACCOF_Pos (2UL)
#define MPU_PROTENSET0_PROTREG11_Msk BPROT_CONFIG0_REGION11_Msk
#define BPROT_CONFIG0_REGION15_Enabled (1UL)
#define MACRO_MAP_REC_N_(N,...) CONCAT_2(MACRO_MAP_REC_, N)(__VA_ARGS__, )
#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)
#define NVMC_ERASEUICR_ERASEUICR_Erase (1UL)
#define CH11_EEP CH[11].EEP
#define PPI_CHG3_CH1_Included PPI_CHG_CH1_Included
#define SAADC_CH_CONFIG_REFSEL_VDD1_4 (1UL)
#define POWER_RAMON_OFFRAM1_RAM1Off (0UL)
#define SPI_RXD_RXD_Pos (0UL)
#define APSR_GE_Pos 16U
#define NRF_ATOMIC_OP(asm_op,old_val,new_val,ptr,value) { uint32_t str_res; __ASM volatile( "1:     ldrex   %["#old_val"], [%["#ptr"]]\n" NRF_ATOMIC_OP_ ##asm_op(new_val, old_val, value) "       strex   %[str_res], %["#new_val"], [%["#ptr"]]\n" "       teq     %[str_res], #0\n" "       bne.n     1b" : [old_val]"=&r" (old_val), [new_val]"=&r" (new_val), [str_res]"=&r" (str_res) : [ptr]"r" (ptr), [value]"r" (value) : "cc"); UNUSED_PARAMETER(str_res); }
#define PPI_CHENCLR_CH23_Enabled (1UL)
#define BPROT_CONFIG0_REGION2_Pos (2UL)
#define __MAX_CATEGORY 5
#define NRF_PWR_MGMT_CONFIG_LOG_ENABLED 0
#define PPI_CHG_CH27_Excluded (0UL)
#define TWI_ERRORSRC_DNACK_NotPresent (0UL)
#define RADIO_STATE_STATE_RxRu (1UL)
#define TWI_ERRORSRC_ANACK_Pos (1UL)
#define COMP_INTENSET_READY_Msk (0x1UL << COMP_INTENSET_READY_Pos)
#define GPIO_DIRSET_PIN9_Set (1UL)
#define SAADC_INTEN_CALIBRATEDONE_Msk (0x1UL << SAADC_INTEN_CALIBRATEDONE_Pos)
#define SAADC_INTENCLR_CH7LIMITH_Pos (20UL)
#define RADIO_INTENSET_END_Msk (0x1UL << RADIO_INTENSET_END_Pos)
#define MWU_PREGION_SUBS_SR9_Msk (0x1UL << MWU_PREGION_SUBS_SR9_Pos)
#define EGU_INTEN_TRIGGERED11_Enabled (1UL)
#define SPIS_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIS_TXD_MAXCNT_MAXCNT_Pos)
#define __LDBL_MAX_EXP__ 1024
#define GPIOTE_CONFIG_POLARITY_Msk (0x3UL << GPIOTE_CONFIG_POLARITY_Pos)
#define PPI_CHG_CH19_Excluded (0UL)
#define COMP_INTENCLR_CROSS_Clear (1UL)
#define GPIO_OUTSET_PIN17_Pos (17UL)
#define SAADC_INTENSET_CH0LIMITH_Msk (0x1UL << SAADC_INTENSET_CH0LIMITH_Pos)
#define __USAT(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })
#define PPI_CHG0_CH3_Included PPI_CHG_CH3_Included
#define MWU_PERREGION_SUBSTATWA_SR26_NoAccess (0UL)
#define GPIO_IN_PIN8_Pos (8UL)
#define MWU_PERREGION_SUBSTATRA_SR25_NoAccess (0UL)
#define GPIO_DIRCLR_PIN31_Msk (0x1UL << GPIO_DIRCLR_PIN31_Pos)
#define __PTRDIFF_TYPE__ int
#define UINT_FAST16_MAX UINT32_MAX
#define GPIO_OUTSET_PIN3_Pos (3UL)
#define GPIO_IN_PIN21_Pos (21UL)
#define MWU_PERREGION_SUBSTATWA_SR18_NoAccess (0UL)
#define MPU_PROTENSET0_PROTREG24_Enabled BPROT_CONFIG0_REGION24_Enabled
#define PWM_INTEN_SEQSTARTED0_Pos (2UL)
#define TWIM_INTEN_TXSTARTED_Enabled (1UL)
#define __WINT_MIN__ 0U
#define RTC_EVTENSET_OVRFLW_Enabled (1UL)
#define SAADC_INTENCLR_STARTED_Msk (0x1UL << SAADC_INTENCLR_STARTED_Pos)
#define AAR_INTENSET_RESOLVED_Pos (1UL)
#define PPI_CHENSET_CH5_Enabled (1UL)
#define NRF_STRERROR_ENABLED 1
#define GPIO_OUT_PIN13_Msk (0x1UL << GPIO_OUT_PIN13_Pos)
#define TIMER_INTENCLR_COMPARE2_Clear (1UL)
#define FICR_NFC_TAGHEADER1_UD6_Pos (16UL)
#define NRF_RTC1 ((NRF_RTC_Type *) NRF_RTC1_BASE)
#define NRF_RTC2 ((NRF_RTC_Type *) NRF_RTC2_BASE)
#define QDEC_SAMPLEPER_SAMPLEPER_Msk (0xFUL << QDEC_SAMPLEPER_SAMPLEPER_Pos)
#define GPIO_OUTCLR_PIN10_Low (0UL)
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)
#define PWM_INTEN_SEQSTARTED1_Disabled (0UL)
#define TWI_INTENCLR_ERROR_Pos (9UL)
#define RADIO_INTENCLR_DEVMISS_Pos (6UL)
#define MWU_NMIENSET_PREGION1WA_Disabled (0UL)
#define CCM_MODE_DATARATE_Msk (0x1UL << CCM_MODE_DATARATE_Pos)
#define RTC_INTENCLR_COMPARE3_Pos (19UL)
#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U
#define ECB_INTENCLR_ERRORECB_Pos (1UL)
#define NRF_LOG_BACKEND_RTT_TEMP_BUFFER_SIZE 64
#define I2S_PSEL_LRCK_CONNECT_Pos (31UL)
#define SDK_ERRORS_H__ 
#define BPROT_CONFIG3_REGION115_Msk (0x1UL << BPROT_CONFIG3_REGION115_Pos)
#define GPIOTE_INTENCLR_IN7_Pos (7UL)
#define NFCT_INTENSET_ENDTX_Pos (12UL)
#define STRING_CONCATENATE(lhs,rhs) STRING_CONCATENATE_IMPL(lhs, rhs)
#define PPI_CHG_CH7_Msk (0x1UL << PPI_CHG_CH7_Pos)
#define FICR_INFO_FLASH_FLASH_K512 (0x200UL)
#define FICR_INFO_VARIANT_VARIANT_Msk (0xFFFFFFFFUL << FICR_INFO_VARIANT_VARIANT_Pos)
#define PWM_DECODER_LOAD_Common (0UL)
#define SPIS_PSEL_MOSI_CONNECT_Pos (31UL)
#define NVMC_IHIT_HITS_Pos (0UL)
#define BPROT_CONFIG3_REGION101_Pos (5UL)
#define EGU_INTEN_TRIGGERED12_Disabled (0UL)
#define TWIS_ERRORSRC_DNACK_Received (1UL)
#define PPI_CHEN_CH18_Msk (0x1UL << PPI_CHEN_CH18_Pos)
#define I2S_INTENSET_TXPTRUPD_Enabled (1UL)
#define UICR_NFCPINS_PROTECT_Disabled (0UL)
#define GPIO_DIRSET_PIN11_Msk (0x1UL << GPIO_DIRSET_PIN11_Pos)
#define RTC_INTENSET_COMPARE2_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG59_Msk BPROT_CONFIG1_REGION59_Msk
#define BPROT_CONFIG1_REGION59_Pos (27UL)
#define GPIO_IN_PIN14_High (1UL)
#define SAADC_CH_LIMIT_HIGH_Msk (0xFFFFUL << SAADC_CH_LIMIT_HIGH_Pos)
#define SAADC_INTENCLR_CH3LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITL_Pos)
#define __UDA_FBIT__ 32
#define CCM_ENABLE_ENABLE_Enabled (2UL)
#define UARTE_INTEN_RXDRDY_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED1_Pos (1UL)
#define GPIO_LATCH_PIN10_Msk (0x1UL << GPIO_LATCH_PIN10_Pos)
#define PPI_CHG3_CH15_Pos PPI_CHG_CH15_Pos
#define COMP_INTENSET_UP_Set (1UL)
#define WDT_RR_RR_Msk (0xFFFFFFFFUL << WDT_RR_RR_Pos)
#define GPIOTE_INTENCLR_IN6_Clear (1UL)
#define RADIO_RXADDRESSES_ADDR6_Disabled (0UL)
#define PPI_CHENSET_CH17_Msk (0x1UL << PPI_CHENSET_CH17_Pos)
#define EGU_INTENSET_TRIGGERED14_Set (1UL)
#define MWU_PERREGION_SUBSTATWA_SR12_Access (1UL)
#define QDEC_INTENSET_SAMPLERDY_Enabled (1UL)
#define GPIO_DIRCLR_PIN19_Msk (0x1UL << GPIO_DIRCLR_PIN19_Pos)
#define GPIO_DIRSET_PIN13_Input (0UL)
#define __WCHAR_MIN__ 0U
#define PWM_INTENCLR_SEQSTARTED0_Disabled (0UL)
#define PDM_INTEN_STOPPED_Pos (1UL)
#define RTC_INTENCLR_COMPARE1_Enabled (1UL)
#define PPI_CHEN_CH21_Disabled (0UL)
#define PPI_CHG_CH20_Msk (0x1UL << PPI_CHG_CH20_Pos)
#define COMP_INTEN_DOWN_Disabled (0UL)
#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos)
#define PPI_CHG2_CH3_Pos PPI_CHG_CH3_Pos
#define POWER_RESETREAS_NFC_Msk (0x1UL << POWER_RESETREAS_NFC_Pos)
#define PPI_CHG0_CH7_Included PPI_CHG_CH7_Included
#define TWIM_INTEN_LASTRX_Enabled (1UL)
#define PPI_CHEN_CH13_Disabled (0UL)
#define TIMER_SHORTS_COMPARE5_STOP_Enabled (1UL)
#define SPI_CONFIG_DEBUG_COLOR 0
#define PPI_CHG2_CH4_Msk PPI_CHG_CH4_Msk
#define SPIS_SHORTS_END_ACQUIRE_Enabled (1UL)
#define TWIM_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIM_TXD_MAXCNT_MAXCNT_Pos)
#define NFCT_INTENCLR_READY_Msk (0x1UL << NFCT_INTENCLR_READY_Pos)
#define SPI_CONFIG_CPOL_ActiveLow (1UL)
#define PPI_CHG2_CH5_Excluded PPI_CHG_CH5_Excluded
#define RADIO_RXCRC_RXCRC_Msk (0xFFFFFFUL << RADIO_RXCRC_RXCRC_Pos)
#define MPU_TYPE_SEPARATE_Msk (1UL )
#define EGU_INTENCLR_TRIGGERED10_Pos (10UL)
#define TWIS_INTENSET_TXSTARTED_Pos (20UL)
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define GPIO_DIRCLR_PIN19_Clear (1UL)
#define GPIO_DIR_PIN20_Output (1UL)
#define GPIO_OUTSET_PIN25_Set (1UL)
#define SAADC_INTENSET_END_Pos (1UL)
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define NFCT_INTENCLR_READY_Clear (1UL)
#define TWIS_INTENCLR_RXSTARTED_Enabled (1UL)
#define MWU_REGIONENCLR_PRGN0RA_Disabled (0UL)
#define COMP_INTENCLR_UP_Pos (2UL)
#define PPI_CHEN_CH14_Enabled (1UL)
#define PPI_CHG3_CH8_Included PPI_CHG_CH8_Included
#define __ATOMIC_SEQ_CST 5
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)
#define EGU_INTEN_TRIGGERED0_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED2_Enabled (1UL)
#define PWM_INTENCLR_STOPPED_Enabled (1UL)
#define SAADC_CH_LIMIT_LOW_Pos (0UL)
#define RTC_ENABLED 1
#define EGU_INTENCLR_TRIGGERED6_Clear (1UL)
#define EGU_INTEN_TRIGGERED7_Pos (7UL)
#define EGU_INTENCLR_TRIGGERED9_Pos (9UL)
#define PPI_CHENSET_CH8_Disabled (0UL)
#define TIMER_SHORTS_COMPARE3_STOP_Pos (11UL)
#define MPU_PROTENSET1_PROTREG60_Pos BPROT_CONFIG1_REGION60_Pos
#define PPI_CHENSET_CH2_Pos (2UL)
#define TWI0_USE_EASY_DMA 1
#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)
#define SPIS_CONFIG_CPHA_Trailing (1UL)
#define SAADC_INTENCLR_CH4LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITH_Pos)
#define GPIO_DIRCLR_PIN18_Output (1UL)
#define GPIOTE_INTENSET_PORT_Set (1UL)
#define MACRO_REPEAT_FOR_11(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_10((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_12(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_11((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_13(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_12((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_14(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_13((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_15(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_14((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define EGU_INTENCLR_TRIGGERED1_Disabled (0UL)
#define GPIO_DIRCLR_PIN2_Msk (0x1UL << GPIO_DIRCLR_PIN2_Pos)
#define FICR_NFC_TAGHEADER3_UD14_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD14_Pos)
#define TIMER_SHORTS_COMPARE5_CLEAR_Disabled (0UL)
#define RTC_INTENSET_COMPARE0_Msk (0x1UL << RTC_INTENSET_COMPARE0_Pos)
#define CH12_TEP CH[12].TEP
#define POWER_RAM_POWERSET_S1RETENTION_On (1UL)
#define POWER_POFCON_POF_Disabled (0UL)
#define WDT_REQSTATUS_RR6_EnabledAndUnrequested (1UL)
#define SPIS_PSEL_MISO_CONNECT_Connected (0UL)
#define UART_ERRORSRC_OVERRUN_Present (1UL)
#define POWER_RAM_POWER_S0RETENTION_Off (0UL)
#define MWU_NMIENCLR_REGION2WA_Pos (4UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV125 (0x020C0000UL)
#define ITM_IMCR_INTEGRATION_Msk (1UL )
#define RADIO_TXPOWER_TXPOWER_Neg4dBm (0xFCUL)
#define BPROT_CONFIG2_REGION91_Pos (27UL)
#define NRF_BALLOC_CONFIG_DEBUG_ENABLED 0
#define BPROT_CONFIG3_REGION123_Enabled (1UL)
#define MWU_NMIEN_REGION2WA_Pos (4UL)
#define SPIM_ORC_ORC_Msk (0xFFUL << SPIM_ORC_ORC_Pos)
#define GPIO_OUTSET_PIN10_High (1UL)
#define SPIM_PRESENT 
#define SPIS_STATUS_OVERREAD_NotPresent (0UL)
#define GPIO_DIR_PIN3_Pos (3UL)
#define MPU_PROTENSET1_PROTREG62_Enabled BPROT_CONFIG1_REGION62_Enabled
#define PWM_INTENSET_SEQEND1_Msk (0x1UL << PWM_INTENSET_SEQEND1_Pos)
#define PDM_INTENSET_STOPPED_Disabled (0UL)
#define SAADC_INTEN_STARTED_Pos (0UL)
#define WDT_RR_RR_Reload (0x6E524635UL)
#define MPU_PROTENSET1_PROTREG40_Set BPROT_CONFIG1_REGION40_Enabled
#define MWU_NMIENCLR_REGION3RA_Pos (7UL)
#define BPROT_CONFIG0_REGION20_Enabled (1UL)
#define UART_ERRORSRC_OVERRUN_NotPresent (0UL)
#define BPROT_CONFIG3_REGION111_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG36_Msk BPROT_CONFIG1_REGION36_Msk
#define BPROT_CONFIG1_REGION36_Pos (4UL)
#define MWU_INTEN_REGION2WA_Msk (0x1UL << MWU_INTEN_REGION2WA_Pos)
#define LPCOMP_RESULT_RESULT_Bellow LPCOMP_RESULT_RESULT_Below
#define MPU_PROTENSET1_PROTREG53_Set BPROT_CONFIG1_REGION53_Enabled
#define NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Msk (0x1UL << NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Pos)
#define SCB_CCR_BFHFNMIGN_Pos 8U
#define MWU_NMIEN_REGION3RA_Pos (7UL)
#define BPROT_CONFIG0_REGION24_Pos (24UL)
#define CCM_MODE_MODE_Decryption (1UL)
#define BPROT_CONFIG3_REGION103_Disabled (0UL)
#define PPI_CHG0_CH5_Pos PPI_CHG_CH5_Pos
#define GPIO_OUTCLR_PIN19_Pos (19UL)
#define POWER_RAMONB_ONRAM3_Pos (1UL)
#define MWU_INTEN_REGION1RA_Enabled (1UL)
#define PPI_CHENSET_CH11_Set (1UL)
#define RADIO_MODE_MODE_Ble_1Mbit (3UL)
#define RADIO_INTENCLR_DEVMATCH_Msk (0x1UL << RADIO_INTENCLR_DEVMATCH_Pos)
#define MWU_PERREGION_SUBSTATWA_SR27_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR27_Pos)
#define TIMER_INTENSET_COMPARE4_Msk (0x1UL << TIMER_INTENSET_COMPARE4_Pos)
#define LPCOMP_INTENCLR_DOWN_Disabled (0UL)
#define PDM_GAINR_GAINR_Msk (0xFFUL << PDM_GAINR_GAINR_Pos)
#define FICR_TEMP_B5_B_Msk (0x3FFFUL << FICR_TEMP_B5_B_Pos)
#define BPROT_CONFIG1_REGION57_Msk (0x1UL << BPROT_CONFIG1_REGION57_Pos)
#define MWU_NMIENSET_REGION2WA_Disabled (0UL)
#define PPI_CHENSET_CH26_Set (1UL)
#define GPIO_OUTCLR_PIN7_Msk (0x1UL << GPIO_OUTCLR_PIN7_Pos)
#define MWU_PERREGION_SUBSTATRA_SR1_Pos (1UL)
#define GPIO_DIR_PIN31_Input (0UL)
#define GPIO_DIR_PIN23_Msk (0x1UL << GPIO_DIR_PIN23_Pos)
#define MWU_REGIONEN_RGN0RA_Disable (0UL)
#define PPI_CHG0_CH12_Msk PPI_CHG_CH12_Msk
#define PPI_CHENSET_CH10_Pos (10UL)
#define MPU_PROTENSET0_PROTREG7_Set BPROT_CONFIG0_REGION7_Enabled
#define GPIO_OUT_PIN13_High (1UL)
#define SAADC_INTENSET_CH7LIMITH_Msk (0x1UL << SAADC_INTENSET_CH7LIMITH_Pos)
#define GPIO_OUTCLR_PIN3_Low (0UL)
#define CLOCK_TRACECONFIG_TRACEPORTSPEED_4MHz (3UL)
#define EGU_INTENSET_TRIGGERED11_Msk (0x1UL << EGU_INTENSET_TRIGGERED11_Pos)
#define POWER_FEATURE_RAM_REGISTERS_PRESENT 
#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos (2UL)
#define POWER_DCDCEN_DCDCEN_Disabled (0UL)
#define CLOCK_CTIV_CTIV_Pos (0UL)
#define RADIO_PREFIX1_AP6_Msk (0xFFUL << RADIO_PREFIX1_AP6_Pos)
#define SPIM_PSEL_MISO_CONNECT_Msk (0x1UL << SPIM_PSEL_MISO_CONNECT_Pos)
#define GPIO_OUTCLR_PIN22_Pos (22UL)
#define BPROT_CONFIG3_REGION96_Disabled (0UL)
#define PSELCSN PSEL.CSN
#define MWU_PREGION_SUBS_SR14_Exclude (0UL)
#define SPIM_RXD_LIST_LIST_Disabled (0UL)
#define __STDC_HOSTED__ 1
#define PWM_INTENCLR_SEQEND0_Pos (4UL)
#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
#define NRF_SDH_BLE_LOG_ENABLED 0
#define UARTE_INTENSET_TXDRDY_Enabled (1UL)
#define PPI_CHENCLR_CH3_Clear (1UL)
#define RADIO_INTENSET_ADDRESS_Set (1UL)
#define GPIO_OUT_PIN31_Low (0UL)
#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)
#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U
#define MPU_PROTENSET1_PROTREG53_Disabled BPROT_CONFIG1_REGION53_Disabled
#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)
#define BPROT_CONFIG3_REGION104_Enabled (1UL)
#define SPIM_INTENCLR_END_Disabled (0UL)
#define GPIOTE_INTENCLR_IN2_Clear (1UL)
#define PPI_CHENSET_CH23_Enabled (1UL)
#define BPROT_CONFIG0_REGION3_Enabled (1UL)
#define TWIM_INTENCLR_ERROR_Disabled (0UL)
#define RTC_EVTEN_OVRFLW_Disabled (0UL)
#define SAADC_INTEN_STOPPED_Msk (0x1UL << SAADC_INTEN_STOPPED_Pos)
#define PWM_INTENCLR_PWMPERIODEND_Msk (0x1UL << PWM_INTENCLR_PWMPERIODEND_Pos)
#define PPI_CHEN_CH2_Msk (0x1UL << PPI_CHEN_CH2_Pos)
#define MWU_INTENCLR_PREGION1RA_Pos (27UL)
#define PPI_CHG_CH30_Included (1UL)
#define SPIM_SHORTS_END_START_Msk (0x1UL << SPIM_SHORTS_END_START_Pos)
#define BPROT_CONFIG2_REGION82_Msk (0x1UL << BPROT_CONFIG2_REGION82_Pos)
#define TPI_DEVID_MANCVALID_Pos 10U
#define NFCT_INTENCLR_ERROR_Clear (1UL)
#define NRF_LOG_WARNING_COLOR 4
#define EGU_INTEN_TRIGGERED6_Disabled (0UL)
#define NRF_STACK_GUARD_CONFIG_LOG_ENABLED 0
#define NFCT_INTENCLR_RXFRAMEEND_Pos (6UL)
#define PPI_CHG_CH22_Included (1UL)
#define NRF_ERROR_SDM_BASE_NUM (0x1000)
#define I2S_CONFIG_CHANNELS_CHANNELS_Left (1UL)
#define RADIO_RXADDRESSES_ADDR3_Msk (0x1UL << RADIO_RXADDRESSES_ADDR3_Pos)
#define PPI_CHEN_CH26_Pos (26UL)
#define COMP_SHORTS_CROSS_STOP_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR5_Pos (5UL)
#define TWIM_INTEN_ERROR_Enabled (1UL)
#define RTC_EVTENCLR_COMPARE2_Disabled (0UL)
#define GPIO_OUTSET_PIN5_High (1UL)
#define TWIS_INTEN_STOPPED_Msk (0x1UL << TWIS_INTEN_STOPPED_Pos)
#define MWU_INTEN_PREGION0WA_Disabled (0UL)
#define SAADC_SAMPLERATE_MODE_Task (0UL)
#define RADIO_INTENSET_DEVMATCH_Set (1UL)
#define POWER_RAMONB_OFFRAM3_Msk (0x1UL << POWER_RAMONB_OFFRAM3_Pos)
#define FLOAT_ABI_HARD 1
#define SDK_COMMON_H__ 
#define MWU_PREGION_SUBS_SR18_Include (1UL)
#define TWI_ERRORSRC_DNACK_Clear (1UL)
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define GPIO_DIRCLR_PIN15_Clear (1UL)
#define QDEC_DBFEN_DBFEN_Disabled (0UL)
#define BPROT_CONFIG0_REGION15_Msk (0x1UL << BPROT_CONFIG0_REGION15_Pos)
#define NRF_UICR ((NRF_UICR_Type *) NRF_UICR_BASE)
#define PPI_CHENSET_CH25_Pos (25UL)
#define BPROT_CONFIG3_REGION96_Msk (0x1UL << BPROT_CONFIG3_REGION96_Pos)
#define GPIO_DIRCLR_PIN27_Pos (27UL)
#define __CTYPE_BLANK 0x40
#define NRF_AAR ((NRF_AAR_Type *) NRF_AAR_BASE)
#define MPU_PROTENSET0_PROTREG10_Msk BPROT_CONFIG0_REGION10_Msk
#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL )
#define NFCT_RXD_FRAMECONFIG_PARITY_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_PARITY_Pos)
#define PPI_CHEN_CH29_Disabled (0UL)
#define UART_INTENSET_TXDRDY_Set (1UL)
#define MWU_PREGION_SUBS_SR10_Include (1UL)
#define EGU_INTENCLR_TRIGGERED2_Clear (1UL)
#define MPU_RBAR_REGION_Pos 0U
#define GPIO_LATCH_PIN16_Latched (1UL)
#define BPROT_CONFIG3_REGION126_Disabled (0UL)
#define FPU_MVFR0_A_SIMD_registers_Pos 0U
#define CoreDebug_DEMCR_TRCENA_Pos 24U
#define __TQ_IBIT__ 0
#define GPIOTE_PRESENT 
#define TIMER_BITMODE_BITMODE_16Bit (0UL)
#define RADIO_DACNF_ENA4_Disabled (0UL)
#define AAR_ADDRPTR_ADDRPTR_Msk (0xFFFFFFFFUL << AAR_ADDRPTR_ADDRPTR_Pos)
#define BPROT_CONFIG2_REGION88_Enabled (1UL)
#define BPROT_CONFIG0_REGION1_Pos (1UL)
#define CCM_INTENSET_ENDKSGEN_Pos (0UL)
#define CLOCK_LFCLKSRC_SRC_Xtal (1UL)
#define BPROT_CONFIG3_REGION118_Disabled (0UL)
#define RADIO_SHORTS_DISABLED_TXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_TXEN_Pos)
#define I2S_CONFIG_RATIO_RATIO_192X (5UL)
#define NFCT_INTENSET_STARTED_Set (1UL)
#define MWU_INTEN_REGION2WA_Enabled (1UL)
#define GPIO_OUTCLR_PIN20_Msk (0x1UL << GPIO_OUTCLR_PIN20_Pos)
#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Msk (0x3UL << NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos)
#define MPU_PROTENSET0_PROTREG3_Enabled BPROT_CONFIG0_REGION3_Enabled
#define TIMER_SHORTS_COMPARE2_CLEAR_Pos (2UL)
#define MWU_PREGION_SUBS_SR8_Msk (0x1UL << MWU_PREGION_SUBS_SR8_Pos)
#define SAADC_INTENSET_DONE_Set (1UL)
#define COMP_CONFIG_DEBUG_COLOR 0
#define MPU_PROTENSET1_PROTREG38_Enabled BPROT_CONFIG1_REGION38_Enabled
#define PWM_COUNT 3
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL )
#define GPIO_OUTSET_PIN16_Pos (16UL)
#define GPIO_PIN_CNF_PULL_Pos (2UL)
#define PPI_CHG1_CH15_Included PPI_CHG_CH15_Included
#define AAR_INTENSET_END_Disabled (0UL)
#define GPIO_IN_PIN18_High (1UL)
#define RADIO_MODECNF0_DTX_B0 (1UL)
#define RADIO_MODECNF0_DTX_B1 (0UL)
#define __SHRT_WIDTH__ 16
#define PPI_CONFIG_LOG_ENABLED 0
#define MWU_PRESENT 
#define EGU3_CH_NUM 16
#define GPIO_OUTSET_PIN26_Low (0UL)
#define PPI_CHENCLR_CH15_Enabled (1UL)
#define RADIO_INTENSET_RSSIEND_Msk (0x1UL << RADIO_INTENSET_RSSIEND_Pos)
#define UARTE_INTENSET_ERROR_Disabled (0UL)
#define AAR_INTENCLR_RESOLVED_Clear (1UL)
#define GPIO_OUTSET_PIN2_Pos (2UL)
#define GPIO_IN_PIN20_Pos (20UL)
#define PDM_INTENCLR_END_Pos (2UL)
#define GPIO_OUTCLR_PIN13_Msk (0x1UL << GPIO_OUTCLR_PIN13_Pos)
#define SCB_CFSR_BUSFAULTSR_Pos 8U
#define NFCT_INTENSET_RXERROR_Disabled (0UL)
#define CoreDebug_DEMCR_VC_MMERR_Pos 4U
#define GPIO_IN_PIN30_Low (0UL)
#define UART_INTENCLR_CTS_Pos (0UL)
#define MWU_NMIENSET_PREGION0RA_Disabled (0UL)
#define PPI_CHENCLR_CH4_Msk (0x1UL << PPI_CHENCLR_CH4_Pos)
#define TWIS_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIS_TXD_MAXCNT_MAXCNT_Pos)
#define GPIO_OUT_PIN12_Msk (0x1UL << GPIO_OUT_PIN12_Pos)
#define SAADC_INTENSET_RESULTDONE_Set (1UL)
#define SAADC_INTENSET_CH0LIMITH_Enabled (1UL)
#define FICR_NFC_TAGHEADER1_UD5_Pos (8UL)
#define RADIO_PACKETPTR_PACKETPTR_Pos (0UL)
#define CLOCK_CTIV_CTIV_Msk (0x7FUL << CLOCK_CTIV_CTIV_Pos)
#define GPIO_IN_PIN23_High (1UL)
#define BPROT_CONFIG1_REGION58_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG43_Msk BPROT_CONFIG1_REGION43_Msk
#define MPU_PROTENSET0_PROTREG23_Disabled BPROT_CONFIG0_REGION23_Disabled
#define TWIS_INTENCLR_STOPPED_Pos (1UL)
#define POWER_RESETREAS_RESETPIN_NotDetected (0UL)
#define MWU_REGIONENSET_PRGN1RA_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED7_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED15_Msk (0x1UL << EGU_INTENSET_TRIGGERED15_Pos)
#define UARTE_PSEL_RTS_CONNECT_Msk (0x1UL << UARTE_PSEL_RTS_CONNECT_Pos)
#define PDM_INTEN_END_Disabled (0UL)
#define CLOCK_LFCLKSTAT_STATE_Pos (16UL)
#define GPIOTE_INTENSET_IN3_Set (1UL)
#define QDEC_INTENCLR_DBLRDY_Pos (3UL)
#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos)
#define PPI_CHG3_CH7_Included PPI_CHG_CH7_Included
#define QDEC_ENABLE_ENABLE_Msk (0x1UL << QDEC_ENABLE_ENABLE_Pos)
#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)
#define I2S_CONFIG_TXEN_TXEN_Enabled (1UL)
#define GPIO_DIRCLR_PIN4_Pos (4UL)
#define LPCOMP_REFSEL_REFSEL_Pos (0UL)
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define PPI_CHG_CH5_Pos (5UL)
#define FPU_MVFR1_FtZ_mode_Msk (0xFUL )
#define NUM_IS_MORE_THAN_1_PROBE_1 ~, 0
#define BPROT_CONFIG3_REGION114_Msk (0x1UL << BPROT_CONFIG3_REGION114_Pos)
#define GPIOTE_INTENCLR_IN6_Pos (6UL)
#define NRF_MEMOBJ_CONFIG_LOG_LEVEL 3
#define __CM4_REV 0x0001
#define __FRACT_MIN__ (-0.5R-0.5R)
#define DWT_FUNCTION_DATAVSIZE_Pos 10U
#define DWT_EXCCNT_EXCCNT_Pos 0U
#define SWI3_IRQn SWI3_EGU3_IRQn
#define RADIO_SHORTS_ADDRESS_BCSTART_Pos (6UL)
#define MWU_NMIENSET_REGION2WA_Msk (0x1UL << MWU_NMIENSET_REGION2WA_Pos)
#define RADIO_RSSISAMPLE_RSSISAMPLE_Pos (0UL)
#define UART_INTENSET_RXTO_Enabled (1UL)
#define GPIO_LATCH_PIN19_Msk (0x1UL << GPIO_LATCH_PIN19_Pos)
#define TIMER_SHORTS_COMPARE3_CLEAR_Pos (3UL)
#define I2S_CONFIG_MCKEN_MCKEN_DISABLE I2S_CONFIG_MCKEN_MCKEN_Disabled
#define PPI_CHEN_CH17_Msk (0x1UL << PPI_CHEN_CH17_Pos)
#define WDT_RREN_RR7_Enabled (1UL)
#define TWIM_INTEN_LASTTX_Enabled (1UL)
#define FICR_TEMP_B1_B_Msk (0x3FFFUL << FICR_TEMP_B1_B_Pos)
#define _NRF52832_PERIPHERALS_H 
#define I2S_ENABLE_ENABLE_Disabled (0UL)
#define ITM_IWR_ATVALIDM_Pos 0U
#define MWU_NMIENCLR_REGION2WA_Clear (1UL)
#define GPIO_DIR_PIN2_Output (1UL)
#define PWM_INTENSET_PWMPERIODEND_Msk (0x1UL << PWM_INTENSET_PWMPERIODEND_Pos)
#define MPU_PROTENSET1_PROTREG58_Msk BPROT_CONFIG1_REGION58_Msk
#define BPROT_CONFIG1_REGION58_Pos (26UL)
#define QDEC_ACCDBLREAD_ACCDBLREAD_Pos (0UL)
#define MPU_PROTENSET1_PROTREG60_Set BPROT_CONFIG1_REGION60_Enabled
#define UARTE_INTENSET_ERROR_Msk (0x1UL << UARTE_INTENSET_ERROR_Pos)
#define GPIO_LATCH_PIN5_Pos (5UL)
#define MACRO_MAP_FOR_1(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)))
#define MPU_PROTENSET1_PROTREG44_Pos BPROT_CONFIG1_REGION44_Pos
#define PPI_CHENSET_CH16_Msk (0x1UL << PPI_CHENSET_CH16_Pos)
#define TWI_INTENCLR_TXDSENT_Clear (1UL)
#define MWU_NMIENSET_REGION3RA_Msk (0x1UL << MWU_NMIENSET_REGION3RA_Pos)
#define EGU_INTENSET_TRIGGERED13_Set (1UL)
#define I2S_CONFIG_MODE_MODE_SLAVE I2S_CONFIG_MODE_MODE_Slave
#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityOK (0UL)
#define GPIO_DIRCLR_PIN18_Msk (0x1UL << GPIO_DIRCLR_PIN18_Pos)
#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)
#define WDT_CRV_CRV_Pos (0UL)
#define SPIS_STATUS_OVERREAD_Clear (1UL)
#define TIMER_SHORTS_COMPARE3_STOP_Disabled (0UL)
#define PPI_CHG_CH29_Included (1UL)
#define BPROT_CONFIG2_REGION69_Enabled (1UL)
#define MACRO_MAP_FOR_2(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_1 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define PPI_CHG1_CH14_Included PPI_CHG_CH14_Included
#define SAADC_INTENCLR_CH3LIMITH_Clear (1UL)
#define PPI_CHG_CH10_Excluded (0UL)
#define COMP_SHORTS_DOWN_STOP_Msk (0x1UL << COMP_SHORTS_DOWN_STOP_Pos)
#define MPU_PROTENSET0_PROTREG29_Set BPROT_CONFIG0_REGION29_Enabled
#define GPIOTE_COUNT 1
#define MWU_NMIEN_REGION0WA_Disabled (0UL)
#define UARTE_INTENSET_RXTO_Pos (17UL)
#define SWI1_IRQHandler SWI1_EGU1_IRQHandler
#define SAADC_INTENCLR_DONE_Disabled (0UL)
#define MWU_REGIONENSET_RGN1WA_Msk (0x1UL << MWU_REGIONENSET_RGN1WA_Pos)
#define MACRO_MAP_FOR_4(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_3 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define NRF_SDH_BLE_INFO_COLOR 0
#define RADIO_PCNF1_ENDIAN_Little (0UL)
#define GPIO_DIR_PIN31_Pos (31UL)
#define GPIO_DIR_PIN11_Output (1UL)
#define MWU_PERREGION_SUBSTATRA_SR29_Pos (29UL)
#define GPIO_OUTSET_PIN24_Set (1UL)
#define UARTE_INTENCLR_NCTS_Pos (1UL)
#define SAADC_INTEN_CH2LIMITL_Pos (11UL)
#define MWU_PERREGION_SUBSTATRA_SR7_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR7_Pos)
#define UART_CONFIG_PARITY_Included (0x7UL)
#define GPIO_IN_PIN11_Msk (0x1UL << GPIO_IN_PIN11_Pos)
#define POWER_RAM_POWER_S0POWER_Pos (0UL)
#define CLOCK_LFCLKRUN_STATUS_NotTriggered (0UL)
#define PDM_PDMCLKCTRL_FREQ_Pos (0UL)
#define MWU_REGIONENSET_RGN2RA_Msk (0x1UL << MWU_REGIONENSET_RGN2RA_Pos)
#define AAR_SCRATCHPTR_SCRATCHPTR_Pos (0UL)
#define PPI_CHG3_CH5_Msk PPI_CHG_CH5_Msk
#define MWU_INTENCLR_REGION3RA_Msk (0x1UL << MWU_INTENCLR_REGION3RA_Pos)
#define BPROT_CONFIG2_REGION86_Disabled (0UL)
#define EGU_INTEN_TRIGGERED6_Pos (6UL)
#define BPROT_CONFIG1_REGION39_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED8_Pos (8UL)
#define MWU_NMIENCLR_REGION3RA_Disabled (0UL)
#define __SIZEOF_LONG__ 4
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define PPI_CHENSET_CH1_Pos (1UL)
#define I2S_CONFIG_RATIO_RATIO_32X (0UL)
#define TWI_CONFIG_LOG_ENABLED 0
#define UARTE_INTENSET_NCTS_Enabled (1UL)
#define NRF_LOG_BACKEND_UART_TX_PIN 6
#define BPROT_CONFIG2_REGION78_Disabled (0UL)
#define GPIO_DIRSET_PIN10_Output (1UL)
#define MWU_NMIEN_PREGION0WA_Pos (24UL)
#define COMP_REFSEL_REFSEL_ARef (7UL)
#define GPIO_DIRCLR_PIN1_Msk (0x1UL << GPIO_DIRCLR_PIN1_Pos)
#define RADIO_DACNF_ENA7_Msk (0x1UL << RADIO_DACNF_ENA7_Pos)
#define MWU_REGIONENCLR_RGN0WA_Msk (0x1UL << MWU_REGIONENCLR_RGN0WA_Pos)
#define FICR_NFC_TAGHEADER3_UD13_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD13_Pos)
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)
#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)
#define PWM_INTENCLR_SEQEND1_Enabled (1UL)
#define MACRO_MAP_FOR_8(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_7 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define CCM_SHORTS_ENDKSGEN_CRYPT_Msk (0x1UL << CCM_SHORTS_ENDKSGEN_CRYPT_Pos)
#define __GNUC__ 10
#define LPCOMP_SHORTS_READY_STOP_Pos (1UL)
#define FICR_DEVICEADDR_DEVICEADDR_Pos (0UL)
#define PPI_CH_EEP_EEP_Pos (0UL)
#define CLOCK_HFCLKSTAT_SRC_Xtal (1UL)
#define SAADC_INTENCLR_CH7LIMITH_Disabled (0UL)
#define WDT_INTENCLR_TIMEOUT_Clear (1UL)
#define NFCT_INTEN_SELECTED_Enabled (1UL)
#define PWM_INTENCLR_SEQEND0_Enabled (1UL)
#define GPIO_OUTSET_PIN26_High (1UL)
#define NRF_WDT ((NRF_WDT_Type *) NRF_WDT_BASE)
#define NFCT_INTENSET_RXFRAMESTART_Pos (5UL)
#define SPIS_PSEL_MISO_CONNECT_Msk (0x1UL << SPIS_PSEL_MISO_CONNECT_Pos)
#define EGU_INTENSET_TRIGGERED2_Msk (0x1UL << EGU_INTENSET_TRIGGERED2_Pos)
#define CLOCK_INTENSET_CTTO_Pos (4UL)
#define MWU_NMIEN_PREGION1RA_Pos (27UL)
#define MWU_PREGION_SUBS_SR31_Pos (31UL)
#define BPROT_CONFIG2_REGION90_Pos (26UL)
#define MWU_NMIENCLR_REGION2RA_Enabled (1UL)
#define PPI_CHG2_CH9_Excluded PPI_CHG_CH9_Excluded
#define MWU_REGIONENCLR_RGN1RA_Msk (0x1UL << MWU_REGIONENCLR_RGN1RA_Pos)
#define SPIS_SEMSTAT_SEMSTAT_SPIS (2UL)
#define LPCOMP_INTENCLR_CROSS_Msk (0x1UL << LPCOMP_INTENCLR_CROSS_Pos)
#define PPI_CHENCLR_CH29_Msk (0x1UL << PPI_CHENCLR_CH29_Pos)
#define COMP_SHORTS_UP_STOP_Msk (0x1UL << COMP_SHORTS_UP_STOP_Pos)
#define SPI_ENABLE_ENABLE_Pos (0UL)
#define APP_USBD_MSC_CONFIG_INFO_COLOR 0
#define NVMC_ERASEPCR0_ERASEPCR0_Pos (0UL)
#define QDEC_PSEL_B_CONNECT_Msk (0x1UL << QDEC_PSEL_B_CONNECT_Pos)
#define BPROT_CONFIG1_REGION49_Msk (0x1UL << BPROT_CONFIG1_REGION49_Pos)
#define TWI_INTENCLR_TXDSENT_Disabled (0UL)
#define TWIS_CONFIG_LOG_ENABLED 0
#define QDEC_CONFIG_DEBUG_COLOR 0
#define SAADC_INTEN_CH3LIMITH_Pos (12UL)
#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos (4UL)
#define PPI_CHENCLR_CH15_Pos (15UL)
#define MWU_INTENSET_REGION3WA_Disabled (0UL)
#define GPIO_OUTSET_PIN31_High (1UL)
#define SPIS_INTENCLR_END_Disabled (0UL)
#define TWIM_INTENCLR_SUSPENDED_Clear (1UL)
#define MPU_PROTENSET1_PROTREG35_Msk BPROT_CONFIG1_REGION35_Msk
#define BPROT_CONFIG1_REGION35_Pos (3UL)
#define PPI_CHG1_CH4_Excluded PPI_CHG_CH4_Excluded
#define COMP_INTENSET_DOWN_Enabled (1UL)
#define SEEK_SET 0
#define BPROT_CONFIG3_REGION99_Msk (0x1UL << BPROT_CONFIG3_REGION99_Pos)
#define UARTE_INTENCLR_RXDRDY_Msk (0x1UL << UARTE_INTENCLR_RXDRDY_Pos)
#define BPROT_CONFIG0_REGION23_Pos (23UL)
#define BPROT_CONFIG3_REGION97_Enabled (1UL)
#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos)
#define TWI_ERRORSRC_ANACK_NotPresent (0UL)
#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)
#define PPI_CHENSET_CH10_Set (1UL)
#define GPIO_OUTCLR_PIN16_High (1UL)
#define SysTick_CTRL_ENABLE_Msk (1UL )
#define PPI_CHG2_CH7_Included PPI_CHG_CH7_Included
#define RADIO_PCNF0_S0LEN_Msk (0x1UL << RADIO_PCNF0_S0LEN_Pos)
#define BPROT_CONFIG2_REGION80_Enabled (1UL)
#define SPIS_PSEL_MISO_CONNECT_Pos (31UL)
#define SAADC_INTEN_STOPPED_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR26_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR26_Pos)
#define TIMER_INTENSET_COMPARE3_Msk (0x1UL << TIMER_INTENSET_COMPARE3_Pos)
#define FPU_MVFR0_Single_precision_Pos 4U
#define UARTE_INTENCLR_TXSTOPPED_Enabled (1UL)
#define MWU_REGIONEN_RGN3RA_Enable (1UL)
#define DWT_FOLDCNT_FOLDCNT_Pos 0U
#define MPU_PROTENSET0_PROTREG18_Enabled BPROT_CONFIG0_REGION18_Enabled
#define CCM_MODE_DATARATE_2Mbit (1UL)
#define GPIOTE_INTENCLR_IN4_Disabled (0UL)
#define I2S_CONFIG_FORMAT_FORMAT_I2S (0UL)
#define RADIO_INTENCLR_PAYLOAD_Msk (0x1UL << RADIO_INTENCLR_PAYLOAD_Pos)
#define UARTE_INTENSET_ENDRX_Msk (0x1UL << UARTE_INTENSET_ENDRX_Pos)
#define BPROT_CONFIG1_REGION61_Disabled (0UL)
#define MWU_REGIONEN_RGN1WA_Msk (0x1UL << MWU_REGIONEN_RGN1WA_Pos)
#define PPI_CHEN_CH27_Enabled (1UL)
#define GPIO_OUT_PIN29_High (1UL)
#define MWU_PREGION_SUBS_SR29_Pos (29UL)
#define MWU_PERREGION_SUBSTATRA_SR0_Pos (0UL)
#define NUM_VA_ARGS_IMPL(_0,_1,_2,_3,_4,_5,_6,_7,_8,_9,_10,_11,_12,_13,_14,_15,_16,_17,_18,_19,_20,_21,_22,_23,_24,_25,_26,_27,_28,_29,_30,_31,_32,_33,_34,_35,_36,_37,_38,_39,_40,_41,_42,_43,_44,_45,_46,_47,_48,_49,_50,_51,_52,_53,_54,_55,_56,_57,_58,_59,_60,_61,_62,N,...) N
#define TEMP_A2_A2_Msk (0xFFFUL << TEMP_A2_A2_Pos)
#define __ARM_PCS_VFP 1
#define NFCT_INTENSET_TXFRAMEEND_Enabled (1UL)
#define TWIS_INTEN_RXSTARTED_Msk (0x1UL << TWIS_INTEN_RXSTARTED_Pos)
#define GPIO_DIR_PIN22_Msk (0x1UL << GPIO_DIR_PIN22_Pos)
#define GPIO_OUTCLR_PIN21_High (1UL)
#define PPI_CHG0_CH11_Msk PPI_CHG_CH11_Msk
#define MPU_PROTENSET0_PROTREG6_Set BPROT_CONFIG0_REGION6_Enabled
#define UART_SHORTS_CTS_STARTRX_Msk (0x1UL << UART_SHORTS_CTS_STARTRX_Pos)
#define STACK_TOP &__StackTop
#define TWIM_SHORTS_LASTTX_STOP_Enabled (1UL)
#define POWER_INTENCLR_POFWARN_Enabled (1UL)
#define TPI_FFCR_EnFCont_Pos 1U
#define QDEC_CONFIG_LOG_LEVEL 3
#define ITM_IRR_ATREADYM_Pos 0U
#define PPI_CONFIG_LOG_LEVEL 3
#define BPROT_CONFIG1_REGION37_Disabled (0UL)
#define TWIS_RXD_AMOUNT_AMOUNT_Pos (0UL)
#define RADIO_PREFIX1_AP5_Msk (0xFFUL << RADIO_PREFIX1_AP5_Pos)
#define __FLT32X_MIN_10_EXP__ (-307)
#define MWU_REGIONEN_RGN2RA_Msk (0x1UL << MWU_REGIONEN_RGN2RA_Pos)
#define PDM_PSEL_DIN_CONNECT_Msk (0x1UL << PDM_PSEL_DIN_CONNECT_Pos)
#define TWIS_PSEL_SCL_PIN_Pos (0UL)
#define RNG_VALUE_VALUE_Pos (0UL)
#define MWU_INTENCLR_REGION2WA_Disabled (0UL)
#define BPROT_CONFIG1_REGION50_Enabled (1UL)
#define RADIO_DATAWHITEIV_DATAWHITEIV_Msk (0x7FUL << RADIO_DATAWHITEIV_DATAWHITEIV_Pos)
#define SAADC_INTENCLR_END_Clear (1UL)
#define NRF_ERROR_PERIPH_DRIVERS_ERR_BASE (0x8200)
#define __ULACCUM_IBIT__ 32
#define UART_BAUDRATE_BAUDRATE_Baud14400 (0x003B0000UL)
#define PWM_INTENSET_STOPPED_Enabled (1UL)
#define RADIO_INTENCLR_END_Enabled (1UL)
#define MWU_PREGION_SUBS_SR24_Msk (0x1UL << MWU_PREGION_SUBS_SR24_Pos)
#define LPCOMP_CONFIG_INFO_COLOR 0
#define MWU_PERREGION_SUBSTATWA_SR20_Access (1UL)
#define FICR_TEMP_A3_A_Pos (0UL)
#define __FLT64_MANT_DIG__ 53
#define LPCOMP_SHORTS_UP_STOP_Enabled (1UL)
#define SCB_ICSR_RETTOBASE_Pos 11U
#define GPIO_OUT_PIN30_Low (0UL)
#define FPU_FPDSCR_DN_Pos 25U
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U
#define MWU_NMIENCLR_REGION0RA_Disabled (0UL)
#define SAADC_RESOLUTION_VAL_12bit (2UL)
#define MWU_PERREGION_SUBSTATWA_SR1_Access (1UL)
#define MWU_NMIENCLR_REGION0WA_Msk (0x1UL << MWU_NMIENCLR_REGION0WA_Pos)
#define TWI_ENABLE_ENABLE_Enabled (5UL)
#define TWI_SHORTS_BB_STOP_Enabled (1UL)
#define RTC2_ENABLED 0
#define PPI_FIXED_CH_NUM 12
#define MWU_PERREGION_SUBSTATWA_SR4_Access (1UL)
#define EGU_INTENCLR_TRIGGERED14_Clear (1UL)
#define PPI_CHEN_CH1_Msk (0x1UL << PPI_CHEN_CH1_Pos)
#define TPI_FFSR_FtNonStop_Pos 3U
#define BPROT_CONFIG2_REGION81_Msk (0x1UL << BPROT_CONFIG2_REGION81_Pos)
#define BPROT_CONFIG3_REGION122_Pos (26UL)
#define GPIO_DIRCLR_PIN20_Input (0UL)
#define PDM_PSEL_CLK_PIN_Msk (0x1FUL << PDM_PSEL_CLK_PIN_Pos)
#define CCM_INTENCLR_ENDCRYPT_Pos (1UL)
#define GPIO_DIR_PIN9_Pos (9UL)
#define NRF_BREAKPOINT_COND do { if (CoreDebug->DHCSR & CoreDebug_DHCSR_C_DEBUGEN_Msk) { NRF_BREAKPOINT; } }while (0)
#define PPI_CHENSET_CH30_Disabled (0UL)
#define __CTYPE_UPPER 0x01
#define PPI_CHG2_CH13_Excluded PPI_CHG_CH13_Excluded
#define UICR_NRFHW_NRFHW_Pos (0UL)
#define QDEC_INTENSET_REPORTRDY_Set (1UL)
#define RADIO_RXADDRESSES_ADDR2_Msk (0x1UL << RADIO_RXADDRESSES_ADDR2_Pos)
#define PPI_CHEN_CH25_Pos (25UL)
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)
#define MWU_PERREGION_SUBSTATWA_SR4_Pos (4UL)
#define PPI_CHENSET_CH22_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG27_Msk BPROT_CONFIG0_REGION27_Msk
#define GPIO_DIRSET_PIN9_Input (0UL)
#define GPIO_LATCH_PIN31_Msk (0x1UL << GPIO_LATCH_PIN31_Pos)
#define TIMER1_CC_NUM 4
#define RADIO_SHORTS_DISABLED_RSSISTOP_Msk (0x1UL << RADIO_SHORTS_DISABLED_RSSISTOP_Pos)
#define MPU_PROTENSET1_PROTREG63_Set BPROT_CONFIG1_REGION63_Enabled
#define TWIM_INTEN_RXSTARTED_Disabled (0UL)
#define NO_VTOR_CONFIG 1
#define POWER_RAMONB_OFFRAM2_Msk (0x1UL << POWER_RAMONB_OFFRAM2_Pos)
#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)
#define PPI_CHENSET_CH14_Disabled (0UL)
#define UINT_LEAST8_MAX UINT8_MAX
#define WDT_RREN_RR2_Disabled (0UL)
#define RADIO_PCNF0_PLEN_16bit (1UL)
#define PPI_CHENCLR_CH31_Disabled (0UL)
#define CCM_ENABLE_ENABLE_Disabled (0UL)
#define BPROT_CONFIG0_REGION14_Msk (0x1UL << BPROT_CONFIG0_REGION14_Pos)
#define TIMER_SHORTS_COMPARE4_STOP_Pos (12UL)
#define PPI_CHENSET_CH24_Pos (24UL)
#define GPIO_DIRCLR_PIN26_Output (1UL)
#define MWU_INTENSET_PREGION1WA_Msk (0x1UL << MWU_INTENSET_PREGION1WA_Pos)
#define SPIS_SHORTS_END_ACQUIRE_Pos (2UL)
#define PDM_SAMPLE_PTR_SAMPLEPTR_Pos (0UL)
#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)
#define GPIO_DIRCLR_PIN26_Pos (26UL)
#define PPI_CHENCLR_CH23_Disabled (0UL)
#define TWIM_ENABLE_ENABLE_Disabled (0UL)
#define MWU_INTENSET_REGION0WA_Disabled (0UL)
#define BPROT_CONFIG2_REGION87_Msk (0x1UL << BPROT_CONFIG2_REGION87_Pos)
#define RADIO_CRCSTATUS_CRCSTATUS_Pos (0UL)
#define MACRO_REPEAT_FOR_7(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_6((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define GPIO_IN_PIN21_Low (0UL)
#define APP_USBD_MSC_CONFIG_LOG_LEVEL 3
#define SAADC_INTENSET_CH6LIMITH_Disabled (0UL)
#define BPROT_CONFIG0_REGION20_Disabled (0UL)
#define RADIO_RXMATCH_RXMATCH_Msk (0x7UL << RADIO_RXMATCH_RXMATCH_Pos)
#define GPIO_IN_PIN1_High (1UL)
#define PPI_CHENCLR_CH15_Disabled (0UL)
#define UARTE_RXD_PTR_PTR_Pos (0UL)
#define SAADC_INTEN_CH0LIMITH_Msk (0x1UL << SAADC_INTEN_CH0LIMITH_Pos)
#define PDM_INTENSET_STARTED_Msk (0x1UL << PDM_INTENSET_STARTED_Pos)
#define __FLT_HAS_DENORM__ 1
#define __SIZEOF_LONG_DOUBLE__ 8
#define TIMER_SHORTS_COMPARE3_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE3_STOP_Pos)
#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos)
#define BPROT_CONFIG0_REGION12_Disabled (0UL)
#define BPROT_CONFIG0_REGION0_Pos (0UL)
#define GPIOTE_INTENSET_IN1_Disabled (0UL)
#define SPIS0_EASYDMA_MAXCNT_SIZE 8
#define MPU_PROTENSET1_PROTREG62_Msk BPROT_CONFIG1_REGION62_Msk
#define GPIO_OUTSET_PIN29_Msk (0x1UL << GPIO_OUTSET_PIN29_Pos)
#define POWER_RAMON_OFFRAM0_RAM0On (1UL)
#define LPCOMP_REFSEL_REFSEL_Ref15_16Vdd (15UL)
#define GPIO_DIRCLR_PIN8_Input (0UL)
#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos)
#define MWU_PREGION_SUBS_SR7_Msk (0x1UL << MWU_PREGION_SUBS_SR7_Pos)
#define PWM_INTENSET_STOPPED_Msk (0x1UL << PWM_INTENSET_STOPPED_Pos)
#define UARTE_INTENSET_TXDRDY_Msk (0x1UL << UARTE_INTENSET_TXDRDY_Pos)
#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos
#define SAADC_EASYDMA_MAXCNT_SIZE 15
#define I2S_INTENCLR_RXPTRUPD_Enabled (1UL)
#define SPIS_ORC_ORC_Msk (0xFFUL << SPIS_ORC_ORC_Pos)
#define QDEC_INTENSET_ACCOF_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED1_Enabled (1UL)
#define UICR_NRFFW_NRFFW_Msk (0xFFFFFFFFUL << UICR_NRFFW_NRFFW_Pos)
#define SAADC_INTEN_CH5LIMITL_Enabled (1UL)
#define INT_FAST16_MIN INT32_MIN
#define GPIO_OUTSET_PIN25_Low (0UL)
#define MWU_PREGION_SUBS_SR27_Exclude (0UL)
#define AAR_INTENSET_END_Msk (0x1UL << AAR_INTENSET_END_Pos)
#define PPI_CHG3_CH8_Msk PPI_CHG_CH8_Msk
#define I2S_INTENSET_TXPTRUPD_Msk (0x1UL << I2S_INTENSET_TXPTRUPD_Pos)
#define GPIO_OUTSET_PIN1_Pos (1UL)
#define GPIO_DIR_PIN29_Input (0UL)
#define EGU_INTENSET_TRIGGERED11_Disabled (0UL)
#define GPIO_LATCH_PIN17_Pos (17UL)
#define RTC_EVTEN_COMPARE0_Pos (16UL)
#define GPIO_OUTCLR_PIN12_Msk (0x1UL << GPIO_OUTCLR_PIN12_Pos)
#define NFCT_INTENSET_RXERROR_Msk (0x1UL << NFCT_INTENSET_RXERROR_Pos)
#define SCS_BASE (0xE000E000UL)
#define BPROT_CONFIG3_REGION117_Enabled (1UL)
#define I2S_CONFIG_MODE_MODE_MASTER I2S_CONFIG_MODE_MODE_Master
#define TEMP_B1_B1_Pos (0UL)
#define PPI_CHENCLR_CH3_Msk (0x1UL << PPI_CHENCLR_CH3_Pos)
#define NFCT_TXD_FRAMECONFIG_PARITY_Pos (0UL)
#define SPI_CONFIG_INFO_COLOR 0
#define __RAL_SIZE_MAX 4294967295UL
#define GPIOTE_INTENSET_IN0_Enabled (1UL)
#define MWU_PREGION_SUBS_SR3_Exclude (0UL)
#define FICR_NFC_TAGHEADER1_UD4_Pos (0UL)
#define MWU_REGIONEN_PRGN1WA_Enable (1UL)
#define MWU_REGIONENSET_PRGN0WA_Pos (24UL)
#define SAADC_INTEN_CH6LIMITH_Disabled (0UL)
#define SWI_CONFIG_LOG_LEVEL 3
#define RTC_INTENCLR_COMPARE1_Pos (17UL)
#define PPI_CHG3_CH13_Included PPI_CHG_CH13_Included
#define NRF_PWM0 ((NRF_PWM_Type *) NRF_PWM0_BASE)
#define NRF_PWM1 ((NRF_PWM_Type *) NRF_PWM1_BASE)
#define TWIS_ERRORSRC_OVERREAD_Msk (0x1UL << TWIS_ERRORSRC_OVERREAD_Pos)
#define GPIOTE_INTENSET_IN2_Set (1UL)
#define PWM_CONFIG_DEBUG_COLOR 0
#define POWER_RAM_POWER_S1POWER_Msk (0x1UL << POWER_RAM_POWER_S1POWER_Pos)
#define MPU_PROTENSET1_PROTREG40_Disabled BPROT_CONFIG1_REGION40_Disabled
#define MWU_PERREGION_SUBSTATRA_SR24_Access (1UL)
#define MWU_NMIENSET_PREGION0WA_Set (1UL)
#define NRF_ATOMIC_OP_add(new_val,old_val,value) "add %["#new_val"], %["#old_val"], %["#value"]\n"
#define QDEC_INTENSET_REPORTRDY_Enabled (1UL)
#define TWI_INTENCLR_BB_Enabled (1UL)
#define TEMP_T1_T1_Msk (0xFFUL << TEMP_T1_T1_Pos)
#define PPI_CHENCLR_CH29_Pos (29UL)
#define BPROT_CONFIG3_REGION113_Msk (0x1UL << BPROT_CONFIG3_REGION113_Pos)
#define GPIOTE_INTENCLR_IN5_Pos (5UL)
#define MWU_REGION_START_START_Msk (0xFFFFFFFFUL << MWU_REGION_START_START_Pos)
#define NFCT_INTENCLR_TXFRAMEEND_Pos (4UL)
#define ECB_COUNT 1
#define BF_CX_BCNT_POS 0U
#define MWU_NMIENCLR_PREGION0RA_Enabled (1UL)
#define COMP_INTEN_UP_Msk (0x1UL << COMP_INTEN_UP_Pos)
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define SAADC_INTENCLR_CH6LIMITL_Clear (1UL)
#define TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
#define MWU_REGIONENSET_PRGN1RA_Pos (27UL)
#define PPI_CHEN_CH16_Msk (0x1UL << PPI_CHEN_CH16_Pos)
#define SPI0_TWI0_IRQHandler SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQHandler
#define UART_PSELCTS_PSELCTS_Msk (0xFFFFFFFFUL << UART_PSELCTS_PSELCTS_Pos)
#define MWU_NMIEN_PREGION1RA_Disabled (0UL)
#define BPROT_CONFIG2_REGION69_Pos (5UL)
#define SAADC_CH_PSELP_PSELP_Msk (0x1FUL << SAADC_CH_PSELP_PSELP_Pos)
#define NFCT_SENSRES_RFU5_Pos (5UL)
#define UARTE_INTENCLR_RXTO_Msk (0x1UL << UARTE_INTENCLR_RXTO_Pos)
#define SPIM_ENABLE_ENABLE_Msk (0xFUL << SPIM_ENABLE_ENABLE_Pos)
#define QDEC_INTENCLR_STOPPED_Clear (1UL)
#define __LLACCUM_IBIT__ 32
#define TWI_SHORTS_BB_STOP_Disabled (0UL)
#define BPROT_CONFIG1_REGION57_Pos (25UL)
#define MWU_NMIENSET_PREGION1RA_Set (1UL)
#define POWER_SYSTEMOFF_SYSTEMOFF_Enter (1UL)
#define __CTYPE_SPACE 0x08
#define POWER_INTENSET_SLEEPENTER_Enabled (1UL)
#define RTC_INTENCLR_COMPARE2_Pos (18UL)
#define __DQ_IBIT__ 0
#define __RAL_SIZE_T_DEFINED 
#define PROTENSET1 CONFIG1
#define SPIM0_EASYDMA_MAXCNT_SIZE 8
#define BPROT_CONFIG0_REGION14_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG43_Pos BPROT_CONFIG1_REGION43_Pos
#define GPIO_LATCH_PIN29_Latched (1UL)
#define PWM_PRESCALER_PRESCALER_DIV_32 (5UL)
#define EGU_INTENSET_TRIGGERED11_Enabled (1UL)
#define SCB_CPUID_REVISION_Pos 0U
#define NFCT_INTEN_ERROR_Pos (7UL)
#define RADIO_SHORTS_ADDRESS_RSSISTART_Disabled (0UL)
#define GPIO_DIRCLR_PIN17_Msk (0x1UL << GPIO_DIRCLR_PIN17_Pos)
#define NRF_PWR_MGMT_CONFIG_INFO_COLOR 0
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define MPU_PROTENSET0_PROTREG10_Enabled BPROT_CONFIG0_REGION10_Enabled
#define NFCT_INTENCLR_STARTED_Enabled (1UL)
#define TWIM_ERRORSRC_ANACK_Pos (1UL)
#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)
#define CCM_INTENSET_ERROR_Enabled (1UL)
#define TWIS_ADDRESS_ADDRESS_Pos (0UL)
#define WINT_MAX 2147483647L
#define TWIS_INTENSET_RXSTARTED_Disabled (0UL)
#define __ULFRACT_IBIT__ 0
#define SAADC_CH_CONFIG_RESP_Pos (0UL)
#define PPI_CHENSET_CH29_Disabled (0UL)
#define PPI_CHEN_CH3_Disabled (0UL)
#define PPI_CHG_CH29_Pos (29UL)
#define TIMER_INTENCLR_COMPARE5_Pos (21UL)
#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U
#define TWIS_INTENSET_STOPPED_Disabled (0UL)
#define RADIO_TXPOWER_TXPOWER_Pos (0UL)
#define __DBL_HAS_INFINITY__ 1
#define BPROT_CONFIG0_REGION2_Disabled (0UL)
#define RTC_EVTENCLR_OVRFLW_Pos (1UL)
#define GPIO_OUTSET_PIN23_Msk (0x1UL << GPIO_OUTSET_PIN23_Pos)
#define PPI_CHENCLR_CH28_Enabled (1UL)
#define MACRO_MAP_FOR_N_LIST 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15
#define COMP_PSEL_PSEL_Pos (0UL)
#define COMP_INTENCLR_DOWN_Pos (1UL)
#define POWER_RESETREAS_SREQ_Pos (2UL)
#define GPIO_DIR_PIN30_Pos (30UL)
#define MWU_PERREGION_SUBSTATRA_SR28_Pos (28UL)
#define GPIO_OUTSET_PIN23_Set (1UL)
#define DWT_CTRL_POSTINIT_Pos 5U
#define SysTick ((SysTick_Type *) SysTick_BASE )
#define BPROT_CONFIG0_REGION27_Disabled (0UL)
#define DWT_CTRL_SYNCTAP_Pos 10U
#define UARTE_SHORTS_ENDRX_STARTRX_Disabled (0UL)
#define WDT_RREN_RR5_Enabled (1UL)
#define GPIO_IN_PIN10_Msk (0x1UL << GPIO_IN_PIN10_Pos)
#define SPIM_INTENCLR_STARTED_Msk (0x1UL << SPIM_INTENCLR_STARTED_Pos)
#define RTC_DEFAULT_CONFIG_FREQUENCY 32768
#define TEMP_INTENSET_DATARDY_Msk (0x1UL << TEMP_INTENSET_DATARDY_Pos)
#define EGU_INTEN_TRIGGERED5_Pos (5UL)
#define EGU_INTENCLR_TRIGGERED7_Pos (7UL)
#define xPSR_ISR_Msk (0x1FFUL )
#define TWIM_INTEN_LASTRX_Pos (23UL)
#define BPROT_CONFIG0_REGION19_Disabled (0UL)
#define _PRIO_SD_HIGH 0
#define I2S_INTEN_RXPTRUPD_Enabled (1UL)
#define CCM_MODE_MODE_Pos (0UL)
#define __HAVE_SPECULATION_SAFE_VALUE 1
#define APP_TIMER_TICKS(MS) ((uint32_t)ROUNDED_DIV( (MS) * (uint64_t)APP_TIMER_CLOCK_FREQ, 1000 * (APP_TIMER_CONFIG_RTC_FREQUENCY + 1)))
#define EGU_INTENSET_TRIGGERED3_Disabled (0UL)
#define MACRO_REPEAT_FOR_0(n_list,macro,...) 
#define MACRO_REPEAT_FOR_1(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_0((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_2(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_1((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_3(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_2((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_4(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_3((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_5(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_4((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_6(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_5((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define PDM_ENABLE_ENABLE_Pos (0UL)
#define MACRO_REPEAT_FOR_9(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_8((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define RADIO_INTENCLR_BCMATCH_Msk (0x1UL << RADIO_INTENCLR_BCMATCH_Pos)
#define GPIO_DIRSET_PIN5_Input (0UL)
#define GPIO_DIRCLR_PIN0_Msk (0x1UL << GPIO_DIRCLR_PIN0_Pos)
#define RADIO_DACNF_ENA6_Msk (0x1UL << RADIO_DACNF_ENA6_Pos)
#define TWIS_INTENCLR_READ_Enabled (1UL)
#define FICR_NFC_TAGHEADER3_UD12_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD12_Pos)
#define TIMER2_CC_NUM 4
#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)
#define GPIO_OUTCLR_PIN2_High (1UL)
#define I2S_CONFIG_RATIO_RATIO_128X (4UL)
#define EGU_INTENSET_TRIGGERED4_Enabled (1UL)
#define CH10_TEP CH[10].TEP
#define NRF_EGU3_BASE 0x40017000UL
#define PDM_INTENCLR_END_Enabled (1UL)
#define MPU_PROTENSET0_PROTREG25_Disabled BPROT_CONFIG0_REGION25_Disabled
#define BPROT_CONFIG1_REGION41_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG25_Msk BPROT_CONFIG0_REGION25_Msk
#define __THUMB_INTERWORK__ 1
#define RTC_EVTEN_COMPARE0_Disabled (0UL)
#define SAADC_INTENSET_CH4LIMITL_Set (1UL)
#define QDEC_LEDPOL_LEDPOL_ActiveLow (0UL)
#define __CTYPE_ALPHA (__CTYPE_UPPER | __CTYPE_LOWER)
#define NRF_CLI_UART_CONFIG_LOG_LEVEL 3
#define MWU_INTENCLR_REGION3RA_Clear (1UL)
#define SPIS_INTENCLR_END_Pos (1UL)
#define CLOCK_INTENSET_DONE_Disabled (0UL)
#define GPIO_DIRSET_PIN6_Set (1UL)
#define PPI_CHG_CH3_Included (1UL)
#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)
#define LSB_32(a) ((a) & 0x000000FF)
#define MWU_NMIENSET_REGION1WA_Set (1UL)
#define MWU_INTENSET_REGION2RA_Disabled (0UL)
#define NFCT_INTENCLR_TXFRAMESTART_Msk (0x1UL << NFCT_INTENCLR_TXFRAMESTART_Pos)
#define QDEC_SAMPLEPER_SAMPLEPER_131ms (10UL)
#define SPIS_CONFIG_DEBUG_COLOR 0
#define PWM_SHORTS_SEQEND0_STOP_Disabled (0UL)
#define PPI_CHENCLR_CH28_Msk (0x1UL << PPI_CHENCLR_CH28_Pos)
#define TWIS_TXD_PTR_PTR_Pos (0UL)
#define RADIO_CRCCNF_SKIP_ADDR_Msk RADIO_CRCCNF_SKIPADDR_Msk
#define INTERRUPT_PRIORITY_VALIDATION(pri) STATIC_ASSERT(INTERRUPT_PRIORITY_IS_VALID((pri)))
#define COMP_ISOURCE_ISOURCE_Ien2mA5 (1UL)
#define CCM_MODE_LENGTH_Msk (0x1UL << CCM_MODE_LENGTH_Pos)
#define BPROT_CONFIG1_REGION48_Msk (0x1UL << BPROT_CONFIG1_REGION48_Pos)
#define I2S_INTEN_STOPPED_Disabled (0UL)
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL )
#define GPIO_DIRSET_PIN28_Set (1UL)
#define TIMER_CC_CC_Msk (0xFFFFFFFFUL << TIMER_CC_CC_Pos)
#define GPIO_IN_PIN15_Msk (0x1UL << GPIO_IN_PIN15_Pos)
#define PPI_CHENCLR_CH14_Pos (14UL)
#define LPCOMP_REFSEL_REFSEL_Ref11_16Vdd (13UL)
#define GPIO_DIRCLR_PIN4_Input (0UL)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)
#define MWU_NMIENCLR_PREGION1WA_Enabled (1UL)
#define ECB_INTENCLR_ENDECB_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG34_Msk BPROT_CONFIG1_REGION34_Msk
#define BPROT_CONFIG1_REGION34_Pos (2UL)
#define SDK_CONFIG_H 
#define BPROT_CONFIG1_REGION47_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG51_Set BPROT_CONFIG1_REGION51_Enabled
#define MPU_CTRL_ENABLE_Pos 0U
#define UART_ENABLED 1
#define PPI_CHENCLR_CH6_Enabled (1UL)
#define MWU_NMIENSET_REGION2RA_Set (1UL)
#define WDT_RREN_RR7_Pos (7UL)
#define BPROT_CONFIG0_REGION22_Pos (22UL)
#define UARTE_INTEN_CTS_Msk (0x1UL << UARTE_INTEN_CTS_Pos)
#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)
#define __THUMBEL__ 1
#define PPI_CHG0_CH3_Pos PPI_CHG_CH3_Pos
#define NRF_PDM ((NRF_PDM_Type *) NRF_PDM_BASE)
#define __INT_FAST16_TYPE__ int
#define NRF_SERIAL_BUFFERS_DEF(_name,_tx_size,_rx_size) STATIC_ASSERT((_tx_size) <= UINT8_MAX); STATIC_ASSERT((_rx_size) <= UINT8_MAX); static uint8_t _name ##_txb[_tx_size]; static uint8_t _name ##_rxb[_rx_size]; static const nrf_serial_buffers_t _name = { .p_txb = _name ##_txb, .p_rxb = _name ##_rxb, .tx_size = sizeof(_name ##_txb), .rx_size = sizeof(_name ##_rxb), }
#define STRINGIFY(val) STRINGIFY_(val)
#define NFCT_SENSRES_BITFRAMESDD_Msk (0x1FUL << NFCT_SENSRES_BITFRAMESDD_Pos)
#define UARTE_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL)
#define MWU_PERREGION_SUBSTATWA_SR25_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR25_Pos)
#define SAADC_CONFIG_OVERSAMPLE 4
#define TPI_DEVID_PTINVALID_Pos 9U
#define SAADC_INTEN_CH7LIMITH_Msk (0x1UL << SAADC_INTEN_CH7LIMITH_Pos)
#define RTC_EVTENSET_COMPARE1_Enabled (1UL)
#define MWU_REGIONENSET_RGN0WA_Set (1UL)
#define MWU_REGIONENSET_RGN3WA_Disabled (0UL)
#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)
#define MACRO_REPEAT_FOR_10(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_9((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define POWER_RAM_POWERSET_S0POWER_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR11_Pos (11UL)
#define CLOCK_LFCLKRUN_STATUS_Triggered (1UL)
#define GPIO_OUTCLR_PIN5_Msk (0x1UL << GPIO_OUTCLR_PIN5_Pos)
#define POWER_RESETREAS_DIF_Msk (0x1UL << POWER_RESETREAS_DIF_Pos)
#define SPIM_CONFIG_CPHA_Pos (1UL)
#define MWU_PREGION_SUBS_SR28_Pos (28UL)
#define GPIO_OUT_PIN1_High (1UL)
#define PPI_CHG1_CH12_Excluded PPI_CHG_CH12_Excluded
#define SAADC_INTENSET_CH5LIMITH_Set (1UL)
#define CCM_INPTR_INPTR_Msk (0xFFFFFFFFUL << CCM_INPTR_INPTR_Pos)
#define GPIO_OUTCLR_PIN28_Msk (0x1UL << GPIO_OUTCLR_PIN28_Pos)
#define TIMER_SHORTS_COMPARE5_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE5_STOP_Pos)
#define GPIO_DIR_PIN21_Msk (0x1UL << GPIO_DIR_PIN21_Pos)
#define NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos (4UL)
#define MWU_PERREGION_SUBSTATRA_SR19_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR19_Pos)
#define PPI_CHG0_CH10_Msk PPI_CHG_CH10_Msk
#define MPU_RASR_ENABLE_Pos 0U
#define MWU_INTENCLR_REGION1RA_Disabled (0UL)
#define RADIO_PCNF1_WHITEEN_Pos (25UL)
#define MPU_PROTENSET0_PROTREG5_Set BPROT_CONFIG0_REGION5_Enabled
#define MPU_PROTENSET1_PROTREG56_Disabled BPROT_CONFIG1_REGION56_Disabled
#define SAADC_INTENCLR_CH4LIMITH_Enabled (1UL)
#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)
#define GPIO_OUTCLR_PIN1_Low (0UL)
#define COMP_SHORTS_DOWN_STOP_Disabled (0UL)
#define CONCAT_2_(p1,p2) p1 ##p2
#define APP_TIMER_MIN_TIMEOUT_TICKS 5
#define RADIO_FREQUENCY_MAP_Msk (0x1UL << RADIO_FREQUENCY_MAP_Pos)
#define MWU_REGIONENSET_RGN1RA_Set (1UL)
#define NRF_I2S ((NRF_I2S_Type *) NRF_I2S_BASE)
#define GPIO_OUTCLR_PIN27_Clear (1UL)
#define RADIO_PREFIX1_AP4_Msk (0xFFUL << RADIO_PREFIX1_AP4_Pos)
#define __ARM_FEATURE_LDREX 7
#define SAADC_INTENCLR_CH6LIMITH_Clear (1UL)
#define GPIO_OUTCLR_PIN20_Pos (20UL)
#define BPROT_CONFIG0_REGION9_Disabled (0UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL)
#define UARTE_INTENSET_ERROR_Pos (9UL)
#define TWIS_INTENSET_WRITE_Msk (0x1UL << TWIS_INTENSET_WRITE_Pos)
#define COMP_INTEN_CROSS_Pos (3UL)
#define MWU_PERREGION_SUBSTATWA_SR11_Access (1UL)
#define NFCT_MAXLEN_MAXLEN_Pos (0UL)
#define GPIO_DIRSET_PIN29_Output (1UL)
#define TIMER_INTENCLR_COMPARE5_Clear (1UL)
#define SCB_ICSR_ISRPENDING_Pos 22U
#define NFCT_INTENSET_COLLISION_Pos (18UL)
#define BPROT_CONFIG0_REGION3_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG15_Disabled BPROT_CONFIG0_REGION15_Disabled
#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos (14UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL)
#define CCM_INTENSET_ERROR_Msk (0x1UL << CCM_INTENSET_ERROR_Pos)
#define UARTE_ENABLE_ENABLE_Msk (0xFUL << UARTE_ENABLE_ENABLE_Pos)
#define EGU_INTENSET_TRIGGERED8_Msk (0x1UL << EGU_INTENSET_TRIGGERED8_Pos)
#define true 1
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define TASKS_CHG1EN TASKS_CHG[1].EN
#define BPROT_CONFIG2_REGION80_Msk (0x1UL << BPROT_CONFIG2_REGION80_Pos)
#define UART_DEFAULT_CONFIG_HWFC 0
#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)
#define LPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref5_8Vdd
#define SPIM_INTENSET_STARTED_Enabled (1UL)
#define WDT_RREN_RR3_Enabled (1UL)
#define NRF_GPIOTE_BASE 0x40006000UL
#define GPIO_DIRSET_PIN31_Msk (0x1UL << GPIO_DIRSET_PIN31_Pos)
#define UART_INTENCLR_ERROR_Clear (1UL)
#define COMP_SHORTS_READY_SAMPLE_Enabled (1UL)
#define RADIO_RXADDRESSES_ADDR1_Msk (0x1UL << RADIO_RXADDRESSES_ADDR1_Pos)
#define PPI_CHEN_CH24_Pos (24UL)
#define UARTE_INTEN_RXDRDY_Msk (0x1UL << UARTE_INTEN_RXDRDY_Pos)
#define MWU_PREGION_SUBS_SR17_Msk (0x1UL << MWU_PREGION_SUBS_SR17_Pos)
#define MWU_PERREGION_SUBSTATWA_SR3_Pos (3UL)
#define GPIO_LATCH_PIN21_Latched (1UL)
#define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled (1UL)
#define FICR_NFC_TAGHEADER2_UD8_Pos (0UL)
#define RADIO_POWER_POWER_Pos (0UL)
#define PPI_CHG3_CH4_Excluded PPI_CHG_CH4_Excluded
#define GPIO_DIRSET_PIN5_Output (1UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL)
#define PPI_CHG2_CH14_Msk PPI_CHG_CH14_Msk
#define __FLT32_MAX__ 3.4028234663852886e+38F32
#define BPROT_CONFIG2_REGION93_Enabled (1UL)
#define EGU_INTENSET_TRIGGERED9_Set (1UL)
#define UART_INTENCLR_TXDRDY_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG51_Enabled BPROT_CONFIG1_REGION51_Enabled
#define BPROT_CONFIG0_REGION13_Msk (0x1UL << BPROT_CONFIG0_REGION13_Pos)
#define MWU_PERREGION_SUBSTATWA_SR4_NoAccess (0UL)
#define GPIO_DIRCLR_PIN17_Output (1UL)
#define NFCT_SENSRES_NFCIDSIZE_Pos (6UL)
#define CLOCK_INTENSET_HFCLKSTARTED_Pos (0UL)
#define SAADC_SAMPLERATE_MODE_Msk (0x1UL << SAADC_SAMPLERATE_MODE_Pos)
#define COMP_SHORTS_UP_STOP_Disabled (0UL)
#define PDM_INTENCLR_STOPPED_Pos (1UL)
#define SPIM_INTENCLR_ENDRX_Pos (4UL)
#define MPU_PROTENSET1_PROTREG43_Enabled BPROT_CONFIG1_REGION43_Enabled
#define GPIO_DIRCLR_PIN25_Pos (25UL)
#define NRF_LOG_ENABLED 1
#define RADIO_SHORTS_READY_START_Enabled (1UL)
#define TWIS_INTENSET_WRITE_Disabled (0UL)
#define TWIS_INTEN_READ_Disabled (0UL)
#define GPIOTE_CONFIG_MODE_Task (3UL)
#define QDEC_INTENSET_DBLRDY_Enabled (1UL)
#define UART_INTENCLR_RXTO_Enabled (1UL)
#define NRF_GPIO NRF_P0
#define PPI_CHENSET_CH27_Pos (27UL)
#define MPU_PROTENSET0_PROTREG19_Pos BPROT_CONFIG0_REGION19_Pos
#define SAADC_CONFIG_LOG_LEVEL 3
#define SAADC_INTENCLR_CH2LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITH_Pos)
#define SAADC_INTENSET_CH7LIMITL_Disabled (0UL)
#define PPI_CHENCLR_CH20_Enabled (1UL)
#define QDEC_PSEL_A_CONNECT_Pos (31UL)
#define RTC_PRESCALER_PRESCALER_Msk (0xFFFUL << RTC_PRESCALER_PRESCALER_Pos)
#define SAADC_ENABLE_ENABLE_Msk (0x1UL << SAADC_ENABLE_ENABLE_Pos)
#define PDM_CONFIG_INFO_COLOR 0
#define CLOCK_HFCLKRUN_STATUS_Pos (0UL)
#define GPIO_PIN_CNF_PULL_Msk (0x3UL << GPIO_PIN_CNF_PULL_Pos)
#define NRF_UART_PSEL_DISCONNECTED 0xFFFFFFFF
#define MWU_PREGION_SUBS_SR19_Msk (0x1UL << MWU_PREGION_SUBS_SR19_Pos)
#define GPIO_DIRSET_PIN1_Input (0UL)
#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)
#define GPIO_OUTSET_PIN28_Msk (0x1UL << GPIO_OUTSET_PIN28_Pos)
#define LPCOMP_RESULT_RESULT_Pos (0UL)
#define PDM_PDMCLKCTRL_FREQ_Msk (0xFFFFFFFFUL << PDM_PDMCLKCTRL_FREQ_Pos)
#define MWU_PREGION_SUBS_SR6_Msk (0x1UL << MWU_PREGION_SUBS_SR6_Pos)
#define NFCT_INTENCLR_TXFRAMESTART_Enabled (1UL)
#define UART_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UART_BAUDRATE_BAUDRATE_Pos)
#define RADIO_DACNF_ENA6_Enabled (1UL)
#define PWM_INTENSET_SEQEND0_Set (1UL)
#define UARTE_ENABLE_ENABLE_Enabled (8UL)
#define GPIO_OUTSET_PIN14_Pos (14UL)
#define BPROT_CONFIG1_REGION63_Enabled (1UL)
#define MWU_REGIONENSET_RGN0WA_Disabled (0UL)
#define COMP_INTENSET_DOWN_Msk (0x1UL << COMP_INTENSET_DOWN_Pos)
#define NRF_ERROR_BLE_IPSP_ERR_BASE (0x8400)
#define SAADC_INTENCLR_END_Msk (0x1UL << SAADC_INTENCLR_END_Pos)
#define GPIO_OUTSET_PIN24_Low (0UL)
#define GPIO_IN_PIN5_Pos (5UL)
#define TWI_INTENCLR_SUSPENDED_Clear (1UL)
#define ROUNDED_DIV(A,B) (((A) + ((B) / 2)) / (B))
#define GPIO_OUTSET_PIN0_Pos (0UL)
#define SAADC_INTENSET_CALIBRATEDONE_Set (1UL)
#define MWU_PREGION_SUBS_SR3_Include (1UL)
#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_Msk (0x1UL << NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos)
#define GPIO_OUTCLR_PIN11_Msk (0x1UL << GPIO_OUTCLR_PIN11_Pos)
#define SAADC_INTENCLR_CH4LIMITH_Disabled (0UL)
#define BPROT_CONFIG1_REGION62_Enabled (1UL)
#define SPIS_AMOUNTTX_AMOUNTTX_Pos SPIS_TXD_AMOUNT_AMOUNT_Pos
#define UART_ERRORSRC_PARITY_Present (1UL)
#define __UACCUM_IBIT__ 16
#define PPI_CHENCLR_CH2_Msk (0x1UL << PPI_CHENCLR_CH2_Pos)
#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)
#define GPIO_OUT_PIN10_Msk (0x1UL << GPIO_OUT_PIN10_Pos)
#define UART_RXD_RXD_Pos (0UL)
#define GPIO_OUT_PIN7_Pos (7UL)
#define SAADC_CH_PSELN_PSELN_Pos (0UL)
#define TWIS_ENABLE_ENABLE_Enabled (9UL)
#define BPROT_CONFIG3_REGION125_Enabled (1UL)
#define PWM_INTEN_LOOPSDONE_Pos (7UL)
#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)
#define NFCT_INTENSET_SELECTED_Msk (0x1UL << NFCT_INTENSET_SELECTED_Pos)
#define DWT_FUNCTION_MATCHED_Pos 24U
#define I2S_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << I2S_RXD_PTR_PTR_Pos)
#define SAADC_CH_CONFIG_TACQ_40us (5UL)
#define SAADC_INTEN_CH7LIMITL_Disabled (0UL)
#define RTC_INTENCLR_COMPARE0_Pos (16UL)
#define MPU_PROTENSET0_PROTREG22_Enabled BPROT_CONFIG0_REGION22_Enabled
#define I2S_INTENCLR_RXPTRUPD_Clear (1UL)
#define TEMP_T2_T2_Msk (0xFFUL << TEMP_T2_T2_Pos)
#define GPIOTE_INTENSET_IN1_Set (1UL)
#define MWU_PERREGION_SUBSTATRA_SR15_Access (1UL)
#define CH7_EEP CH[7].EEP
#define POWER_INTENSET_SLEEPENTER_Msk (0x1UL << POWER_INTENSET_SLEEPENTER_Pos)
#define MPU_PROTENSET0_PROTREG8_Disabled BPROT_CONFIG0_REGION8_Disabled
#define PPI_CHG_CH3_Pos (3UL)
#define BPROT_CONFIG3_REGION112_Msk (0x1UL << BPROT_CONFIG3_REGION112_Pos)
#define GPIOTE_INTENCLR_IN4_Pos (4UL)
#define GPIO_OUTSET_PIN12_High (1UL)
#define ITM_TCR_TraceBusID_Pos 16U
#define GPIO_DIR_PIN21_Input (0UL)
#define NRF_DRV_UART_H 
#define UARTE_INTENCLR_TXSTARTED_Msk (0x1UL << UARTE_INTENCLR_TXSTARTED_Pos)
#define ITM_TCR_GTSFREQ_Pos 10U
#define __FLT32_HAS_QUIET_NAN__ 1
#define RADIO_INTENSET_DISABLED_Msk (0x1UL << RADIO_INTENSET_DISABLED_Pos)
#define SPI_PRESENT 
#define TWIM_TXD_LIST_LIST_Pos (0UL)
#define NRF_QUEUE_H__ 
#define PPI_CHEN_CH15_Msk (0x1UL << PPI_CHEN_CH15_Pos)
#define NFCT_EASYDMA_MAXCNT_SIZE 9
#define BPROT_CONFIG2_REGION68_Pos (4UL)
#define GPIO_DIRCLR_PIN27_Input (0UL)
#define __FLT32_EPSILON__ 1.1920928955078125e-7F32
#define RADIO_CRCPOLY_CRCPOLY_Pos (0UL)
#define __SIZEOF_SIZE_T__ 4
#define BPROT_CONFIG1_REGION56_Pos (24UL)
#define MPU_PROTENSET1_PROTREG60_Disabled BPROT_CONFIG1_REGION60_Disabled
#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)
#define GPIO_LATCH_PIN4_Latched (1UL)
#define STATIC_ASSERT_MSG(EXPR,MSG) _Static_assert(EXPR, MSG)
#define SAADC_INTENSET_CH1LIMITL_Pos (9UL)
#define PPI_CHG2_CH13_Msk PPI_CHG_CH13_Msk
#define POWER_RAMON_OFFRAM1_RAM1On (1UL)
#define NFCT_INTEN_SELECTED_Disabled (0UL)
#define EGU_INTENCLR_TRIGGERED9_Enabled (1UL)
#define GPIO_LATCH_PIN18_Pos (18UL)
#define PPI_CHENSET_CH14_Msk (0x1UL << PPI_CHENSET_CH14_Pos)
#define TWI_INTENSET_TXDSENT_Enabled (1UL)
#define EGU_INTENSET_TRIGGERED11_Set (1UL)
#define PPI_CHENSET_CH31_Set (1UL)
#define MWU_INTENSET_PREGION0WA_Set (1UL)
#define GPIO_DIRCLR_PIN16_Msk (0x1UL << GPIO_DIRCLR_PIN16_Pos)
#define VERIFY_FALSE(statement,err_code) do { if ((statement)) { return err_code; } } while (0)
#define NRF_PPI ((NRF_PPI_Type *) NRF_PPI_BASE)
#define MPU_PROTENSET1_PROTREG44_Disabled BPROT_CONFIG1_REGION44_Disabled
#define GPIO_PIN_CNF_PULL_Disabled (0UL)
#define NRF_MEMOBJ_CONFIG_INFO_COLOR 0
#define NFCT_INTENSET_READY_Pos (0UL)
#define PPI_CHEN_CH23_Enabled (1UL)
#define SAADC_INTEN_CH6LIMITL_Enabled (1UL)
#define MWU_REGIONENCLR_RGN3WA_Disabled (0UL)
#define POWER_RAMONB_OFFRAM2_RAM2On (1UL)
#define RADIO_RXADDRESSES_ADDR5_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG36_Disabled BPROT_CONFIG1_REGION36_Disabled
#define RADIO_INTENSET_READY_Pos (0UL)
#define PPI_CHG_CH28_Pos (28UL)
#define COMP_MODE_SP_Low (0UL)
#define MWU_NMIEN_REGION0RA_Enabled (1UL)
#define TIMER_INTENCLR_COMPARE4_Pos (20UL)
#define BPROT_CONFIG1_REGION44_Enabled (1UL)
#define STACK_BASE &__StackLimit
#define SDK_OS_H__ 
#define MPU_PROTENSET1_PROTREG44_Msk BPROT_CONFIG1_REGION44_Msk
#define TIMER_INTENSET_COMPARE1_Disabled (0UL)
#define APP_TIMER_CLOCK_FREQ 32768
#define TPI_FIFO0_ITM_ATVALID_Pos 29U
#define INTMAX_MAX 9223372036854775807LL
#define SIZE_MAX INT32_MAX
#define MWU_INTENSET_PREGION1RA_Set (1UL)
#define DWT_FUNCTION_DATAVMATCH_Pos 8U
#define GPIO_OUT_PIN15_High (1UL)
#define NFCT_INTENSET_RXFRAMEEND_Set (1UL)
#define MWU_PERREGION_SUBSTATRA_SR27_Pos (27UL)
#define GPIO_OUTSET_PIN22_Set (1UL)
#define RADIO_INTENSET_END_Disabled (0UL)
#define WDT_RREN_RR6_Msk (0x1UL << WDT_RREN_RR6_Pos)
#define NFCT_SELRES_PROTOCOL_Msk (0x3UL << NFCT_SELRES_PROTOCOL_Pos)
#define CLOCK_LFCLKSRC_SRC_RC (0UL)
#define UINT64_C(x) (x ##ULL)
#define TIMER_CONFIG_DEBUG_COLOR 0
#define NRF_TWI0_BASE 0x40003000UL
#define MACRO_MAP_1(macro,a,...) macro(a)
#define UARTE_INTEN_ERROR_Enabled (1UL)
#define NFCT_RXD_FRAMECONFIG_SOF_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_SOF_Pos)
#define EGU_INTEN_TRIGGERED4_Pos (4UL)
#define FPU_MVFR0_FP_excep_trapping_Pos 12U
#define EGU_INTENCLR_TRIGGERED6_Pos (6UL)
#define NFCT_INTEN_ENDRX_Msk (0x1UL << NFCT_INTEN_ENDRX_Pos)
#define POWER_RAM_POWERSET_S1POWER_Msk (0x1UL << POWER_RAM_POWERSET_S1POWER_Pos)
#define GPIO_IN_PIN12_Msk (0x1UL << GPIO_IN_PIN12_Pos)
#define RNG_INTENSET_VALRDY_Msk (0x1UL << RNG_INTENSET_VALRDY_Pos)
#define GPIO_OUT_PIN20_High (1UL)
#define PPI_CHENCLR_CH2_Disabled (0UL)
#define SAADC_INTENSET_CH2LIMITH_Pos (10UL)
#define RADIO_CRCCNF_LEN_Two (2UL)
#define RADIO_DACNF_ENA5_Msk (0x1UL << RADIO_DACNF_ENA5_Pos)
#define MWU_NMIEN_REGION0WA_Msk (0x1UL << MWU_NMIEN_REGION0WA_Pos)
#define GPIO_DIRCLR_PIN30_Clear (1UL)
#define __FLT32_MAX_EXP__ 128
#define SPIS_CONFIG_CPOL_ActiveLow (1UL)
#define RADIO_STATE_STATE_RxDisable (4UL)
#define WDT_INTENCLR_TIMEOUT_Msk (0x1UL << WDT_INTENCLR_TIMEOUT_Pos)
#define UARTE_ERRORSRC_OVERRUN_Pos (0UL)
#define PPI_CHEN_CH7_Disabled (0UL)
#define TWI_DEFAULT_CONFIG_IRQ_PRIORITY 7
#define TWIM_INTENSET_LASTTX_Pos (24UL)
#define GPIO_OUTCLR_PIN18_Clear (1UL)
#define MWU_PERREGION_SUBSTATRA_SR3_Access (1UL)
#define QDEC_ACCDBL_ACCDBL_Msk (0xFUL << QDEC_ACCDBL_ACCDBL_Pos)
#define MWU_NMIENCLR_REGION1RA_Msk (0x1UL << MWU_NMIENCLR_REGION1RA_Pos)
#define UARTE_INTENCLR_RXTO_Disabled (0UL)
#define BPROT_CONFIG1_REGION44_Msk (0x1UL << BPROT_CONFIG1_REGION44_Pos)
#define MWU_INTENSET_REGION0WA_Enabled (1UL)
#define MWU_REGIONEN_RGN0WA_Enable (1UL)
#define GPIO_DIRSET_PIN5_Set (1UL)
#define RTC_DEFAULT_CONFIG_RELIABLE 0
#define MWU_NMIEN_REGION1RA_Msk (0x1UL << MWU_NMIEN_REGION1RA_Pos)
#define TWIM_INTENSET_LASTRX_Msk (0x1UL << TWIM_INTENSET_LASTRX_Pos)
#define MWU_REGIONENCLR_RGN0WA_Enabled (1UL)
#define UART_INTENCLR_RXDRDY_Msk (0x1UL << UART_INTENCLR_RXDRDY_Pos)
#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)
#define PPI_CHENCLR_CH27_Msk (0x1UL << PPI_CHENCLR_CH27_Pos)
#define GPIO_OUTSET_PIN7_High (1UL)
#define __GXX_ABI_VERSION 1014
#define MWU_INTENCLR_REGION0WA_Disabled (0UL)
#define SAADC_SAMPLERATE_CC_Pos (0UL)
#define UARTE_INTEN_ENDRX_Enabled (1UL)
#define BPROT_CONFIG1_REGION47_Msk (0x1UL << BPROT_CONFIG1_REGION47_Pos)
#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
#define NVMC_READY_READY_Busy (0UL)
#define I2S_CONFIG_CHANNELS_CHANNELS_LEFT I2S_CONFIG_CHANNELS_CHANNELS_Left
#define NRF_ERROR_BUSY (NRF_ERROR_BASE_NUM + 17)
#define PPI_CHENCLR_CH13_Pos (13UL)
#define MWU_PERREGION_SUBSTATRA_SR3_NoAccess (0UL)
#define MPU_PROTENSET0_PROTREG23_Enabled BPROT_CONFIG0_REGION23_Enabled
#define POWER_RAM_POWERCLR_S1RETENTION_Off (1UL)
#define BPROT_CONFIG1_REGION33_Pos (1UL)
#define SAADC_CH_CONFIG_GAIN_Gain1 (5UL)
#define UINT_LEAST16_MAX UINT16_MAX
#define MPU_PROTENSET1_PROTREG50_Set BPROT_CONFIG1_REGION50_Enabled
#define SPIM_CONFIG_CPOL_Msk (0x1UL << SPIM_CONFIG_CPOL_Pos)
#define RADIO_FREQUENCY_MAP_Default (0UL)
#define PPI_CHG3_CH8_Pos PPI_CHG_CH8_Pos
#define UARTE_SHORTS_ENDRX_STOPRX_Pos (6UL)
#define MPU_PROTENSET0_PROTREG30_Msk BPROT_CONFIG0_REGION30_Msk
#define WDT_RREN_RR6_Pos (6UL)
#define NRF52_SERIES 
#define MWU_NMIENCLR_PREGION0WA_Disabled (0UL)
#define MWU_REGIONENSET_RGN2RA_Disabled (0UL)
#define TWI_SHORTS_BB_STOP_Msk (0x1UL << TWI_SHORTS_BB_STOP_Pos)
#define PWM_ENABLE_ENABLE_Pos (0UL)
#define SAADC_INTENCLR_DONE_Clear (1UL)
#define MACRO_MAP_REC_0(...) 
#define WDT_RREN_RR0_Pos (0UL)
#define MACRO_MAP_REC_2(macro,a,...) macro(a) MACRO_MAP_REC_1 (macro, __VA_ARGS__, )
#define NFCT_INTENCLR_FIELDLOST_Clear (1UL)
#define MACRO_MAP_REC_4(macro,a,...) macro(a) MACRO_MAP_REC_3 (macro, __VA_ARGS__, )
#define NFCT_FIELDPRESENT_LOCKDETECT_NotLocked (0UL)
#define MACRO_MAP_REC_7(macro,a,...) macro(a) MACRO_MAP_REC_6 (macro, __VA_ARGS__, )
#define MACRO_MAP_REC_8(macro,a,...) macro(a) MACRO_MAP_REC_7 (macro, __VA_ARGS__, )
#define __UFRACT_IBIT__ 0
#define SAADC_INTENCLR_CH5LIMITL_Pos (17UL)
#define MWU_PERREGION_SUBSTATWA_SR24_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR24_Pos)
#define TIMER_INTENSET_COMPARE1_Msk (0x1UL << TIMER_INTENSET_COMPARE1_Pos)
#define PPI_CHG_CH19_Msk (0x1UL << PPI_CHG_CH19_Pos)
#define GPIO_DIRCLR_PIN9_Clear (1UL)
#define MWU_INTENCLR_REGION0WA_Clear (1UL)
#define SAADC_INTEN_CH0LIMITL_Enabled (1UL)
#define GPIO_OUTCLR_PIN1_High (1UL)
#define NFCT_TXD_FRAMECONFIG_SOF_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_SOF_Pos)
#define LPCOMP_INTENSET_DOWN_Enabled (1UL)
#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)
#define MWU_PERREGION_SUBSTATWA_SR10_Pos (10UL)
#define QDEC_INTENSET_ACCOF_Enabled (1UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud921600 (0x0F000000UL)
#define GPIO_OUTCLR_PIN4_Msk (0x1UL << GPIO_OUTCLR_PIN4_Pos)
#define NRF_SERIAL_H__ 
#define __ATOMIC_ACQUIRE 2
#define MPU_PROTENSET1_PROTREG59_Disabled BPROT_CONFIG1_REGION59_Disabled
#define MWU_PREGION_SUBS_SR27_Pos (27UL)
#define FPU_FPCCR_MMRDY_Pos 5U
#define UINT32_MAX 4294967295UL
#define MWU_REGIONENCLR_RGN0WA_Disabled (0UL)
#define I2S_PSEL_MCK_CONNECT_Msk (0x1UL << I2S_PSEL_MCK_CONNECT_Pos)
#define PPI_CHENSET_CH31_Pos (31UL)
#define MWU_INTENSET_REGION1WA_Pos (2UL)
#define MWU_PERREGION_SUBSTATRA_SR18_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR18_Pos)
#define MACRO_REPEAT_8(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_7(macro, __VA_ARGS__)
#define RNG_COUNT 1
#define MPU_PROTENSET0_PROTREG4_Set BPROT_CONFIG0_REGION4_Enabled
#define PWM_INTENCLR_SEQEND0_Disabled (0UL)
#define __DA_FBIT__ 31
#define MWU_NMIEN_REGION1WA_Enabled (1UL)
#define GPIOTE_CONFIG_PSEL_Msk (0x1FUL << GPIOTE_CONFIG_PSEL_Pos)
#define SAADC_CH_CONFIG_BURST_Disabled (0UL)
#define GPIO_OUTCLR_PIN0_Low (0UL)
#define CLOCK_INTENCLR_LFCLKSTARTED_Clear (1UL)
#define SDK_MUTEX_INIT(X) 
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over2x (1UL)
#define RTC_COUNTER_COUNTER_Msk (0xFFFFFFUL << RTC_COUNTER_COUNTER_Pos)
#define TWIM_SHORTS_LASTTX_SUSPEND_Enabled (1UL)
#define SAADC_INTENCLR_CH6LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITL_Pos)
#define PPI_CH_TEP_TEP_Pos (0UL)
#define RTC_PRESENT 
#define SPIM_INTENSET_ENDTX_Enabled (1UL)
#define __SES_ARM 1
#define GPIO_DIRCLR_PIN21_Clear (1UL)
#define GPIO_IN_PIN25_High (1UL)
#define MWU_INTENSET_REGION2RA_Pos (5UL)
#define GPIO_DIRCLR_PIN23_Input (0UL)
#define UARTE_ERRORSRC_FRAMING_NotPresent (0UL)
#define QDEC_INTENSET_SAMPLERDY_Disabled (0UL)
#define GPIOTE_CONFIG_MODE_Msk (0x3UL << GPIOTE_CONFIG_MODE_Pos)
#define PSELSCK PSEL.SCK
#define RTC_INTENCLR_COMPARE0_Enabled (1UL)
#define PPI_CHG_CH25_Excluded (0UL)
#define GPIOTE_INTENSET_IN6_Msk (0x1UL << GPIOTE_INTENSET_IN6_Pos)
#define UART_ENABLED_COUNT UART0_ENABLED + UART1_ENABLED
#define PPI_CHG3_CH10_Included PPI_CHG_CH10_Included
#define __ARM_FEATURE_QBIT 1
#define NVMC_ERASEPCR1_ERASEPCR1_Pos (0UL)
#define POWER_RAMSTATUS_RAMBLOCK1_Off (0UL)
#define MWU_PREGION_SUBS_SR17_Include (1UL)
#define RTC_INTENSET_TICK_Set (1UL)
#define NFCT_INTEN_ENDTX_Msk (0x1UL << NFCT_INTEN_ENDTX_Pos)
#define SAADC_INTENCLR_CH6LIMITH_Pos (18UL)
#define GPIO_OUTCLR_PIN17_Pos (17UL)
#define LPCOMP_INTENSET_UP_Set (1UL)
#define SWI5_IRQn SWI5_EGU5_IRQn
#define __DBL_DECIMAL_DIG__ 17
#define MWU_PERREGION_SUBSTATWA_SR24_NoAccess (0UL)
#define GPIO_IN_PIN30_High (1UL)
#define MWU_PERREGION_SUBSTATRA_SR23_NoAccess (0UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over4x (2UL)
#define BPROT_CONFIG3_REGION120_Pos (24UL)
#define RADIO_STATE_STATE_Msk (0xFUL << RADIO_STATE_STATE_Pos)
#define UARTE_INTENSET_RXDRDY_Msk (0x1UL << UARTE_INTENSET_RXDRDY_Pos)
#define PPI_CHENCLR_CH9_Disabled (0UL)
#define FICR_INFO_RAM_RAM_K32 (0x20UL)
#define TWI_INTENSET_BB_Pos (14UL)
#define MWU_PERREGION_SUBSTATWA_SR16_NoAccess (0UL)
#define QDEC_INTENCLR_STOPPED_Disabled (0UL)
#define GPIO_DIRSET_PIN30_Msk (0x1UL << GPIO_DIRSET_PIN30_Pos)
#define MWU_PERREGION_SUBSTATRA_SR15_NoAccess (0UL)
#define PWM_SHORTS_LOOPSDONE_STOP_Disabled (0UL)
#define GPIO_OUT_PIN23_Low (0UL)
#define RADIO_RXADDRESSES_ADDR0_Msk (0x1UL << RADIO_RXADDRESSES_ADDR0_Pos)
#define PPI_CHEN_CH23_Pos (23UL)
#define __FLT64_DENORM_MIN__ 4.9406564584124654e-324F64
#define MWU_PERREGION_SUBSTATWA_SR2_Pos (2UL)
#define PPI_CHEN_CH13_Enabled (1UL)
#define LPCOMP_SHORTS_CROSS_STOP_Disabled (0UL)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define FICR_TEMP_T1_T_Pos (0UL)
#define SPIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_TXD_PTR_PTR_Pos)
#define EGU_INTENCLR_TRIGGERED1_Enabled (1UL)
#define MPU_CTRL_HFNMIENA_Pos 1U
#define MWU_NMIENCLR_PREGION1WA_Clear (1UL)
#define SAADC_INTEN_CH5LIMITH_Enabled (1UL)
#define SPI_FREQUENCY_FREQUENCY_K125 (0x02000000UL)
#define GPIO_DIRCLR_PIN7_Output (1UL)
#define TWI_INTENCLR_TXDSENT_Enabled (1UL)
#define TWIM_INTENCLR_LASTTX_Msk (0x1UL << TWIM_INTENCLR_LASTTX_Pos)
#define EGU_INTENSET_TRIGGERED8_Set (1UL)
#define SDK_MUTEX_LOCK(X) 
#define PWM_PRESENT 
#define NFCT_INTENSET_ERROR_Msk (0x1UL << NFCT_INTENSET_ERROR_Pos)
#define SPIM1_FEATURE_HARDWARE_CSN_PRESENT 0
#define TWIM_INTENCLR_SUSPENDED_Msk (0x1UL << TWIM_INTENCLR_SUSPENDED_Pos)
#define SPI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPI_FREQUENCY_FREQUENCY_Pos)
#define BPROT_CONFIG0_REGION12_Msk (0x1UL << BPROT_CONFIG0_REGION12_Pos)
#define APP_ERROR_CHECK(ERR_CODE) do { const uint32_t LOCAL_ERR_CODE = (ERR_CODE); if (LOCAL_ERR_CODE != NRF_SUCCESS) { APP_ERROR_HANDLER(LOCAL_ERR_CODE); } } while (0)
#define PPI_CHENSET_CH22_Pos (22UL)
#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
#define TEMP_B4_B4_Msk (0x3FFFUL << TEMP_B4_B4_Pos)
#define GPIO_DIRCLR_PIN24_Pos (24UL)
#define __SQ_FBIT__ 31
#define TPI_ACPR_PRESCALER_Pos 0U
#define SAADC_INTENSET_CH3LIMITH_Pos (12UL)
#define SCnSCB_ACTLR_DISOOFP_Pos 9U
#define SAADC_CH_PSELN_PSELN_NC (0UL)
#define UART_ERRORSRC_PARITY_Pos (1UL)
#define MPU_PROTENSET0_PROTREG18_Pos BPROT_CONFIG0_REGION18_Pos
#define GPIO_OUTSET_PIN5_Pos (5UL)
#define I2S_CONFIG_FORMAT_FORMAT_Pos (0UL)
#define CLOCK_LFCLKSTAT_SRC_Msk (0x3UL << CLOCK_LFCLKSTAT_SRC_Pos)
#define POWER_POFCON_POF_Msk (0x1UL << POWER_POFCON_POF_Pos)
#define PPI_CHENCLR_CH26_Clear (1UL)
#define __SIZEOF_POINTER__ 4
#define TASKS_CHG2EN TASKS_CHG[2].EN
#define EGU_INTEN_TRIGGERED10_Disabled (0UL)
#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)
#define TWIM_SHORTS_LASTRX_STARTTX_Enabled (1UL)
#define NRF_CLI_UART_CONFIG_DEBUG_COLOR 0
#define POWER_RESETREAS_RESETPIN_Pos (0UL)
#define MWU_PREGION_SUBS_SR18_Msk (0x1UL << MWU_PREGION_SUBS_SR18_Pos)
#define WDT_REQSTATUS_RR0_DisabledOrRequested (0UL)
#define NVMC_ICACHECNF_CACHEPROFEN_Enabled (1UL)
#define RTC_INTENSET_COMPARE0_Disabled (0UL)
#define BPROT_CONFIG3_REGION122_Enabled (1UL)
#define NRF_ERROR_API_NOT_IMPLEMENTED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0010)
#define RNG_INTENSET_VALRDY_Enabled (1UL)
#define RTC_EVTENCLR_COMPARE3_Disabled (0UL)
#define TPI_FIFO1_ITM_ATVALID_Pos 29U
#define EGU_INTENCLR_TRIGGERED14_Disabled (0UL)
#define GPIO_OUTSET_PIN13_Pos (13UL)
#define GPIO_IN_PIN31_Msk (0x1UL << GPIO_IN_PIN31_Pos)
#define RADIO_RXADDRESSES_ADDR4_Disabled (0UL)
#define GPIO_LATCH_PIN29_NotLatched (0UL)
#define SPIM_INTENCLR_ENDTX_Disabled (0UL)
#define WDT_CONFIG_LOG_LEVEL 3
#define NFCT_INTENSET_ERROR_Disabled (0UL)
#define GPIO_OUTSET_PIN23_Low (0UL)
#define GPIO_IN_PIN4_Pos (4UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over8x (3UL)
#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)
#define NRF_GPIOTE ((NRF_GPIOTE_Type *) NRF_GPIOTE_BASE)
#define BPROT_CONFIG0_REGION7_Enabled (1UL)
#define NRF_P0 ((NRF_GPIO_Type *) NRF_P0_BASE)
#define NRF_SDH_BLE_DEBUG_COLOR 0
#define GPIO_LATCH_PIN15_NotLatched (0UL)
#define GPIO_OUTCLR_PIN10_Msk (0x1UL << GPIO_OUTCLR_PIN10_Pos)
#define TPI_FIFO0_ETM_ATVALID_Pos 26U
#define PPI_CHENSET_CH27_Msk (0x1UL << PPI_CHENSET_CH27_Pos)
#define SAADC_INTENCLR_CH5LIMITL_Disabled (0UL)
#define SAADC_INTEN_CH1LIMITH_Enabled (1UL)
#define PPI_CHENSET_CH9_Set (1UL)
#define MACRO_MAP(...) MACRO_MAP_(__VA_ARGS__)
#define PPI_CHENCLR_CH1_Msk (0x1UL << PPI_CHENCLR_CH1_Pos)
#define GPIO_DIRSET_PIN8_Set (1UL)
#define MWU_NMIENCLR_REGION1RA_Clear (1UL)
#define GPIO_OUT_PIN6_Pos (6UL)
#define PPI_CHEN_CH11_Disabled (0UL)
#define I2S_CONFIG_RATIO_RATIO_Pos (0UL)
#define PPI_CHG_CH7_Excluded (0UL)
#define SAADC_INTENCLR_CH0LIMITL_Enabled (1UL)
#define I2S_RXTXD_MAXCNT_MAXCNT_Pos (0UL)
#define GPIO_OUTSET_PIN15_Pos (15UL)
#define GPIO_OUTSET_PIN28_High (1UL)
#define FICR_TEMP_A5_A_Msk (0xFFFUL << FICR_TEMP_A5_A_Pos)
#define GPIOTE_INTENSET_IN0_Set (1UL)
#define MWU_REGIONENCLR_PRGN0RA_Msk (0x1UL << MWU_REGIONENCLR_PRGN0RA_Pos)
#define RTC_INTENCLR_TICK_Enabled (1UL)
#define TWIM_INTENSET_STOPPED_Set (1UL)
#define NVMC_ERASEPAGE_ERASEPAGE_Msk (0xFFFFFFFFUL << NVMC_ERASEPAGE_ERASEPAGE_Pos)
#define PPI_CHG_CH2_Pos (2UL)
#define PWM_CONFIG_INFO_COLOR 0
#define SPIS_INTENSET_ENDRX_Enabled (1UL)
#define ECB_ECBDATAPTR_ECBDATAPTR_Pos (0UL)
#define GPIOTE_INTENCLR_IN3_Pos (3UL)
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define GPIO_LATCH_PIN21_NotLatched (0UL)
#define MWU_NMIENCLR_REGION1RA_Enabled (1UL)
#define NRF52 1
#define MWU_REGIONENCLR_RGN1WA_Disabled (0UL)
#define GPIO_DIRSET_PIN26_Input (0UL)
#define NVMC_CONFIG_WEN_Wen (1UL)
#define MWU_PREGION_SUBS_SR4_Pos (4UL)
#define __FRACT_FBIT__ 15
#define GPIO_DIRCLR_PIN5_Clear (1UL)
#define PPI_CHEN_CH14_Msk (0x1UL << PPI_CHEN_CH14_Pos)
#define RADIO_SHORTS_ADDRESS_RSSISTART_Pos (4UL)
#define RTC_INTENCLR_COMPARE2_Disabled (0UL)
#define INITIALIZE_USER_SECTIONS 1
#define BPROT_CONFIG2_REGION67_Pos (3UL)
#define NRF_LOG_DEFERRED 1
#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)
#define I2S_INTENSET_RXPTRUPD_Pos (1UL)
#define MPU_PROTENSET1_PROTREG55_Msk BPROT_CONFIG1_REGION55_Msk
#define BPROT_CONFIG1_REGION55_Pos (23UL)
#define GPIO_DIRSET_PIN18_Pos (18UL)
#define NRF_BALLOC_CONFIG_TAIL_GUARD_WORDS 1
#define SAADC_INTENCLR_CH3LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITH_Pos)
#define INT_LEAST8_MAX INT8_MAX
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over32x (5UL)
#define NFCT_TXD_AMOUNT_TXDATABITS_Msk (0x7UL << NFCT_TXD_AMOUNT_TXDATABITS_Pos)
#define RADIO_INTENCLR_CRCOK_Enabled (1UL)
#define SPIS_INTENSET_ACQUIRED_Pos (10UL)
#define NFCT_INTENSET_RXFRAMEEND_Msk (0x1UL << NFCT_INTENSET_RXFRAMEEND_Pos)
#define MWU_REGIONENCLR_RGN2RA_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG41_Pos BPROT_CONFIG1_REGION41_Pos
#define NRF_CLOCK ((NRF_CLOCK_Type *) NRF_CLOCK_BASE)
#define MWU_PREGION_SUBS_SR13_Exclude (0UL)
#define EGU_INTENSET_TRIGGERED10_Set (1UL)
#define NFCT_INTEN_ERROR_Enabled (1UL)
#define PPI_CHENSET_CH30_Set (1UL)
#define GPIO_OUTCLR_PIN18_High (1UL)
#define RTC_INTENCLR_TICK_Clear (1UL)
#define SPIS_PSEL_SCK_PIN_Msk (0x1FUL << SPIS_PSEL_SCK_PIN_Pos)
#define GPIO_DIRCLR_PIN15_Msk (0x1UL << GPIO_DIRCLR_PIN15_Pos)
#define NRF_BALLOC_CONFIG_DEBUG_COLOR 0
#define GPIO_LATCH_PIN9_NotLatched (0UL)
#define __FLT64_MIN_10_EXP__ (-307)
#define TWI_PSELSCL_PSELSCL_Msk (0xFFFFFFFFUL << TWI_PSELSCL_PSELSCL_Pos)
#define LPCOMP_INTENSET_READY_Msk (0x1UL << LPCOMP_INTENSET_READY_Pos)
#define MPU_PROTENSET0_PROTREG26_Set BPROT_CONFIG0_REGION26_Enabled
#define UART_DEFAULT_CONFIG_BAUDRATE 30801920
#define SAADC_CH_CONFIG_RESN_Pos (4UL)
#define BPROT_CONFIG3_REGION103_Enabled (1UL)
#define GPIO_OUTSET_PIN12_Set (1UL)
#define MWU_PREGION_END_END_Msk (0xFFFFFFFFUL << MWU_PREGION_END_END_Pos)
#define UARTE_INTENSET_ENDTX_Msk (0x1UL << UARTE_INTENSET_ENDTX_Pos)
#define NFCT_SELRES_CASCADE_Msk (0x1UL << NFCT_SELRES_CASCADE_Pos)
#define GPIO_DIRSET_PIN27_Set (1UL)
#define PPI_CHG_CH27_Pos (27UL)
#define MWU_PERREGION_SUBSTATWA_SR0_Access (1UL)
#define PPI_CHENSET_CH22_Enabled (1UL)
#define PDM_GAINR_GAINR_MinGain (0x00UL)
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)
#define GPIO_DIR_PIN6_Input (0UL)
#define RTC_EVTENSET_TICK_Pos (0UL)
#define __INT_FAST64_WIDTH__ 64
#define RADIO_INTENCLR_DISABLED_Enabled (1UL)
#define SAADC_INTENSET_CH5LIMITL_Msk (0x1UL << SAADC_INTENSET_CH5LIMITL_Pos)
#define BPROT_CONFIG0_REGION2_Enabled (1UL)
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL )
#define NFCT_INTENCLR_SELECTED_Enabled (1UL)
#define MPU_PROTENSET0_PROTREG9_Msk BPROT_CONFIG0_REGION9_Msk
#define GPIO_OUTCLR_PIN23_High (1UL)
#define RADIO_INTENCLR_CRCOK_Pos (12UL)
#define BPROT_CONFIG2_REGION91_Disabled (0UL)
#define SPIS_SHORTS_END_ACQUIRE_Msk (0x1UL << SPIS_SHORTS_END_ACQUIRE_Pos)
#define I2S_CONFIG_MCKEN_MCKEN_ENABLE I2S_CONFIG_MCKEN_MCKEN_Enabled
#define MWU_PERREGION_SUBSTATRA_SR26_Pos (26UL)
#define GPIO_OUTSET_PIN21_Set (1UL)
#define TWIM_INTEN_SUSPENDED_Msk (0x1UL << TWIM_INTEN_SUSPENDED_Pos)
#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public (0UL)
#define GPIO_IN_PIN17_High (1UL)
#define NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Pos (2UL)
#define BPROT_CONFIG3_REGION101_Disabled (0UL)
#define I2S_PSEL_SDOUT_PIN_Pos (0UL)
#define MACRO_MAP_FOR_N_(N,...) CONCAT_2(MACRO_MAP_FOR_, N)((MACRO_MAP_FOR_N_LIST), __VA_ARGS__, )
#define TWI_INTENSET_RXDREADY_Enabled (1UL)
#define POWER_RAM_POWERCLR_S0POWER_Off (1UL)
#define __DBL_HAS_DENORM__ 1
#define CoreDebug_DEMCR_MON_STEP_Pos 18U
#define INT_LEAST32_MAX INT32_MAX
#define GPIOTE_INTENSET_PORT_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED5_Pos (5UL)
#define GPIO_IN_PIN19_Pos (19UL)
#define SAADC_INTENSET_CALIBRATEDONE_Enabled (1UL)
#define TEMP_B5_B5_Msk (0x3FFFUL << TEMP_B5_B5_Pos)
#define BF_GET(val,bcnt,boff) ( ( (val) & BF_MASK((bcnt), (boff)) ) >> (boff) )
#define TWI_INTENSET_BB_Disabled (0UL)
#define TIMER_SHORTS_COMPARE2_CLEAR_Disabled (0UL)
#define GPIO_IN_PIN29_Low (0UL)
#define MWU_INTEN_REGION0RA_Enabled (1UL)
#define UARTE_INTENSET_CTS_Set (1UL)
#define GPIO_LATCH_PIN26_NotLatched (0UL)
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define GPIO_OUTCLR_PIN6_Clear (1UL)
#define GPIO_DIRCLR_PIN25_Output (1UL)
#define PPI_CHG3_CH7_Msk PPI_CHG_CH7_Msk
#define PPI_CHG3_CH12_Excluded PPI_CHG_CH12_Excluded
#define NFCT_FIELDPRESENT_FIELDPRESENT_NoField (0UL)
#define MWU_INTENSET_REGION3WA_Set (1UL)
#define RADIO_DACNF_ENA4_Msk (0x1UL << RADIO_DACNF_ENA4_Pos)
#define MWU_REGIONEN_RGN1WA_Pos (2UL)
#define SPIS_PSEL_CSN_CONNECT_Connected (0UL)
#define TWIM0_EASYDMA_MAXCNT_SIZE 8
#define I2S_INTENCLR_TXPTRUPD_Clear (1UL)
#define GPIO_LATCH_PIN12_NotLatched (0UL)
#define GPIO_DIRCLR_PIN9_Pos (9UL)
#define COMMON_CONFIG_DEBUG_COLOR 0
#define GPIO_DIRCLR_PIN16_Input (0UL)
#define GPIO_LATCH_PIN15_Latched (1UL)
#define __LDBL_HAS_INFINITY__ 1
#define NFCT_INTENCLR_RXFRAMEEND_Disabled (0UL)
#define __SQ_IBIT__ 0
#define UARTE_RXD_MAXCNT_MAXCNT_Pos (0UL)
#define NRF_PWM1_BASE 0x40021000UL
#define NRF_MPU_CONFIG_INFO_COLOR 0
#define TWIS_SHORTS_WRITE_SUSPEND_Disabled (0UL)
#define NFCT_INTEN_ENDTX_Disabled (0UL)
#define BPROT_CONFIG2_REGION87_Enabled (1UL)
#define NVMC_CONFIG_WEN_Een (2UL)
#define LPCOMP_INTENSET_CROSS_Pos (3UL)
#define PPI_CHEN_CH26_Disabled (0UL)
#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled (0UL)
#define NFCT_SENSRES_RFU74_Msk (0xFUL << NFCT_SENSRES_RFU74_Pos)
#define MPU_PROTENSET0_PROTREG4_Pos BPROT_CONFIG0_REGION4_Pos
#define MPU_PROTENSET0_PROTREG2_Enabled BPROT_CONFIG0_REGION2_Enabled
#define TWIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWIM_FREQUENCY_FREQUENCY_Pos)
#define __FLT32_MIN__ 1.1754943508222875e-38F32
#define __UINT8_TYPE__ unsigned char
#define GPIO_PIN_CNF_DRIVE_S0D1 (6UL)
#define GPIO_DIRSET_PIN4_Set (1UL)
#define I2S_CONFIG_CHANNELS_CHANNELS_Stereo (0UL)
#define UICR_PSELRESET_CONNECT_Pos (31UL)
#define PWM_PRESCALER_PRESCALER_DIV_1 (0UL)
#define PPI_CHEN_CH18_Disabled (0UL)
#define RADIO_INTENCLR_DISABLED_Disabled (0UL)
#define NRF_QDEC_BASE 0x40012000UL
#define NRF_ERROR_BLE_IPSP_CHANNEL_ALREADY_EXISTS (NRF_ERROR_BLE_IPSP_ERR_BASE + 0x0001)
#define UARTE_PSEL_RXD_PIN_Msk (0x1FUL << UARTE_PSEL_RXD_PIN_Pos)
#define EGU_INTENSET_TRIGGERED4_Disabled (0UL)
#define PPI_CHENCLR_CH22_Clear (1UL)
#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)
#define SPI_TXD_TXD_Pos (0UL)
#define __UHA_FBIT__ 8
#define PPI_CHENCLR_CH26_Msk (0x1UL << PPI_CHENCLR_CH26_Pos)
#define RADIO_PCNF1_MAXLEN_Pos (0UL)
#define BPROT_CONFIG2_REGION64_Enabled (1UL)
#define PPI_CHENCLR_CH14_Enabled (1UL)
#define PPI_CHG2_CH0_Included PPI_CHG_CH0_Included
#define I2S_PSEL_MCK_PIN_Pos (0UL)
#define __NO_INLINE__ 1
#define BPROT_CONFIG1_REGION46_Msk (0x1UL << BPROT_CONFIG1_REGION46_Pos)
#define GPIO_OUTCLR_PIN6_Pos (6UL)
#define GPIO_DIR_PIN9_Msk (0x1UL << GPIO_DIR_PIN9_Pos)
#define TWIS_INTEN_TXSTARTED_Pos (20UL)
#define GPIO_DIRSET_PIN26_Set (1UL)
#define I2S_CONFIG_SWIDTH_SWIDTH_Msk (0x3UL << I2S_CONFIG_SWIDTH_SWIDTH_Pos)
#define PWM_PRESCALER_PRESCALER_DIV_4 (2UL)
#define GPIO_DIR_PIN19_Input (0UL)
#define SAADC_INTENSET_CH4LIMITL_Disabled (0UL)
#define MPU_RNR_REGION_Pos 0U
#define MWU_NMIENCLR_REGION2WA_Enabled (1UL)
#define SPIS_AMOUNTRX_AMOUNTRX_Pos SPIS_RXD_AMOUNT_AMOUNT_Pos
#define SAADC_CH_CONFIG_RESN_VDD1_2 (3UL)
#define BPROT_CONFIG1_REGION32_Pos (0UL)
#define PPI_CHENSET_CH21_Set (1UL)
#define __UTQ_FBIT__ 128
#define TWIM_INTEN_LASTRX_Msk (0x1UL << TWIM_INTEN_LASTRX_Pos)
#define __UACCUM_MIN__ 0.0UK
#define WDT_RREN_RR5_Pos (5UL)
#define GPIOTE_INTENCLR_IN1_Enabled (1UL)
#define CLOCK_LFCLKRUN_STATUS_Msk (0x1UL << CLOCK_LFCLKRUN_STATUS_Pos)
#define PSELMOSI PSEL.MOSI
#define BPROT_CONFIG1_REGION57_Enabled (1UL)
#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)
#define POWER_RESETREAS_DOG_Detected (1UL)
#define PSELA PSEL.A
#define PSELB PSEL.B
#define GPIO_IN_PIN3_High (1UL)
#define UART_ERRORSRC_BREAK_Present (1UL)
#define MWU_INTEN_REGION3WA_Pos (6UL)
#define MWU_PERREGION_SUBSTATWA_SR23_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR23_Pos)
#define TIMER_INTENSET_COMPARE0_Msk (0x1UL << TIMER_INTENSET_COMPARE0_Pos)
#define NFCT_FIELDPRESENT_FIELDPRESENT_Pos (0UL)
#define EGU_INTEN_TRIGGERED4_Disabled (0UL)
#define EGU_INTENCLR_TRIGGERED6_Disabled (0UL)
#define TWIM_INTENSET_ERROR_Disabled (0UL)
#define PPI_CHG_CH20_Included (1UL)
#define UARTE_INTENSET_NCTS_Msk (0x1UL << UARTE_INTENSET_NCTS_Pos)
#define BPROT_CONFIG3_REGION98_Enabled (1UL)
#define LPCOMP_FEATURE_HYST_PRESENT 
#define WDT_REQSTATUS_RR2_DisabledOrRequested (0UL)
#define GPIO_LATCH_PIN6_NotLatched (0UL)
#define RTC_EVTENCLR_COMPARE0_Disabled (0UL)
#define GPIO_OUTCLR_PIN3_Msk (0x1UL << GPIO_OUTCLR_PIN3_Pos)
#define INT_LEAST8_MIN INT8_MIN
#define MWU_PREGION_SUBS_SR26_Pos (26UL)
#define TWI_INTENCLR_STOPPED_Msk (0x1UL << TWI_INTENCLR_STOPPED_Pos)
#define NFCT_INTENSET_TXFRAMEEND_Set (1UL)
#define SAADC_INTENCLR_CH1LIMITH_Disabled (0UL)
#define LPCOMP_HYST_HYST_Pos (0UL)
#define BPROT_CONFIG2_REGION70_Pos (6UL)
#define MWU_PERREGION_SUBSTATRA_SR17_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR17_Pos)
#define POWER_POFCON_THRESHOLD_Pos (1UL)
#define TWI_SHORTS_BB_SUSPEND_Msk (0x1UL << TWI_SHORTS_BB_SUSPEND_Pos)
#define UART_PSELTXD_PSELTXD_Msk (0xFFFFFFFFUL << UART_PSELTXD_PSELTXD_Pos)
#define FPU_FPCCR_LSPACT_Msk (1UL )
#define TIMER_PRESCALER_PRESCALER_Msk (0xFUL << TIMER_PRESCALER_PRESCALER_Pos)
#define FICR_TEMP_A1_A_Msk (0xFFFUL << FICR_TEMP_A1_A_Pos)
#define POWER_RAMSTATUS_RAMBLOCK0_On (1UL)
#define RTC_INTENSET_OVRFLW_Pos (1UL)
#define TWIS_INTEN_ERROR_Enabled (1UL)
#define NFCT_FRAMESTATUS_RX_OVERRUN_Pos (3UL)
#define COMP_SHORTS_CROSS_STOP_Enabled (1UL)
#define NFCT_INTENSET_AUTOCOLRESSTARTED_Set (1UL)
#define TWI_PSELSDA_PSELSDA_Pos (0UL)
#define MWU_NMIENCLR_REGION1WA_Clear (1UL)
#define BPROT_CONFIG0_REGION6_Pos (6UL)
#define SAADC_CH_CONFIG_RESP_Pullup (2UL)
#define CH2_EEP CH[2].EEP
#define BPROT_CONFIG0_REGION27_Enabled (1UL)
#define SAADC_INTEN_CH4LIMITL_Disabled (0UL)
#define MACRO_MAP_FOR_PARAM_(param,...) MACRO_MAP_FOR_PARAM_N(NUM_VA_ARGS_LESS_1(__VA_ARGS__), param, __VA_ARGS__)
#define GPIO_PIN_CNF_DRIVE_S0H1 (2UL)
#define UART_INTENSET_RXDRDY_Set (1UL)
#define GPIO_OUTSET_PIN9_Set (1UL)
#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)
#define GPIO_DIRSET_PIN22_Input (0UL)
#define I2S_INTENCLR_TXPTRUPD_Pos (5UL)
#define GPIO_OUT_PIN31_Msk (0x1UL << GPIO_OUT_PIN31_Pos)
#define TIMER_INTENSET_COMPARE3_Set (1UL)
#define POWER_RAM_POWER_S0RETENTION_Pos (16UL)
#define NVMC_READY_READY_Ready (1UL)
#define GPIO_OUT_PIN1_Msk (0x1UL << GPIO_OUT_PIN1_Pos)
#define GPIO_DIRCLR_PIN1_Clear (1UL)
#define BPROT_CONFIG3_REGION124_Disabled (0UL)
#define COMP_INTENSET_UP_Enabled (1UL)
#define SPIM_RXD_PTR_PTR_Pos (0UL)
#define RADIO_DACNF_ENA2_Disabled (0UL)
#define PPI_CHENSET_CH4_Enabled (1UL)
#define FPU_FPCCR_LSPEN_Pos 30U
#define BPROT_CONFIG2_REGION68_Enabled (1UL)
#define GPIO_DIR_PIN26_Output (1UL)
#define CCM_INTENSET_ENDCRYPT_Disabled (0UL)
#define BPROT_CONFIG3_REGION116_Disabled (0UL)
#define SPIM_INTENCLR_END_Clear (1UL)
#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)
#define PWM_INTENCLR_STOPPED_Clear (1UL)
#define GPIOTE_INTENSET_IN5_Msk (0x1UL << GPIOTE_INTENSET_IN5_Pos)
#define GPIO_PIN_CNF_SENSE_Pos (16UL)
#define RADIO_CRCINIT_CRCINIT_Msk (0xFFFFFFUL << RADIO_CRCINIT_CRCINIT_Pos)
#define BPROT_CONFIG3_REGION108_Disabled (0UL)
#define GPIO_PIN_CNF_DIR_Msk (0x1UL << GPIO_PIN_CNF_DIR_Pos)
#define LPCOMP_INTENSET_DOWN_Set (1UL)
#define __FRACT_EPSILON__ 0x1P-15R
#define RADIO_INTENSET_DEVMISS_Set (1UL)
#define GPIO_LATCH_PIN23_NotLatched (0UL)
#define MWU_INTEN_REGION1WA_Enabled (1UL)
#define CLOCK_LFCLKSRC_BYPASS_Pos (16UL)
#define TIMER_SHORTS_COMPARE1_CLEAR_Pos (1UL)
#define MWU_PERREGION_SUBSTATRA_SR19_Pos (19UL)
#define CLOCK_LFCLKSRC_EXTERNAL_Pos (17UL)
#define __SIZEOF_LONG_LONG__ 8
#define CLOCK_HFCLKSTAT_STATE_Msk (0x1UL << CLOCK_HFCLKSTAT_STATE_Pos)
#define GPIO_DIRCLR_PIN28_Clear (1UL)
#define COMP_INTENSET_UP_Disabled (0UL)
#define INT_LEAST32_MIN INT32_MIN
#define SPIS_ENABLE_ENABLE_Pos (0UL)
#define WDT_INTENCLR_TIMEOUT_Enabled (1UL)
#define PPI_CHEN_CH9_Pos (9UL)
#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)
#define BPROT_CONFIG2_REGION89_Pos (25UL)
#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL )
#define RADIO_INTENSET_CRCERROR_Pos (13UL)
#define MWU_INTENCLR_REGION3RA_Enabled (1UL)
#define LPCOMP_ENABLE_ENABLE_Pos (0UL)
#define GPIO_DIR_PIN2_Input (0UL)
#define PPI_CHEN_CH22_Pos (22UL)
#define RTC_INTENSET_COMPARE3_Enabled (1UL)
#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos (3UL)
#define MWU_PERREGION_SUBSTATWA_SR1_Pos (1UL)
#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos)
#define NFCT_SENSRES_NFCIDSIZE_Msk (0x3UL << NFCT_SENSRES_NFCIDSIZE_Pos)
#define RTC_EVTENSET_COMPARE2_Pos (18UL)
#define BPROT_CONFIG1_REGION38_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG63_Pos BPROT_CONFIG1_REGION63_Pos
#define UARTE_CONFIG_HWFC_Msk (0x1UL << UARTE_CONFIG_HWFC_Pos)
#define __GNU_LINKER 1
#define APSR_Q_Pos 27U
#define EGU_INTENSET_TRIGGERED7_Set (1UL)
#define MPU_PROTENSET0_PROTREG10_Disabled BPROT_CONFIG0_REGION10_Disabled
#define RADIO_PCNF0_S0LEN_Pos (8UL)
#define NFCT_INTENSET_ENDRX_Disabled (0UL)
#define SAADC_INTENSET_CH6LIMITH_Set (1UL)
#define BPROT_CONFIG0_REGION11_Msk (0x1UL << BPROT_CONFIG0_REGION11_Pos)
#define NFCT_INTEN_COLLISION_Msk (0x1UL << NFCT_INTEN_COLLISION_Pos)
#define PPI_CHENSET_CH21_Pos (21UL)
#define QDEC_LEDPRE_LEDPRE_Pos (0UL)
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define TWIS_SHORTS_READ_SUSPEND_Pos (14UL)
#define NFCT_INTENCLR_RXERROR_Disabled (0UL)
#define GPIO_DIRCLR_PIN23_Pos (23UL)
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)
#define TIMER_SHORTS_COMPARE5_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE5_CLEAR_Pos)
#define NRF_CCM_BASE 0x4000F000UL
#define UART_BAUDRATE_BAUDRATE_Baud460800 (0x075F7000UL)
#define FPU_FPCCR_BFRDY_Pos 6U
#define GPIOTE_INTENSET_IN7_Enabled (1UL)
#define PPI_CHG0_CH14_Included PPI_CHG_CH14_Included
#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)
#define GPIOTE_CONFIG_OUTINIT_Msk (0x1UL << GPIOTE_CONFIG_OUTINIT_Pos)
#define PPI_CHEN_CH6_Enabled (1UL)
#define PPI_CHEN_CH28_Pos (28UL)
#define CONTROL_nPRIV_Msk (1UL )
#define TWIS_PRESENT 
#define GPIO_OUTCLR_PIN2_Clear (1UL)
#define RADIO_MODECNF0_RU_Default (0UL)
#define BPROT_CONFIG0_REGION21_Pos (21UL)
#define PDM_ENABLE_ENABLE_Disabled (0UL)
#define GPIO_IN_PIN30_Pos (30UL)
#define GPIO_OUTSET_PIN26_Msk (0x1UL << GPIO_OUTSET_PIN26_Pos)
#define UARTE_INTENSET_RXDRDY_Disabled (0UL)
#define PPI_CHENCLR_CH16_Pos (16UL)
#define PPI_CHENSET_CH13_Pos (13UL)
#define SPIM_PSEL_MOSI_PIN_Msk (0x1FUL << SPIM_PSEL_MOSI_PIN_Pos)
#define MWU_PREGION_SUBS_SR4_Msk (0x1UL << MWU_PREGION_SUBS_SR4_Pos)
#define SAADC_INTENSET_CH6LIMITL_Enabled (1UL)
#define MWU_REGIONEN_PRGN0RA_Pos (25UL)
#define UARTE_CONFIG_PARITY_Pos (1UL)
#define GPIO_OUTSET_PIN12_Pos (12UL)
#define LPCOMP_COMP_IRQn COMP_LPCOMP_IRQn
#define TWI_FREQUENCY_FREQUENCY_Pos (0UL)
#define TWIS_INTENCLR_ERROR_Msk (0x1UL << TWIS_INTENCLR_ERROR_Pos)
#define SAADC_ENABLE_ENABLE_Disabled (0UL)
#define GPIO_IN_PIN30_Msk (0x1UL << GPIO_IN_PIN30_Pos)
#define TPI_BASE (0xE0040000UL)
#define CoreDebug_DHCSR_DBGKEY_Pos 16U
#define ECB_INTENCLR_ENDECB_Msk (0x1UL << ECB_INTENCLR_ENDECB_Pos)
#define GPIO_OUTSET_PIN22_Low (0UL)
#define GPIO_LATCH_PIN3_NotLatched (0UL)
#define GPIO_IN_PIN3_Pos (3UL)
#define SAADC_ENABLED 1
#define NRF_RTC0_BASE 0x4000B000UL
#define PPI_CHG_CH27_Included (1UL)
#define TIMER1_MAX_SIZE 32
#define MWU_NMIENCLR_REGION1WA_Pos (2UL)
#define PDM_GAINR_GAINR_Pos (0UL)
#define TWIM_PSEL_SDA_CONNECT_Disconnected (1UL)
#define SAADC_INTENSET_CH3LIMITH_Disabled (0UL)
#define PPI_CHG_CH19_Included (1UL)
#define PPI_CHENSET_CH8_Set (1UL)
#define CCM_ENABLE_ENABLE_Msk (0x3UL << CCM_ENABLE_ENABLE_Pos)
#define PPI_CHENCLR_CH0_Msk (0x1UL << PPI_CHENCLR_CH0_Pos)
#define CoreDebug_DHCSR_S_SLEEP_Pos 18U
#define __LDBL_DECIMAL_DIG__ 17
#define GPIO_OUT_PIN5_Pos (5UL)
#define UARTE_PSEL_RXD_CONNECT_Disconnected (1UL)
#define TWIM_ERRORSRC_DNACK_Pos (2UL)
#define SAADC_INTENSET_STARTED_Pos (0UL)
#define GPIO_OUT_PIN19_Pos (19UL)
#define NRF_EGU5_BASE 0x40019000UL
#define NFCT_RXD_AMOUNT_RXDATABITS_Msk (0x7UL << NFCT_RXD_AMOUNT_RXDATABITS_Pos)
#define COMP_INTENSET_READY_Disabled (0UL)
#define SPIS_INTENSET_END_Msk (0x1UL << SPIS_INTENSET_END_Pos)
#define GPIO_DIR_PIN15_Input (0UL)
#define GPIO_OUT_PIN29_Low (0UL)
#define TWIM_INTENSET_RXSTARTED_Set (1UL)
#define MPU_PROTENSET0_PROTREG17_Enabled BPROT_CONFIG0_REGION17_Enabled
#define SPI_ENABLE_ENABLE_Disabled (0UL)
#define UART_CONFIG_HWFC_Disabled (0UL)
#define TPI_FIFO1_ITM1_Pos 8U
#define MWU_PREGION_SUBS_SR6_Include (1UL)
#define GPIO_DIRSET_PIN9_Msk (0x1UL << GPIO_DIRSET_PIN9_Pos)
#define TIMER_INTENSET_COMPARE1_Enabled (1UL)
#define PPI_CHG_CH1_Pos (1UL)
#define PPI_CHEN_CH26_Enabled (1UL)
#define BPROT_CONFIG3_REGION110_Msk (0x1UL << BPROT_CONFIG3_REGION110_Pos)
#define GPIOTE_INTENCLR_IN2_Pos (2UL)
#define SAADC_INTEN_CH1LIMITL_Pos (9UL)
#define SPI_INTENCLR_READY_Enabled (1UL)
#define UARTE_INTENSET_ENDRX_Set (1UL)
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define RADIO_TIFS_TIFS_Msk (0xFFUL << RADIO_TIFS_TIFS_Pos)
#define GPIO_DIR_PIN29_Output (1UL)
#define BPROT_CONFIG2_REGION83_Disabled (0UL)
#define GPIO_LATCH_PIN20_NotLatched (0UL)
#define LPCOMP_SHORTS_READY_SAMPLE_Disabled (0UL)
#define ECB_INTENCLR_ERRORECB_Disabled (0UL)
#define BPROT_CONFIG2_REGION66_Pos (2UL)
#define BPROT_CONFIG2_REGION76_Disabled (0UL)
#define SAADC_INTENSET_CH4LIMITL_Enabled (1UL)
#define NRF_ERROR_SOC_BASE_NUM (0x2000)
#define MPU_PROTENSET1_PROTREG54_Msk BPROT_CONFIG1_REGION54_Msk
#define BPROT_CONFIG1_REGION54_Pos (22UL)
#define SPI_INTENCLR_READY_Disabled (0UL)
#define GPIO_DIRSET_PIN17_Pos (17UL)
#define MWU_NMIENSET_REGION3WA_Pos (6UL)
#define TWIS_PSEL_SCL_CONNECT_Pos (31UL)
#define __FLT32_MANT_DIG__ 24
#define GPIO_OUTCLR_PIN17_Clear (1UL)
#define BPROT_CONFIG2_REGION68_Disabled (0UL)
#define MPU_RBAR_REGION_Msk (0xFUL )
#define I2S_CONFIG_RXEN_RXEN_DISABLE I2S_CONFIG_RXEN_RXEN_Disabled
#define FICR_TEMP_B2_B_Pos (0UL)
#define QDEC_SHORTS_REPORTRDY_STOP_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG40_Pos BPROT_CONFIG1_REGION40_Pos
#define MWU_INTEN_REGION0RA_Pos (1UL)
#define GPIO_LATCH_PIN16_Pos (16UL)
#define PPI_CHENSET_CH12_Msk (0x1UL << PPI_CHENSET_CH12_Pos)
#define MWU_PERREGION_SUBSTATWA_SR10_Access (1UL)
#define GPIO_DIRSET_PIN28_Output (1UL)
#define GPIO_DIRCLR_PIN14_Msk (0x1UL << GPIO_DIRCLR_PIN14_Pos)
#define APP_USBD_CDC_ACM_CONFIG_INFO_COLOR 0
#define CLOCK_CONFIG_LOG_LEVEL 3
#define PWM_INTENCLR_SEQSTARTED1_Enabled (1UL)
#define STATIC_ASSERT(...) _SELECT_ASSERT_FUNC(x, ##__VA_ARGS__, STATIC_ASSERT_MSG(__VA_ARGS__), STATIC_ASSERT_SIMPLE(__VA_ARGS__))
#define SPI_FREQUENCY_FREQUENCY_M1 (0x10000000UL)
#define I2S_CONFIG_MODE_MODE_Master (0UL)
#define FICR_INFO_PACKAGE_PACKAGE_Unspecified (0xFFFFFFFFUL)
#define SPI_FREQUENCY_FREQUENCY_M4 (0x40000000UL)
#define SPI_FREQUENCY_FREQUENCY_M8 (0x80000000UL)
#define RADIO_INTENSET_DEVMISS_Disabled (0UL)
#define MPU_RASR_XN_Pos 28U
#define LPCOMP_CONFIG_DEBUG_COLOR 0
#define PPI_CHG2_CH4_Pos PPI_CHG_CH4_Pos
#define MWU_PERREGION_SUBSTATWA_SR31_Pos (31UL)
#define PPI_CHG_CH26_Pos (26UL)
#define PDM_INTEN_STARTED_Msk (0x1UL << PDM_INTEN_STARTED_Pos)
#define TIMER_INTENCLR_COMPARE2_Pos (18UL)
#define MPU_TYPE_DREGION_Pos 8U
#define GPIO_OUT_PIN3_High (1UL)
#define MACRO_REPEAT_13(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_12(macro, __VA_ARGS__)
#define SAADC_INTEN_CH0LIMITH_Disabled (0UL)
#define UARTE_INTENCLR_ENDTX_Enabled (1UL)
#define RTC_INTENCLR_COMPARE1_Clear (1UL)
#define POWER_RESETREAS_LOCKUP_Msk (0x1UL << POWER_RESETREAS_LOCKUP_Pos)
#define INT32_MAX 2147483647L
#define GPIO_PIN_CNF_DRIVE_S0S1 (0UL)
#define MWU_REGIONENSET_RGN2WA_Pos (4UL)
#define MWU_PERREGION_SUBSTATRA_SR25_Pos (25UL)
#define GPIO_OUTSET_PIN20_Set (1UL)
#define MWU_INTENCLR_REGION3WA_Pos (6UL)
#define SAADC_INTEN_CH2LIMITH_Pos (10UL)
#define NRF_LOG_BUFSIZE 1024
#define SAADC_INTENSET_STOPPED_Msk (0x1UL << SAADC_INTENSET_STOPPED_Pos)
#define GPIOTE_INTENCLR_PORT_Pos (31UL)
#define __UQQ_IBIT__ 0
#define UARTE_INTEN_RXTO_Msk (0x1UL << UARTE_INTEN_RXTO_Pos)
#define TWI_INTENCLR_SUSPENDED_Msk (0x1UL << TWI_INTENCLR_SUSPENDED_Pos)
#define GPIO_DIRCLR_PIN24_Clear (1UL)
#define TWIM_COUNT 2
#define SPIS_CONFIG_INFO_COLOR 0
#define EGU_INTEN_TRIGGERED2_Pos (2UL)
#define NRF_SDH_SOC_DEBUG_COLOR 0
#define GPIO_DIRSET_PIN4_Output (1UL)
#define EGU_INTENCLR_TRIGGERED4_Pos (4UL)
#define GPIO_IN_PIN18_Pos (18UL)
#define PPI_CHG2_CH5_Included PPI_CHG_CH5_Included
#define PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos (0UL)
#define GPIO_IN_PIN28_Low (0UL)
#define NRF_ERROR_NOT_FOUND (NRF_ERROR_BASE_NUM + 5)
#define GPIO_DIRCLR_PIN16_Output (1UL)
#define MWU_REGIONEN_RGN1RA_Enable (1UL)
#define __CORE_CM4_H_GENERIC 
#define MACRO_MAP_REC_5(macro,a,...) macro(a) MACRO_MAP_REC_4 (macro, __VA_ARGS__, )
#define UARTE_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << UARTE_RXD_AMOUNT_AMOUNT_Pos)
#define GPIO_LATCH_PIN0_NotLatched (0UL)
#define PWM_INTENSET_SEQSTARTED1_Pos (3UL)
#define GPIOTE_INTENCLR_IN2_Disabled (0UL)
#define MWU_REGIONENSET_RGN3RA_Pos (7UL)
#define SPIM_INTENSET_STARTED_Pos (19UL)
#define FICR_INFO_PART_PART_N52832 (0x52832UL)
#define PPI_CHG_CH6_Excluded (0UL)
#define RADIO_DACNF_ENA3_Msk (0x1UL << RADIO_DACNF_ENA3_Pos)
#define TWIM_ERRORSRC_DNACK_Msk (0x1UL << TWIM_ERRORSRC_DNACK_Pos)
#define RTC_INTENCLR_COMPARE1_Disabled (0UL)
#define UART_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL)
#define MWU_REGIONENSET_RGN0RA_Set (1UL)
#define SPI1_TWI1_IRQn SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn
#define GPIO_DIRCLR_PIN8_Pos (8UL)
#define RADIO_SHORTS_ADDRESS_BCSTART_Enabled (1UL)
#define POWER_INTENCLR_SLEEPEXIT_Pos (6UL)
#define AAR_INTENCLR_END_Clear (1UL)
#define BPROT_CONFIG1_REGION36_Disabled (0UL)
#define NFCT_INTENCLR_ENDTX_Disabled (0UL)
#define COMP_INTENCLR_DOWN_Clear (1UL)
#define BPROT_CONFIG1_REGION51_Disabled (0UL)
#define xPSR_V_Pos 28U
#define CLOCK_CONFIG_INFO_COLOR 0
#define UART_SHORTS_NCTS_STOPRX_Enabled (1UL)
#define FPU_MVFR1_FP_HPFP_Pos 24U
#define PDM_INTENSET_STARTED_Disabled (0UL)
#define MWU_REGIONENCLR_RGN1WA_Pos (2UL)
#define GPIO_PIN_CNF_DRIVE_H0D1 (7UL)
#define BPROT_CONFIG1_REGION43_Disabled (0UL)
#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)
#define I2S_CONFIG_RATIO_RATIO_48X (1UL)
#define GPIO_IN_PIN1_Msk (0x1UL << GPIO_IN_PIN1_Pos)
#define NVMC_ICACHECNF_CACHEPROFEN_Msk (0x1UL << NVMC_ICACHECNF_CACHEPROFEN_Pos)
#define NRF_ERROR_TIMEOUT (NRF_ERROR_BASE_NUM + 13)
#define CONTROL_nPRIV_Pos 0U
#define TWI_INTENCLR_STOPPED_Clear (1UL)
#define SAADC_PRESENT 
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __SCHAR_WIDTH__ 8
#define GPIO_DIRSET_PIN3_Set (1UL)
#define PWM_SHORTS_SEQEND1_STOP_Disabled (0UL)
#define BPROT_CONFIG1_REGION35_Disabled (0UL)
#define UARTE_INTEN_ENDRX_Disabled (0UL)
#define RTC_EVTEN_TICK_Msk (0x1UL << RTC_EVTEN_TICK_Pos)
#define SAADC_INTENSET_CH0LIMITL_Msk (0x1UL << SAADC_INTENSET_CH0LIMITL_Pos)
#define MPU_PROTENSET1_PROTREG51_Disabled BPROT_CONFIG1_REGION51_Disabled
#define UARTE_ERRORSRC_BREAK_Pos (3UL)
#define PPI_CHENCLR_CH25_Msk (0x1UL << PPI_CHENCLR_CH25_Pos)
#define SAADC_RESULT_PTR_PTR_Msk (0xFFFFFFFFUL << SAADC_RESULT_PTR_PTR_Pos)
#define NFCT_SELRES_RFU43_Pos (3UL)
#define MWU_PREGION_SUBS_SR26_Exclude (0UL)
#define RTC_EVTEN_COMPARE0_Enabled (1UL)
#define UARTE_INTEN_RXTO_Enabled (1UL)
#define BPROT_CONFIG1_REGION45_Msk (0x1UL << BPROT_CONFIG1_REGION45_Pos)
#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL )
#define WDT_RUNSTATUS_RUNSTATUS_Pos (0UL)
#define SPIM_INTENSET_ENDRX_Set (1UL)
#define POWER_INTENCLR_POFWARN_Pos (2UL)
#define GPIO_LATCH_PIN31_NotLatched (0UL)
#define GPIO_DIRSET_PIN25_Set (1UL)
#define GPIO_LATCH_PIN8_Pos (8UL)
#define PPI_CHENCLR_CH11_Pos (11UL)
#define MWU_REGIONENCLR_RGN2RA_Pos (5UL)
#define NFCT_FRAMESTATUS_RX_CRCERROR_Pos (0UL)
#define UARTE_TXD_MAXCNT_MAXCNT_Pos (0UL)
#define NFCT_INTENCLR_ENDRX_Pos (11UL)
#define DWT ((DWT_Type *) DWT_BASE )
#define CCM_INTENSET_ENDCRYPT_Enabled (1UL)
#define BPROT_CONFIG3_REGION116_Enabled (1UL)
#define TEMP_B0_B0_Pos (0UL)
#define APP_USBD_MSC_CONFIG_LOG_ENABLED 0
#define WDT_RREN_RR4_Pos (4UL)
#define MWU_PREGION_SUBS_SR2_Exclude (0UL)
#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U
#define GPIO_DIR_PIN0_Input (0UL)
#define SAADC_INTEN_CH3LIMITL_Pos (13UL)
#define NVMC_ERASEALL_ERASEALL_NoOperation (0UL)
#define QDEC_DBFEN_DBFEN_Msk (0x1UL << QDEC_DBFEN_DBFEN_Pos)
#define __INT_FAST32_TYPE__ int
#define WDT_CONFIG_HALT_Msk (0x1UL << WDT_CONFIG_HALT_Pos)
#define MWU_PERREGION_SUBSTATWA_SR22_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR22_Pos)
#define PPI_CHG_CH17_Msk (0x1UL << PPI_CHG_CH17_Pos)
#define FICR_INFO_RAM_RAM_K16 (0x10UL)
#define RNG_CONFIG_LOG_ENABLED 0
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)
#define MWU_PERREGION_SUBSTATRA_SR14_Access (1UL)
#define MWU_INTENCLR_PREGION1WA_Clear (1UL)
#define UARTE_INTENCLR_RXDRDY_Disabled (0UL)
#define PPI_CHENSET_CH20_Disabled (0UL)
#define GPIO_DIRSET_PIN6_Output (1UL)
#define PPI_CHENSET_CH5_Msk (0x1UL << PPI_CHENSET_CH5_Pos)
#define PPI_CHG_CH0_Included (1UL)
#define GPIO_OUTCLR_PIN2_Msk (0x1UL << GPIO_OUTCLR_PIN2_Pos)
#define MWU_INTEN_PREGION1RA_Enabled (1UL)
#define MWU_PREGION_SUBS_SR25_Pos (25UL)
#define SAADC_CH_CONFIG_MODE_Diff (1UL)
#define MWU_INTEN_PREGION0WA_Pos (24UL)
#define PPI_CHG3_CH15_Msk PPI_CHG_CH15_Msk
#define TWIM_INTENSET_LASTTX_Disabled (0UL)
#define SAADC_INTENCLR_CH2LIMITL_Disabled (0UL)
#define NFCT_INTEN_RXFRAMEEND_Disabled (0UL)
#define SAADC_INTENCLR_CH5LIMITH_Enabled (1UL)
#define PPI_CHENSET_CH12_Disabled (0UL)
#define MWU_NMIENSET_REGION1RA_Enabled (1UL)
#define MWU_INTENSET_PREGION0WA_Disabled (0UL)
#define WDT_RREN_RR0_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG2_Set BPROT_CONFIG0_REGION2_Enabled
#define SWI_CONFIG_LOG_ENABLED 0
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)
#define SPIM_INTENCLR_STARTED_Enabled (1UL)
#define SPIM_INTENSET_STOPPED_Msk (0x1UL << SPIM_INTENSET_STOPPED_Pos)
#define NRF_FAULT_ID_SDK_ASSERT NRF_FAULT_ID_SDK_RANGE_START + 2
#define MWU_REGIONEN_RGN2WA_Pos (4UL)
#define GPIO_DIRCLR_PIN17_Input (0UL)
#define NRF_CLI_BLE_UART_CONFIG_INFO_COLOR 0
#define TIMER_SHORTS_COMPARE2_STOP_Pos (10UL)
#define GPIO_PIN_CNF_DRIVE_H0H1 (3UL)
#define EGU_INTENSET_TRIGGERED0_Pos (0UL)
#define NVMC_IMISS_MISSES_Pos (0UL)
#define CONCAT_2(p1,p2) CONCAT_2_(p1, p2)
#define CONCAT_3(p1,p2,p3) CONCAT_3_(p1, p2, p3)
#define GPIO_OUTCLR_PIN31_Msk (0x1UL << GPIO_OUTCLR_PIN31_Pos)
#define LPCOMP_REFSEL_REFSEL_ARef (7UL)
#define PPI_CHENCLR_CH21_Disabled (0UL)
#define MWU_PREGION_SUBS_SR22_Include (1UL)
#define GPIO_OUTSET_PIN8_Set (1UL)
#define PWM1_CH_NUM 4
#define GPIO_OUT_PIN30_Msk (0x1UL << GPIO_OUT_PIN30_Pos)
#define GPIO_LATCH_PIN28_Latched (1UL)
#define I2S_CONFIG_MODE_MODE_Slave (1UL)
#define EGU_INTENSET_TRIGGERED10_Enabled (1UL)
#define PPI_CHENCLR_CH13_Disabled (0UL)
#define MWU_INTEN_PREGION1RA_Pos (27UL)
#define TWIM_INTENSET_SUSPENDED_Disabled (0UL)
#define PDM_INTEN_END_Msk (0x1UL << PDM_INTEN_END_Pos)
#define POWER_COUNT 1
#define BPROT_CONFIG0_REGION10_Disabled (0UL)
#define I2S_CONFIG_SWIDTH_SWIDTH_24BIT I2S_CONFIG_SWIDTH_SWIDTH_24Bit
#define MWU_REGIONEN_RGN3RA_Pos (7UL)
#define PPI_CHG1_CH9_Excluded PPI_CHG_CH9_Excluded
#define INT32_MIN (-2147483647L-1)
#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U
#define GPIO_OUTCLR_PIN13_Clear (1UL)
#define CCM_INTENSET_ENDKSGEN_Msk (0x1UL << CCM_INTENSET_ENDKSGEN_Pos)
#define TWIS_INTENSET_STOPPED_Set (1UL)
#define BPROT_CONFIG2_REGION92_Disabled (0UL)
#define NFCT_INTENCLR_SELECTED_Pos (19UL)
#define GPIO_OUTSET_PIN14_High (1UL)
#define CCM_INTENSET_ENDKSGEN_Enabled (1UL)
#define PPI_CHG2_CH3_Excluded PPI_CHG_CH3_Excluded
#define LPCOMP_SHORTS_UP_STOP_Msk (0x1UL << LPCOMP_SHORTS_UP_STOP_Pos)
#define MWU_REGIONENSET_PRGN1WA_Set (1UL)
#define DEFAULT_CONFIG_USE_EASY_DMA UART0_USE_EASY_DMA
#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)
#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos)
#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled (1UL)
#define PPI_CHENCLR_CH27_Enabled (1UL)
#define TWI_ERRORSRC_DNACK_Msk (0x1UL << TWI_ERRORSRC_DNACK_Pos)
#define TEMP_INTENCLR_DATARDY_Disabled (0UL)
#define PPI_CHG3_CH14_Msk PPI_CHG_CH14_Msk
#define TWIM_INTENCLR_STOPPED_Msk (0x1UL << TWIM_INTENCLR_STOPPED_Pos)
#define SPIM_PSEL_SCK_CONNECT_Pos (31UL)
#define PPI_CHEN_CH8_Pos (8UL)
#define SCB_CFSR_MEMFAULTSR_Pos 0U
#define BPROT_CONFIG2_REGION88_Pos (24UL)
#define MWU_NMIENSET_REGION0RA_Pos (1UL)
#define NFCT_INTENCLR_STARTED_Clear (1UL)
#define CLOCK_LFCLKSRC_EXTERNAL_Disabled (0UL)
#define COMP_SHORTS_READY_STOP_Disabled (0UL)
#define PPI_CHG2_CH14_Excluded PPI_CHG_CH14_Excluded
#define PPI_CHEN_CH21_Pos (21UL)
#define RADIO_INTENCLR_DISABLED_Pos (4UL)
#define RNG_CONFIG_DERCEN_Msk (0x1UL << RNG_CONFIG_DERCEN_Pos)
#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos (2UL)
#define MWU_PERREGION_SUBSTATWA_SR0_Pos (0UL)
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
#define COMP_INTENSET_UP_Msk (0x1UL << COMP_INTENSET_UP_Pos)
#define BPROT_CONFIG1_REGION58_Disabled (0UL)
#define PPI_CHENSET_CH16_Enabled (1UL)
#define __CTYPE_DIGIT 0x04
#define PWM_INTENCLR_SEQSTARTED1_Clear (1UL)
#define PPI_FORK_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_FORK_TEP_TEP_Pos)
#define RTC_EVTENSET_COMPARE1_Pos (17UL)
#define TWI_INTENCLR_BB_Msk (0x1UL << TWI_INTENCLR_BB_Pos)
#define MPU_PROTENSET1_PROTREG62_Pos BPROT_CONFIG1_REGION62_Pos
#define EGU_INTENSET_TRIGGERED14_Msk (0x1UL << EGU_INTENSET_TRIGGERED14_Pos)
#define POWER_GPREGRET2_GPREGRET_Pos (0UL)
#define EGU_INTENSET_TRIGGERED6_Set (1UL)
#define TWIS_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIS_RXD_AMOUNT_AMOUNT_Pos)
#define GPIO_PIN_CNF_DIR_Input (0UL)
#define BPROT_CONFIG0_REGION10_Msk (0x1UL << BPROT_CONFIG0_REGION10_Pos)
#define _SELECT_ASSERT_FUNC(x,EXPR,MSG,ASSERT_MACRO,...) ASSERT_MACRO
#define __INT8_TYPE__ signed char
#define PPI_CHENSET_CH20_Pos (20UL)
#define I2S_CONFIG_RXEN_RXEN_Disabled (0UL)
#define GPIO_OUTCLR_PIN12_Clear (1UL)
#define MPU_PROTENSET1_PROTREG39_Msk BPROT_CONFIG1_REGION39_Msk
#define GPIO_DIRCLR_PIN22_Pos (22UL)
#define SCB ((SCB_Type *) SCB_BASE )
#define BYTES_PER_WORD (4)
#define EGU_INTENSET_TRIGGERED3_Enabled (1UL)
#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)
#define GPIO_OUTSET_PIN30_Set (1UL)
#define MPU_PROTENSET0_PROTREG16_Pos BPROT_CONFIG0_REGION16_Pos
#define __ELF__ 1
#define TWIS_ERRORSRC_DNACK_Msk (0x1UL << TWIS_ERRORSRC_DNACK_Pos)
#define NRF_ATOMIC_OP_orr(new_val,old_val,value) "orr %["#new_val"], %["#old_val"], %["#value"]\n"
#define MACRO_MAP_FOR_PARAM_10(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_9 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_11(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_10((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_12(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_11((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_13(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_12((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_14(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_13((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_15(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_14((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define NFCT_INTENSET_FIELDDETECTED_Pos (1UL)
#define CLOCK_LFCLKSTAT_SRC_RC (0UL)
#define MWU_NMIENCLR_REGION3RA_Enabled (1UL)
#define EGU_INTEN_TRIGGERED4_Enabled (1UL)
#define MWU_PERREGION_SUBSTATRA_SR2_Access (1UL)
#define MWU_INTENCLR_REGION2RA_Clear (1UL)
#define RADIO_SHORTS_DISABLED_RXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_RXEN_Pos)
#define MWU_PREGION_SUBS_SR16_Msk (0x1UL << MWU_PREGION_SUBS_SR16_Pos)
#define MWU_INTENCLR_REGION0RA_Pos (1UL)
#define SAADC_RESOLUTION_VAL_Msk (0x7UL << SAADC_RESOLUTION_VAL_Pos)
#define _COMPILER_ABSTRACTION_H 
#define GPIO_OUTSET_PIN25_Msk (0x1UL << GPIO_OUTSET_PIN25_Pos)
#define TEMP_INTENCLR_DATARDY_Enabled (1UL)
#define MWU_REGIONENCLR_PRGN1RA_Clear (1UL)
#define MWU_PREGION_SUBS_SR3_Msk (0x1UL << MWU_PREGION_SUBS_SR3_Pos)
#define PPI_CHENCLR_CH31_Enabled (1UL)
#define TWI_ERRORSRC_OVERRUN_Clear (1UL)
#define GPIO_DIRCLR_PIN16_Pos (16UL)
#define I2S_INTEN_STOPPED_Msk (0x1UL << I2S_INTEN_STOPPED_Pos)
#define MWU_REGIONENCLR_RGN0RA_Clear (1UL)
#define TWIS_INTENCLR_RXSTARTED_Pos (19UL)
#define POWER_RAMONB_ONRAM2_RAM2Off (0UL)
#define TWI_ERRORSRC_OVERRUN_Pos (0UL)
#define GPIO_OUTSET_PIN11_Pos (11UL)
#define NVMC_ICACHECNF_CACHEPROFEN_Disabled (0UL)
#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled (0UL)
#define EGU_INTEN_TRIGGERED15_Enabled (1UL)
#define PPI_CHG2_CH15_Excluded PPI_CHG_CH15_Excluded
#define GPIO_OUTSET_PIN21_Low (0UL)
#define GPIO_IN_PIN2_Pos (2UL)
#define BPROT_CONFIG3_REGION119_Disabled (0UL)
#define SPIS_CONFIG_ORDER_Pos (0UL)
#define MACRO_REPEAT_2(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_1(macro, __VA_ARGS__)
#define MACRO_REPEAT_3(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_2(macro, __VA_ARGS__)
#define SAADC_INTENCLR_CALIBRATEDONE_Enabled (1UL)
#define MACRO_REPEAT_6(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_5(macro, __VA_ARGS__)
#define MWU_INTENSET_REGION3WA_Msk (0x1UL << MWU_INTENSET_REGION3WA_Pos)
#define COMP_TH_THUP_Pos (8UL)
#define BPROT_CONFIG2_REGION73_Enabled (1UL)
#define NRF_TIMER1_BASE 0x40009000UL
#define GPIO_OUT_PIN22_High (1UL)
#define EGU_INTENCLR_TRIGGERED6_Enabled (1UL)
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define PWM_INTENCLR_SEQSTARTED1_Pos (3UL)
#define RADIO_PCNF0_PLEN_Pos (24UL)
#define PPI_CHENSET_CH27_Disabled (0UL)
#define PPI_CHENCLR_CH5_Enabled (1UL)
#define PPI_CHENSET_CH7_Set (1UL)
#define PWM_DECODER_LOAD_Pos (0UL)
#define __CODE 
#define GPIO_OUT_PIN4_Pos (4UL)
#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)
#define GPIO_OUTCLR_PIN29_Low (0UL)
#define PPI_CHENSET_CH19_Disabled (0UL)
#define GPIO_OUT_PIN18_Pos (18UL)
#define CLOCK_INTENCLR_CTTO_Msk (0x1UL << CLOCK_INTENCLR_CTTO_Pos)
#define WDT_RREN_RR7_Disabled (0UL)
#define NFCT_FRAMESTATUS_RX_CRCERROR_Msk (0x1UL << NFCT_FRAMESTATUS_RX_CRCERROR_Pos)
#define __FLT_RADIX__ 2
#define RTC_EVTEN_COMPARE3_Msk (0x1UL << RTC_EVTEN_COMPARE3_Pos)
#define SysTick_CTRL_TICKINT_Pos 1U
#define PARAM_CBRACE(p) { p },
#define NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos (0UL)
#define GPIO_OUT_PIN28_Low (0UL)
#define __INT_LEAST16_TYPE__ short int
#define FICR_INFO_RAM_RAM_Pos (0UL)
#define TWIM_ERRORSRC_OVERRUN_Msk (0x1UL << TWIM_ERRORSRC_OVERRUN_Pos)
#define RADIO_INTENSET_READY_Disabled (0UL)
#define RTC_EVTENSET_COMPARE0_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG61_Enabled BPROT_CONFIG1_REGION61_Enabled
#define PPI_CHENCLR_CH28_Disabled (0UL)
#define GPIO_DIRSET_PIN8_Msk (0x1UL << GPIO_DIRSET_PIN8_Pos)
#define MWU_PERREGION_SUBSTATRA_SR31_Access (1UL)
#define nrf_queue_peek(_p_queue,_p_element) nrf_queue_generic_pop((_p_queue), (_p_element), true)
#define RADIO_INTENSET_RSSIEND_Disabled (0UL)
#define PPI_CHG_CH0_Pos (0UL)
#define GPIOTE_INTENCLR_IN1_Pos (1UL)
#define SAADC_INTENSET_CH1LIMITL_Disabled (0UL)
#define BPROT_CONFIG0_REGION25_Disabled (0UL)
#define GPIO_DIR_PIN28_Pos (28UL)
#define SAADC_INTEN_CH3LIMITL_Enabled (1UL)
#define GPIO_OUTSET_PIN9_High (1UL)
#define BPROT_CONFIG0_REGION17_Disabled (0UL)
#define PPI_CHEN_CH12_Msk (0x1UL << PPI_CHEN_CH12_Pos)
#define GPIOTE_INTENSET_IN6_Disabled (0UL)
#define NRF_ERROR_SDK_ERROR_BASE (NRF_ERROR_BASE_NUM + 0x8000)
#define UARTE_INTEN_TXDRDY_Disabled (0UL)
#define BPROT_CONFIG2_REGION65_Pos (1UL)
#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityError (1UL)
#define SPIM_PSEL_SCK_CONNECT_Msk (0x1UL << SPIM_PSEL_SCK_CONNECT_Pos)
#define EGU_INTENSET_TRIGGERED1_Disabled (0UL)
#define TWI_INTENSET_TXDSENT_Pos (7UL)
#define NFCT_TXD_FRAMECONFIG_PARITY_NoParity (0UL)
#define PPI_CHG1_CH3_Pos PPI_CHG_CH3_Pos
#define PWM_INTEN_STOPPED_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG53_Msk BPROT_CONFIG1_REGION53_Msk
#define BPROT_CONFIG1_REGION53_Pos (21UL)
#define GPIO_DIRSET_PIN16_Pos (16UL)
#define GPIO_LATCH_PIN29_Msk (0x1UL << GPIO_LATCH_PIN29_Pos)
#define MPU_PROTENSET0_PROTREG31_Disabled BPROT_CONFIG0_REGION31_Disabled
#define TWI_INTENSET_STOPPED_Set (1UL)
#define MACRO_MAP_FOR_0(n_list,...) 
#define TWIS_INTENCLR_ERROR_Disabled (0UL)
#define ECB_INTENSET_ENDECB_Set (1UL)
#define FICR_TEMP_T3_T_Msk (0xFFUL << FICR_TEMP_T3_T_Pos)
#define GPIO_LATCH_PIN15_Pos (15UL)
#define PPI_CHENSET_CH11_Msk (0x1UL << PPI_CHENSET_CH11_Pos)
#define GPIO_DIRSET_PIN19_Output (1UL)
#define POWER_RAM_POWERSET_S1POWER_On (1UL)
#define GPIO_DIRCLR_PIN13_Input (0UL)
#define UARTE_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_RXD_PTR_PTR_Pos)
#define TWIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_TXD_PTR_PTR_Pos)
#define GPIO_DIRCLR_PIN13_Msk (0x1UL << GPIO_DIRCLR_PIN13_Pos)
#define __ASM __asm
#define SCB_SHCSR_BUSFAULTACT_Pos 1U
#define BPROT_CONFIG2_REGION72_Disabled (0UL)
#define LPCOMP_INTENCLR_READY_Disabled (0UL)
#define TWIM_INTEN_SUSPENDED_Disabled (0UL)
#define LPCOMP_ANADETECT_ANADETECT_Msk (0x3UL << LPCOMP_ANADETECT_ANADETECT_Pos)
#define SPIM_TXD_LIST_LIST_Msk (0x7UL << SPIM_TXD_LIST_LIST_Pos)
#define NFCT_INTENCLR_ENDRX_Enabled (1UL)
#define PWM_INTEN_LOOPSDONE_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG24_Set BPROT_CONFIG0_REGION24_Enabled
#define __SIG_ATOMIC_MAX__ 0x7fffffff
#define PPI_CHG_CH1_Included (1UL)
#define GPIO_OUTCLR_PIN3_High (1UL)
#define TASKS_CHG3DIS TASKS_CHG[3].DIS
#define SAADC_INTENCLR_DONE_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR30_Pos (30UL)
#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL )
#define PPI_CHG_CH25_Pos (25UL)
#define SAADC_CH_CONFIG_REFSEL_Pos (12UL)
#define TIMER_INTENCLR_COMPARE1_Pos (17UL)
#define TWIM_INTENCLR_LASTTX_Disabled (0UL)
#define BPROT_CONFIG0_REGION26_Enabled (1UL)
#define GPIO_PIN_CNF_DRIVE_H0S1 (1UL)
#define UART_INTENSET_ERROR_Enabled (1UL)
#define SCB_CPUID_ARCHITECTURE_Pos 16U
#define SAADC_INTEN_CH1LIMITL_Disabled (0UL)
#define TIMER_SHORTS_COMPARE3_CLEAR_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG7_Msk BPROT_CONFIG0_REGION7_Msk
#define BPROT_CONFIG2_REGION88_Disabled (0UL)
#define WDT_RREN_RR2_Enabled (1UL)
#define AAR_ENABLE_ENABLE_Msk (0x3UL << AAR_ENABLE_ENABLE_Pos)
#define __ULACCUM_FBIT__ 32
#define MPU_PROTENSET1_PROTREG47_Disabled BPROT_CONFIG1_REGION47_Disabled
#define MWU_PERREGION_SUBSTATRA_SR24_Pos (24UL)
#define MACRO_MAP_FOR_9(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_8 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MSEC_TO_UNITS(TIME,RESOLUTION) (((TIME) * 1000) / (RESOLUTION))
#define MWU_NMIENCLR_PREGION0WA_Enabled (1UL)
#define GPIO_LATCH_PIN20_Latched (1UL)
#define NFCT_INTENSET_COLLISION_Disabled (0UL)
#define __USER_LABEL_PREFIX__ 
#define NRF_SDH_ANT_LOG_ENABLED 0
#define GPIO_DIRCLR_PIN6_Output (1UL)
#define EGU_INTEN_TRIGGERED1_Pos (1UL)
#define POWER_RAMSTATUS_RAMBLOCK2_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK2_Pos)
#define EGU_INTENCLR_TRIGGERED3_Pos (3UL)
#define BPROT_CONFIG2_REGION92_Enabled (1UL)
#define GPIO_IN_PIN27_High (1UL)
#define MWU_NMIEN_REGION3RA_Enabled (1UL)
#define LPCOMP_HYST_HYST_NoHyst (0UL)
#define FPU_BASE (SCS_BASE + 0x0F30UL)
#define GPIO_OUTSET_PIN9_Low (0UL)
#define GPIO_IN_PIN27_Low (0UL)
#define TPI_DEVTYPE_SubType_Pos 0U
#define RADIO_INTENSET_ADDRESS_Msk (0x1UL << RADIO_INTENSET_ADDRESS_Pos)
#define RADIO_DAB_DAB_Pos (0UL)
#define SCB_AIRCR_SYSRESETREQ_Pos 2U
#define COMP_INTENCLR_UP_Clear (1UL)
#define TWIM_INTENCLR_RXSTARTED_Enabled (1UL)
#define __SIZEOF_PTRDIFF_T__ 4
#define MPU_PROTENSET1_PROTREG42_Enabled BPROT_CONFIG1_REGION42_Enabled
#define PWM_INTENSET_SEQSTARTED0_Pos (2UL)
#define RADIO_MODE_MODE_Nrf_250Kbit (2UL)
#define UARTE_INTEN_ENDRX_Pos (4UL)
#define SAADC_INTENSET_CH0LIMITH_Disabled (0UL)
#define CLOCK_LFCLKSRCCOPY_SRC_Msk (0x3UL << CLOCK_LFCLKSRCCOPY_SRC_Pos)
#define RADIO_DACNF_ENA2_Msk (0x1UL << RADIO_DACNF_ENA2_Pos)
#define MWU_PERREGION_SUBSTATRA_SR9_Access (1UL)
#define RADIO_DACNF_TXADD7_Msk (0x1UL << RADIO_DACNF_TXADD7_Pos)
#define SAADC_INTEN_CH6LIMITH_Msk (0x1UL << SAADC_INTEN_CH6LIMITH_Pos)
#define PDM_ENABLE_ENABLE_Enabled (1UL)
#define ITM_LSR_Present_Pos 0U
#define UARTE_INTENSET_RXSTARTED_Pos (19UL)
#define GPIO_DIRCLR_PIN7_Pos (7UL)
#define SAADC_INTENSET_CH5LIMITL_Enabled (1UL)
#define SPIS_SEMSTAT_SEMSTAT_CPUPending (3UL)
#define PPI_CHENCLR_CH16_Clear (1UL)
#define PPI_CHG_CH4_Pos (4UL)
#define PPI_CHEN_CH13_Msk (0x1UL << PPI_CHEN_CH13_Pos)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Pos (0UL)
#define SAADC_INTENSET_CH4LIMITH_Set (1UL)
#define PWM_PRESCALER_PRESCALER_DIV_16 (4UL)
#define TIMER_MODE_MODE_Msk (0x3UL << TIMER_MODE_MODE_Pos)
#define LSB_16(a) ((a) & 0x00FF)
#define UARTE_INTENSET_RXSTARTED_Enabled (1UL)
#define GPIO_DIRSET_PIN2_Set (1UL)
#define RADIO_DACNF_ENA5_Enabled (1UL)
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)
#define PDM_INTEN_STARTED_Enabled (1UL)
#define PWM_INTENCLR_SEQEND1_Msk (0x1UL << PWM_INTENCLR_SEQEND1_Pos)
#define UART_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL)
#define BPROT_CONFIG0_REGION7_Disabled (0UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL)
#define PPI_CHENCLR_CH24_Msk (0x1UL << PPI_CHENCLR_CH24_Pos)
#define RADIO_INTENSET_DEVMATCH_Msk (0x1UL << RADIO_INTENSET_DEVMATCH_Pos)
#define MWU_PERREGION_SUBSTATRA_SR16_Access (1UL)
#define BF_CX_BCNT(bf_cx) ( ((bf_cx) & BF_CX_BCNT_MASK) >> BF_CX_BCNT_POS )
#define GPIO_LATCH_PIN18_NotLatched (0UL)
#define EGU_INTENCLR_TRIGGERED14_Msk (0x1UL << EGU_INTENCLR_TRIGGERED14_Pos)
#define NRF_H 
#define UNUSED_VARIABLE(X) ((void)(X))
#define NVMC_IHIT_HITS_Msk (0xFFFFFFFFUL << NVMC_IHIT_HITS_Pos)
#define GPIO_DETECTMODE_DETECTMODE_Pos (0UL)
#define GPIO_DIR_PIN7_Msk (0x1UL << GPIO_DIR_PIN7_Pos)
#define __FLT32X_MANT_DIG__ 53
#define GPIO_DIR_PIN20_Msk (0x1UL << GPIO_DIR_PIN20_Pos)
#define GPIO_DIRSET_PIN24_Set (1UL)
#define PPI_CHENCLR_CH10_Pos (10UL)
#define BPROT_CONFIG1_REGION59_Disabled (0UL)
#define SAADC_RESULT_AMOUNT_AMOUNT_Pos (0UL)
#define I2S_CONFIG_RXEN_RXEN_Pos (0UL)
#define TWIM_INTENSET_RXSTARTED_Enabled (1UL)
#define UART_INTENSET_TXDRDY_Msk (0x1UL << UART_INTENSET_TXDRDY_Pos)
#define ECB_PRESENT 
#define WDT_RREN_RR3_Pos (3UL)
#define RADIO_STATE_STATE_RxIdle (2UL)
#define MWU_PERREGION_SUBSTATWA_SR29_Access (1UL)
#define FICR_NFC_TAGHEADER0_UD3_Pos (24UL)
#define PDM_GAINL_GAINL_Pos (0UL)
#define SPIM_INTENCLR_ENDRX_Disabled (0UL)
#define PWM_PRESCALER_PRESCALER_DIV_2 (1UL)
#define SPIS_DEF_DEF_Msk (0xFFUL << SPIS_DEF_DEF_Pos)
#define PWM_PRESCALER_PRESCALER_DIV_8 (3UL)
#define RADIO_MODECNF0_RU_Fast (1UL)
#define MPU_PROTENSET0_PROTREG7_Pos BPROT_CONFIG0_REGION7_Pos
#define MWU_NMIEN_REGION2WA_Disabled (0UL)
#define SPIS_INTENSET_ACQUIRED_Disabled (0UL)
#define SPIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPIM_FREQUENCY_FREQUENCY_Pos)
#define PDM_MODE_OPERATION_Stereo (0UL)
#define EGU_INTENSET_TRIGGERED8_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR21_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR21_Pos)
#define FICR_NFC_TAGHEADER2_UD10_Pos (16UL)
#define __stdio_h 
#define PPI_CHG_CH16_Msk (0x1UL << PPI_CHG_CH16_Pos)
#define POWER_RAMSTATUS_RAMBLOCK3_On (1UL)
#define PPI_CHG1_CH4_Included PPI_CHG_CH4_Included
#define NFCT_INTENSET_STARTED_Msk (0x1UL << NFCT_INTENSET_STARTED_Pos)
#define TWI_INTENSET_SUSPENDED_Set (1UL)
#define NFCT_FIELDPRESENT_FIELDPRESENT_FieldPresent (1UL)
#define SAADC_INTENSET_DONE_Msk (0x1UL << SAADC_INTENSET_DONE_Pos)
#define NFCT_INTEN_FIELDDETECTED_Enabled (1UL)
#define MWU_INTEN_REGION3RA_Msk (0x1UL << MWU_INTEN_REGION3RA_Pos)
#define QDEC_REPORTPER_REPORTPER_Msk (0xFUL << QDEC_REPORTPER_REPORTPER_Pos)
#define MWU_PERREGION_SUBSTATRA_SR9_Pos (9UL)
#define BPROT_CONFIG2_REGION84_Pos (20UL)
#define GPIO_OUTCLR_PIN1_Msk (0x1UL << GPIO_OUTCLR_PIN1_Pos)
#define NRF_ERROR_MUTEX_UNLOCK_FAILED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0003)
#define MWU_PREGION_SUBS_SR24_Pos (24UL)
#define NRF_SERIAL_RX_ENABLED_FLAG (1u << 0)
#define RADIO_INTENSET_PAYLOAD_Pos (2UL)
#define PPI_CHG3_CH2_Excluded PPI_CHG_CH2_Excluded
#define MPU_PROTENSET1_PROTREG40_Msk BPROT_CONFIG1_REGION40_Msk
#define GPIO_DIRSET_PIN16_Input (0UL)
#define PPI_CHG0_CH2_Pos PPI_CHG_CH2_Pos
#define MWU_PERREGION_SUBSTATRA_SR15_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR15_Pos)
#define MWU_INTENSET_REGION0RA_Msk (0x1UL << MWU_INTENSET_REGION0RA_Pos)
#define RADIO_CRCCNF_SKIP_ADDR_Skip RADIO_CRCCNF_SKIPADDR_Skip
#define RADIO_MODECNF0_DTX_Msk (0x3UL << RADIO_MODECNF0_DTX_Pos)
#define MWU_NMIENCLR_PREGION0RA_Pos (25UL)
#define NFCT_TXD_FRAMECONFIG_CRCMODETX_NoCRCTX (0UL)
#define MPU_PROTENSET0_PROTREG1_Set BPROT_CONFIG0_REGION1_Enabled
#define PWM_ENABLE_ENABLE_Enabled (1UL)
#define LPCOMP_INTENCLR_UP_Msk (0x1UL << LPCOMP_INTENCLR_UP_Pos)
#define UINT_FAST32_MAX UINT32_MAX
#define LPCOMP_INTENSET_READY_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR2_NoAccess (0UL)
#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
#define MPU_PROTENSET1_PROTREG33_Msk BPROT_CONFIG1_REGION33_Msk
#define PPI_CHG_CH8_Included (1UL)
#define MPU_PROTENSET1_PROTREG59_Set BPROT_CONFIG1_REGION59_Enabled
#define GPIO_OUTCLR_PIN30_Msk (0x1UL << GPIO_OUTCLR_PIN30_Pos)
#define SPI_PSEL_MOSI_PSELMOSI_Msk (0xFFFFFFFFUL << SPI_PSEL_MOSI_PSELMOSI_Pos)
#define GPIO_DIR_PIN16_Output (1UL)
#define NFCT_INTENCLR_ERROR_Enabled (1UL)
#define RADIO_MODECNF0_RU_Pos (0UL)
#define GPIO_LATCH_PIN3_Latched (1UL)
#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)
#define GPIO_OUTSET_PIN7_Set (1UL)
#define SAADC_INTENSET_RESULTDONE_Msk (0x1UL << SAADC_INTENSET_RESULTDONE_Pos)
#define TWIM_INTENCLR_RXSTARTED_Pos (19UL)
#define CLOCK_CONFIG_XTAL_FREQ 0
#define EGU_INTEN_TRIGGERED6_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED8_Enabled (1UL)
#define NFCT_INTENSET_RXERROR_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR13_Pos (13UL)
#define TWIM_ERRORSRC_DNACK_Received (1UL)
#define SPIS_INTENSET_ENDRX_Pos (4UL)
#define TWIM_SHORTS_LASTTX_STARTRX_Enabled (1UL)
#define PWM_INTENSET_PWMPERIODEND_Set (1UL)
#define PPI_CHG1_CH13_Excluded PPI_CHG_CH13_Excluded
#define PPI_CHG0_CH2_Included PPI_CHG_CH2_Included
#define PWM_PRESCALER_PRESCALER_DIV_64 (6UL)
#define PWM_PSEL_OUT_CONNECT_Msk (0x1UL << PWM_PSEL_OUT_CONNECT_Pos)
#define UART_ERRORSRC_PARITY_NotPresent (0UL)
#define GPIOTE_INTENSET_IN3_Msk (0x1UL << GPIOTE_INTENSET_IN3_Pos)
#define TWIM_INTENSET_ERROR_Set (1UL)
#define MPU_PROTENSET1_PROTREG39_Disabled BPROT_CONFIG1_REGION39_Disabled
#define RADIO_RXADDRESSES_ADDR4_Enabled (1UL)
#define UARTE_PSEL_CTS_PIN_Pos (0UL)
#define GPIO_IN_PIN7_Msk (0x1UL << GPIO_IN_PIN7_Pos)
#define EGU_INTENCLR_TRIGGERED9_Clear (1UL)
#define BPROT_CONFIG1_REGION43_Enabled (1UL)
#define QDEC_INTENCLR_REPORTRDY_Pos (1UL)
#define CLOCK_HFCLKSTAT_STATE_Pos (16UL)
#define POWER_RESETREAS_LPCOMP_Detected (1UL)
#define SPIS_CONFIG_CPHA_Pos (1UL)
#define SWI_CONFIG_INFO_COLOR 0
#define PPI_CHEN_CH7_Pos (7UL)
#define GPIO_IN_PIN6_Pos (6UL)
#define UICR_PSELRESET_CONNECT_Disconnected (1UL)
#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Enabled (1UL)
#define BPROT_CONFIG2_REGION87_Pos (23UL)
#define QDEC_SHORTS_SAMPLERDY_STOP_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_STOP_Pos)
#define RADIO_INTENCLR_END_Clear (1UL)
#define NFCT_NFCID1_2ND_LAST_NFCID1_U_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos)
#define UARTE_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << UARTE_RXD_MAXCNT_MAXCNT_Pos)
#define NRF_PWR_MGMT_CONFIG_LOG_LEVEL 3
#define MPU_PROTENSET1_PROTREG52_Set BPROT_CONFIG1_REGION52_Enabled
#define __UINT_FAST32_MAX__ 0xffffffffU
#define PPI_CHEN_CH20_Pos (20UL)
#define SEGGER_RTT_CONFIG_DEFAULT_MODE 0
#define PPI_CHG1_CH6_Pos PPI_CHG_CH6_Pos
#define FICR_TEMP_T4_T_Pos (0UL)
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define AAR_INTENSET_RESOLVED_Disabled (0UL)
#define NRF_SWI0_BASE 0x40014000UL
#define PDM_PSEL_DIN_PIN_Msk (0x1FUL << PDM_PSEL_DIN_PIN_Pos)
#define SPIM_PSEL_MISO_PIN_Msk (0x1FUL << SPIM_PSEL_MISO_PIN_Pos)
#define RTC_EVTENSET_COMPARE0_Pos (16UL)
#define COMP_INTENCLR_CROSS_Pos (3UL)
#define PPI_CHEN_CH0_Msk (0x1UL << PPI_CHEN_CH0_Pos)
#define EGU_INTENSET_TRIGGERED13_Msk (0x1UL << EGU_INTENSET_TRIGGERED13_Pos)
#define GPIO_DIRSET_PIN11_Output (1UL)
#define CH5_TEP CH[5].TEP
#define FICR_INFO_FLASH_FLASH_Msk (0xFFFFFFFFUL << FICR_INFO_FLASH_FLASH_Pos)
#define __FLT_HAS_QUIET_NAN__ 1
#define TEMP_A1_A1_Msk (0xFFFUL << TEMP_A1_A1_Pos)
#define TWIS_INTEN_STOPPED_Disabled (0UL)
#define I2S_CONFIG_RXEN_RXEN_ENABLE I2S_CONFIG_RXEN_RXEN_Enabled
#define BPROT_CONFIG0_REGION16_Pos (16UL)
#define __UHQ_IBIT__ 0
#define CLOCK_LFCLKSRC_BYPASS_Disabled (0UL)
#define PPI_CHG2_CH13_Pos PPI_CHG_CH13_Pos
#define MPU_PROTENSET1_PROTREG49_Set BPROT_CONFIG1_REGION49_Enabled
#define TIMER_INTENCLR_COMPARE5_Enabled (1UL)
#define __FLT_MAX_10_EXP__ 38
#define GPIO_DIRCLR_PIN24_Output (1UL)
#define NFCT_INTEN_READY_Msk (0x1UL << NFCT_INTEN_READY_Pos)
#define BPROT_CONFIG0_REGION13_Enabled (1UL)
#define GPIO_DIRCLR_PIN21_Pos (21UL)
#define MPU_PROTENSET0_PROTREG6_Disabled BPROT_CONFIG0_REGION6_Disabled
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)
#define UARTE_INTENSET_ENDTX_Disabled (0UL)
#define RADIO_INTENSET_CRCOK_Set (1UL)
#define __USFRACT_MIN__ 0.0UHR
#define RNG_PRESENT 
#define NRF_FPRINTF_ENABLED 1
#define GPIO_OUTCLR_PIN25_High (1UL)
#define SCB_CPUID_VARIANT_Pos 20U
#define NFCT_RXD_FRAMECONFIG_CRCMODERX_CRC16RX (1UL)
#define MWU_PREGION_SUBS_SR15_Msk (0x1UL << MWU_PREGION_SUBS_SR15_Pos)
#define AAR_INTENCLR_NOTRESOLVED_Disabled (0UL)
#define GPIO_OUTSET_PIN24_Msk (0x1UL << GPIO_OUTSET_PIN24_Pos)
#define LPCOMP_REFSEL_REFSEL_Ref2_8Vdd (1UL)
#define MWU_PREGION_SUBS_SR2_Msk (0x1UL << MWU_PREGION_SUBS_SR2_Pos)
#define WDT_REQSTATUS_RR6_Msk (0x1UL << WDT_REQSTATUS_RR6_Pos)
#define PPI_CHENSET_CH20_Enabled (1UL)
#define GPIO_DIR_PIN19_Msk (0x1UL << GPIO_DIR_PIN19_Pos)
#define PPI_CHENCLR_CH12_Clear (1UL)
#define GPIO_OUTSET_PIN10_Pos (10UL)
#define I2S_INTEN_TXPTRUPD_Msk (0x1UL << I2S_INTEN_TXPTRUPD_Pos)
#define RADIO_CRCSTATUS_CRCSTATUS_CRCError (0UL)
#define MPU_PROTENSET1_PROTREG50_Disabled BPROT_CONFIG1_REGION50_Disabled
#define NFCT_INTEN_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTEN_AUTOCOLRESSTARTED_Pos)
#define PPI_CHENCLR_CH25_Enabled (1UL)
#define RADIO_INTENCLR_RSSIEND_Msk (0x1UL << RADIO_INTENCLR_RSSIEND_Pos)
#define GPIO_OUTSET_PIN20_Low (0UL)
#define GPIO_IN_PIN1_Pos (1UL)
#define SAADC_INTENSET_CH0LIMITL_Pos (7UL)
#define NRF_ERROR_NULL (NRF_ERROR_BASE_NUM + 14)
#define MWU_REGIONENSET_RGN3RA_Enabled (1UL)
#define GPIO_OUTCLR_PIN30_High (1UL)
#define DWT_FUNCTION_FUNCTION_Msk (0xFUL )
#define TIMER_INTENCLR_COMPARE1_Clear (1UL)
#define SAADC_INTEN_CH2LIMITH_Enabled (1UL)
#define MWU_REGIONENCLR_PRGN0WA_Disabled (0UL)
#define SPIS_CONFIG_ORDER_LsbFirst (1UL)
#define SAADC_CH_CONFIG_TACQ_10us (2UL)
#define PWM_INTENCLR_SEQSTARTED0_Pos (2UL)
#define PPI_CHENSET_CH3_Enabled (1UL)
#define PPI_CHEN_CH31_Enabled (1UL)
#define MPU_PROTENSET0_PROTREG19_Enabled BPROT_CONFIG0_REGION19_Enabled
#define MPU_PROTENSET1_PROTREG34_Disabled BPROT_CONFIG1_REGION34_Disabled
#define PPI_CHENSET_CH6_Set (1UL)
#define SAADC_INTENCLR_CH0LIMITL_Disabled (0UL)
#define NRF_I2S_BASE 0x40025000UL
#define PPI_CHG3_CH9_Excluded PPI_CHG_CH9_Excluded
#define BPROT_CONFIG1_REGION36_Msk (0x1UL << BPROT_CONFIG1_REGION36_Pos)
#define GPIO_OUT_PIN3_Pos (3UL)
#define SAADC_INTENCLR_CH1LIMITL_Enabled (1UL)
#define GPIO_OUTCLR_PIN28_Low (0UL)
#define PPI_CHENCLR_CH9_Pos (9UL)
#define GPIO_OUT_PIN17_Pos (17UL)
#define I2S_PSEL_LRCK_CONNECT_Disconnected (1UL)
#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Msk (0x1UL << NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos)
#define __ARM_32BIT_STATE 1
#define __INT_FAST32_WIDTH__ 32
#define __RAL_WCHAR_T __WCHAR_TYPE__
#define RTC_EVTEN_COMPARE2_Msk (0x1UL << RTC_EVTEN_COMPARE2_Pos)
#define NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos (8UL)
#define NULL 0
#define GPIO_OUT_PIN27_Low (0UL)
#define MWU_PERREGION_SUBSTATWA_SR9_NoAccess (0UL)
#define QDEC_SHORTS_SAMPLERDY_STOP_Disabled (0UL)
#define SAADC_INTENSET_CH2LIMITL_Enabled (1UL)
#define __CHAR16_TYPE__ short unsigned int
#define EGU_PRESENT 
#define COMP_MODE_MAIN_Diff (1UL)
#define PWM_INTEN_SEQSTARTED1_Enabled (1UL)
#define SAADC_STATUS_STATUS_Ready (0UL)
#define MWU_PERREGION_SUBSTATRA_SR22_Access (1UL)
#define GPIO_DIRSET_PIN7_Msk (0x1UL << GPIO_DIRSET_PIN7_Pos)
#define TEMP_T4_T4_Pos (0UL)
#define GPIOTE_INTENCLR_IN0_Pos (0UL)
#define RADIO_INTENSET_BCMATCH_Disabled (0UL)
#define __DBL_NORM_MAX__ ((double)1.7976931348623157e+308L)
#define PPI_CHENSET_CH29_Enabled (1UL)
#define GPIO_LATCH_PIN9_Msk (0x1UL << GPIO_LATCH_PIN9_Pos)
#define BPROT_CONFIG2_REGION78_Msk (0x1UL << BPROT_CONFIG2_REGION78_Pos)
#define BPROT_CONFIG3_REGION119_Pos (23UL)
#define BPROT_CONFIG0_REGION9_Enabled (1UL)
#define TWIM_PSEL_SCL_CONNECT_Pos (31UL)
#define POWER_RAM_POWERSET_S1RETENTION_Pos (17UL)
#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos)
#define __SIZE_WIDTH__ 32
#define PPI_CHENCLR_CH6_Clear (1UL)
#define PPI_CHEN_CH11_Msk (0x1UL << PPI_CHEN_CH11_Pos)
#define GPIO_DIRSET_PIN29_Msk (0x1UL << GPIO_DIRSET_PIN29_Pos)
#define TWIM_SHORTS_LASTTX_STARTRX_Msk (0x1UL << TWIM_SHORTS_LASTTX_STARTRX_Pos)
#define BPROT_CONFIG2_REGION64_Pos (0UL)
#define WDT_RR_RR_Pos (0UL)
#define PPI_CHENCLR_CH0_Disabled (0UL)
#define NFCT_SELRES_RFU10_Msk (0x3UL << NFCT_SELRES_RFU10_Pos)
#define CLR_BIT(W,B) ((W) &= (~(uint32_t)(1U << (B))))
#define BPROT_CONFIG1_REGION52_Pos (20UL)
#define CCM_SHORTS_ENDKSGEN_CRYPT_Disabled (0UL)
#define GPIO_DIRSET_PIN15_Pos (15UL)
#define SCB_SHCSR_SVCALLPENDED_Pos 15U
#define GPIO_LATCH_PIN28_Msk (0x1UL << GPIO_LATCH_PIN28_Pos)
#define PPI_CHG1_CH15_Excluded PPI_CHG_CH15_Excluded
#define FICR_INFO_RAM_RAM_Unspecified (0xFFFFFFFFUL)
#define TWIM_INTEN_LASTTX_Msk (0x1UL << TWIM_INTEN_LASTTX_Pos)
#define GPIO_DIRCLR_PIN10_Output (1UL)
#define CLOCK_TRACECONFIG_TRACEPORTSPEED_Msk (0x3UL << CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos)
#define SAADC_INTENSET_CH1LIMITH_Pos (8UL)
#define MWU_REGIONENCLR_RGN1WA_Enabled (1UL)
#define GPIO_LATCH_PIN14_Pos (14UL)
#define PPI_CHENSET_CH10_Msk (0x1UL << PPI_CHENSET_CH10_Pos)
#define __UINT_LEAST32_MAX__ 0xffffffffUL
#define UART_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL)
#define POWER_RAMON_OFFRAM1_Msk (0x1UL << POWER_RAMON_OFFRAM1_Pos)
#define BPROT_CONFIG0_REGION30_Disabled (0UL)
#define QDEC_PSEL_LED_PIN_Msk (0x1FUL << QDEC_PSEL_LED_PIN_Pos)
#define GPIO_IN_PIN5_High (1UL)
#define GPIO_PIN_CNF_INPUT_Msk (0x1UL << GPIO_PIN_CNF_INPUT_Pos)
#define GPIO_DIRCLR_PIN12_Msk (0x1UL << GPIO_DIRCLR_PIN12_Pos)
#define MACRO_MAP_REC_6(macro,a,...) macro(a) MACRO_MAP_REC_5 (macro, __VA_ARGS__, )
#define UARTE_INTENSET_RXSTARTED_Set (1UL)
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define I2S_CONFIG_MCKEN_MCKEN_Enabled (1UL)
#define UARTE_PSEL_RTS_CONNECT_Disconnected (1UL)
#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Disabled (0UL)
#define BPROT_CONFIG2_REGION84_Disabled (0UL)
#define WDT_REQSTATUS_RR6_DisabledOrRequested (0UL)
#define RNG_INTENCLR_VALRDY_Msk (0x1UL << RNG_INTENCLR_VALRDY_Pos)
#define SAADC_INTEN_CH3LIMITH_Disabled (0UL)
#define GPIO_OUTSET_PIN15_High (1UL)
#define TWIS_INTENSET_WRITE_Pos (25UL)
#define WDT_RREN_RR7_Msk (0x1UL << WDT_RREN_RR7_Pos)
#define TIMER_INTENSET_COMPARE4_Disabled (0UL)
#define MWU_PREGION_SUBS_SR16_Include (1UL)
#define PPI_CHG_CH24_Pos (24UL)
#define TIMER_INTENCLR_COMPARE0_Pos (16UL)
#define TWIM_INTENCLR_TXSTARTED_Msk (0x1UL << TWIM_INTENCLR_TXSTARTED_Pos)
#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)
#define MWU_REGIONEN_PRGN1WA_Msk (0x1UL << MWU_REGIONEN_PRGN1WA_Pos)
#define UARTE_INTEN_CTS_Enabled (1UL)
#define GPIO_DIRCLR_PIN18_Clear (1UL)
#define __ARM_FEATURE_CLZ 1
#define MPU_PROTENSET0_PROTREG18_Disabled BPROT_CONFIG0_REGION18_Disabled
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
#define __INT_LEAST8_TYPE__ signed char
#define ADC_IRQn SAADC_IRQn
#define MPU_TYPE_IREGION_Pos 16U
#define MWU_PERREGION_SUBSTATRA_SR1_NoAccess (0UL)
#define SAADC_INTENCLR_RESULTDONE_Disabled (0UL)
#define UART_ERRORSRC_OVERRUN_Msk (0x1UL << UART_ERRORSRC_OVERRUN_Pos)
#define UARTE_INTENCLR_NCTS_Msk (0x1UL << UARTE_INTENCLR_NCTS_Pos)
#define MACRO_MAP_REC_9(macro,a,...) macro(a) MACRO_MAP_REC_8 (macro, __VA_ARGS__, )
#define MWU_PERREGION_SUBSTATRA_SR23_Pos (23UL)
#define SPI_INTENCLR_READY_Msk (0x1UL << SPI_INTENCLR_READY_Pos)
#define RADIO_INTENCLR_DEVMATCH_Clear (1UL)
#define EGU_INTENCLR_TRIGGERED5_Clear (1UL)
#define PPI_CHEN_CH12_Enabled (1UL)
#define __STDC_VERSION__ 201710L
#define UARTE_SHORTS_ENDRX_STOPRX_Enabled (1UL)
#define COMP_SHORTS_READY_SAMPLE_Msk (0x1UL << COMP_SHORTS_READY_SAMPLE_Pos)
#define EGU_INTENCLR_TRIGGERED0_Enabled (1UL)
#define PDM_GAINL_GAINL_MinGain (0x00UL)
#define MWU_NMIENCLR_PREGION0WA_Clear (1UL)
#define MWU_INTENSET_REGION2WA_Set (1UL)
#define NFCT_INTENCLR_COLLISION_Msk (0x1UL << NFCT_INTENCLR_COLLISION_Pos)
#define NFCT_INTENCLR_RXERROR_Enabled (1UL)
#define SET_BIT(W,B) ((W) |= (uint32_t)(1U << (B)))
#define TWI_INTENSET_RXDREADY_Pos (2UL)
#define COMP_MODE_SP_Msk (0x3UL << COMP_MODE_SP_Pos)
#define EGU_INTEN_TRIGGERED0_Pos (0UL)
#define POWER_RAMSTATUS_RAMBLOCK1_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK1_Pos)
#define EGU_INTENCLR_TRIGGERED2_Pos (2UL)
#define GPIO_IN_PIN16_Pos (16UL)
#define NVMC_ERASEUICR_ERASEUICR_Pos (0UL)
#define POWER_RAMONB_ONRAM3_RAM3Off (0UL)
#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)
#define SPIS_STATUS_OVERREAD_Present (1UL)
#define GPIO_IN_PIN26_Low (0UL)
#define TEMP_A4_A4_Pos (0UL)
#define MWU_NMIENSET_PREGION1RA_Enabled (1UL)
#define __INT_FAST8_MAX__ 0x7fffffff
#define __ARM_ARCH 7
#define SAADC_INTEN_CH1LIMITH_Msk (0x1UL << SAADC_INTEN_CH1LIMITH_Pos)
#define SAADC_INTENCLR_CH4LIMITL_Pos (15UL)
#define SEGGER_RTT_CONFIG_BUFFER_SIZE_UP 512
#define RADIO_DACNF_ENA1_Msk (0x1UL << RADIO_DACNF_ENA1_Pos)
#define RADIO_DACNF_TXADD6_Msk (0x1UL << RADIO_DACNF_TXADD6_Pos)
#define UARTE_INTENCLR_CTS_Pos (0UL)
#define GPIOTE_FEATURE_CLR_PRESENT 
#define NRF_ERROR_BLE_IPSP_PEER_REJECTED (NRF_ERROR_BLE_IPSP_ERR_BASE + 0x0003)
#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)
#define MPU_PROTENSET1_PROTREG57_Disabled BPROT_CONFIG1_REGION57_Disabled
#define GPIO_DIRCLR_PIN6_Pos (6UL)
#define RADIO_INTENSET_BCMATCH_Pos (10UL)
#define NFCT_INTENSET_FIELDLOST_Set (1UL)
#define MWU_PREGION_SUBS_SR31_Exclude (0UL)
#define MWU_INTENSET_REGION3RA_Set (1UL)
#define CLOCK_INTENCLR_HFCLKSTARTED_Enabled (1UL)
#define PPI_CHG0_CH10_Excluded PPI_CHG_CH10_Excluded
#define MWU_REGION_END_END_Msk (0xFFFFFFFFUL << MWU_REGION_END_END_Pos)
#define MPU_PROTENSET1_PROTREG49_Disabled BPROT_CONFIG1_REGION49_Disabled
#define CRITICAL_REGION_ENTER() app_util_critical_region_enter(NULL)
#define POWER_RESETREAS_OFF_Detected (1UL)
#define TWIS_INTENSET_RXSTARTED_Pos (19UL)
#define NVMC_ICACHECNF_CACHEEN_Disabled (0UL)
#define PPI_CHG0_CH11_Excluded PPI_CHG_CH11_Excluded
#define MWU_NMIEN_REGION1WA_Pos (2UL)
#define COMP_SHORTS_CROSS_STOP_Pos (4UL)
#define TIMER_INTENSET_COMPARE3_Enabled (1UL)
#define PWM_INTEN_PWMPERIODEND_Pos (6UL)
#define BPROT_CONFIG3_REGION121_Enabled (1UL)
#define SAADC_INTENCLR_STOPPED_Disabled (0UL)
#define QDEC_INTENSET_REPORTRDY_Msk (0x1UL << QDEC_INTENSET_REPORTRDY_Pos)
#define GPIO_DIRSET_PIN1_Set (1UL)
#define NFCT_INTENCLR_COLLISION_Enabled (1UL)
#define RTC_INTENSET_OVRFLW_Enabled (1UL)
#define MWU_NMIEN_REGION0WA_Enabled (1UL)
#define CLOCK_INTENCLR_DONE_Enabled (1UL)
#define TIMER3_MAX_SIZE 32
#define SPIM_INTENSET_ENDRX_Enabled (1UL)
#define PWM_INTENCLR_SEQEND0_Msk (0x1UL << PWM_INTENCLR_SEQEND0_Pos)
#define PPI_CHENCLR_CH23_Msk (0x1UL << PPI_CHENCLR_CH23_Pos)
#define MWU_NMIENCLR_REGION2RA_Pos (5UL)
#define TEMP_B4_B4_Pos (0UL)
#define EGU_INTENCLR_TRIGGERED13_Msk (0x1UL << EGU_INTENCLR_TRIGGERED13_Pos)
#define MWU_INTEN_REGION1WA_Msk (0x1UL << MWU_INTEN_REGION1WA_Pos)
#define BPROT_CONFIG1_REGION43_Msk (0x1UL << BPROT_CONFIG1_REGION43_Pos)
#define MWU_NMIEN_REGION2RA_Pos (5UL)
#define PPI_CHG_CH23_Excluded (0UL)
#define BPROT_CONFIG0_REGION31_Msk (0x1UL << BPROT_CONFIG0_REGION31_Pos)
#define WORD_ALIGNED_MEM_BUFF(NAME,MIN_SIZE) static uint32_t NAME[CEIL_DIV(MIN_SIZE, sizeof(uint32_t))]
#define __FLT64_HAS_QUIET_NAN__ 1
#define MWU_NMIEN_REGION1RA_Disabled (0UL)
#define NFCT_NFCID1_LAST_NFCID1_W_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_W_Pos)
#define AAR_COUNT 1
#define MWU_PERREGION_SUBSTATWA_SR30_NoAccess (0UL)
#define I2S_CONFIG_SWIDTH_SWIDTH_24Bit (2UL)
#define PWM_INTENSET_LOOPSDONE_Enabled (1UL)
#define FICR_NFC_TAGHEADER0_UD2_Pos (16UL)
#define PPI_CHENSET_CH29_Set (1UL)
#define QDEC_REPORTPER_REPORTPER_80Smpl (2UL)
#define NFCT_FIELDPRESENT_LOCKDETECT_Pos (1UL)
#define GPIO_OUTCLR_PIN17_Low (0UL)
#define PDM_INTENSET_STOPPED_Set (1UL)
#define MWU_PERREGION_SUBSTATWA_SR22_NoAccess (0UL)
#define FICR_TEMP_B4_B_Msk (0x3FFFUL << FICR_TEMP_B4_B_Pos)
#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)
#define MWU_PERREGION_SUBSTATRA_SR21_NoAccess (0UL)
#define I2S_RXTXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << I2S_RXTXD_MAXCNT_MAXCNT_Pos)
#define PDM_MODE_EDGE_LeftFalling (0UL)
#define ECB_INTENCLR_ERRORECB_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR20_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR20_Pos)
#define UARTE_INTENCLR_RXDRDY_Enabled (1UL)
#define PPI_CHG_CH15_Msk (0x1UL << PPI_CHG_CH15_Pos)
#define SPIS_PSEL_MOSI_PIN_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR14_NoAccess (0UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput0 (1UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput1 (2UL)
#define RADIO_SHORTS_DISABLED_RXEN_Disabled (0UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput3 (4UL)
#define MWU_PERREGION_SUBSTATRA_SR13_NoAccess (0UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput5 (6UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput6 (7UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput7 (8UL)
#define GPIO_DIR_PIN30_Input (0UL)
#define UART_INTENSET_RXDRDY_Enabled (1UL)
#define GPIO_OUTCLR_PIN0_Msk (0x1UL << GPIO_OUTCLR_PIN0_Pos)
#define CLOCK_INTENCLR_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_HFCLKSTARTED_Pos)
#define SPI_CONFIG_LOG_LEVEL 3
#define NFCT_PACKETPTR_PTR_Msk (0xFFFFFFFFUL << NFCT_PACKETPTR_PTR_Pos)
#define APP_ERROR_CHECK_BOOL(BOOLEAN_VALUE) do { const uint32_t LOCAL_BOOLEAN_VALUE = (BOOLEAN_VALUE); if (!LOCAL_BOOLEAN_VALUE) { APP_ERROR_HANDLER(0); } } while (0)
#define RADIO_SHORTS_END_DISABLE_Enabled (1UL)
#define SAADC_INTENSET_CH6LIMITL_Msk (0x1UL << SAADC_INTENSET_CH6LIMITL_Pos)
#define PPI_CHG3_CH13_Msk PPI_CHG_CH13_Msk
#define PPI_CHEN_CH28_Disabled (0UL)
#define RADIO_SHORTS_END_START_Msk (0x1UL << RADIO_SHORTS_END_START_Pos)
#define CONTAINER_OF(ptr,type,member) (type *)((char *)ptr - offsetof(type, member))
#define MWU_PERREGION_SUBSTATRA_SR14_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR14_Pos)
#define __CORE_CMFUNC_H 
#define GPIO_DIR_PIN28_Output (1UL)
#define MPU_PROTENSET0_PROTREG0_Set BPROT_CONFIG0_REGION0_Enabled
#define NRF_RTC2_BASE 0x40024000UL
#define CLOCK_TRACECONFIG_TRACEMUX_Parallel (2UL)
#define FICR_ER_ER_Pos (0UL)
#define SAADC_INTENSET_CH7LIMITL_Pos (21UL)
#define MPU_PROTENSET1_PROTREG55_Enabled BPROT_CONFIG1_REGION55_Enabled
#define SPIM_ENABLE_ENABLE_Enabled (7UL)
#define SysTick_CALIB_SKEW_Pos 30U
#define PWM_SHORTS_LOOPSDONE_STOP_Pos (4UL)
#define PDM_PSEL_CLK_PIN_Pos (0UL)
#define NFCT_COUNT 1
#define UART_EASY_DMA_SUPPORT 1
#define GPIOTE_INTENSET_PORT_Disabled (0UL)
#define MWU_PREGION_SUBS_SR12_Exclude (0UL)
#define SPIS_CONFIG_CPOL_Msk (0x1UL << SPIS_CONFIG_CPOL_Pos)
#define SPIM1_EASYDMA_MAXCNT_SIZE 8
#define __LDBL_MANT_DIG__ 53
#define GPIO_DIRSET_PIN27_Output (1UL)
#define NRF_LOG_ALLOW_OVERFLOW 1
#define GPIO_DIR_PIN29_Pos (29UL)
#define MWU_PERREGION_SUBSTATRA_SR8_NoAccess (0UL)
#define UARTE_INTENSET_RXTO_Enabled (1UL)
#define GPIOTE_INTENCLR_IN1_Clear (1UL)
#define I2S_PSEL_SCK_CONNECT_Pos (31UL)
#define GPIOTE_INTENSET_IN2_Msk (0x1UL << GPIOTE_INTENSET_IN2_Pos)
#define TIMER_INTENCLR_COMPARE3_Clear (1UL)
#define xPSR_V_Msk (1UL << xPSR_V_Pos)
#define BPROT_CONFIG3_REGION102_Enabled (1UL)
#define ERASEPROTECTEDPAGE ERASEPCR0
#define PPI_CHEN_CH19_Msk (0x1UL << PPI_CHEN_CH19_Pos)
#define MWU_NMIENSET_PREGION0WA_Msk (0x1UL << MWU_NMIENSET_PREGION0WA_Pos)
#define TPI_TRIGGER_TRIGGER_Msk (0x1UL )
#define RADIO_INTENCLR_PAYLOAD_Clear (1UL)
#define LPCOMP_REFSEL_REFSEL_Ref9_16Vdd (12UL)
#define SPI_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
#define MWU_INTENCLR_PREGION0RA_Pos (25UL)
#define PPI_CHENSET_CH21_Enabled (1UL)
#define SPIS1_EASYDMA_MAXCNT_SIZE 8
#define AAR_IRKPTR_IRKPTR_Msk (0xFFFFFFFFUL << AAR_IRKPTR_IRKPTR_Pos)
#define TWI_INTENCLR_ERROR_Disabled (0UL)
#define EGU_INTENCLR_TRIGGERED12_Disabled (0UL)
#define BPROT_CONFIG0_REGION1_Enabled (1UL)
#define RADIO_RXADDRESSES_ADDR2_Disabled (0UL)
#define RADIO_INTENSET_DEVMISS_Pos (6UL)
#define UART_INTENSET_RXDRDY_Disabled (0UL)
#define SAADC_CH_CONFIG_GAIN_Gain1_2 (4UL)
#define BPROT_CONFIG3_REGION98_Pos (2UL)
#define SAADC_CH_CONFIG_GAIN_Gain1_4 (2UL)
#define SAADC_CH_CONFIG_GAIN_Gain1_5 (1UL)
#define SAADC_CH_CONFIG_GAIN_Gain1_6 (0UL)
#define TWI_ADDRESS_ADDRESS_Pos (0UL)
#define MWU_PREGION_SUBS_SR23_Include (1UL)
#define PPI_CHEN_CH6_Pos (6UL)
#define SAADC_INTENCLR_CH1LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITL_Pos)
#define BPROT_CONFIG2_REGION86_Pos (22UL)
#define SPIS_PSEL_SCK_CONNECT_Msk (0x1UL << SPIS_PSEL_SCK_CONNECT_Pos)
#define MWU_REGIONENCLR_RGN3WA_Msk (0x1UL << MWU_REGIONENCLR_RGN3WA_Pos)
#define MWU_NMIENSET_PREGION1RA_Msk (0x1UL << MWU_NMIENSET_PREGION1RA_Pos)
#define MWU_PREGION_SUBS_SR18_Exclude (0UL)
#define BPROT_CONFIG3_REGION121_Disabled (0UL)
#define SAADC_INTENCLR_STARTED_Disabled (0UL)
#define TEMP_PRESENT 
#define RADIO_RXADDRESSES_ADDR7_Pos (7UL)
#define NVMC_CONFIG_WEN_Msk (0x3UL << NVMC_CONFIG_WEN_Pos)
#define GPIO_DIRCLR_PIN14_Clear (1UL)
#define SWI3_IRQHandler SWI3_EGU3_IRQHandler
#define APSR_C_Msk (1UL << APSR_C_Pos)
#define NRF_UART1 (NRF_UART_Type *)NRF_UARTE1
#define PERIPHERAL_RESOURCE_SHARING_ENABLED 0
#define TIMER_MODE_MODE_Timer (0UL)
#define UARTE_INTENSET_TXSTARTED_Enabled (1UL)
#define EGU_INTENSET_TRIGGERED12_Msk (0x1UL << EGU_INTENSET_TRIGGERED12_Pos)
#define GPIO_DIRSET_PIN3_Output (1UL)
#define APSR_N_Pos 31U
#define EGU_INTENSET_TRIGGERED4_Set (1UL)
#define RTC_EVTENSET_TICK_Enabled (1UL)
#define CHG2 CHG[2]
#define GPIOTE_INTENSET_IN3_Enabled (1UL)
#define UARTE_PSEL_TXD_PIN_Pos (0UL)
#define MPU_PROTENSET1_PROTREG48_Set BPROT_CONFIG1_REGION48_Enabled
#define GPIO_DIRCLR_PIN15_Output (1UL)
#define UART_BAUDRATE_BAUDRATE_Baud28800 (0x0075F000UL)
#define EGU_INTENCLR_TRIGGERED1_Clear (1UL)
#define NFCT_INTEN_COLLISION_Enabled (1UL)
#define MPU_PROTENSET0_PROTREG28_Msk BPROT_CONFIG0_REGION28_Msk
#define GPIO_OUTSET_PIN0_High (1UL)
#define PPI_CHG_CH31_Excluded (0UL)
#define BPROT_CONFIG0_REGION19_Pos (19UL)
#define TWIM_PSEL_SDA_CONNECT_Connected (0UL)
#define PPI_CHG3_CH4_Included PPI_CHG_CH4_Included
#define I2S_PRESENT 
#define GPIO_LATCH_PIN14_Latched (1UL)
#define MPU_PROTENSET0_PROTREG14_Pos BPROT_CONFIG0_REGION14_Pos
#define SPIS_PSEL_SCK_CONNECT_Disconnected (1UL)
#define GPIO_OUT_PIN5_High (1UL)
#define PDM_INTENCLR_STARTED_Msk (0x1UL << PDM_INTENCLR_STARTED_Pos)
#define MACRO_MAP_REC_N(N,...) MACRO_MAP_REC_N_(N, __VA_ARGS__)
#define TWIS_CONFIG_ADDRESS1_Msk (0x1UL << TWIS_CONFIG_ADDRESS1_Pos)
#define GPIOTE_CH_NUM 8
#define POWER_RAMON_ONRAM1_Msk (0x1UL << POWER_RAMON_ONRAM1_Pos)
#define PPI_CHENSET_CH4_Disabled (0UL)
#define BPROT_CONFIG2_REGION86_Enabled (1UL)
#define NRF_MEMOBJ_CONFIG_DEBUG_COLOR 0
#define QDEC_PSEL_B_PIN_Msk (0x1FUL << QDEC_PSEL_B_PIN_Pos)
#define MWU_NMIENCLR_REGION0RA_Enabled (1UL)
#define GET_SP() gcc_current_sp()
#define QDEC_INTENSET_DBLRDY_Pos (3UL)
#define UARTE_INTENSET_RXTO_Set (1UL)
#define TWIS_INTENSET_ERROR_Pos (9UL)
#define SPIS_PSEL_CSN_CONNECT_Disconnected (1UL)
#define MWU_PREGION_SUBS_SR14_Msk (0x1UL << MWU_PREGION_SUBS_SR14_Pos)
#define QDEC_INTENCLR_ACCOF_Pos (2UL)
#define MPU_PROTENSET0_PROTREG1_Enabled BPROT_CONFIG0_REGION1_Enabled
#define CLOCK_CONFIG_DEBUG_COLOR 0
#define SAADC_INTENSET_CH7LIMITL_Enabled (1UL)
#define PWM_INTENCLR_STOPPED_Msk (0x1UL << PWM_INTENCLR_STOPPED_Pos)
#define MPU_PROTENSET1_PROTREG36_Enabled BPROT_CONFIG1_REGION36_Enabled
#define MWU_PREGION_SUBS_SR1_Msk (0x1UL << MWU_PREGION_SUBS_SR1_Pos)
#define NFCT_INTENCLR_ENDRX_Clear (1UL)
#define WDT_REQSTATUS_RR5_Msk (0x1UL << WDT_REQSTATUS_RR5_Pos)
#define NRF_BALLOC_CONFIG_DATA_TRASHING_CHECK_ENABLED 0
#define RADIO_PCNF1_WHITEEN_Disabled (0UL)
#define GPIO_DIR_PIN18_Msk (0x1UL << GPIO_DIR_PIN18_Pos)
#define __TQ_FBIT__ 127
#define MPU_PROTENSET0_PROTREG28_Enabled BPROT_CONFIG0_REGION28_Enabled
#define DWT_CTRL_EXCTRCENA_Pos 16U
#define GPIO_OUT_PIN16_Low (0UL)
#define MWU_PERREGION_SUBSTATWA_SR29_NoAccess (0UL)
#define GPIO_DIRSET_PIN12_Msk (0x1UL << GPIO_DIRSET_PIN12_Pos)
#define MWU_PERREGION_SUBSTATRA_SR28_NoAccess (0UL)
#define SAADC_INTEN_CH7LIMITH_Enabled (1UL)
#define PPI_CHENCLR_CH13_Enabled (1UL)
#define PWM_INTEN_SEQEND1_Enabled (1UL)
#define BIT_10 0x0400
#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)
#define GPIO_IN_PIN0_Pos (0UL)
#define UART_PSELRTS_PSELRTS_Pos (0UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_Pos (0UL)
#define POWER_RAM_POWER_S1RETENTION_Msk (0x1UL << POWER_RAM_POWER_S1RETENTION_Pos)
#define TIMER_SHORTS_COMPARE1_STOP_Enabled (1UL)
#define TWIS_INTENCLR_WRITE_Clear (1UL)
#define ASSERT(expr) if (NRF_ASSERT_PRESENT) { if (expr) { } else { assert_nrf_callback((uint16_t)__LINE__, (uint8_t *)__FILE__); } }
#define COMP_INTENCLR_READY_Msk (0x1UL << COMP_INTENCLR_READY_Pos)
#define TIMER_INTENCLR_COMPARE2_Disabled (0UL)
#define AAR_INTENCLR_RESOLVED_Msk (0x1UL << AAR_INTENCLR_RESOLVED_Pos)
#define QDEC_SHORTS_REPORTRDY_STOP_Pos (3UL)
#define NFCT_INTENCLR_RXERROR_Msk (0x1UL << NFCT_INTENCLR_RXERROR_Pos)
#define SAADC_CH_CONFIG_GAIN_Gain2 (6UL)
#define SAADC_CH_CONFIG_GAIN_Gain4 (7UL)
#define PWM_INTENCLR_PWMPERIODEND_Disabled (0UL)
#define FPU_MVFR0_Divide_Pos 16U
#define __USQ_FBIT__ 32
#define GPIO_IN_PIN13_High (1UL)
#define PPI_CHENSET_CH5_Set (1UL)
#define SAADC_INTENSET_CH1LIMITL_Enabled (1UL)
#define GPIOTE_INTENCLR_IN0_Enabled (1UL)
#define SPI_CONFIG_CPOL_ActiveHigh (0UL)
#define SPIM_RXD_LIST_LIST_Pos (0UL)
#define SAADC_CH_CONFIG_GAIN_Msk (0x7UL << SAADC_CH_CONFIG_GAIN_Pos)
#define GPIO_OUT_PIN2_Pos (2UL)
#define I2S_INTENCLR_STOPPED_Clear (1UL)
#define RADIO_RXCRC_RXCRC_Pos (0UL)
#define GPIO_OUTCLR_PIN27_Low (0UL)
#define PPI_CHENCLR_CH8_Pos (8UL)
#define PPI_CHG1_CH2_Pos PPI_CHG_CH2_Pos
#define GPIO_OUT_PIN16_Pos (16UL)
#define QDEC_INTENSET_STOPPED_Msk (0x1UL << QDEC_INTENSET_STOPPED_Pos)
#define QDEC_SAMPLEPER_SAMPLEPER_2048us (4UL)
#define MWU_REGIONENCLR_PRGN0WA_Pos (24UL)
#define RTC_EVTEN_COMPARE1_Msk (0x1UL << RTC_EVTEN_COMPARE1_Pos)
#define NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos (16UL)
#define GPIO_OUT_PIN26_Low (0UL)
#define SAADC_INTENSET_CH4LIMITL_Msk (0x1UL << SAADC_INTENSET_CH4LIMITL_Pos)
#define SPIS_PSEL_CSN_PIN_Pos (0UL)
#define MWU_INTEN_REGION1WA_Disabled (0UL)
#define NFCT_INTEN_RXFRAMESTART_Msk (0x1UL << NFCT_INTEN_RXFRAMESTART_Pos)
#define __ARM_FEATURE_UNALIGNED 1
#define MWU_PERREGION_SUBSTATRA_SR13_Access (1UL)
#define GPIO_DIRSET_PIN6_Msk (0x1UL << GPIO_DIRSET_PIN6_Pos)
#define PPI_CHG3_CH3_Included PPI_CHG_CH3_Included
#define GPIO_LATCH_PIN19_Pos (19UL)
#define MWU_NMIENSET_REGION1WA_Msk (0x1UL << MWU_NMIENSET_REGION1WA_Pos)
#define PPI_CHENSET_CH15_Msk (0x1UL << PPI_CHENSET_CH15_Pos)
#define FICR_TEMP_B0_B_Msk (0x3FFFUL << FICR_TEMP_B0_B_Pos)
#define MWU_PREGION_SUBS_SR9_Include (1UL)
#define GPIO_LATCH_PIN8_Msk (0x1UL << GPIO_LATCH_PIN8_Pos)
#define BPROT_CONFIG2_REGION77_Msk (0x1UL << BPROT_CONFIG2_REGION77_Pos)
#define BPROT_CONFIG3_REGION118_Pos (22UL)
#define EGU_INTEN_TRIGGERED15_Disabled (0UL)
#define MACRO_MAP_4(macro,a,...) macro(a) MACRO_MAP_3 (macro, __VA_ARGS__, )
#define DEBUG_NRF 1
#define EGU_INTEN_TRIGGERED15_Msk (0x1UL << EGU_INTEN_TRIGGERED15_Pos)
#define MWU_REGIONENCLR_PRGN1RA_Pos (27UL)
#define NFCT_INTENSET_ENDRX_Set (1UL)
#define I2S_PSEL_MCK_CONNECT_Disconnected (1UL)
#define NRF_TEMP_BASE 0x4000C000UL
#define PPI_CHEN_CH10_Msk (0x1UL << PPI_CHEN_CH10_Pos)
#define MACRO_MAP_5(macro,a,...) macro(a) MACRO_MAP_4 (macro, __VA_ARGS__, )
#define GPIO_DIRSET_PIN28_Msk (0x1UL << GPIO_DIRSET_PIN28_Pos)
#define SPIM_INTENSET_ENDTX_Set (1UL)
#define MPU_PROTENSET0_PROTREG25_Set BPROT_CONFIG0_REGION25_Enabled
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define PPI_CHENCLR_CH31_Pos (31UL)
#define MWU_NMIENCLR_REGION0WA_Clear (1UL)
#define SAADC_INTENCLR_CH5LIMITH_Clear (1UL)
#define MACRO_MAP_6(macro,a,...) macro(a) MACRO_MAP_5 (macro, __VA_ARGS__, )
#define BIT_16 0x00010000
#define NFCT_INTENCLR_ENDTX_Pos (12UL)
#define RADIO_SHORTS_END_DISABLE_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG51_Msk BPROT_CONFIG1_REGION51_Msk
#define BPROT_CONFIG1_REGION51_Pos (19UL)
#define NVMC_ERASEALL_ERASEALL_Pos (0UL)
#define GPIO_DIRSET_PIN14_Pos (14UL)
#define NRF_ERROR_NO_MEM (NRF_ERROR_BASE_NUM + 4)
#define GPIO_LATCH_PIN27_Msk (0x1UL << GPIO_LATCH_PIN27_Pos)
#define PPI_CHENCLR_CH19_Clear (1UL)
#define __FLT_DIG__ 6
#define RADIO_PREFIX0_AP2_Msk (0xFFUL << RADIO_PREFIX0_AP2_Pos)
#define MWU_NMIENSET_REGION2RA_Msk (0x1UL << MWU_NMIENSET_REGION2RA_Pos)
#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)
#define TIMER_INTENSET_COMPARE4_Enabled (1UL)
#define LPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling LPCOMP_REFSEL_REFSEL_Ref1_8Vdd
#define GPIO_IN_PIN6_Low (0UL)
#define __FLT_NORM_MAX__ 3.4028234663852886e+38F
#define TWIM_SHORTS_LASTTX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTTX_STOP_Pos)
#define CCM_MODE_MODE_Encryption (0UL)
#define MACRO_MAP_8(macro,a,...) macro(a) MACRO_MAP_7 (macro, __VA_ARGS__, )
#define QDEC_INTENCLR_STOPPED_Msk (0x1UL << QDEC_INTENCLR_STOPPED_Pos)
#define INT_FAST32_MAX INT32_MAX
#define RTC_EVTENCLR_OVRFLW_Enabled (1UL)
#define GPIO_LATCH_PIN13_Pos (13UL)
#define POWER_RAMON_OFFRAM0_Msk (0x1UL << POWER_RAMON_OFFRAM0_Pos)
#define MACRO_MAP_9(macro,a,...) macro(a) MACRO_MAP_8 (macro, __VA_ARGS__, )
#define EGU_INTENSET_TRIGGERED12_Set (1UL)
#define GPIO_DIRCLR_PIN11_Msk (0x1UL << GPIO_DIRCLR_PIN11_Pos)
#define BPROT_CONFIG2_REGION67_Enabled (1UL)
#define NRF_ERROR_MUTEX_COND_INIT_FAILED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0004)
#define SAADC_STATUS_STATUS_Msk (0x1UL << SAADC_STATUS_STATUS_Pos)
#define __UINT_FAST64_TYPE__ long long unsigned int
#define PPI_CHEN_CH24_Disabled (0UL)
#define RADIO_INTENCLR_RSSIEND_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG5_Msk BPROT_CONFIG0_REGION5_Msk
#define CCM_SCRATCHPTR_SCRATCHPTR_Pos (0UL)
#define MWU_REGIONENSET_RGN0WA_Msk (0x1UL << MWU_REGIONENSET_RGN0WA_Pos)
#define NRF_UARTE_PSEL_DISCONNECTED 0xFFFFFFFF
#define UICR_APPROTECT_PALL_Disabled (0xFFUL)
#define MPU_PROTENSET0_PROTREG22_Set BPROT_CONFIG0_REGION22_Enabled
#define MWU_INTENCLR_REGION1WA_Msk (0x1UL << MWU_INTENCLR_REGION1WA_Pos)
#define PPI_CHEN_CH16_Disabled (0UL)
#define LPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref7_8Vdd
#define PPI_CHG_CH23_Pos (23UL)
#define __ARM_FEATURE_DSP 1
#define SAADC_INTENSET_CH5LIMITH_Msk (0x1UL << SAADC_INTENSET_CH5LIMITH_Pos)
#define TPI_FFSR_TCPresent_Pos 2U
#define NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Msk (0x3FUL << NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Pos)
#define PPI_CHG2_CH8_Excluded PPI_CHG_CH8_Excluded
#define NFCT_FIELDPRESENT_LOCKDETECT_Locked (1UL)
#define UINT_FAST8_MAX UINT8_MAX
#define NFCT_RXD_FRAMECONFIG_SOF_Pos (2UL)
#define TWIM_INTENCLR_ERROR_Msk (0x1UL << TWIM_INTENCLR_ERROR_Pos)
#define MWU_PERREGION_SUBSTATRA_SR22_Pos (22UL)
#define RTC_INTENSET_COMPARE2_Enabled (1UL)
#define GPIO_IN_PIN29_Msk (0x1UL << GPIO_IN_PIN29_Pos)
#define NRF_MEMOBJ_CONFIG_LOG_ENABLED 0
#define I2S_PSEL_SDOUT_CONNECT_Msk (0x1UL << I2S_PSEL_SDOUT_CONNECT_Pos)
#define NFCT_RXD_AMOUNT_RXDATABYTES_Pos (3UL)
#define EGU_INTENSET_TRIGGERED10_Msk (0x1UL << EGU_INTENSET_TRIGGERED10_Pos)
#define EGU_INTENSET_TRIGGERED14_Disabled (0UL)
#define BPROT_CONFIG1_REGION37_Enabled (1UL)
#define SEEK_CUR 1
#define TEMP_INTENCLR_DATARDY_Msk (0x1UL << TEMP_INTENCLR_DATARDY_Pos)
#define POWER_RAMSTATUS_RAMBLOCK0_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK0_Pos)
#define EGU_INTENCLR_TRIGGERED1_Pos (1UL)
#define GPIO_IN_PIN15_Pos (15UL)
#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
#define __LACCUM_FBIT__ 31
#define GPIO_OUTSET_PIN7_Low (0UL)
#define GPIO_IN_PIN25_Low (0UL)
#define EGU_INTEN_TRIGGERED2_Disabled (0UL)
#define EGU_INTENCLR_TRIGGERED4_Disabled (0UL)
#define PPI_CHG2_CH10_Pos PPI_CHG_CH10_Pos
#define POWER_RAMONB_OFFRAM2_RAM2Off (0UL)
#define PPI_CHG3_CH3_Msk PPI_CHG_CH3_Msk
#define NFCT_INTEN_TXFRAMESTART_Pos (3UL)
#define RADIO_CRCSTATUS_CRCSTATUS_CRCOk (1UL)
#define RADIO_PCNF0_S1INCL_Automatic (0UL)
#define RADIO_DACNF_ENA0_Msk (0x1UL << RADIO_DACNF_ENA0_Pos)
#define GPIO_DIRCLR_PIN10_Clear (1UL)
#define QDEC_ACC_ACC_Msk (0xFFFFFFFFUL << QDEC_ACC_ACC_Pos)
#define QDEC_ACCREAD_ACCREAD_Pos (0UL)
#define PPI_CHG_CH10_Included (1UL)
#define I2S_PSEL_LRCK_PIN_Msk (0x1FUL << I2S_PSEL_LRCK_PIN_Pos)
#define NFCT_INTENSET_TXFRAMESTART_Set (1UL)
#define GPIOTE_INTENSET_IN6_Enabled (1UL)
#define GPIO_DIRCLR_PIN5_Pos (5UL)
#define GPIO_OUTSET_PIN16_High (1UL)
#define PPI_CHEN_CH5_Enabled (1UL)
#define RTC_INTENSET_COMPARE3_Pos (19UL)
#define UART_INTENCLR_RXDRDY_Disabled (0UL)
#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos)
#define WDT_INTENSET_TIMEOUT_Pos (0UL)
#define NVMC_ICACHECNF_CACHEEN_Enabled (1UL)
#define ECB_INTENSET_ERRORECB_Pos (1UL)
#define MWU_NMIEN_PREGION0RA_Pos (25UL)
#define GPIO_OUT_PIN11_Msk (0x1UL << GPIO_OUT_PIN11_Pos)
#define GPIO_DIRSET_PIN1_Output (1UL)
#define SPIS_ENABLE_ENABLE_Disabled (0UL)
#define SPIS_ENABLE_ENABLE_Enabled (2UL)
#define MWU_REGIONENCLR_RGN0RA_Msk (0x1UL << MWU_REGIONENCLR_RGN0RA_Pos)
#define RNG_INTENSET_VALRDY_Set (1UL)
#define UARTE_INTENCLR_NCTS_Enabled (1UL)
#define SPIS_INTENCLR_ACQUIRED_Msk (0x1UL << SPIS_INTENCLR_ACQUIRED_Pos)
#define FICR_NFC_TAGHEADER0_MFGID_Msk (0xFFUL << FICR_NFC_TAGHEADER0_MFGID_Pos)
#define BPROT_CONFIG3_REGION109_Msk (0x1UL << BPROT_CONFIG3_REGION109_Pos)
#define MWU_REGIONENCLR_PRGN1WA_Msk (0x1UL << MWU_REGIONENCLR_PRGN1WA_Pos)
#define GPIO_DIRSET_PIN0_Set (1UL)
#define MWU_INTENCLR_PREGION1RA_Enabled (1UL)
#define SPI_ENABLE_ENABLE_Enabled (1UL)
#define MWU_INTENCLR_PREGION0WA_Pos (24UL)
#define __INT64_TYPE__ long long int
#define GPIO_DIRSET_PIN10_Msk (0x1UL << GPIO_DIRSET_PIN10_Pos)
#define PPI_CHENCLR_CH22_Msk (0x1UL << PPI_CHENCLR_CH22_Pos)
#define GPIO_OUTSET_PIN21_High (1UL)
#define TWIM_SHORTS_LASTRX_STARTTX_Msk (0x1UL << TWIM_SHORTS_LASTRX_STARTTX_Pos)
#define NRF_CCM ((NRF_CCM_Type *) NRF_CCM_BASE)
#define EGU_INTENCLR_TRIGGERED12_Msk (0x1UL << EGU_INTENCLR_TRIGGERED12_Pos)
#define UART_CONFIG_PARITY_Excluded (0x0UL)
#define EGU_INTENSET_TRIGGERED9_Msk (0x1UL << EGU_INTENSET_TRIGGERED9_Pos)
#define BPROT_CONFIG1_REGION42_Msk (0x1UL << BPROT_CONFIG1_REGION42_Pos)
#define LPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref6_8Vdd
#define RADIO_DACNF_ENA0_Disabled (0UL)
#define GPIO_DIR_PIN5_Msk (0x1UL << GPIO_DIR_PIN5_Pos)
#define POWER_INTENCLR_SLEEPENTER_Clear (1UL)
#define BPROT_CONFIG3_REGION99_Pos (3UL)
#define BPROT_CONFIG2_REGION71_Pos (7UL)
#define GPIO_DIRSET_PIN22_Set (1UL)
#define BPROT_CONFIG3_REGION114_Disabled (0UL)
#define QDEC_INTENCLR_DBLRDY_Msk (0x1UL << QDEC_INTENCLR_DBLRDY_Pos)
#define BPROT_CONFIG0_REGION30_Msk (0x1UL << BPROT_CONFIG0_REGION30_Pos)
#define MACRO_MAP_N(N,...) MACRO_MAP_N_(N, __VA_ARGS__)
#define MPU_PROTENSET1_PROTREG33_Enabled BPROT_CONFIG1_REGION33_Enabled
#define MWU_NMIENCLR_REGION3WA_Clear (1UL)
#define BPROT_CONFIG3_REGION106_Disabled (0UL)
#define UINT32_C(x) (x ##UL)
#define MWU_PREGION_SUBS_SR29_Include (1UL)
#define CLOCK_INTENSET_DONE_Pos (3UL)
#define MWU_NMIENCLR_REGION3WA_Enabled (1UL)
#define FICR_NFC_TAGHEADER0_UD1_Pos (8UL)
#define PPI_CHENSET_CH28_Set (1UL)
#define FICR_CODEPAGESIZE_CODEPAGESIZE_Msk (0xFFFFFFFFUL << FICR_CODEPAGESIZE_CODEPAGESIZE_Pos)
#define PWM_PSEL_OUT_PIN_Msk (0x1FUL << PWM_PSEL_OUT_PIN_Pos)
#define EGU_INTEN_TRIGGERED13_Enabled (1UL)
#define MWU_INTEN_REGION0WA_Enabled (1UL)
#define LPCOMP_ANADETECT_ANADETECT_Down (2UL)
#define GPIO_OUT_PIN8_Pos (8UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV30 (0x08800000UL)
#define SPIS_INTENCLR_ENDRX_Msk (0x1UL << SPIS_INTENCLR_ENDRX_Pos)
#define MWU_REGIONEN_RGN0WA_Msk (0x1UL << MWU_REGIONEN_RGN0WA_Pos)
#define NRF_POWER ((NRF_POWER_Type *) NRF_POWER_BASE)
#define PPI_CHG_CH14_Msk (0x1UL << PPI_CHG_CH14_Pos)
#define UARTE_INTEN_TXSTARTED_Pos (20UL)
#define MPU_PROTENSET0_PROTREG16_Enabled BPROT_CONFIG0_REGION16_Enabled
#define GPIO_OUTSET_PIN20_Pos (20UL)
#define GPIO_OUT_PIN19_High (1UL)
#define MWU_PREGION_SUBS_SR5_Include (1UL)
#define TIMER_INTENSET_COMPARE0_Enabled (1UL)
#define POWER_RAM_POWERCLR_S0POWER_Pos (0UL)
#define SAADC_INTENCLR_END_Disabled (0UL)
#define MWU_PERREGION_SUBSTATRA_SR30_Access (1UL)
#define PPI_CHEN_CH25_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG47_Enabled BPROT_CONFIG1_REGION47_Enabled
#define GPIO_OUTCLR_PIN11_High (1UL)
#define __IOM volatile
#define PDM_INTENCLR_STARTED_Pos (0UL)
#define SAADC_INTENCLR_CH6LIMITH_Enabled (1UL)
#define MWU_PREGION_SUBS_SR22_Pos (22UL)
#define TWI_ENABLE_ENABLE_Pos (0UL)
#define MWU_INTENCLR_REGION2RA_Enabled (1UL)
#define GPIO_OUTSET_PIN31_Pos (31UL)
#define PPI_CHG3_CH12_Msk PPI_CHG_CH12_Msk
#define __FP_FAST_FMAF32 1
#define UART_BAUDRATE_BAUDRATE_Baud38400 (0x009D5000UL)
#define INT_FAST32_MIN INT32_MIN
#define MWU_PERREGION_SUBSTATRA_SR13_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR13_Pos)
#define GPIO_DIR_PIN19_Output (1UL)
#define TWIM_INTENCLR_TXSTARTED_Pos (20UL)
#define MPU_PROTENSET1_PROTREG49_Enabled BPROT_CONFIG1_REGION49_Enabled
#define SAADC_INTEN_DONE_Enabled (1UL)
#define GPIO_DIR_PIN26_Pos (26UL)
#define MPU_PROTENSET0_PROTREG23_Set BPROT_CONFIG0_REGION23_Enabled
#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U
#define SAADC_INTENSET_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENSET_CALIBRATEDONE_Pos)
#define MWU_INTEN_REGION3RA_Disabled (0UL)
#define GPIO_OUTSET_PIN19_Set (1UL)
#define MWU_REGIONEN_RGN1RA_Msk (0x1UL << MWU_REGIONEN_RGN1RA_Pos)
#define __FLT32_NORM_MAX__ 3.4028234663852886e+38F32
#define TWIS_CONFIG_ADDRESS1_Pos (1UL)
#define NRF_TIMER3_BASE 0x4001A000UL
#define GPIO_OUT_PIN24_High (1UL)
#define TWIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_RXD_PTR_PTR_Pos)
#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)
#define PPI_CHG2_CH2_Included PPI_CHG_CH2_Included
#define WDT_CONFIG_SLEEP_Msk (0x1UL << WDT_CONFIG_SLEEP_Pos)
#define CH3_EEP CH[3].EEP
#define POWER_RESETREAS_NFC_Detected (1UL)
#define BPROT_CONFIG3_REGION99_Disabled (0UL)
#define GPIO_OUTSET_PIN5_Set (1UL)
#define RTC_EVTENCLR_TICK_Clear (1UL)
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
#define RADIO_DAI_DAI_Pos (0UL)
#define TASKS_CHG0DIS TASKS_CHG[0].DIS
#define FICR_TEMP_A2_A_Pos (0UL)
#define GPIO_IN_PIN22_Msk (0x1UL << GPIO_IN_PIN22_Pos)
#define PPI_CHG0_CH12_Included PPI_CHG_CH12_Included
#define NFCT_FRAMESTATUS_RX_CRCERROR_CRCError (1UL)
#define GPIO_OUTCLR_PIN8_High (1UL)
#define GPIO_DIRSET_PIN18_Output (1UL)
#define RTC_INTENCLR_TICK_Pos (0UL)
#define I2S_CONFIG_TXEN_TXEN_Pos (0UL)
#define I2S_ENABLE_ENABLE_ENABLE I2S_ENABLE_ENABLE_Enabled
#define GPIO_DIR_PIN14_Msk (0x1UL << GPIO_DIR_PIN14_Pos)
#define LPCOMP_REFSEL_REFSEL_Msk (0xFUL << LPCOMP_REFSEL_REFSEL_Pos)
#define PWM_INTENCLR_SEQSTARTED0_Enabled (1UL)
#define MWU_INTENCLR_REGION2WA_Msk (0x1UL << MWU_INTENCLR_REGION2WA_Pos)
#define RTC_EVTEN_OVRFLW_Enabled (1UL)
#define TWIS_INTENSET_READ_Pos (26UL)
#define GPIOTE_INTENSET_IN1_Msk (0x1UL << GPIOTE_INTENSET_IN1_Pos)
#define __arm__ 1
#define MWU_PERREGION_SUBSTATWA_SR20_NoAccess (0UL)
#define TWIM_INTENCLR_SUSPENDED_Enabled (1UL)
#define __FLT64_MAX__ 1.7976931348623157e+308F64
#define EGU_INTENCLR_TRIGGERED13_Clear (1UL)
#define TWIM_ENABLE_ENABLE_Enabled (6UL)
#define RADIO_INTENCLR_ADDRESS_Clear (1UL)
#define PPI_CHG_CH17_Excluded (0UL)
#define RTC0_ENABLED 1
#define UART_ERRORSRC_BREAK_Msk (0x1UL << UART_ERRORSRC_BREAK_Pos)
#define UARTE_COUNT 1
#define PWM_COUNTERTOP_COUNTERTOP_Pos (0UL)
#define CLOCK_INTENCLR_HFCLKSTARTED_Clear (1UL)
#define PPI_CHENSET_CH18_Msk (0x1UL << PPI_CHENSET_CH18_Pos)
#define BPROT_CONFIG3_REGION97_Pos (1UL)
#define AMOUNTRX RXD.AMOUNT
#define __INT_MAX__ 0x7fffffff
#define MWU_PERREGION_SUBSTATRA_SR31_NoAccess (0UL)
#define NFCT_INTENCLR_RXFRAMEEND_Enabled (1UL)
#define TWIM_INTENCLR_STOPPED_Clear (1UL)
#define PPI_CHG_CH25_Included (1UL)
#define PPI_CHEN_CH5_Pos (5UL)
#define BPROT_CONFIG2_REGION85_Pos (21UL)
#define PDM_SAMPLE_PTR_SAMPLEPTR_Msk (0xFFFFFFFFUL << PDM_SAMPLE_PTR_SAMPLEPTR_Pos)
#define PPI_CHG1_CH14_Excluded PPI_CHG_CH14_Excluded
#define GPIO_DIRSET_PIN8_Input (0UL)
#define PWM0_EASYDMA_MAXCNT_SIZE 15
#define PWM_SHORTS_SEQEND1_STOP_Pos (1UL)
#define UART_TXD_TXD_Pos (0UL)
#define SAADC_INTENCLR_CH1LIMITL_Clear (1UL)
#define PPI_CHG_CH17_Included (1UL)
#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled (1UL)
#define LPCOMP_SHORTS_READY_STOP_Disabled (0UL)
#define MACRO_MAP_REC_1(macro,a,...) macro(a)
#define __INT_LEAST64_WIDTH__ 64
#define RADIO_RXADDRESSES_ADDR6_Pos (6UL)
#define TWIM_INTENCLR_LASTTX_Enabled (1UL)
#define NFCT_INTENCLR_STARTED_Disabled (0UL)
#define GPIO_DIRCLR_PIN5_Output (1UL)
#define I2S_CONFIG_TXEN_TXEN_Disabled (0UL)
#define SAADC_INTENSET_CH0LIMITL_Set (1UL)
#define PPI_CHENSET_CH31_Msk (0x1UL << PPI_CHENSET_CH31_Pos)
#define MWU_INTENSET_PREGION0WA_Msk (0x1UL << MWU_INTENSET_PREGION0WA_Pos)
#define POWER_RAM_POWER_S1POWER_Off (0UL)
#define MPU_PROTENSET1_PROTREG43_Set BPROT_CONFIG1_REGION43_Enabled
#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos)
#define MWU_INTENCLR_REGION2RA_Msk (0x1UL << MWU_INTENCLR_REGION2RA_Pos)
#define APP_USBD_CDC_ACM_CONFIG_LOG_ENABLED 0
#define SAADC_INTENCLR_CALIBRATEDONE_Disabled (0UL)
#define GPIOTE_INTENCLR_IN6_Msk (0x1UL << GPIOTE_INTENCLR_IN6_Pos)
#define __INT_LEAST32_TYPE__ long int
#define EGU_INTENSET_TRIGGERED15_Set (1UL)
#define RTC_EVTENCLR_TICK_Msk (0x1UL << RTC_EVTENCLR_TICK_Pos)
#define PPI_CHG2_CH11_Pos PPI_CHG_CH11_Pos
#define NFCT_SENSRES_BITFRAMESDD_SDD00100 (4UL)
#define TWI_INTENCLR_ERROR_Clear (1UL)
#define CH6_EEP CH[6].EEP
#define NRF_ERROR_MUTEX_INIT_FAILED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0001)
#define SPIS_RXD_PTR_PTR_Pos (0UL)
#define SAADC_ENABLE_ENABLE_Enabled (1UL)
#define BPROT_CONFIG0_REGION18_Pos (18UL)
#define GPIO_OUTCLR_PIN5_High (1UL)
#define UARTE_INTENCLR_TXDRDY_Enabled (1UL)
#define __LFRACT_FBIT__ 31
#define BPROT_CONFIG1_REGION35_Enabled (1UL)
#define NRF_TEMP ((NRF_TEMP_Type *) NRF_TEMP_BASE)
#define UARTE_BAUDRATE_BAUDRATE_Baud28800 (0x0075C000UL)
#define MPU_PROTENSET0_PROTREG13_Pos BPROT_CONFIG0_REGION13_Pos
#define SAADC_INTENSET_DONE_Enabled (1UL)
#define DWT_CTRL_NOCYCCNT_Pos 25U
#define SPIM_SHORTS_END_START_Disabled (0UL)
#define BPROT_CONFIG2_REGION82_Disabled (0UL)
#define RADIO_DACNF_ENA7_Disabled (0UL)
#define TWIS_CONFIG_ADDRESS0_Msk (0x1UL << TWIS_CONFIG_ADDRESS0_Pos)
#define CCM_INTENCLR_ENDKSGEN_Msk (0x1UL << CCM_INTENCLR_ENDKSGEN_Pos)
#define POWER_RAMON_ONRAM0_Msk (0x1UL << POWER_RAMON_ONRAM0_Pos)
#define MWU_INTENSET_PREGION1RA_Msk (0x1UL << MWU_INTENSET_PREGION1RA_Pos)
#define RADIO_PCNF0_S1INCL_Pos (20UL)
#define GPIO_DIRCLR_PIN7_Input (0UL)
#define __LDBL_MAX_10_EXP__ 308
#define SAADC_INTEN_CH0LIMITL_Pos (7UL)
#define MWU_PERREGION_SUBSTATRA_SR9_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR9_Pos)
#define MWU_NMIENCLR_PREGION1WA_Msk (0x1UL << MWU_NMIENCLR_PREGION1WA_Pos)
#define TEMP_INTENCLR_DATARDY_Clear (1UL)
#define BPROT_CONFIG2_REGION74_Disabled (0UL)
#define PPI_CHG2_CH2_Msk PPI_CHG_CH2_Msk
#define MWU_PREGION_SUBS_SR13_Msk (0x1UL << MWU_PREGION_SUBS_SR13_Pos)
#define FICR_NFC_TAGHEADER2_UD11_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD11_Pos)
#define MWU_PERREGION_SUBSTATRA_SR4_Access (1UL)
#define PPI_CHENCLR_CH31_Clear (1UL)
#define GPIO_OUTSET_PIN22_Msk (0x1UL << GPIO_OUTSET_PIN22_Pos)
#define EGU5_CH_NUM 16
#define NRF_RADIO_BASE 0x40001000UL
#define ER0 ER[0]
#define MWU_PREGION_SUBS_SR0_Msk (0x1UL << MWU_PREGION_SUBS_SR0_Pos)
#define ER2 ER[2]
#define ER3 ER[3]
#define QDEC_INTENCLR_SAMPLERDY_Disabled (0UL)
#define COMP_HYST_HYST_Pos (0UL)
#define WDT_REQSTATUS_RR4_Msk (0x1UL << WDT_REQSTATUS_RR4_Pos)
#define BPROT_CONFIG2_REGION66_Disabled (0UL)
#define RADIO_TXPOWER_TXPOWER_Neg20dBm (0xECUL)
#define I2S_PSEL_SCK_PIN_Pos (0UL)
#define QDEC_PSEL_LED_CONNECT_Pos (31UL)
#define GPIO_DIR_PIN17_Msk (0x1UL << GPIO_DIR_PIN17_Pos)
#define GPIO_DIR_PIN28_Input (0UL)
#define MWU_PREGION_SUBS_SR25_Exclude (0UL)
#define EGU1_CH_NUM 16
#define SAADC_INTENSET_CH0LIMITL_Enabled (1UL)
#define __ARM_FEATURE_SIMD32 1
#define GPIO_IN_PIN29_High (1UL)
#define DWT_CTRL_PCSAMPLENA_Pos 12U
#define RADIO_INTENCLR_READY_Msk (0x1UL << RADIO_INTENCLR_READY_Pos)
#define MWU_REGIONENSET_RGN3WA_Set (1UL)
#define MWU_INTENCLR_REGION3WA_Enabled (1UL)
#define POWER_INTENCLR_SLEEPEXIT_Enabled (1UL)
#define MWU_NMIENCLR_REGION1WA_Enabled (1UL)
#define RADIO_BASE1_BASE1_Msk (0xFFFFFFFFUL << RADIO_BASE1_BASE1_Pos)
#define QDEC_SHORTS_DBLRDY_STOP_Disabled (0UL)
#define TWIM_SHORTS_LASTTX_STARTRX_Disabled (0UL)
#define CCM_INTENSET_ERROR_Pos (2UL)
#define GPIO_OUT_PIN29_Msk (0x1UL << GPIO_OUT_PIN29_Pos)
#define UARTE_INTEN_ENDTX_Pos (8UL)
#define PPI_CHENSET_CH4_Set (1UL)
#define MWU_INTEN_REGION0RA_Disabled (0UL)
#define MWU_PREGION_SUBS_SR1_Exclude (0UL)
#define I2S_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << I2S_TXD_PTR_PTR_Pos)
#define MWU_PERREGION_SUBSTATWA_SR28_Access (1UL)
#define GPIO_OUT_PIN1_Pos (1UL)
#define PPI_CHG2_CH5_Msk PPI_CHG_CH5_Msk
#define GPIO_OUTCLR_PIN26_Low (0UL)
#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled (0UL)
#define I2S_CONFIG_TXEN_TXEN_Msk (0x1UL << I2S_CONFIG_TXEN_TXEN_Pos)
#define PPI_CHENCLR_CH7_Pos (7UL)
#define WDT_COUNT 1
#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL )
#define GPIO_OUT_PIN15_Pos (15UL)
#define BIT_11 0x0800
#define BIT_12 0x1000
#define BIT_13 0x2000
#define BIT_14 0x4000
#define BIT_15 0x8000
#define xPSR_GE_Pos 16U
#define BIT_17 0x00020000
#define BIT_18 0x00040000
#define BIT_19 0x00080000
#define RTC_EVTEN_COMPARE0_Msk (0x1UL << RTC_EVTEN_COMPARE0_Pos)
#define GPIO_OUT_PIN25_Low (0UL)
#define EGU_INTENSET_TRIGGERED5_Pos (5UL)
#define SPIM_INTENSET_STOPPED_Enabled (1UL)
#define SPIS_CONFIG_LOG_ENABLED 0
#define UARTE_SHORTS_ENDRX_STARTRX_Pos (5UL)
#define QDEC_PSEL_B_CONNECT_Disconnected (1UL)
#define UART_ERRORSRC_PARITY_Msk (0x1UL << UART_ERRORSRC_PARITY_Pos)
#define MWU_INTENCLR_PREGION0WA_Clear (1UL)
#define I2S_INTENCLR_STOPPED_Disabled (0UL)
#define QDEC_REPORTPER_REPORTPER_40Smpl (1UL)
#define BIT_20 0x00100000
#define BIT_21 0x00200000
#define BIT_22 0x00400000
#define BIT_23 0x00800000
#define BIT_24 0x01000000
#define SPIM_RXD_MAXCNT_MAXCNT_Pos (0UL)
#define BIT_28 0x10000000
#define BIT_29 0x20000000
#define GPIO_LATCH_PIN7_Msk (0x1UL << GPIO_LATCH_PIN7_Pos)
#define SAADC_INTEN_CH1LIMITH_Pos (8UL)
#define BPROT_CONFIG2_REGION76_Msk (0x1UL << BPROT_CONFIG2_REGION76_Pos)
#define __SIZEOF_WCHAR_T__ 4
#define BPROT_CONFIG3_REGION117_Pos (21UL)
#define LPCOMP_SHORTS_DOWN_STOP_Enabled (1UL)
#define POWER_RAM_POWERSET_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S0RETENTION_Pos)
#define RADIO_SHORTS_ADDRESS_BCSTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_BCSTART_Pos)
#define PPI_CHG2_CH3_Included PPI_CHG_CH3_Included
#define GPIO_DIRSET_PIN27_Msk (0x1UL << GPIO_DIRSET_PIN27_Pos)
#define MWU_NMIENSET_PREGION0RA_Set (1UL)
#define MPU_PROTENSET1_PROTREG46_Set BPROT_CONFIG1_REGION46_Enabled
#define GPIO_DIR_PIN1_Pos (1UL)
#define SPIM2_MAX_DATARATE 8
#define PWM_DECODER_MODE_Msk (0x1UL << PWM_DECODER_MODE_Pos)
#define GPIO_DIRSET_PIN31_Input (0UL)
#define GPIO_DIR_PIN0_Output (1UL)
#define RADIO_INTENCLR_DEVMATCH_Pos (5UL)
#define GPIOTE_INTENCLR_IN0_Disabled (0UL)
#define BIT_30 0x40000000
#define BIT_31 0x80000000
#define MPU_PROTENSET1_PROTREG50_Msk BPROT_CONFIG1_REGION50_Msk
#define PPI_CHG_CH4_Excluded (0UL)
#define GPIO_DIRSET_PIN13_Pos (13UL)
#define GPIO_LATCH_PIN26_Msk (0x1UL << GPIO_LATCH_PIN26_Pos)
#define CLOCK_TRACECONFIG_TRACEMUX_Serial (1UL)
#define RADIO_PREFIX0_AP1_Msk (0xFFUL << RADIO_PREFIX0_AP1_Pos)
#define SAADC_CH_CONFIG_RESN_Bypass (0UL)
#define TWIM_INTENSET_ERROR_Enabled (1UL)
#define GPIO_LATCH_PIN27_Latched (1UL)
#define RADIO_STATE_STATE_TxIdle (10UL)
#define SPI_CONFIG_CPHA_Leading (0UL)
#define UART_INTENSET_ERROR_Disabled (0UL)
#define DWT_CTRL_NOTRCPKT_Pos 27U
#define GPIO_LATCH_PIN12_Pos (12UL)
#define POWER_INTENSET_SLEEPEXIT_Pos (6UL)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define GPIO_DIRCLR_PIN10_Msk (0x1UL << GPIO_DIRCLR_PIN10_Pos)
#define PPI_CHENSET_CH19_Pos (19UL)
#define UARTE_INTENCLR_TXSTOPPED_Msk (0x1UL << UARTE_INTENCLR_TXSTOPPED_Pos)
#define MWU_REGIONENSET_RGN1RA_Msk (0x1UL << MWU_REGIONENSET_RGN1RA_Pos)
#define RADIO_INTENCLR_PAYLOAD_Disabled (0UL)
#define MWU_REGIONENSET_PRGN1WA_Disabled (0UL)
#define SPIM_PSEL_SCK_PIN_Pos (0UL)
#define RTC_EVTEN_COMPARE1_Enabled (1UL)
#define EGU_INTENSET_TRIGGERED2_Set (1UL)
#define RADIO_CRCCNF_SKIPADDR_Pos (8UL)
#define MPU_RASR_SIZE_Pos 1U
#define LPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref2_8Vdd
#define PWM_INTENCLR_LOOPSDONE_Msk (0x1UL << PWM_INTENCLR_LOOPSDONE_Pos)
#define COMP_EXTREFSEL_EXTREFSEL_Pos (0UL)
#define BPROT_CONFIG1_REGION33_Disabled (0UL)
#define BPROT_CONFIG0_REGION9_Msk (0x1UL << BPROT_CONFIG0_REGION9_Pos)
#define PPI_CHG_CH22_Pos (22UL)
#define FICR_TEMP_T4_T_Msk (0xFFUL << FICR_TEMP_T4_T_Pos)
#define PPI_CHG0_CH13_Pos PPI_CHG_CH13_Pos
#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)
#define UICR_NRFFW_NRFFW_Pos (0UL)
#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled (1UL)
#define PPI_CHENCLR_CH26_Enabled (1UL)
#define MPU_PROTENSET0_PROTREG4_Msk BPROT_CONFIG0_REGION4_Msk
#define TWI_INTENSET_SUSPENDED_Enabled (1UL)
#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)
#define UARTE_INTEN_NCTS_Disabled (0UL)
#define GPIO_DIRSET_PIN18_Msk (0x1UL << GPIO_DIRSET_PIN18_Pos)
#define NRF_BPROT ((NRF_BPROT_Type *) NRF_BPROT_BASE)
#define UARTE_INTEN_CTS_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR21_Pos (21UL)
#define TWIM_SHORTS_LASTTX_SUSPEND_Pos (8UL)
#define PPI_CHG0_CH2_Msk PPI_CHG_CH2_Msk
#define BPROT_CONFIG2_REGION69_Msk (0x1UL << BPROT_CONFIG2_REGION69_Pos)
#define MWU_NMIENSET_PREGION0WA_Disabled (0UL)
#define GPIO_IN_PIN28_Msk (0x1UL << GPIO_IN_PIN28_Pos)
#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled (0UL)
#define PPI_CHENSET_CH15_Enabled (1UL)
#define SAADC_INTENCLR_CALIBRATEDONE_Pos (4UL)
#define MWU_PERREGION_SUBSTATRA_SR2_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR2_Pos)
#define BPROT_CONFIG2_REGION89_Disabled (0UL)
#define PWM_DECODER_MODE_NextStep (1UL)
#define SAADC_INTEN_END_Pos (1UL)
#define __INT_FAST8_TYPE__ int
#define NRF_SPIM0_BASE 0x40003000UL
#define EGU_INTENCLR_TRIGGERED0_Pos (0UL)
#define GPIO_IN_PIN14_Pos (14UL)
#define GPIO_OUT_PIN24_Pos (24UL)
#define POWER_RAM_POWERCLR_S1POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S1POWER_Pos)
#define TWIM_INTEN_RXSTARTED_Pos (19UL)
#define GPIO_DIRSET_PIN4_Input (0UL)
#define GPIO_OUTSET_PIN6_Low (0UL)
#define GPIO_IN_PIN24_Low (0UL)
#define SAADC_INTENCLR_CH1LIMITH_Clear (1UL)
#define GPIO_DIRCLR_PIN23_Output (1UL)
#define TEMP_INTENSET_DATARDY_Enabled (1UL)
#define PPI_CHG3_CH2_Msk PPI_CHG_CH2_Msk
#define TWI_ADDRESS_ADDRESS_Msk (0x7FUL << TWI_ADDRESS_ADDRESS_Pos)
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define RADIO_PCNF0_LFLEN_Pos (0UL)
#define RADIO_DACNF_TXADD4_Msk (0x1UL << RADIO_DACNF_TXADD4_Pos)
#define _FLD2VAL(field,value) ((value & field ## _Msk) >> field ## _Pos)
#define EGU_INTENSET_TRIGGERED2_Enabled (1UL)
#define I2S_CONFIG_MCKEN_MCKEN_Disabled (0UL)
#define RTC_INTENSET_TICK_Msk (0x1UL << RTC_INTENSET_TICK_Pos)
#define PPI_CHG1_CH15_Msk PPI_CHG_CH15_Msk
#define RTC_INTENSET_COMPARE2_Pos (18UL)
#define DWT_CPICNT_CPICNT_Msk (0xFFUL )
#define GPIO_DIRSET_PIN5_Msk (0x1UL << GPIO_DIRSET_PIN5_Pos)
#define PSELMISO PSEL.MISO
#define MWU_INTEN_PREGION0RA_Enabled (1UL)
#define MWU_NMIENSET_REGION0WA_Set (1UL)
#define MWU_INTENCLR_REGION1RA_Clear (1UL)
#define EGU_INTENCLR_TRIGGERED0_Disabled (0UL)
#define TIMER_SHORTS_COMPARE0_STOP_Pos (8UL)
#define POWER_RESETREAS_NFC_NotDetected (0UL)
#define MWU_REGIONENCLR_PRGN0RA_Clear (1UL)
#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)
#define BF_CX_BOFF_MASK (0xffU << BF_CX_BOFF_POS)
#define BPROT_CONFIG3_REGION108_Msk (0x1UL << BPROT_CONFIG3_REGION108_Pos)
#define SPIM_PSEL_MISO_CONNECT_Disconnected (1UL)
#define PPI_CHG1_CH2_Excluded PPI_CHG_CH2_Excluded
#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)
#define SPIS_PSEL_MISO_PIN_Pos (0UL)
#define NFCT_INTENCLR_SELECTED_Clear (1UL)
#define NVMC_ICACHECNF_CACHEEN_Msk (0x1UL << NVMC_ICACHECNF_CACHEEN_Pos)
#define PPI_CHENCLR_CH21_Msk (0x1UL << PPI_CHENCLR_CH21_Pos)
#define EGU_INTEN_TRIGGERED14_Enabled (1UL)
#define NRF_SWI2_BASE 0x40016000UL
#define PPI_CHENCLR_CH11_Disabled (0UL)
#define GPIO_DIRCLR_PIN3_Input (0UL)
#define EGU_INTENCLR_TRIGGERED11_Msk (0x1UL << EGU_INTENCLR_TRIGGERED11_Pos)
#define ITM_TCR_SYNCENA_Pos 2U
#define IR2 IR[2]
#define BPROT_CONFIG1_REGION41_Msk (0x1UL << BPROT_CONFIG1_REGION41_Pos)
#define APP_ERROR_HANDLER(ERR_CODE) do { app_error_handler((ERR_CODE), __LINE__, (uint8_t*) __FILE__); } while (0)
#define GPIO_DIR_PIN4_Msk (0x1UL << GPIO_DIR_PIN4_Pos)
#define TPI_ITCTRL_Mode_Pos 0U
#define LPCOMP_SHORTS_CROSS_STOP_Pos (4UL)
#define MWU_NMIENSET_REGION1RA_Set (1UL)
#define SCB_CFSR_USGFAULTSR_Pos 16U
#define UARTE_INTENCLR_TXDRDY_Clear (1UL)
#define PPI_CHG1_CH7_Excluded PPI_CHG_CH7_Excluded
#define CLOCK_INTENCLR_CTTO_Disabled (0UL)
#define PPI_CHG0_CH12_Excluded PPI_CHG_CH12_Excluded
#define PPI_CHENCLR_CH4_Enabled (1UL)
#define POWER_RAMSTATUS_RAMBLOCK1_On (1UL)
#define CLOCK_CONFIG_LF_SRC 1
#define UART_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL)
#define QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG38_Pos BPROT_CONFIG1_REGION38_Pos
#define SCB_DFSR_VCATCH_Pos 3U
#define ITM_TCR_ITMENA_Msk (1UL )
#define GPIO_DIR_PIN24_Input (0UL)
#define QDEC_INTENSET_REPORTRDY_Pos (1UL)
#define UARTE_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UARTE_BAUDRATE_BAUDRATE_Pos)
#define PPI_CHENSET_CH27_Set (1UL)
#define __STDC_UTF_32__ 1
#define POWER_RESETREAS_DOG_Msk (0x1UL << POWER_RESETREAS_DOG_Pos)
#define PWM_DECODER_LOAD_Individual (2UL)
#define __INT_FAST8_WIDTH__ 32
#define NRF_UART_H__ 
#define MWU_NMIENSET_REGION3RA_Enabled (1UL)
#define TWIM_TXD_LIST_LIST_Disabled (0UL)
#define WDT_RREN_RR2_Pos (2UL)
#define GPIO_OUTCLR_PIN27_High (1UL)
#define PPI_CHG_CH13_Msk (0x1UL << PPI_CHG_CH13_Pos)
#define NRF_PERIPHERALS_H 
#define SPI_CONFIG_CPHA_Trailing (1UL)
#define GPIOTE_INTENCLR_IN7_Disabled (0UL)
#define __INTMAX_MAX__ 0x7fffffffffffffffLL
#define MPU_PROTENSET1_PROTREG60_Enabled BPROT_CONFIG1_REGION60_Enabled
#define MWU_PERREGION_SUBSTATWA_SR29_Pos (29UL)
#define MWU_PERREGION_SUBSTATRA_SR21_Access (1UL)
#define SAADC_INTEN_CH7LIMITL_Pos (21UL)
#define MPU_PROTENSET1_PROTREG41_Enabled BPROT_CONFIG1_REGION41_Enabled
#define SWI_CONFIG_DEBUG_COLOR 0
#define PPI_CHG2_CH12_Excluded PPI_CHG_CH12_Excluded
#define NRF_QUEUE_INTERFACE_DEF(_type,_name,_p_queue) ret_code_t _name ##_push(_type const * p_element) { GCC_PRAGMA("GCC diagnostic push") GCC_PRAGMA("GCC diagnostic ignored \"-Waddress\"") ASSERT((_p_queue) != NULL); ASSERT((_p_queue)->element_size == sizeof(_type)); GCC_PRAGMA("GCC diagnostic pop") return nrf_queue_push((_p_queue), p_element); } ret_code_t _name ##_pop(_type * p_element) { GCC_PRAGMA("GCC diagnostic push") GCC_PRAGMA("GCC diagnostic ignored \"-Waddress\"") ASSERT((_p_queue) != NULL); ASSERT((_p_queue)->element_size == sizeof(_type)); GCC_PRAGMA("GCC diagnostic pop") return nrf_queue_pop((_p_queue), p_element); } ret_code_t _name ##_peek(_type * p_element) { GCC_PRAGMA("GCC diagnostic push") GCC_PRAGMA("GCC diagnostic ignored \"-Waddress\"") ASSERT((_p_queue) != NULL); ASSERT((_p_queue)->element_size == sizeof(_type)); GCC_PRAGMA("GCC diagnostic pop") return nrf_queue_peek((_p_queue), p_element); } ret_code_t _name ##_write(_type const * p_data, size_t element_count) { GCC_PRAGMA("GCC diagnostic push") GCC_PRAGMA("GCC diagnostic ignored \"-Waddress\"") ASSERT((_p_queue) != NULL); ASSERT((_p_queue)->element_size == sizeof(_type)); GCC_PRAGMA("GCC diagnostic pop") return nrf_queue_write((_p_queue), p_data, element_count); } ret_code_t _name ##_read(_type * p_data, size_t element_count) { GCC_PRAGMA("GCC diagnostic push") GCC_PRAGMA("GCC diagnostic ignored \"-Waddress\"") ASSERT((_p_queue) != NULL); ASSERT((_p_queue)->element_size == sizeof(_type)); GCC_PRAGMA("GCC diagnostic pop") return nrf_queue_read((_p_queue), p_data, element_count); } size_t _name ##_in(_type const * p_data, size_t element_count) { GCC_PRAGMA("GCC diagnostic push") GCC_PRAGMA("GCC diagnostic ignored \"-Waddress\"") ASSERT((_p_queue) != NULL); ASSERT((_p_queue)->element_size == sizeof(_type)); GCC_PRAGMA("GCC diagnostic pop") return nrf_queue_in((_p_queue), p_data, element_count); } size_t _name ##_out(_type * p_data, size_t element_count) { GCC_PRAGMA("GCC diagnostic push") GCC_PRAGMA("GCC diagnostic ignored \"-Waddress\"") ASSERT((_p_queue) != NULL); ASSERT((_p_queue)->element_size == sizeof(_type)); GCC_PRAGMA("GCC diagnostic pop") return nrf_queue_out((_p_queue), p_data, element_count); } bool _name ##_is_full(void) { GCC_PRAGMA("GCC diagnostic push") GCC_PRAGMA("GCC diagnostic ignored \"-Waddress\"") ASSERT((_p_queue) != NULL); return nrf_queue_is_full(_p_queue); GCC_PRAGMA("GCC diagnostic pop") } bool _name ##_is_empty(void) { GCC_PRAGMA("GCC diagnostic push") GCC_PRAGMA("GCC diagnostic ignored \"-Waddress\"") ASSERT((_p_queue) != NULL); GCC_PRAGMA("GCC diagnostic pop") return nrf_queue_is_empty(_p_queue); } size_t _name ##_utilization_get(void) { GCC_PRAGMA("GCC diagnostic push") GCC_PRAGMA("GCC diagnostic ignored \"-Waddress\"") ASSERT((_p_queue) != NULL); GCC_PRAGMA("GCC diagnostic pop") return nrf_queue_utilization_get(_p_queue); } size_t _name ##_available_get(void) { GCC_PRAGMA("GCC diagnostic push") GCC_PRAGMA("GCC diagnostic ignored \"-Waddress\"") ASSERT((_p_queue) != NULL); GCC_PRAGMA("GCC diagnostic pop") return nrf_queue_available_get(_p_queue); } size_t _name ##_max_utilization_get(void) { GCC_PRAGMA("GCC diagnostic push") GCC_PRAGMA("GCC diagnostic ignored \"-Waddress\"") ASSERT((_p_queue) != NULL); GCC_PRAGMA("GCC diagnostic pop") return nrf_queue_max_utilization_get(_p_queue); } void _name ##_reset(void) { GCC_PRAGMA("GCC diagnostic push") GCC_PRAGMA("GCC diagnostic ignored \"-Waddress\"") ASSERT((_p_queue) != NULL); GCC_PRAGMA("GCC diagnostic pop") nrf_queue_reset(_p_queue); }
#define CLOCK_TRACECONFIG_TRACEPORTSPEED_16MHz (1UL)
#define __FLT32X_MAX__ 1.7976931348623157e+308F32x
#define BPROT_CONFIG1_REGION56_Disabled (0UL)
#define MWU_PREGION_SUBS_SR21_Pos (21UL)
#define MPU_PROTENSET1_PROTREG61_Msk BPROT_CONFIG1_REGION61_Msk
#define CoreDebug_DEMCR_MON_EN_Pos 16U
#define NFCT_INTEN_RXFRAMEEND_Enabled (1UL)
#define __I volatile const
#define GPIO_OUTSET_PIN30_Pos (30UL)
#define NVMC_ERASEUICR_ERASEUICR_NoOperation (0UL)
#define PPI_CHG3_CH11_Msk PPI_CHG_CH11_Msk
#define GPIO_OUTCLR_PIN9_Pos (9UL)
#define POWER_RESETREAS_OFF_Pos (16UL)
#define TWI_SHORTS_BB_STOP_Pos (1UL)
#define MWU_PERREGION_SUBSTATRA_SR12_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR12_Pos)
#define MWU_NMIENCLR_REGION3WA_Disabled (0UL)
#define NFCT_SELRES_RFU7_Pos (7UL)
#define TWI_INTENSET_STOPPED_Pos (1UL)
#define GPIO_DIR_PIN10_Output (1UL)
#define GPIO_DIR_PIN25_Pos (25UL)
#define GPIO_OUTSET_PIN18_Set (1UL)
#define TIMER_SHORTS_COMPARE4_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE4_CLEAR_Pos)
#define PPI_CHG0_CH14_Pos PPI_CHG_CH14_Pos
#define UARTE_INTENCLR_ENDRX_Msk (0x1UL << UARTE_INTENCLR_ENDRX_Pos)
#define FPU_FPCCR_USER_Pos 1U
#define NRF_FICR ((NRF_FICR_Type *) NRF_FICR_BASE)
#define FOPEN_MAX 8
#define TWIM_PSEL_SCL_CONNECT_Connected (0UL)
#define SAADC_CH_CONFIG_RESN_Pullup (2UL)
#define MWU_INTENCLR_PREGION1RA_Disabled (0UL)
#define MWU_NMIENSET_PREGION1WA_Msk (0x1UL << MWU_NMIENSET_PREGION1WA_Pos)
#define PPI_CHENSET_CH9_Msk (0x1UL << PPI_CHENSET_CH9_Pos)
#define PPI_CHEN_CH27_Msk (0x1UL << PPI_CHEN_CH27_Pos)
#define GPIO_OUTSET_PIN4_Set (1UL)
#define LPCOMP_INTENCLR_DOWN_Clear (1UL)
#define PPI_CHENCLR_CH14_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG61_Pos BPROT_CONFIG1_REGION61_Pos
#define RADIO_INTENCLR_DEVMATCH_Enabled (1UL)
#define UARTE_INTEN_RXDRDY_Enabled (1UL)
#define LPCOMP_INTENCLR_DOWN_Pos (1UL)
#define POWER_RAM_POWERSET_S0POWER_On (1UL)
#define RADIO_STATE_STATE_TxRu (9UL)
#define RNG_INTENSET_VALRDY_Disabled (0UL)
#define APP_USBD_CDC_ACM_CONFIG_LOG_LEVEL 3
#define UART_CONFIG_PARITY_Msk (0x7UL << UART_CONFIG_PARITY_Pos)
#define TWI_INTENSET_ERROR_Set (1UL)
#define SPIM_INTENCLR_STOPPED_Enabled (1UL)
#define TWIS_INTEN_TXSTARTED_Msk (0x1UL << TWIS_INTEN_TXSTARTED_Pos)
#define GPIOTE_INTENSET_IN0_Msk (0x1UL << GPIOTE_INTENSET_IN0_Pos)
#define MPU_PROTENSET1_PROTREG41_Msk BPROT_CONFIG1_REGION41_Msk
#define NFCT_PRESENT 
#define xPSR_T_Msk (1UL << xPSR_T_Pos)
#define RADIO_SHORTS_END_START_Enabled (1UL)
#define POWER_RAMONB_OFFRAM3_RAM3Off (0UL)
#define SPI_INTENSET_READY_Msk (0x1UL << SPI_INTENSET_READY_Pos)
#define UARTE_ERRORSRC_BREAK_NotPresent (0UL)
#define CLOCK_LFCLKSRC_SRC_Synth (2UL)
#define UART_ERRORSRC_FRAMING_Present (1UL)
#define POWER_RAM_POWERCLR_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S0RETENTION_Pos)
#define EGU_INTENCLR_TRIGGERED15_Enabled (1UL)
#define BPROT_CONFIG3_REGION96_Pos (0UL)
#define MWU_NMIENCLR_REGION3WA_Msk (0x1UL << MWU_NMIENCLR_REGION3WA_Pos)
#define COMP_HYST_HYST_NoHyst (0UL)
#define WDT_RREN_RR1_Enabled (1UL)
#define PPI_CHEN_CH31_Msk (0x1UL << PPI_CHEN_CH31_Pos)
#define PPI_CHEN_CH4_Pos (4UL)
#define UART_INTENCLR_ERROR_Enabled (1UL)
#define NFCT_NFCID1_LAST_NFCID1_Z_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_Z_Pos)
#define COMP_SHORTS_DOWN_STOP_Pos (2UL)
#define UARTE_INTENSET_TXSTOPPED_Pos (22UL)
#define NRF_MTX_H__ 
#define MWU_NMIEN_REGION3WA_Msk (0x1UL << MWU_NMIEN_REGION3WA_Pos)
#define GPIO_DIR_PIN4_Pos (4UL)
#define PPI_CHENSET_CH25_Disabled (0UL)
#define MWU_INTEN_PREGION1WA_Enabled (1UL)
#define UART_SHORTS_CTS_STARTRX_Pos (3UL)
#define NFCT_INTEN_FIELDLOST_Pos (2UL)
#define UART0_CONFIG_USE_EASY_DMA 1
#define QDEC_PSEL_A_CONNECT_Connected (0UL)
#define RADIO_RXADDRESSES_ADDR5_Pos (5UL)
#define FICR_NFC_TAGHEADER3_UD14_Pos (16UL)
#define PPI_CHENSET_CH17_Disabled (0UL)
#define MWU_NMIENSET_REGION1WA_Disabled (0UL)
#define WDT_RREN_RR5_Disabled (0UL)
#define BPROT_CONFIG2_REGION91_Enabled (1UL)
#define SPIS_INTENSET_END_Disabled (0UL)
#define PPI_CHENSET_CH30_Msk (0x1UL << PPI_CHENSET_CH30_Pos)
#define CLOCK_INTENSET_LFCLKSTARTED_Pos (1UL)
#define COMP_INTENCLR_CROSS_Enabled (1UL)
#define GPIO_IN_PIN7_High (1UL)
#define NFCT_FRAMESTATUS_RX_OVERRUN_NoOverrun (0UL)
#define UARTE_INTEN_TXDRDY_Pos (7UL)
#define NFCT_INTENCLR_RXFRAMEEND_Clear (1UL)
#define __ACCUM_EPSILON__ 0x1P-15K
#define RTC_EVTEN_TICK_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG29_Enabled BPROT_CONFIG0_REGION29_Enabled
#define FICR_NFC_TAGHEADER2_UD9_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD9_Pos)
#define TWIS_INTENSET_READ_Set (1UL)
#define BPROT_CONFIG0_REGION31_Disabled (0UL)
#define SAADC_CH_PSELP_PSELP_NC (0UL)
#define PPI_CHENCLR_CH26_Disabled (0UL)
#define MPU_PROTENSET0_PROTREG26_Msk BPROT_CONFIG0_REGION26_Msk
#define SPIS_RXD_MAXCNT_MAXCNT_Pos (0UL)
#define UARTE_INTENSET_TXDRDY_Set (1UL)
#define BPROT_CONFIG0_REGION17_Pos (17UL)
#define ITM_BASE (0xE0000000UL)
#define PWM_PRESCALER_PRESCALER_Msk (0x7UL << PWM_PRESCALER_PRESCALER_Pos)
#define EGU_INTENSET_TRIGGERED5_Set (1UL)
#define NFCT_INTENSET_ENDTX_Enabled (1UL)
#define PPI_CHENCLR_CH18_Disabled (0UL)
#define SAADC_INTENSET_CH5LIMITH_Enabled (1UL)
#define APP_TIMER_CONFIG_RTC_FREQUENCY 0
#define MPU_PROTENSET0_PROTREG12_Pos BPROT_CONFIG0_REGION12_Pos
#define NFCT_RXD_FRAMECONFIG_PARITY_NoParity (0UL)
#define MWU_NMIENCLR_REGION1WA_Disabled (0UL)
#define NFCT_INTENSET_FIELDDETECTED_Enabled (1UL)
#define GPIO_DIRSET_PIN0_Input (0UL)
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define TWIS_SHORTS_WRITE_SUSPEND_Pos (13UL)
#define BPROT_CONFIG0_REGION15_Disabled (0UL)
#define RADIO_TXPOWER_TXPOWER_Neg40dBm (0xD8UL)
#define GPIOTE_INTENSET_IN4_Disabled (0UL)
#define RTC_COUNTER_COUNTER_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR8_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR8_Pos)
#define PWM_INTENSET_PWMPERIODEND_Enabled (1UL)
#define BPROT_CONFIG3_REGION123_Pos (27UL)
#define UICR_CUSTOMER_CUSTOMER_Msk (0xFFFFFFFFUL << UICR_CUSTOMER_CUSTOMER_Pos)
#define MWU_PREGION_SUBS_SR12_Msk (0x1UL << MWU_PREGION_SUBS_SR12_Pos)
#define SAADC_INTEN_CH0LIMITH_Pos (6UL)
#define GPIO_OUTSET_PIN21_Msk (0x1UL << GPIO_OUTSET_PIN21_Pos)
#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos)
#define RADIO_DACNF_ENA4_Enabled (1UL)
#define TWI_INTENSET_RXDREADY_Disabled (0UL)
#define NRF_DRV_COMMON_EVREGS_OFFSET 0x100U
#define WDT_REQSTATUS_RR3_Msk (0x1UL << WDT_REQSTATUS_RR3_Pos)
#define TWIS_INTENSET_TXSTARTED_Set (1UL)
#define BPROT_CONFIG1_REGION61_Enabled (1UL)
#define GPIO_DIR_PIN16_Msk (0x1UL << GPIO_DIR_PIN16_Pos)
#define TWIM_FREQUENCY_FREQUENCY_Pos (0UL)
#define GPIO_IN_PIN19_High (1UL)
#define LPCOMP_SHORTS_READY_SAMPLE_Msk (0x1UL << LPCOMP_SHORTS_READY_SAMPLE_Pos)
#define MPU_PROTENSET0_PROTREG21_Disabled BPROT_CONFIG0_REGION21_Disabled
#define NFCT_INTEN_AUTOCOLRESSTARTED_Disabled (0UL)
#define CLOCK_INTENSET_LFCLKSTARTED_Set (1UL)
#define MPU_PROTENSET0_PROTREG4_Disabled BPROT_CONFIG0_REGION4_Disabled
#define SPI1_TWI1_IRQHandler SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQHandler
#define NRF_TWIS0_BASE 0x40003000UL
#define UARTE_INTEN_TXDRDY_Enabled (1UL)
#define UARTE_INTEN_TXSTOPPED_Enabled (1UL)
#define I2S_CONFIG_DEBUG_COLOR 0
#define GPIO_OUTCLR_PIN29_Msk (0x1UL << GPIO_OUTCLR_PIN29_Pos)
#define SAADC_INTEN_CH4LIMITL_Msk (0x1UL << SAADC_INTEN_CH4LIMITL_Pos)
#define COMP_REFSEL_REFSEL_Msk (0x7UL << COMP_REFSEL_REFSEL_Pos)
#define __LONG_WIDTH__ 32
#define CLOCK_HFCLKSTAT_STATE_Running (1UL)
#define BPROT_CONFIG0_REGION23_Disabled (0UL)
#define MWU_NMIENCLR_REGION0WA_Disabled (0UL)
#define POWER_RESETREAS_LOCKUP_Pos (3UL)
#define GPIO_OUT_PIN28_Msk (0x1UL << GPIO_OUT_PIN28_Pos)
#define SAADC_INTENCLR_CH2LIMITL_Enabled (1UL)
#define PPI_CHENSET_CH3_Set (1UL)
#define NFCT_INTENSET_READY_Enabled (1UL)
#define QDEC_INTENSET_SAMPLERDY_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR19_Access (1UL)
#define MWU_INTENCLR_PREGION1WA_Msk (0x1UL << MWU_INTENCLR_PREGION1WA_Pos)
#define GPIO_OUTCLR_PIN25_Low (0UL)
#define SAADC_INTENSET_CH2LIMITL_Set (1UL)
#define PPI_CHENCLR_CH6_Pos (6UL)
#define FICR_INFO_PART_PART_Msk (0xFFFFFFFFUL << FICR_INFO_PART_PART_Pos)
#define GPIO_OUT_PIN14_Pos (14UL)
#define UART_SHORTS_NCTS_STOPRX_Msk (0x1UL << UART_SHORTS_NCTS_STOPRX_Pos)
#define COMP_ENABLE_ENABLE_Msk (0x3UL << COMP_ENABLE_ENABLE_Pos)
#define I2S_CONFIG_ALIGN_ALIGN_RIGHT I2S_CONFIG_ALIGN_ALIGN_Right
#define RTC_CONFIG_LOG_ENABLED 0
#define PPI_CHENSET_CH18_Disabled (0UL)
#define GPIO_OUT_PIN24_Low (0UL)
#define SPIM_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIM_RXD_AMOUNT_AMOUNT_Pos)
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)
#define RADIO_PCNF0_S1LEN_Pos (16UL)
#define UARTE_INTENSET_NCTS_Pos (1UL)
#define TEMP_T0_T0_Msk (0xFFUL << TEMP_T0_T0_Pos)
#define SPIM_INTENSET_END_Pos (6UL)
#define __CHAR32_TYPE__ long unsigned int
#define NRF_PWM2 ((NRF_PWM_Type *) NRF_PWM2_BASE)
#define BPROT_CONFIG0_REGION31_Enabled (1UL)
#define RADIO_PRESENT 
#define GPIO_DIRSET_PIN4_Msk (0x1UL << GPIO_DIRSET_PIN4_Pos)
#define GPIO_DIR_PIN20_Input (0UL)
#define POWER_RAMSTATUS_RAMBLOCK3_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK3_Pos)
#define TWIM_SHORTS_LASTRX_STARTTX_Disabled (0UL)
#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)
#define GPIO_LATCH_PIN6_Msk (0x1UL << GPIO_LATCH_PIN6_Pos)
#define EGU_INTENSET_TRIGGERED0_Msk (0x1UL << EGU_INTENSET_TRIGGERED0_Pos)
#define GPIO_DIRCLR_PIN26_Input (0UL)
#define NRF_FICR_BASE 0x10000000UL
#define SPI_CONFIG_ORDER_MsbFirst (0UL)
#define TIMER_SHORTS_COMPARE0_CLEAR_Enabled (1UL)
#define EGU_INTEN_TRIGGERED13_Msk (0x1UL << EGU_INTEN_TRIGGERED13_Pos)
#define NRF_NFCT ((NRF_NFCT_Type *) NRF_NFCT_BASE)
#define GPIO_DIR_PIN27_Output (1UL)
#define BPROT_CONFIG1_REGION63_Msk (0x1UL << BPROT_CONFIG1_REGION63_Pos)
#define GPIO_DIRSET_PIN26_Msk (0x1UL << GPIO_DIRSET_PIN26_Pos)
#define SCB_CCR_UNALIGN_TRP_Pos 3U
#define PPI_CHEN_CH19_Pos (19UL)
#define PWM_LOOP_CNT_Pos (0UL)
#define UART_INTENSET_CTS_Msk (0x1UL << UART_INTENSET_CTS_Pos)
#define NRF_MTX_UNLOCKED 0
#define GPIO_DIRSET_PIN12_Pos (12UL)
#define GPIO_LATCH_PIN2_Latched (1UL)
#define GPIO_LATCH_PIN25_Msk (0x1UL << GPIO_LATCH_PIN25_Pos)
#define UINT_LEAST32_MAX UINT32_MAX
#define PPI_CHEN_CH19_Enabled (1UL)
#define POWER_INTENSET_POFWARN_Set (1UL)
#define MPU_PROTENSET0_PROTREG31_Msk BPROT_CONFIG0_REGION31_Msk
#define EGU_INTEN_TRIGGERED5_Enabled (1UL)
#define NFCT_INTENSET_RXFRAMEEND_Disabled (0UL)
#define MWU_REGIONENSET_RGN2WA_Set (1UL)
#define EGU_INTENCLR_TRIGGERED7_Enabled (1UL)
#define TWIM_RXD_MAXCNT_MAXCNT_Pos (0UL)
#define NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos (4UL)
#define TIMER_SHORTS_COMPARE1_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE1_STOP_Pos)
#define RADIO_TXPOWER_TXPOWER_Pos3dBm (0x03UL)
#define INT32_C(x) (x ##L)
#define GPIO_LATCH_PIN11_Pos (11UL)
#define GPIO_OUTCLR_PIN22_Clear (1UL)
#define RADIO_DACNF_TXADD5_Msk (0x1UL << RADIO_DACNF_TXADD5_Pos)
#define GPIO_DIRSET_PIN26_Output (1UL)
#define SPIM_TXD_MAXCNT_MAXCNT_Pos (0UL)
#define POWER_INTENSET_SLEEPEXIT_Msk (0x1UL << POWER_INTENSET_SLEEPEXIT_Pos)
#define PPI_CHENSET_CH18_Pos (18UL)
#define CCM_MICSTATUS_MICSTATUS_Msk (0x1UL << CCM_MICSTATUS_MICSTATUS_Pos)
#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)
#define TWIM_INTEN_STOPPED_Disabled (0UL)
#define EGU_INTENCLR_TRIGGERED8_Disabled (0UL)
#define MWU_NMIENCLR_PREGION1RA_Msk (0x1UL << MWU_NMIENCLR_PREGION1RA_Pos)
#define UARTE_INTEN_TXSTOPPED_Msk (0x1UL << UARTE_INTEN_TXSTOPPED_Pos)
#define TIMER_INTENSET_COMPARE0_Disabled (0UL)
#define RADIO_RXADDRESSES_ADDR3_Enabled (1UL)
#define MPU_PROTENSET0_PROTREG3_Set BPROT_CONFIG0_REGION3_Enabled
#define SAADC_INTENSET_CH3LIMITH_Set (1UL)
#define BPROT_CONFIG0_REGION8_Msk (0x1UL << BPROT_CONFIG0_REGION8_Pos)
#define PPI_CHG_CH21_Pos (21UL)
#define MWU_INTENSET_PREGION0RA_Set (1UL)
#define BPROT_CONFIG1_REGION42_Enabled (1UL)
#define PPI_CHG2_CH8_Msk PPI_CHG_CH8_Msk
#define NFCT_INTENSET_TXFRAMEEND_Msk (0x1UL << NFCT_INTENSET_TXFRAMEEND_Pos)
#define NRF_CLI_UART_CONFIG_INFO_COLOR 0
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)
#define BPROT_CONFIG0_REGION5_Disabled (0UL)
#define GPIO_OUTCLR_PIN24_High (1UL)
#define TASKS_CHG3EN TASKS_CHG[3].EN
#define SAADC_INTENCLR_CH4LIMITL_Clear (1UL)
#define SPI_INTENSET_READY_Pos (2UL)
#define SYSTICK_PRESENT 
#define TWIM_INTENCLR_LASTRX_Msk (0x1UL << TWIM_INTENCLR_LASTRX_Pos)
#define ITM_TCR_TSENA_Pos 1U
#define SPIM_CONFIG_CPOL_ActiveLow (1UL)
#define COMP_PSEL_PSEL_AnalogInput5 (5UL)
#define PPI_CHENSET_CH23_Pos (23UL)
#define MACRO_REPEAT_0(macro,...) 
#define __UINT32_TYPE__ long unsigned int
#define NFCT_INTENSET_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTENSET_AUTOCOLRESSTARTED_Pos)
#define RTC_EVTENSET_COMPARE3_Pos (19UL)
#define IPSR_ISR_Pos 0U
#define NFCT_INTEN_RXERROR_Msk (0x1UL << NFCT_INTEN_RXERROR_Pos)
#define MWU_REGIONENSET_PRGN0RA_Disabled (0UL)
#define MWU_PERREGION_SUBSTATRA_SR20_Pos (20UL)
#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos (0UL)
#define TWIS_CONFIG_LOG_LEVEL 3
#define SPIS_STATUS_OVERREAD_Pos (0UL)
#define MWU_REGIONENCLR_RGN3WA_Clear (1UL)
#define NFCT_SENSRES_NFCIDSIZE_NFCID1Single (0UL)
#define UART_INTENSET_RXDRDY_Msk (0x1UL << UART_INTENSET_RXDRDY_Pos)
#define MACRO_REPEAT_1(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_0(macro, __VA_ARGS__)
#define GPIO_OUTSET_PIN9_Msk (0x1UL << GPIO_OUTSET_PIN9_Pos)
#define QDEC_SHORTS_REPORTRDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_READCLRACC_Pos)
#define SAADC_INTENSET_STOPPED_Disabled (0UL)
#define __UFRACT_EPSILON__ 0x1P-16UR
#define LPCOMP_COUNT 1
#define PPI_CHENCLR_CH29_Clear (1UL)
#define GPIO_OUTSET_PIN19_Low (0UL)
#define MWU_COUNT 1
#define GPIO_OUT_PIN10_High (1UL)
#define NFCT_SHORTS_FIELDLOST_SENSE_Msk (0x1UL << NFCT_SHORTS_FIELDLOST_SENSE_Pos)
#define GPIO_DIRSET_PIN2_Output (1UL)
#define NRF_SPIS1_BASE 0x40004000UL
#define GPIO_IN_PIN13_Pos (13UL)
#define MWU_INTENCLR_REGION1RA_Pos (3UL)
#define TWI_INTENCLR_BB_Disabled (0UL)
#define RNG_INTENCLR_VALRDY_Disabled (0UL)
#define FICR_INFO_VARIANT_VARIANT_AAAA (0x41414141UL)
#define FICR_INFO_VARIANT_VARIANT_AAAB (0x41414142UL)
#define TEMP_A0_A0_Msk (0xFFFUL << TEMP_A0_A0_Pos)
#define TWI_INTENSET_BB_Set (1UL)
#define EGU_INTENSET_TRIGGERED6_Disabled (0UL)
#define AAR_INTENSET_END_Enabled (1UL)
#define SAADC_INTEN_DONE_Msk (0x1UL << SAADC_INTEN_DONE_Pos)
#define GPIO_IN_PIN23_Low (0UL)
#define TPI ((TPI_Type *) TPI_BASE )
#define SPIS_PSEL_CSN_CONNECT_Pos (31UL)
#define GPIO_DIRCLR_PIN14_Output (1UL)
#define PPI_CHG1_CH2_Included PPI_CHG_CH2_Included
#define __INTMAX_TYPE__ long long int
#define NFCT_INTENCLR_ENDRX_Disabled (0UL)
#define UART_CONFIG_LOG_LEVEL 3
#define PPI_CHG3_CH1_Msk PPI_CHG_CH1_Msk
#define BPROT_CONFIG0_REGION12_Enabled (1UL)
#define RADIO_INTENCLR_DEVMATCH_Disabled (0UL)
#define RADIO_DACNF_TXADD3_Msk (0x1UL << RADIO_DACNF_TXADD3_Pos)
#define LPCOMP_INTENSET_DOWN_Msk (0x1UL << LPCOMP_INTENSET_DOWN_Pos)
#define FICR_INFO_VARIANT_VARIANT_AAB0 (0x41414230UL)
#define EGU_INTENCLR_TRIGGERED10_Clear (1UL)
#define MPU_PROTENSET0_PROTREG28_Disabled BPROT_CONFIG0_REGION28_Disabled
#define PPI_CHG1_CH10_Excluded PPI_CHG_CH10_Excluded
#define GPIO_DIRCLR_PIN3_Pos (3UL)
#define FICR_NFC_TAGHEADER3_UD15_Pos (24UL)
#define FPU_FPCAR_ADDRESS_Pos 3U
#define NRF_NVMC_BASE 0x4001E000UL
#define RADIO_RXADDRESSES_ADDR7_Enabled (1UL)
#define MWU_NMIENSET_REGION3RA_Disabled (0UL)
#define FICR_INFO_VARIANT_VARIANT_AABA (0x41414241UL)
#define FICR_INFO_VARIANT_VARIANT_AABB (0x41414242UL)
#define RTC_INTENSET_COMPARE1_Pos (17UL)
#define RTC_EVTEN_COMPARE3_Disabled (0UL)
#define xPSR_C_Pos 29U
#define MWU_PERREGION_SUBSTATRA_SR20_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR20_Pos)
#define NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos (16UL)
#define VERIFY_MODULE_INITIALIZED_VOID() VERIFY_TRUE_VOID((MODULE_INITIALIZED))
#define MWU_PREGION_SUBS_SR9_Exclude (0UL)
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)
#define MWU_INTENSET_PREGION1WA_Set (1UL)
#define TWIM_INTENSET_LASTRX_Pos (23UL)
#define MWU_NMIEN_REGION0RA_Msk (0x1UL << MWU_NMIEN_REGION0RA_Pos)
#define MACRO_REPEAT_5(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_4(macro, __VA_ARGS__)
#define MWU_PERREGION_SUBSTATWA_SR0_NoAccess (0UL)
#define SAADC_INTENCLR_CH5LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITL_Pos)
#define PPI_CHG_CH6_Included (1UL)
#define COMP_MODE_MAIN_SE (0UL)
#define NRF_SERIAL_ENABLED 1
#define TWI_INTENCLR_SUSPENDED_Disabled (0UL)
#define CLOCK_LFCLKSRCCOPY_SRC_RC (0UL)
#define FICR_INFO_PACKAGE_PACKAGE_Pos (0UL)
#define CCM_INTENCLR_ENDCRYPT_Clear (1UL)
#define PWM_INTENSET_PWMPERIODEND_Pos (6UL)
#define GPIO_DIR_PIN7_Pos (7UL)
#define RADIO_PCNF1_WHITEEN_Enabled (1UL)
#define RADIO_FREQUENCY_FREQUENCY_Msk (0x7FUL << RADIO_FREQUENCY_FREQUENCY_Pos)
#define SAADC_INTENCLR_CH4LIMITL_Enabled (1UL)
#define PPI_CHENCLR_CH20_Msk (0x1UL << PPI_CHENCLR_CH20_Pos)
#define SAADC_INTENSET_CH7LIMITH_Disabled (0UL)
#define SWI0_IRQHandler SWI0_EGU0_IRQHandler
#define SCB_HFSR_FORCED_Pos 30U
#define EGU_INTENCLR_TRIGGERED10_Msk (0x1UL << EGU_INTENCLR_TRIGGERED10_Pos)
#define EGU_INTENSET_TRIGGERED7_Msk (0x1UL << EGU_INTENSET_TRIGGERED7_Pos)
#define BPROT_CONFIG1_REGION40_Msk (0x1UL << BPROT_CONFIG1_REGION40_Pos)
#define __ATOMIC_CONSUME 1
#define GPIO_DIR_PIN3_Msk (0x1UL << GPIO_DIR_PIN3_Pos)
#define GPIO_OUT_PIN0_Low (0UL)
#define TWI_INTENCLR_STOPPED_Enabled (1UL)
#define MPU_PROTENSET0_PROTREG21_Enabled BPROT_CONFIG0_REGION21_Enabled
#define GPIO_DIRSET_PIN20_Set (1UL)
#define UICR_PSELRESET_PIN_Pos (0UL)
#define PWM_INTENCLR_STOPPED_Disabled (0UL)
#define GPIOTE_INTENCLR_IN7_Clear (1UL)
#define CLOCK_CONFIG_IRQ_PRIORITY 7
#define PPI_CHENSET_CH2_Enabled (1UL)
#define PPI_CHENSET_CH0_Set (1UL)
#define NFCT_INTENCLR_FIELDDETECTED_Clear (1UL)
#define PPI_CHEN_CH30_Enabled (1UL)
#define __GNUC_MINOR__ 2
#define MWU_INTENSET_PREGION1RA_Enabled (1UL)
#define GPIO_OUTSET_PIN2_High (1UL)
#define NFCT_INTEN_RXFRAMESTART_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG37_Pos BPROT_CONFIG1_REGION37_Pos
#define RADIO_CRCCNF_LEN_Disabled (0UL)
#define GPIO_DIRSET_PIN29_Input (0UL)
#define PDM_INTEN_STOPPED_Enabled (1UL)
#define __FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32x
#define PPI_CHENSET_CH17_Enabled (1UL)
#define CH9_EEP CH[9].EEP
#define GPIO_DIRCLR_PIN8_Clear (1UL)
#define MWU_PREGION_SUBS_SR19_Exclude (0UL)
#define GPIO_OUT_PIN7_High (1UL)
#define QDEC_INTENSET_ACCOF_Set (1UL)
#define FICR_INFO_VARIANT_VARIANT_AAE0 (0x41414530UL)
#define __HA_FBIT__ 7
#define INTMAX_C(x) (x ##LL)
#define MWU_PREGION_SUBS_SR0_Exclude (0UL)
#define NFCT_INTENCLR_COLLISION_Clear (1UL)
#define CLOCK_INTENSET_LFCLKSTARTED_Enabled (1UL)
#define PPI_CHG_CH12_Msk (0x1UL << PPI_CHG_CH12_Pos)
#define TWIM_INTENSET_LASTRX_Set (1UL)
#define PWM_INTEN_SEQSTARTED0_Enabled (1UL)
#define MWU_NMIENCLR_REGION2RA_Disabled (0UL)
#define MWU_PERREGION_SUBSTATRA_SR12_Access (1UL)
#define MWU_PERREGION_SUBSTATWA_SR28_Pos (28UL)
#define TIMER_INTENSET_COMPARE5_Pos (21UL)
#define NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos (0UL)
#define __string_H 
#define BPROT_CONFIG3_REGION109_Enabled (1UL)
#define TEMP_T3_T3_Pos (0UL)
#define MWU_INTENSET_REGION0WA_Pos (0UL)
#define FICR_DEVICEID_DEVICEID_Pos (0UL)
#define PPI_CHENSET_CH28_Enabled (1UL)
#define MWU_PREGION_SUBS_SR20_Pos (20UL)
#define BPROT_CONFIG0_REGION8_Enabled (1UL)
#define PPI_CHG3_CH10_Msk PPI_CHG_CH10_Msk
#define GPIO_OUTCLR_PIN8_Pos (8UL)
#define RTC_EVTEN_TICK_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR11_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR11_Pos)
#define NFCT_INTENCLR_STARTED_Pos (20UL)
#define SAADC_INTEN_END_Disabled (0UL)
#define NVIC ((NVIC_Type *) NVIC_BASE )
#define GPIO_DIR_PIN24_Pos (24UL)
#define MWU_NMIENSET_REGION2RA_Enabled (1UL)
#define SAADC_INTEN_CH7LIMITH_Disabled (0UL)
#define TIMER_SHORTS_COMPARE0_STOP_Enabled (1UL)
#define UARTE_BAUDRATE_BAUDRATE_Pos (0UL)
#define TWIM_INTENSET_SUSPENDED_Set (1UL)
#define GPIO_OUTSET_PIN17_Set (1UL)
#define PPI_CHEN_CH15_Enabled (1UL)
#define PWM_INTENCLR_LOOPSDONE_Disabled (0UL)
#define TWIS_INTENSET_RXSTARTED_Enabled (1UL)
#define GPIO_IN_PIN10_High (1UL)
#define QDEC_SAMPLE_SAMPLE_Pos (0UL)
#define SPI_PSEL_MOSI_PSELMOSI_Pos (0UL)
#define VERIFY_SUCCESS_VOID(err_code) VERIFY_TRUE_VOID((err_code) == NRF_SUCCESS)
#define NFCT_INTENSET_COLLISION_Msk (0x1UL << NFCT_INTENSET_COLLISION_Pos)
#define TWIS_INTEN_TXSTARTED_Disabled (0UL)
#define PPI_CHENSET_CH8_Msk (0x1UL << PPI_CHENSET_CH8_Pos)
#define GPIO_DIR_PIN9_Input (0UL)
#define GPIO_IN_PIN15_High (1UL)
#define SPIM_TXD_PTR_PTR_Pos (0UL)
#define MWU_INTENSET_REGION1RA_Pos (3UL)
#define GPIO_DIRCLR_PIN22_Input (0UL)
#define GPIO_OUTSET_PIN3_Set (1UL)
#define POWER_SYSTEMOFF_SYSTEMOFF_Pos (0UL)
#define GPIO_IN_PIN11_High (1UL)
#define NFCT_INTENCLR_RXFRAMESTART_Clear (1UL)
#define MWU_REGIONEN_RGN3RA_Disable (0UL)
#define EGU_INTENCLR_TRIGGERED10_Enabled (1UL)
#define MACRO_MAP_REC_3(macro,a,...) macro(a) MACRO_MAP_REC_2 (macro, __VA_ARGS__, )
#define RADIO_PREFIX1_AP7_Pos (24UL)
#define CCM_OUTPTR_OUTPTR_Msk (0xFFFFFFFFUL << CCM_OUTPTR_OUTPTR_Pos)
#define GPIO_LATCH_PIN23_Pos (23UL)
#define I2S_INTENCLR_STOPPED_Pos (2UL)
#define I2S_CONFIG_CHANNELS_CHANNELS_Pos (0UL)
#define PPI_CHG_CH14_Included (1UL)
#define AAR_INTENSET_RESOLVED_Set (1UL)
#define LPCOMP_REFSEL_RESOLUTION 16
#define MWU_NMIEN_PREGION1WA_Msk (0x1UL << MWU_NMIEN_PREGION1WA_Pos)
#define SPIS_AMOUNTRX_AMOUNTRX_Msk SPIS_RXD_AMOUNT_AMOUNT_Msk
#define NFCT_INTENCLR_TXFRAMEEND_Disabled (0UL)
#define GPIO_OUTSET_PIN26_Set (1UL)
#define RADIO_INTENCLR_READY_Pos (0UL)
#define QDEC_INTENCLR_REPORTRDY_Clear (1UL)
#define RADIO_INTENCLR_ADDRESS_Disabled (0UL)
#define PDM_INTENSET_END_Pos (2UL)
#define SPIM_COUNT 3
#define __CM4_CMSIS_VERSION_MAIN (0x04U)
#define MWU_INTENSET_REGION2WA_Disabled (0UL)
#define MWU_PREGION_SUBS_SR15_Include (1UL)
#define GPIO_IN_PIN20_High (1UL)
#define PPI_CHG0_CH6_Excluded PPI_CHG_CH6_Excluded
#define UARTE_INTENCLR_ERROR_Pos (9UL)
#define MWU_INTENSET_REGION2WA_Msk (0x1UL << MWU_INTENSET_REGION2WA_Pos)
#define TWIS_INTENCLR_WRITE_Msk (0x1UL << TWIS_INTENCLR_WRITE_Pos)
#define COMP_INTENCLR_UP_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED3_Msk (0x1UL << EGU_INTENSET_TRIGGERED3_Pos)
#define NFCT_INTENSET_ENDTX_Set (1UL)
#define GPIO_OUTCLR_PIN9_Clear (1UL)
#define PPI_CHEN_CH30_Msk (0x1UL << PPI_CHEN_CH30_Pos)
#define PPI_CHEN_CH3_Pos (3UL)
#define MWU_NMIENSET_REGION0RA_Disabled (0UL)
#define BPROT_CONFIG2_REGION83_Pos (19UL)
#define TWIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
#define FICR_TEMP_T0_T_Pos (0UL)
#define PPI_CHENCLR_CH19_Msk (0x1UL << PPI_CHENCLR_CH19_Pos)
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define CCM_INTENCLR_ERROR_Msk (0x1UL << CCM_INTENCLR_ERROR_Pos)
#define PPI_CHEN_CH11_Enabled (1UL)
#define TWIM_FREQUENCY_FREQUENCY_K400 (0x06400000UL)
#define NRF_TWIS1 ((NRF_TWIS_Type *) NRF_TWIS1_BASE)
#define COMP_INTENSET_CROSS_Set (1UL)
#define TWIS_ERRORSRC_DNACK_NotReceived (0UL)
#define PWM1_EASYDMA_MAXCNT_SIZE 15
#define POWER_RESETREAS_DOG_Pos (1UL)
#define RADIO_RXADDRESSES_ADDR4_Pos (4UL)
#define I2S_CONFIG_RXEN_RXEN_Msk (0x1UL << I2S_CONFIG_RXEN_RXEN_Pos)
#define SPIS_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIS_RXD_AMOUNT_AMOUNT_Pos)
#define BF_MASK(bcnt,boff) ( ((1U << (bcnt)) - 1U) << (boff) )
#define __USACCUM_MIN__ 0.0UHK
#define SPI_FREQUENCY_FREQUENCY_M2 (0x20000000UL)
#define EGU_INTENSET_TRIGGERED1_Set (1UL)
#define MWU_PERREGION_SUBSTATWA_SR7_NoAccess (0UL)
#define PDM_INTENSET_STARTED_Set (1UL)
#define SAADC_INTEN_CH4LIMITH_Enabled (1UL)
#define NRF_CLI_BLE_UART_CONFIG_LOG_ENABLED 0
#define SAADC_RESULT_MAXCNT_MAXCNT_Msk (0x7FFFUL << SAADC_RESULT_MAXCNT_MAXCNT_Pos)
#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos (6UL)
#define FICR_NFC_TAGHEADER2_UD8_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD8_Pos)
#define TEMP_A3_A3_Pos (0UL)
#define PPI_CHG2_CH14_Included PPI_CHG_CH14_Included
#define TWIS_COUNT 2
#define GPIO_DIRCLR_PIN31_Output (1UL)
#define GPIO_OUT_PIN14_Low (0UL)
#define TIMER_INTENCLR_COMPARE3_Msk (0x1UL << TIMER_INTENCLR_COMPARE3_Pos)
#define PPI_CHENCLR_CH25_Clear (1UL)
#define UART_INTENCLR_NCTS_Disabled (0UL)
#define GPIOTE_INTENCLR_IN7_Enabled (1UL)
#define POWER_GPREGRET_GPREGRET_Pos (0UL)
#define MWU_PREGION_SUBS_SR30_Exclude (0UL)
#define MPU_PROTENSET0_PROTREG11_Pos BPROT_CONFIG0_REGION11_Pos
#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U
#define TEMP_A5_A5_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR19_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR19_Pos)
#define UARTE_INTENSET_TXDRDY_Disabled (0UL)
#define MWU_INTENCLR_REGION1WA_Disabled (0UL)
#define NRF_MPU_CONFIG_LOG_ENABLED 0
#define NFCT_INTENSET_AUTOCOLRESSTARTED_Enabled (1UL)
#define MWU_PERREGION_SUBSTATRA_SR0_Access (1UL)
#define MWU_PREGION_SUBS_SR11_Msk (0x1UL << MWU_PREGION_SUBS_SR11_Pos)
#define BPROT_CONFIG3_REGION120_Enabled (1UL)
#define RTC_INTENCLR_COMPARE0_Disabled (0UL)
#define GPIO_OUTSET_PIN20_Msk (0x1UL << GPIO_OUTSET_PIN20_Pos)
#define WDT_INTENCLR_TIMEOUT_Disabled (0UL)
#define PPI_CHENSET_CH0_Pos (0UL)
#define TWIM_ERRORSRC_OVERRUN_Received (1UL)
#define TWIS_RXD_MAXCNT_MAXCNT_Pos (0UL)
#define ARRAY_SIZE(arr) (sizeof(arr) / sizeof((arr)[0]))
#define WDT_REQSTATUS_RR2_Msk (0x1UL << WDT_REQSTATUS_RR2_Pos)
#define NFCT_INTENCLR_FIELDDETECTED_Disabled (0UL)
#define COMP_INTENSET_READY_Pos (0UL)
#define GPIO_DIR_PIN15_Msk (0x1UL << GPIO_DIR_PIN15_Pos)
#define RADIO_INTENSET_END_Pos (3UL)
#define MWU_PREGION_SUBS_SR9_Pos (9UL)
#define SPIS_TXD_MAXCNT_MAXCNT_Pos (0UL)
#define WDT_RREN_RR5_Msk (0x1UL << WDT_RREN_RR5_Pos)
#define GPIO_OUT_PIN17_Low (0UL)
#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)
#define SAADC_INTENSET_END_Set (1UL)
#define PPI_CHG2_CH4_Excluded PPI_CHG_CH4_Excluded
#define GPIO_OUTCLR_PIN10_High (1UL)
#define UARTE_PSEL_CTS_CONNECT_Msk (0x1UL << UARTE_PSEL_CTS_CONNECT_Pos)
#define NRF_ATOMIC_OP_sub(new_val,old_val,value) "sub %["#new_val"], %["#old_val"], %["#value"]\n"
#define __USA_IBIT__ 16
#define SAADC_INTENSET_CH0LIMITH_Pos (6UL)
#define PDM_GAINR_GAINR_MaxGain (0x50UL)
#define PWM_INTENSET_SEQSTARTED1_Enabled (1UL)
#define FICR_INFO_PART_PART_Unspecified (0xFFFFFFFFUL)
#define MWU_REGIONEN_PRGN1RA_Disable (0UL)
#define TIMER_BITMODE_BITMODE_Msk (0x3UL << TIMER_BITMODE_BITMODE_Pos)
#define DWT_CTRL_LSUEVTENA_Pos 20U
#define GPIO_OUT_PIN27_Msk (0x1UL << GPIO_OUT_PIN27_Pos)
#define GPIO_OUTCLR_PIN14_Pos (14UL)
#define MPU_BASE (SCS_BASE + 0x0D90UL)
#define MWU_NMIENSET_REGION3WA_Enabled (1UL)
#define DEVICEID0 DEVICEID[0]
#define DEVICEID1 DEVICEID[1]
#define MWU_PERREGION_SUBSTATRA_SR1_Access (1UL)
#define SAADC_INTENCLR_STARTED_Pos (0UL)
#define GPIO_OUTCLR_PIN24_Low (0UL)
#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL )
#define PPI_CHENCLR_CH5_Pos (5UL)
#define GPIO_OUTSET_PIN18_High (1UL)
#define GPIO_OUT_PIN13_Pos (13UL)
#define TWIS_INTENCLR_WRITE_Disabled (0UL)
#define FICR_TEMP_A4_A_Msk (0xFFFUL << FICR_TEMP_A4_A_Pos)
#define QDEC_INTENCLR_DBLRDY_Enabled (1UL)
#define PWM_INTEN_SEQEND1_Disabled (0UL)
#define QDEC_SAMPLEPER_SAMPLEPER_Pos (0UL)
#define NFCT_NFCID1_3RD_LAST_NFCID1_S_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos)
#define CLOCK_TRACECONFIG_TRACEMUX_Msk (0x3UL << CLOCK_TRACECONFIG_TRACEMUX_Pos)
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)
#define CCM_MODE_DATARATE_Pos (16UL)
#define GPIO_DIRSET_PIN3_Msk (0x1UL << GPIO_DIRSET_PIN3_Pos)
#define GPIO_DIRSET_PIN25_Input (0UL)
#define MIN(a,b) ((a) < (b) ? (a) : (b))
#define CLOCK_LFCLKSRC_BYPASS_Enabled (1UL)
#define GPIO_DIRCLR_PIN4_Clear (1UL)
#define POWER_RESETREAS_SREQ_Detected (1UL)
#define TWI_SHORTS_BB_SUSPEND_Disabled (0UL)
#define GPIO_LATCH_PIN5_Msk (0x1UL << GPIO_LATCH_PIN5_Pos)
#define GPIO_LATCH_PIN16_NotLatched (0UL)
#define BPROT_CONFIG2_REGION74_Msk (0x1UL << BPROT_CONFIG2_REGION74_Pos)
#define BPROT_CONFIG3_REGION115_Pos (19UL)
#define RTC_EVTENSET_COMPARE3_Set (1UL)
#define MWU_PREGION_SUBS_SR17_Exclude (0UL)
#define GPIO_OUTSET_PIN23_High (1UL)
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define FICR_INFO_VARIANT_VARIANT_Pos (0UL)
#define CCM_INTENCLR_ERROR_Disabled (0UL)
#define EGU_INTEN_TRIGGERED12_Msk (0x1UL << EGU_INTEN_TRIGGERED12_Pos)
#define GPIO_OUTSET_PIN29_High (1UL)
#define GPIO_DIR_PIN18_Output (1UL)
#define SPIS_INTENSET_ACQUIRED_Set (1UL)
#define SPIM_INTENSET_ENDRX_Msk (0x1UL << SPIM_INTENSET_ENDRX_Pos)
#define EGU_INTEN_TRIGGERED11_Disabled (0UL)
#define BPROT_CONFIG1_REGION62_Msk (0x1UL << BPROT_CONFIG1_REGION62_Pos)
#define GPIO_DIRSET_PIN25_Msk (0x1UL << GPIO_DIRSET_PIN25_Pos)
#define TWIS_INTENCLR_RXSTARTED_Disabled (0UL)
#define PPI_COUNT 1
#define TWIM_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIM_RXD_AMOUNT_AMOUNT_Pos)
#define PPI_CHEN_CH18_Pos (18UL)
#define RTC_EVTENSET_COMPARE2_Disabled (0UL)
#define MPU_PROTENSET1_PROTREG54_Enabled BPROT_CONFIG1_REGION54_Enabled
#define MPU_PROTENSET1_PROTREG63_Disabled BPROT_CONFIG1_REGION63_Disabled
#define CH8_TEP CH[8].TEP
#define COMP_INTEN_DOWN_Enabled (1UL)
#define PPI_CHEN_CH6_Msk (0x1UL << PPI_CHEN_CH6_Pos)
#define SPIM_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIM_TXD_AMOUNT_AMOUNT_Pos)
#define GPIO_DIRSET_PIN11_Pos (11UL)
#define GPIO_LATCH_PIN24_Msk (0x1UL << GPIO_LATCH_PIN24_Pos)
#define __SACCUM_IBIT__ 8
#define CLOCK_HFCLKRUN_STATUS_NotTriggered (0UL)
#define BF_CX_BOFF(bf_cx) ( ((bf_cx) & BF_CX_BOFF_MASK) >> BF_CX_BOFF_POS )
#define WDT_CONFIG_SLEEP_Pos (0UL)
#define MWU_NMIENSET_PREGION0RA_Enabled (1UL)
#define MPU_PROTENSET1_PROTREG55_Disabled BPROT_CONFIG1_REGION55_Disabled
#define SAADC_CH_LIMIT_HIGH_Pos (16UL)
#define SAADC_INTENCLR_CH3LIMITL_Pos (13UL)
#define UART_INTENSET_RXTO_Disabled (0UL)
#define MWU_PREGION_SUBS_SR11_Exclude (0UL)
#define _PRIO_SD_LOW 4
#define GPIO_LATCH_PIN10_Pos (10UL)
#define I2S_ENABLE_ENABLE_DISABLE I2S_ENABLE_ENABLE_Disabled
#define GPIO_DIRSET_PIN17_Output (1UL)
#define __FLT32X_MIN__ 2.2250738585072014e-308F32x
#define MACRO_MAP_FOR_3(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_2 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MWU_REGIONENSET_RGN3WA_Enabled (1UL)
#define MACRO_MAP_FOR_5(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_4 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_6(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_5 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_7(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_6 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define PPI_CHENSET_CH17_Pos (17UL)
#define WDT_CONFIG_SLEEP_Pause (0UL)
#define __LDBL_DIG__ 15
#define BPROT_CONFIG2_REGION88_Msk (0x1UL << BPROT_CONFIG2_REGION88_Pos)
#define GPIO_DIRCLR_PIN19_Pos (19UL)
#define MACRO_MAP_FOR_N(N,...) MACRO_MAP_FOR_N_(N, __VA_ARGS__)
#define GPIO_DIR_PIN5_Input (0UL)
#define BPROT_CONFIG3_REGION101_Enabled (1UL)
#define I2S_INTEN_RXPTRUPD_Disabled (0UL)
#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL )
#define RTC_EVTENCLR_COMPARE3_Clear (1UL)
#define BSP_DEFINES_ONLY 1
#define SPI_CONFIG_ORDER_Msk (0x1UL << SPI_CONFIG_ORDER_Pos)
#define PPI_CHG_CH20_Pos (20UL)
#define GPIO_OUTCLR_PIN13_High (1UL)
#define __UINT_FAST16_MAX__ 0xffffffffU
#define BPROT_CONFIG0_REGION0_Enabled (1UL)
#define COMP_TH_THUP_Msk (0x3FUL << COMP_TH_THUP_Pos)
#define GPIO_OUTCLR_PIN23_Clear (1UL)
#define FPU_FPCCR_HFRDY_Pos 4U
#define SPIM_PSEL_SCK_PIN_Msk (0x1FUL << SPIM_PSEL_SCK_PIN_Pos)
#define POWER_RESETREAS_NFC_Pos (19UL)
#define NRF_UART0 ((NRF_UART_Type *) NRF_UART0_BASE)
#define UARTE_INTENCLR_RXSTARTED_Msk (0x1UL << UARTE_INTENCLR_RXSTARTED_Pos)
#define POWER_INTENCLR_SLEEPENTER_Msk (0x1UL << POWER_INTENCLR_SLEEPENTER_Pos)
#define TWIM_INTEN_SUSPENDED_Pos (18UL)
#define RTC_CC_COMPARE_Msk (0xFFFFFFUL << RTC_CC_COMPARE_Pos)
#define SWI_PRESENT 
#define MPU_PROTENSET0_PROTREG2_Msk BPROT_CONFIG0_REGION2_Msk
#define RADIO_BCC_BCC_Msk (0xFFFFFFFFUL << RADIO_BCC_BCC_Pos)
#define GPIOTE_INTENCLR_PORT_Clear (1UL)
#define TWIM_TXD_MAXCNT_MAXCNT_Pos (0UL)
#define UICR_APPROTECT_PALL_Enabled (0x00UL)
#define NFCT_INTENCLR_READY_Pos (0UL)
#define COMP_RESULT_RESULT_Above (1UL)
#define PPI_CHG_CH21_Excluded (0UL)
#define QDEC_SHORTS_DBLRDY_STOP_Enabled (1UL)
#define AAR_INTENSET_NOTRESOLVED_Disabled (0UL)
#define GPIO_OUT_PIN26_High (1UL)
#define MPU_TYPE_SEPARATE_Pos 0U
#define SAADC_INTENCLR_STOPPED_Msk (0x1UL << SAADC_INTENCLR_STOPPED_Pos)
#define COMP_CONFIG_LOG_LEVEL 3
#define MPU_PROTENSET1_PROTREG32_Set BPROT_CONFIG1_REGION32_Enabled
#define SAADC_INTEN_END_Enabled (1UL)
#define GPIO_OUTSET_PIN8_Msk (0x1UL << GPIO_OUTSET_PIN8_Pos)
#define GPIO_IN_PIN26_Msk (0x1UL << GPIO_IN_PIN26_Pos)
#define PPI_CHG_CH13_Excluded (0UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput4 (5UL)
#define GPIO_IN_PIN24_High (1UL)
#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)
#define GPIO_OUTSET_PIN18_Low (0UL)
#define GPIO_DIRCLR_PIN4_Output (1UL)
#define MACRO_REPEAT_FOR_8(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_7((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define GPIO_OUTCLR_PIN5_Clear (1UL)
#define SysTick_CALIB_NOREF_Pos 31U
#define GPIO_IN_PIN12_Pos (12UL)
#define GPIO_IN_PIN9_Low (0UL)
#define TEMP_B3_B3_Msk (0x3FFFUL << TEMP_B3_B3_Pos)
#define RTC_EVTENCLR_COMPARE3_Enabled (1UL)
#define UART_IN_USE 
#define PPI_CHENCLR_CH5_Disabled (0UL)
#define GPIO_OUTSET_PIN4_Low (0UL)
#define GPIO_IN_PIN22_Low (0UL)
#define GPIOTE_CONFIG_LOG_LEVEL 3
#define MWU_PERREGION_SUBSTATWA_SR12_NoAccess (0UL)
#define PPI_CHG1_CH7_Msk PPI_CHG_CH7_Msk
#define PPI_GROUP_NUM 6
#define NVMC_READY_READY_Msk (0x1UL << NVMC_READY_READY_Pos)
#define MWU_PERREGION_SUBSTATRA_SR11_NoAccess (0UL)
#define CoreDebug_DHCSR_S_HALT_Pos 17U
#define SPIM_INTENCLR_STARTED_Pos (19UL)
#define PPI_CHG3_CH0_Msk PPI_CHG_CH0_Msk
#define SAADC_INTENCLR_CH4LIMITH_Pos (14UL)
#define GPIO_OUT_PIN31_High (1UL)
#define TWIS_INTENSET_STOPPED_Msk (0x1UL << TWIS_INTENSET_STOPPED_Pos)
#define GPIO_OUTSET_PIN29_Set (1UL)
#define RADIO_DACNF_TXADD2_Msk (0x1UL << RADIO_DACNF_TXADD2_Pos)
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define GPIO_LATCH_PIN13_Latched (1UL)
#define UARTE_ENABLE_ENABLE_Pos (0UL)
#define GPIO_DIRCLR_PIN2_Pos (2UL)
#define MWU_REGIONENSET_PRGN1WA_Msk (0x1UL << MWU_REGIONENSET_PRGN1WA_Pos)
#define __QQ_IBIT__ 0
#define PPI_CHG1_CH13_Msk PPI_CHG_CH13_Msk
#define RTC_INTENSET_COMPARE0_Pos (16UL)
#define CLOCK_TRACECONFIG_TRACEMUX_GPIO (0UL)
#define NFCT_INTEN_SELECTED_Msk (0x1UL << NFCT_INTEN_SELECTED_Pos)
#define BPROT_CONFIG2_REGION85_Enabled (1UL)
#define BPROT_CONFIG3_REGION112_Pos (16UL)
#define COMP_INTEN_READY_Disabled (0UL)
#define QDEC_PSEL_A_PIN_Msk (0x1FUL << QDEC_PSEL_A_PIN_Pos)
#define PDM_PSEL_CLK_CONNECT_Pos (31UL)
#define UART_LEGACY_SUPPORT 1
#define MWU_REGIONEN_RGN3WA_Enable (1UL)
#define MPU_PROTENSET0_PROTREG0_Enabled BPROT_CONFIG0_REGION0_Enabled
#define RADIO_TXPOWER_TXPOWER_0dBm (0x00UL)
#define PPI_CHENCLR_CH21_Clear (1UL)
#define FICR_INFO_RAM_RAM_K64 (0x40UL)
#define MPU_PROTENSET1_PROTREG35_Enabled BPROT_CONFIG1_REGION35_Enabled
#define BPROT_CONFIG3_REGION106_Msk (0x1UL << BPROT_CONFIG3_REGION106_Pos)
#define EGU4_CH_NUM 16
#define COMP_INTEN_CROSS_Enabled (1UL)
#define ITM_IMCR_INTEGRATION_Pos 0U
#define RTC_INTENSET_COMPARE3_Set (1UL)
#define SAADC_INTENSET_CH6LIMITL_Pos (19UL)
#define MWU_PERREGION_SUBSTATRA_SR11_Pos (11UL)
#define SPIM_ORC_ORC_Pos (0UL)
#define PPI_CHENCLR_CH12_Enabled (1UL)
#define LPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref3_8Vdd
#define RADIO_CRCCNF_LEN_One (1UL)
#define GPIO_DIR_PIN18_Input (0UL)
#define GPIO_PIN_CNF_DRIVE_Msk (0x7UL << GPIO_PIN_CNF_DRIVE_Pos)
#define RADIO_SHORTS_READY_START_Pos (0UL)
#define MWU_INTENCLR_REGION3RA_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED6_Msk (0x1UL << EGU_INTENSET_TRIGGERED6_Pos)
#define PWM_INTENSET_SEQEND1_Pos (5UL)
#define MWU_PERREGION_SUBSTATRA_SR6_NoAccess (0UL)
