|DE2_TV
OSC_27 => OSC_27.IN9
OSC_50 => OSC_50.IN2
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => KEY[0].IN2
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
DPDT_SW[0] => GPIO_0[34].DATAIN
DPDT_SW[0] => GPIO_0[30].DATAIN
DPDT_SW[0] => GPIO_0[26].DATAIN
DPDT_SW[1] => GPIO_0[32].DATAIN
DPDT_SW[2] => ~NO_FANOUT~
DPDT_SW[3] => ~NO_FANOUT~
DPDT_SW[4] => ~NO_FANOUT~
DPDT_SW[5] => ~NO_FANOUT~
DPDT_SW[6] => ~NO_FANOUT~
DPDT_SW[7] => ~NO_FANOUT~
DPDT_SW[8] => LessThan0.IN10
DPDT_SW[9] => LessThan0.IN9
DPDT_SW[10] => LessThan0.IN8
DPDT_SW[11] => LessThan0.IN7
DPDT_SW[12] => LessThan0.IN6
DPDT_SW[13] => LessThan0.IN5
DPDT_SW[14] => LessThan0.IN4
DPDT_SW[15] => LessThan0.IN3
DPDT_SW[16] => LessThan0.IN2
DPDT_SW[17] => LessThan0.IN1
UART_RXD => ~NO_FANOUT~
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[1] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[2] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[3] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[4] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[5] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[6] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[7] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[8] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[9] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[10] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[11] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[12] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[13] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[14] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[15] <> Sdram_Control_4Port:u6.DQ
FL_DQ[0] <> <UNC>
FL_DQ[1] <> <UNC>
FL_DQ[2] <> <UNC>
FL_DQ[3] <> <UNC>
FL_DQ[4] <> <UNC>
FL_DQ[5] <> <UNC>
FL_DQ[6] <> <UNC>
FL_DQ[7] <> <UNC>
SRAM_DQ[0] <> <UNC>
SRAM_DQ[1] <> <UNC>
SRAM_DQ[2] <> <UNC>
SRAM_DQ[3] <> <UNC>
SRAM_DQ[4] <> <UNC>
SRAM_DQ[5] <> <UNC>
SRAM_DQ[6] <> <UNC>
SRAM_DQ[7] <> <UNC>
SRAM_DQ[8] <> <UNC>
SRAM_DQ[9] <> <UNC>
SRAM_DQ[10] <> <UNC>
SRAM_DQ[11] <> <UNC>
SRAM_DQ[12] <> <UNC>
SRAM_DQ[13] <> <UNC>
SRAM_DQ[14] <> <UNC>
SRAM_DQ[15] <> <UNC>
OTG_DATA[0] <> <UNC>
OTG_DATA[1] <> <UNC>
OTG_DATA[2] <> <UNC>
OTG_DATA[3] <> <UNC>
OTG_DATA[4] <> <UNC>
OTG_DATA[5] <> <UNC>
OTG_DATA[6] <> <UNC>
OTG_DATA[7] <> <UNC>
OTG_DATA[8] <> <UNC>
OTG_DATA[9] <> <UNC>
OTG_DATA[10] <> <UNC>
OTG_DATA[11] <> <UNC>
OTG_DATA[12] <> <UNC>
OTG_DATA[13] <> <UNC>
OTG_DATA[14] <> <UNC>
OTG_DATA[15] <> <UNC>
OTG_INT0 => ~NO_FANOUT~
OTG_INT1 => ~NO_FANOUT~
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
SD_DAT <> <UNC>
SD_DAT3 <> <UNC>
SD_CMD <> <UNC>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
I2C_SDAT <> I2C_AV_Config:u1.I2C_SDAT
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
ENET_DATA[0] <> <UNC>
ENET_DATA[1] <> <UNC>
ENET_DATA[2] <> <UNC>
ENET_DATA[3] <> <UNC>
ENET_DATA[4] <> <UNC>
ENET_DATA[5] <> <UNC>
ENET_DATA[6] <> <UNC>
ENET_DATA[7] <> <UNC>
ENET_DATA[8] <> <UNC>
ENET_DATA[9] <> <UNC>
ENET_DATA[10] <> <UNC>
ENET_DATA[11] <> <UNC>
ENET_DATA[12] <> <UNC>
ENET_DATA[13] <> <UNC>
ENET_DATA[14] <> <UNC>
ENET_DATA[15] <> <UNC>
ENET_INT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_DACLRCK <> AUDIO_DAC_ADC:u12.oAUD_LRCK
AUD_BCLK <> AUDIO_DAC_ADC:u12.oAUD_BCK
TD_DATA[0] => TD_DATA[0].IN1
TD_DATA[1] => TD_DATA[1].IN1
TD_DATA[2] => TD_DATA[2].IN1
TD_DATA[3] => TD_DATA[3].IN1
TD_DATA[4] => TD_DATA[4].IN1
TD_DATA[5] => TD_DATA[5].IN1
TD_DATA[6] => TD_DATA[6].IN1
TD_DATA[7] => TD_DATA[7].IN1
TD_HS => TD_HS.IN1
TD_VS => TD_VS.IN1
TD_CLK => TD_CLK.IN3
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <VCC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> GPIO_0[26]
GPIO_0[27] <> <UNC>
GPIO_0[28] <> GPIO_0[28]
GPIO_0[29] <> <UNC>
GPIO_0[30] <> GPIO_0[30]
GPIO_0[31] <> <UNC>
GPIO_0[32] <> GPIO_0[32]
GPIO_0[33] <> <UNC>
GPIO_0[34] <> GPIO_0[34]
GPIO_0[35] <> <UNC>
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>


|DE2_TV|HexDigit:H0
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0


|DE2_TV|HexDigit:H1
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0


|DE2_TV|HexDigit:H2
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0


|DE2_TV|HexDigit:H3
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0


|DE2_TV|I2C_AV_Config:u1
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE2_TV|I2C_AV_Config:u1|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
W_R => ~NO_FANOUT~
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA


|DE2_TV|TD_Detect:u2
iTD_VS => Pre_VS.DATAIN
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Equal0.IN0
iTD_HS => Pre_VS.CLK
iTD_HS => Stable_Cont[0].CLK
iTD_HS => Stable_Cont[1].CLK
iTD_HS => Stable_Cont[2].CLK
iTD_HS => Stable_Cont[3].CLK
iTD_HS => Stable_Cont[4].CLK
iTD_HS => Stable_Cont[5].CLK
iTD_HS => Stable_Cont[6].CLK
iTD_HS => Stable_Cont[7].CLK
iTD_HS => TD_Stable.CLK
iRST_N => Pre_VS.ACLR
iRST_N => Stable_Cont[0].ACLR
iRST_N => Stable_Cont[1].ACLR
iRST_N => Stable_Cont[2].ACLR
iRST_N => Stable_Cont[3].ACLR
iRST_N => Stable_Cont[4].ACLR
iRST_N => Stable_Cont[5].ACLR
iRST_N => Stable_Cont[6].ACLR
iRST_N => Stable_Cont[7].ACLR
iRST_N => TD_Stable.ACLR


|DE2_TV|Reset_Delay:u3
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR


|DE2_TV|ITU_656_Decoder:u4
iTD_DATA[0] => Window[0].DATAIN
iTD_DATA[0] => Cb[0].DATAIN
iTD_DATA[0] => Cr[0].DATAIN
iTD_DATA[0] => YCbCr[8].DATAIN
iTD_DATA[1] => Window[1].DATAIN
iTD_DATA[1] => Cb[1].DATAIN
iTD_DATA[1] => Cr[1].DATAIN
iTD_DATA[1] => YCbCr[9].DATAIN
iTD_DATA[2] => Window[2].DATAIN
iTD_DATA[2] => Cb[2].DATAIN
iTD_DATA[2] => Cr[2].DATAIN
iTD_DATA[2] => YCbCr[10].DATAIN
iTD_DATA[3] => Window[3].DATAIN
iTD_DATA[3] => Cb[3].DATAIN
iTD_DATA[3] => Cr[3].DATAIN
iTD_DATA[3] => YCbCr[11].DATAIN
iTD_DATA[4] => Window[4].DATAIN
iTD_DATA[4] => SAV.IN1
iTD_DATA[4] => Cb[4].DATAIN
iTD_DATA[4] => Cr[4].DATAIN
iTD_DATA[4] => YCbCr[12].DATAIN
iTD_DATA[5] => Window[5].DATAIN
iTD_DATA[5] => Cb[5].DATAIN
iTD_DATA[5] => Cr[5].DATAIN
iTD_DATA[5] => YCbCr[13].DATAIN
iTD_DATA[5] => FVAL.DATAIN
iTD_DATA[6] => Window[6].DATAIN
iTD_DATA[6] => Field.DATAIN
iTD_DATA[6] => Cb[6].DATAIN
iTD_DATA[6] => Cr[6].DATAIN
iTD_DATA[6] => YCbCr[14].DATAIN
iTD_DATA[7] => Window[7].DATAIN
iTD_DATA[7] => Cb[7].DATAIN
iTD_DATA[7] => Cr[7].DATAIN
iTD_DATA[7] => YCbCr[15].DATAIN
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSkip => always0.IN1
iRST_N => Data_Cont[0].ACLR
iRST_N => Data_Cont[1].ACLR
iRST_N => Data_Cont[2].ACLR
iRST_N => Data_Cont[3].ACLR
iRST_N => Data_Cont[4].ACLR
iRST_N => Data_Cont[5].ACLR
iRST_N => Data_Cont[6].ACLR
iRST_N => Data_Cont[7].ACLR
iRST_N => Data_Cont[8].ACLR
iRST_N => Data_Cont[9].ACLR
iRST_N => Data_Cont[10].ACLR
iRST_N => Data_Cont[11].ACLR
iRST_N => Data_Cont[12].ACLR
iRST_N => Data_Cont[13].ACLR
iRST_N => Data_Cont[14].ACLR
iRST_N => Data_Cont[15].ACLR
iRST_N => Data_Cont[16].ACLR
iRST_N => Data_Cont[17].ACLR
iRST_N => Data_Cont[18].ACLR
iRST_N => Data_Cont[19].ACLR
iRST_N => Data_Cont[20].ACLR
iRST_N => Data_Cont[21].ACLR
iRST_N => Data_Cont[22].ACLR
iRST_N => Data_Cont[23].ACLR
iRST_N => Data_Cont[24].ACLR
iRST_N => Data_Cont[25].ACLR
iRST_N => Data_Cont[26].ACLR
iRST_N => Data_Cont[27].ACLR
iRST_N => Data_Cont[28].ACLR
iRST_N => Data_Cont[29].ACLR
iRST_N => Data_Cont[30].ACLR
iRST_N => Data_Cont[31].ACLR
iRST_N => TV_Y[0].ACLR
iRST_N => TV_Y[1].ACLR
iRST_N => TV_Y[2].ACLR
iRST_N => TV_Y[3].ACLR
iRST_N => TV_Y[4].ACLR
iRST_N => TV_Y[5].ACLR
iRST_N => TV_Y[6].ACLR
iRST_N => TV_Y[7].ACLR
iRST_N => TV_Y[8].ACLR
iRST_N => TV_Y[9].ACLR
iRST_N => FVAL.ACLR
iRST_N => YCbCr[0].ACLR
iRST_N => YCbCr[1].ACLR
iRST_N => YCbCr[2].ACLR
iRST_N => YCbCr[3].ACLR
iRST_N => YCbCr[4].ACLR
iRST_N => YCbCr[5].ACLR
iRST_N => YCbCr[6].ACLR
iRST_N => YCbCr[7].ACLR
iRST_N => YCbCr[8].ACLR
iRST_N => YCbCr[9].ACLR
iRST_N => YCbCr[10].ACLR
iRST_N => YCbCr[11].ACLR
iRST_N => YCbCr[12].ACLR
iRST_N => YCbCr[13].ACLR
iRST_N => YCbCr[14].ACLR
iRST_N => YCbCr[15].ACLR
iRST_N => Cr[0].ACLR
iRST_N => Cr[1].ACLR
iRST_N => Cr[2].ACLR
iRST_N => Cr[3].ACLR
iRST_N => Cr[4].ACLR
iRST_N => Cr[5].ACLR
iRST_N => Cr[6].ACLR
iRST_N => Cr[7].ACLR
iRST_N => Cb[0].ACLR
iRST_N => Cb[1].ACLR
iRST_N => Cb[2].ACLR
iRST_N => Cb[3].ACLR
iRST_N => Cb[4].ACLR
iRST_N => Cb[5].ACLR
iRST_N => Cb[6].ACLR
iRST_N => Cb[7].ACLR
iRST_N => Cont[0].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[4].ACLR
iRST_N => Cont[5].ACLR
iRST_N => Cont[6].ACLR
iRST_N => Cont[7].ACLR
iRST_N => Cont[8].ACLR
iRST_N => Cont[9].ACLR
iRST_N => Cont[10].ACLR
iRST_N => Cont[11].ACLR
iRST_N => Cont[12].ACLR
iRST_N => Cont[13].ACLR
iRST_N => Cont[14].ACLR
iRST_N => Cont[15].ACLR
iRST_N => Cont[16].ACLR
iRST_N => Cont[17].ACLR
iRST_N => Window[0].ACLR
iRST_N => Window[1].ACLR
iRST_N => Window[2].ACLR
iRST_N => Window[3].ACLR
iRST_N => Window[4].ACLR
iRST_N => Window[5].ACLR
iRST_N => Window[6].ACLR
iRST_N => Window[7].ACLR
iRST_N => Window[8].ACLR
iRST_N => Window[9].ACLR
iRST_N => Window[10].ACLR
iRST_N => Window[11].ACLR
iRST_N => Window[12].ACLR
iRST_N => Window[13].ACLR
iRST_N => Window[14].ACLR
iRST_N => Window[15].ACLR
iRST_N => Window[16].ACLR
iRST_N => Window[17].ACLR
iRST_N => Window[18].ACLR
iRST_N => Window[19].ACLR
iRST_N => Window[20].ACLR
iRST_N => Window[21].ACLR
iRST_N => Window[22].ACLR
iRST_N => Window[23].ACLR
iRST_N => Field.ACLR
iRST_N => Pre_Field.ACLR
iRST_N => Data_Valid.ACLR
iRST_N => Start.ACLR
iRST_N => Active_Video.ACLR
iCLK_27 => Data_Cont[0].CLK
iCLK_27 => Data_Cont[1].CLK
iCLK_27 => Data_Cont[2].CLK
iCLK_27 => Data_Cont[3].CLK
iCLK_27 => Data_Cont[4].CLK
iCLK_27 => Data_Cont[5].CLK
iCLK_27 => Data_Cont[6].CLK
iCLK_27 => Data_Cont[7].CLK
iCLK_27 => Data_Cont[8].CLK
iCLK_27 => Data_Cont[9].CLK
iCLK_27 => Data_Cont[10].CLK
iCLK_27 => Data_Cont[11].CLK
iCLK_27 => Data_Cont[12].CLK
iCLK_27 => Data_Cont[13].CLK
iCLK_27 => Data_Cont[14].CLK
iCLK_27 => Data_Cont[15].CLK
iCLK_27 => Data_Cont[16].CLK
iCLK_27 => Data_Cont[17].CLK
iCLK_27 => Data_Cont[18].CLK
iCLK_27 => Data_Cont[19].CLK
iCLK_27 => Data_Cont[20].CLK
iCLK_27 => Data_Cont[21].CLK
iCLK_27 => Data_Cont[22].CLK
iCLK_27 => Data_Cont[23].CLK
iCLK_27 => Data_Cont[24].CLK
iCLK_27 => Data_Cont[25].CLK
iCLK_27 => Data_Cont[26].CLK
iCLK_27 => Data_Cont[27].CLK
iCLK_27 => Data_Cont[28].CLK
iCLK_27 => Data_Cont[29].CLK
iCLK_27 => Data_Cont[30].CLK
iCLK_27 => Data_Cont[31].CLK
iCLK_27 => TV_Y[0].CLK
iCLK_27 => TV_Y[1].CLK
iCLK_27 => TV_Y[2].CLK
iCLK_27 => TV_Y[3].CLK
iCLK_27 => TV_Y[4].CLK
iCLK_27 => TV_Y[5].CLK
iCLK_27 => TV_Y[6].CLK
iCLK_27 => TV_Y[7].CLK
iCLK_27 => TV_Y[8].CLK
iCLK_27 => TV_Y[9].CLK
iCLK_27 => FVAL.CLK
iCLK_27 => YCbCr[0].CLK
iCLK_27 => YCbCr[1].CLK
iCLK_27 => YCbCr[2].CLK
iCLK_27 => YCbCr[3].CLK
iCLK_27 => YCbCr[4].CLK
iCLK_27 => YCbCr[5].CLK
iCLK_27 => YCbCr[6].CLK
iCLK_27 => YCbCr[7].CLK
iCLK_27 => YCbCr[8].CLK
iCLK_27 => YCbCr[9].CLK
iCLK_27 => YCbCr[10].CLK
iCLK_27 => YCbCr[11].CLK
iCLK_27 => YCbCr[12].CLK
iCLK_27 => YCbCr[13].CLK
iCLK_27 => YCbCr[14].CLK
iCLK_27 => YCbCr[15].CLK
iCLK_27 => Cr[0].CLK
iCLK_27 => Cr[1].CLK
iCLK_27 => Cr[2].CLK
iCLK_27 => Cr[3].CLK
iCLK_27 => Cr[4].CLK
iCLK_27 => Cr[5].CLK
iCLK_27 => Cr[6].CLK
iCLK_27 => Cr[7].CLK
iCLK_27 => Cb[0].CLK
iCLK_27 => Cb[1].CLK
iCLK_27 => Cb[2].CLK
iCLK_27 => Cb[3].CLK
iCLK_27 => Cb[4].CLK
iCLK_27 => Cb[5].CLK
iCLK_27 => Cb[6].CLK
iCLK_27 => Cb[7].CLK
iCLK_27 => Cont[0].CLK
iCLK_27 => Cont[1].CLK
iCLK_27 => Cont[2].CLK
iCLK_27 => Cont[3].CLK
iCLK_27 => Cont[4].CLK
iCLK_27 => Cont[5].CLK
iCLK_27 => Cont[6].CLK
iCLK_27 => Cont[7].CLK
iCLK_27 => Cont[8].CLK
iCLK_27 => Cont[9].CLK
iCLK_27 => Cont[10].CLK
iCLK_27 => Cont[11].CLK
iCLK_27 => Cont[12].CLK
iCLK_27 => Cont[13].CLK
iCLK_27 => Cont[14].CLK
iCLK_27 => Cont[15].CLK
iCLK_27 => Cont[16].CLK
iCLK_27 => Cont[17].CLK
iCLK_27 => Window[0].CLK
iCLK_27 => Window[1].CLK
iCLK_27 => Window[2].CLK
iCLK_27 => Window[3].CLK
iCLK_27 => Window[4].CLK
iCLK_27 => Window[5].CLK
iCLK_27 => Window[6].CLK
iCLK_27 => Window[7].CLK
iCLK_27 => Window[8].CLK
iCLK_27 => Window[9].CLK
iCLK_27 => Window[10].CLK
iCLK_27 => Window[11].CLK
iCLK_27 => Window[12].CLK
iCLK_27 => Window[13].CLK
iCLK_27 => Window[14].CLK
iCLK_27 => Window[15].CLK
iCLK_27 => Window[16].CLK
iCLK_27 => Window[17].CLK
iCLK_27 => Window[18].CLK
iCLK_27 => Window[19].CLK
iCLK_27 => Window[20].CLK
iCLK_27 => Window[21].CLK
iCLK_27 => Window[22].CLK
iCLK_27 => Window[23].CLK
iCLK_27 => Field.CLK
iCLK_27 => Pre_Field.CLK
iCLK_27 => Data_Valid.CLK
iCLK_27 => Start.CLK
iCLK_27 => Active_Video.CLK


|DE2_TV|DIV:u5
aclr => aclr.IN1
clock => clock.IN1
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1


|DE2_TV|DIV:u5|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_d6t:auto_generated.numer[0]
numer[1] => lpm_divide_d6t:auto_generated.numer[1]
numer[2] => lpm_divide_d6t:auto_generated.numer[2]
numer[3] => lpm_divide_d6t:auto_generated.numer[3]
numer[4] => lpm_divide_d6t:auto_generated.numer[4]
numer[5] => lpm_divide_d6t:auto_generated.numer[5]
numer[6] => lpm_divide_d6t:auto_generated.numer[6]
numer[7] => lpm_divide_d6t:auto_generated.numer[7]
numer[8] => lpm_divide_d6t:auto_generated.numer[8]
numer[9] => lpm_divide_d6t:auto_generated.numer[9]
denom[0] => lpm_divide_d6t:auto_generated.denom[0]
denom[1] => lpm_divide_d6t:auto_generated.denom[1]
denom[2] => lpm_divide_d6t:auto_generated.denom[2]
denom[3] => lpm_divide_d6t:auto_generated.denom[3]
clock => lpm_divide_d6t:auto_generated.clock
aclr => lpm_divide_d6t:auto_generated.aclr
clken => ~NO_FANOUT~


|DE2_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated
aclr => sign_div_unsign_3li:divider.aclr
clken => ~NO_FANOUT~
clock => sign_div_unsign_3li:divider.clock
denom[0] => sign_div_unsign_3li:divider.denominator[0]
denom[1] => sign_div_unsign_3li:divider.denominator[1]
denom[2] => sign_div_unsign_3li:divider.denominator[2]
denom[3] => sign_div_unsign_3li:divider.denominator[3]
numer[0] => sign_div_unsign_3li:divider.numerator[0]
numer[1] => sign_div_unsign_3li:divider.numerator[1]
numer[2] => sign_div_unsign_3li:divider.numerator[2]
numer[3] => sign_div_unsign_3li:divider.numerator[3]
numer[4] => sign_div_unsign_3li:divider.numerator[4]
numer[5] => sign_div_unsign_3li:divider.numerator[5]
numer[6] => sign_div_unsign_3li:divider.numerator[6]
numer[7] => sign_div_unsign_3li:divider.numerator[7]
numer[8] => sign_div_unsign_3li:divider.numerator[8]
numer[9] => sign_div_unsign_3li:divider.numerator[9]


|DE2_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider
aclr => alt_u_div_p1g:divider.aclr
clock => alt_u_div_p1g:divider.clock
denominator[0] => alt_u_div_p1g:divider.denominator[0]
denominator[1] => alt_u_div_p1g:divider.denominator[1]
denominator[2] => alt_u_div_p1g:divider.denominator[2]
denominator[3] => alt_u_div_p1g:divider.denominator[3]
numerator[0] => alt_u_div_p1g:divider.numerator[0]
numerator[1] => alt_u_div_p1g:divider.numerator[1]
numerator[2] => alt_u_div_p1g:divider.numerator[2]
numerator[3] => alt_u_div_p1g:divider.numerator[3]
numerator[4] => alt_u_div_p1g:divider.numerator[4]
numerator[5] => alt_u_div_p1g:divider.numerator[5]
numerator[6] => alt_u_div_p1g:divider.numerator[6]
numerator[7] => alt_u_div_p1g:divider.numerator[7]
numerator[8] => alt_u_div_p1g:divider.numerator[8]
numerator[9] => alt_u_div_p1g:divider.numerator[9]


|DE2_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider
aclr => DFFDenominator[3].IN0
aclr => DFFNumerator[9].IN0
aclr => DFFQuotient[9].IN0
aclr => DFFQuotient[4].IN0
aclr => DFFStage[4].IN0
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_lkc:add_sub_0.datab[0]
denominator[0] => add_sub_mkc:add_sub_1.datab[0]
denominator[0] => op_1.IN8
denominator[0] => op_2.IN10
denominator[0] => op_3.IN12
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_mkc:add_sub_1.datab[1]
denominator[1] => sel[4].IN1
denominator[1] => sel[8].IN1
denominator[1] => op_1.IN6
denominator[1] => sel[12].IN1
denominator[1] => op_2.IN8
denominator[1] => sel[16].IN1
denominator[1] => op_3.IN10
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[5].IN1
denominator[2] => sel[9].IN1
denominator[2] => op_1.IN4
denominator[2] => sel[13].IN1
denominator[2] => op_2.IN6
denominator[2] => sel[17].IN1
denominator[2] => op_3.IN8
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[6].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[14].IN1
denominator[3] => op_2.IN4
denominator[3] => sel[18].IN1
denominator[3] => op_3.IN6
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[5] => StageOut[20].IN0
numerator[5] => op_3.IN11
numerator[6] => DFFNumerator[6].DATAIN
numerator[6] => StageOut[15].IN0
numerator[6] => op_2.IN9
numerator[7] => DFFNumerator[7].DATAIN
numerator[7] => StageOut[10].IN0
numerator[7] => op_1.IN7
numerator[8] => DFFNumerator[8].DATAIN
numerator[8] => add_sub_mkc:add_sub_1.dataa[0]
numerator[8] => StageOut[5].IN0
numerator[9] => DFFNumerator[9].DATAIN
numerator[9] => add_sub_lkc:add_sub_0.dataa[0]
numerator[9] => StageOut[0].IN0


|DE2_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|add_sub_lkc:add_sub_0
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0


|DE2_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|add_sub_mkc:add_sub_1
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0


|DE2_TV|Sdram_Control_4Port:u6
REF_CLK => REF_CLK.IN1
RESET_N => RESET_N.IN3
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR.DATAB
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR.DATAB
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR.DATAB
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR.DATAB
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR.DATAB
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR.DATAB
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR.DATAB
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR.DATAB
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR.DATAB
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR.DATAB
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR.DATAB
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR.DATAB
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR.DATAB
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR.DATAB
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR.DATAB
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR.DATAB
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR.DATAB
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR.DATAB
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR.DATAB
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR.DATAB
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR.DATAB
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR.DATAB
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR.DATAB
WR1_MAX_ADDR[0] => ~NO_FANOUT~
WR1_MAX_ADDR[1] => ~NO_FANOUT~
WR1_MAX_ADDR[2] => ~NO_FANOUT~
WR1_MAX_ADDR[3] => ~NO_FANOUT~
WR1_MAX_ADDR[4] => ~NO_FANOUT~
WR1_MAX_ADDR[5] => ~NO_FANOUT~
WR1_MAX_ADDR[6] => ~NO_FANOUT~
WR1_MAX_ADDR[7] => ~NO_FANOUT~
WR1_MAX_ADDR[8] => ~NO_FANOUT~
WR1_MAX_ADDR[9] => ~NO_FANOUT~
WR1_MAX_ADDR[10] => ~NO_FANOUT~
WR1_MAX_ADDR[11] => ~NO_FANOUT~
WR1_MAX_ADDR[12] => ~NO_FANOUT~
WR1_MAX_ADDR[13] => ~NO_FANOUT~
WR1_MAX_ADDR[14] => ~NO_FANOUT~
WR1_MAX_ADDR[15] => ~NO_FANOUT~
WR1_MAX_ADDR[16] => ~NO_FANOUT~
WR1_MAX_ADDR[17] => ~NO_FANOUT~
WR1_MAX_ADDR[18] => ~NO_FANOUT~
WR1_MAX_ADDR[19] => ~NO_FANOUT~
WR1_MAX_ADDR[20] => ~NO_FANOUT~
WR1_MAX_ADDR[21] => ~NO_FANOUT~
WR1_MAX_ADDR[22] => ~NO_FANOUT~
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR.DATAB
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR.DATAB
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR.DATAB
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR.DATAB
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR.DATAB
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR.DATAB
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR.DATAB
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR.DATAB
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR.DATAB
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR.DATAB
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR.DATAB
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR.DATAB
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR.DATAB
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR.DATAB
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR.DATAB
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR.DATAB
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR.DATAB
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR.DATAB
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR.DATAB
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR.DATAB
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR.DATAB
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR.DATAB
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR.DATAB
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LENGTH[8] => rWR2_LENGTH[8].DATAIN
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR.DATAB
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR.DATAB
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR.DATAB
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR.DATAB
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR.DATAB
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR.DATAB
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR.DATAB
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR.DATAB
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR.DATAB
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR.DATAB
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR.DATAB
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR.DATAB
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR.DATAB
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR.DATAB
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR.DATAB
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR.DATAB
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR.DATAB
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR.DATAB
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR.DATAB
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR.DATAB
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR.DATAB
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR.DATAB
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR.DATAB
RD1_MAX_ADDR[0] => ~NO_FANOUT~
RD1_MAX_ADDR[1] => ~NO_FANOUT~
RD1_MAX_ADDR[2] => ~NO_FANOUT~
RD1_MAX_ADDR[3] => ~NO_FANOUT~
RD1_MAX_ADDR[4] => ~NO_FANOUT~
RD1_MAX_ADDR[5] => ~NO_FANOUT~
RD1_MAX_ADDR[6] => ~NO_FANOUT~
RD1_MAX_ADDR[7] => ~NO_FANOUT~
RD1_MAX_ADDR[8] => ~NO_FANOUT~
RD1_MAX_ADDR[9] => ~NO_FANOUT~
RD1_MAX_ADDR[10] => ~NO_FANOUT~
RD1_MAX_ADDR[11] => ~NO_FANOUT~
RD1_MAX_ADDR[12] => ~NO_FANOUT~
RD1_MAX_ADDR[13] => ~NO_FANOUT~
RD1_MAX_ADDR[14] => ~NO_FANOUT~
RD1_MAX_ADDR[15] => ~NO_FANOUT~
RD1_MAX_ADDR[16] => ~NO_FANOUT~
RD1_MAX_ADDR[17] => ~NO_FANOUT~
RD1_MAX_ADDR[18] => ~NO_FANOUT~
RD1_MAX_ADDR[19] => ~NO_FANOUT~
RD1_MAX_ADDR[20] => ~NO_FANOUT~
RD1_MAX_ADDR[21] => ~NO_FANOUT~
RD1_MAX_ADDR[22] => ~NO_FANOUT~
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR.DATAB
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR.DATAB
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR.DATAB
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR.DATAB
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR.DATAB
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR.DATAB
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR.DATAB
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR.DATAB
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR.DATAB
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR.DATAB
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR.DATAB
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR.DATAB
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR.DATAB
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR.DATAB
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR.DATAB
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR.DATAB
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR.DATAB
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR.DATAB
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR.DATAB
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR.DATAB
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR.DATAB
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR.DATAB
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR.DATAB
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LENGTH[8] => rRD2_LENGTH[8].DATAIN
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]


|DE2_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1
inclk0 => sub_wire5[0].IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|DE2_TV|Sdram_Control_4Port:u6|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1


|DE2_TV|Sdram_Control_4Port:u6|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~


|DE2_TV|Sdram_Control_4Port:u6|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_iep1:auto_generated.data[0]
data[1] => dcfifo_iep1:auto_generated.data[1]
data[2] => dcfifo_iep1:auto_generated.data[2]
data[3] => dcfifo_iep1:auto_generated.data[3]
data[4] => dcfifo_iep1:auto_generated.data[4]
data[5] => dcfifo_iep1:auto_generated.data[5]
data[6] => dcfifo_iep1:auto_generated.data[6]
data[7] => dcfifo_iep1:auto_generated.data[7]
data[8] => dcfifo_iep1:auto_generated.data[8]
data[9] => dcfifo_iep1:auto_generated.data[9]
data[10] => dcfifo_iep1:auto_generated.data[10]
data[11] => dcfifo_iep1:auto_generated.data[11]
data[12] => dcfifo_iep1:auto_generated.data[12]
data[13] => dcfifo_iep1:auto_generated.data[13]
data[14] => dcfifo_iep1:auto_generated.data[14]
data[15] => dcfifo_iep1:auto_generated.data[15]
rdclk => dcfifo_iep1:auto_generated.rdclk
rdreq => dcfifo_iep1:auto_generated.rdreq
wrclk => dcfifo_iep1:auto_generated.wrclk
wrreq => dcfifo_iep1:auto_generated.wrreq
aclr => dcfifo_iep1:auto_generated.aclr


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_h2c1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_h2c1:fifo_ram.data_a[0]
data[1] => altsyncram_h2c1:fifo_ram.data_a[1]
data[2] => altsyncram_h2c1:fifo_ram.data_a[2]
data[3] => altsyncram_h2c1:fifo_ram.data_a[3]
data[4] => altsyncram_h2c1:fifo_ram.data_a[4]
data[5] => altsyncram_h2c1:fifo_ram.data_a[5]
data[6] => altsyncram_h2c1:fifo_ram.data_a[6]
data[7] => altsyncram_h2c1:fifo_ram.data_a[7]
data[8] => altsyncram_h2c1:fifo_ram.data_a[8]
data[9] => altsyncram_h2c1:fifo_ram.data_a[9]
data[10] => altsyncram_h2c1:fifo_ram.data_a[10]
data[11] => altsyncram_h2c1:fifo_ram.data_a[11]
data[12] => altsyncram_h2c1:fifo_ram.data_a[12]
data[13] => altsyncram_h2c1:fifo_ram.data_a[13]
data[14] => altsyncram_h2c1:fifo_ram.data_a[14]
data[15] => altsyncram_h2c1:fifo_ram.data_a[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_h2c1:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_h2c1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:rdempty_eq_comp
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_iep1:auto_generated.data[0]
data[1] => dcfifo_iep1:auto_generated.data[1]
data[2] => dcfifo_iep1:auto_generated.data[2]
data[3] => dcfifo_iep1:auto_generated.data[3]
data[4] => dcfifo_iep1:auto_generated.data[4]
data[5] => dcfifo_iep1:auto_generated.data[5]
data[6] => dcfifo_iep1:auto_generated.data[6]
data[7] => dcfifo_iep1:auto_generated.data[7]
data[8] => dcfifo_iep1:auto_generated.data[8]
data[9] => dcfifo_iep1:auto_generated.data[9]
data[10] => dcfifo_iep1:auto_generated.data[10]
data[11] => dcfifo_iep1:auto_generated.data[11]
data[12] => dcfifo_iep1:auto_generated.data[12]
data[13] => dcfifo_iep1:auto_generated.data[13]
data[14] => dcfifo_iep1:auto_generated.data[14]
data[15] => dcfifo_iep1:auto_generated.data[15]
rdclk => dcfifo_iep1:auto_generated.rdclk
rdreq => dcfifo_iep1:auto_generated.rdreq
wrclk => dcfifo_iep1:auto_generated.wrclk
wrreq => dcfifo_iep1:auto_generated.wrreq
aclr => dcfifo_iep1:auto_generated.aclr


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_h2c1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_h2c1:fifo_ram.data_a[0]
data[1] => altsyncram_h2c1:fifo_ram.data_a[1]
data[2] => altsyncram_h2c1:fifo_ram.data_a[2]
data[3] => altsyncram_h2c1:fifo_ram.data_a[3]
data[4] => altsyncram_h2c1:fifo_ram.data_a[4]
data[5] => altsyncram_h2c1:fifo_ram.data_a[5]
data[6] => altsyncram_h2c1:fifo_ram.data_a[6]
data[7] => altsyncram_h2c1:fifo_ram.data_a[7]
data[8] => altsyncram_h2c1:fifo_ram.data_a[8]
data[9] => altsyncram_h2c1:fifo_ram.data_a[9]
data[10] => altsyncram_h2c1:fifo_ram.data_a[10]
data[11] => altsyncram_h2c1:fifo_ram.data_a[11]
data[12] => altsyncram_h2c1:fifo_ram.data_a[12]
data[13] => altsyncram_h2c1:fifo_ram.data_a[13]
data[14] => altsyncram_h2c1:fifo_ram.data_a[14]
data[15] => altsyncram_h2c1:fifo_ram.data_a[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_h2c1:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_h2c1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:rdempty_eq_comp
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_iep1:auto_generated.data[0]
data[1] => dcfifo_iep1:auto_generated.data[1]
data[2] => dcfifo_iep1:auto_generated.data[2]
data[3] => dcfifo_iep1:auto_generated.data[3]
data[4] => dcfifo_iep1:auto_generated.data[4]
data[5] => dcfifo_iep1:auto_generated.data[5]
data[6] => dcfifo_iep1:auto_generated.data[6]
data[7] => dcfifo_iep1:auto_generated.data[7]
data[8] => dcfifo_iep1:auto_generated.data[8]
data[9] => dcfifo_iep1:auto_generated.data[9]
data[10] => dcfifo_iep1:auto_generated.data[10]
data[11] => dcfifo_iep1:auto_generated.data[11]
data[12] => dcfifo_iep1:auto_generated.data[12]
data[13] => dcfifo_iep1:auto_generated.data[13]
data[14] => dcfifo_iep1:auto_generated.data[14]
data[15] => dcfifo_iep1:auto_generated.data[15]
rdclk => dcfifo_iep1:auto_generated.rdclk
rdreq => dcfifo_iep1:auto_generated.rdreq
wrclk => dcfifo_iep1:auto_generated.wrclk
wrreq => dcfifo_iep1:auto_generated.wrreq
aclr => dcfifo_iep1:auto_generated.aclr


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_h2c1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_h2c1:fifo_ram.data_a[0]
data[1] => altsyncram_h2c1:fifo_ram.data_a[1]
data[2] => altsyncram_h2c1:fifo_ram.data_a[2]
data[3] => altsyncram_h2c1:fifo_ram.data_a[3]
data[4] => altsyncram_h2c1:fifo_ram.data_a[4]
data[5] => altsyncram_h2c1:fifo_ram.data_a[5]
data[6] => altsyncram_h2c1:fifo_ram.data_a[6]
data[7] => altsyncram_h2c1:fifo_ram.data_a[7]
data[8] => altsyncram_h2c1:fifo_ram.data_a[8]
data[9] => altsyncram_h2c1:fifo_ram.data_a[9]
data[10] => altsyncram_h2c1:fifo_ram.data_a[10]
data[11] => altsyncram_h2c1:fifo_ram.data_a[11]
data[12] => altsyncram_h2c1:fifo_ram.data_a[12]
data[13] => altsyncram_h2c1:fifo_ram.data_a[13]
data[14] => altsyncram_h2c1:fifo_ram.data_a[14]
data[15] => altsyncram_h2c1:fifo_ram.data_a[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_h2c1:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_h2c1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:rdempty_eq_comp
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_iep1:auto_generated.data[0]
data[1] => dcfifo_iep1:auto_generated.data[1]
data[2] => dcfifo_iep1:auto_generated.data[2]
data[3] => dcfifo_iep1:auto_generated.data[3]
data[4] => dcfifo_iep1:auto_generated.data[4]
data[5] => dcfifo_iep1:auto_generated.data[5]
data[6] => dcfifo_iep1:auto_generated.data[6]
data[7] => dcfifo_iep1:auto_generated.data[7]
data[8] => dcfifo_iep1:auto_generated.data[8]
data[9] => dcfifo_iep1:auto_generated.data[9]
data[10] => dcfifo_iep1:auto_generated.data[10]
data[11] => dcfifo_iep1:auto_generated.data[11]
data[12] => dcfifo_iep1:auto_generated.data[12]
data[13] => dcfifo_iep1:auto_generated.data[13]
data[14] => dcfifo_iep1:auto_generated.data[14]
data[15] => dcfifo_iep1:auto_generated.data[15]
rdclk => dcfifo_iep1:auto_generated.rdclk
rdreq => dcfifo_iep1:auto_generated.rdreq
wrclk => dcfifo_iep1:auto_generated.wrclk
wrreq => dcfifo_iep1:auto_generated.wrreq
aclr => dcfifo_iep1:auto_generated.aclr


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_h2c1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_h2c1:fifo_ram.data_a[0]
data[1] => altsyncram_h2c1:fifo_ram.data_a[1]
data[2] => altsyncram_h2c1:fifo_ram.data_a[2]
data[3] => altsyncram_h2c1:fifo_ram.data_a[3]
data[4] => altsyncram_h2c1:fifo_ram.data_a[4]
data[5] => altsyncram_h2c1:fifo_ram.data_a[5]
data[6] => altsyncram_h2c1:fifo_ram.data_a[6]
data[7] => altsyncram_h2c1:fifo_ram.data_a[7]
data[8] => altsyncram_h2c1:fifo_ram.data_a[8]
data[9] => altsyncram_h2c1:fifo_ram.data_a[9]
data[10] => altsyncram_h2c1:fifo_ram.data_a[10]
data[11] => altsyncram_h2c1:fifo_ram.data_a[11]
data[12] => altsyncram_h2c1:fifo_ram.data_a[12]
data[13] => altsyncram_h2c1:fifo_ram.data_a[13]
data[14] => altsyncram_h2c1:fifo_ram.data_a[14]
data[15] => altsyncram_h2c1:fifo_ram.data_a[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_h2c1:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_h2c1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:rdempty_eq_comp
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_TV|YUV422_to_444:u7
iYCbCr[0] => mCr[0].DATAIN
iYCbCr[0] => mCb[0].DATAIN
iYCbCr[1] => mCb[1].DATAIN
iYCbCr[1] => mCr[1].DATAIN
iYCbCr[2] => mCb[2].DATAIN
iYCbCr[2] => mCr[2].DATAIN
iYCbCr[3] => mCb[3].DATAIN
iYCbCr[3] => mCr[3].DATAIN
iYCbCr[4] => mCb[4].DATAIN
iYCbCr[4] => mCr[4].DATAIN
iYCbCr[5] => mCb[5].DATAIN
iYCbCr[5] => mCr[5].DATAIN
iYCbCr[6] => mCb[6].DATAIN
iYCbCr[6] => mCr[6].DATAIN
iYCbCr[7] => mCb[7].DATAIN
iYCbCr[7] => mCr[7].DATAIN
iYCbCr[8] => mY[0].DATAIN
iYCbCr[9] => mY[1].DATAIN
iYCbCr[10] => mY[2].DATAIN
iYCbCr[11] => mY[3].DATAIN
iYCbCr[12] => mY[4].DATAIN
iYCbCr[13] => mY[5].DATAIN
iYCbCr[14] => mY[6].DATAIN
iYCbCr[15] => mY[7].DATAIN
iX[0] => mCr[0].ENA
iX[0] => mCb[7].ENA
iX[0] => mCb[6].ENA
iX[0] => mCb[5].ENA
iX[0] => mCb[4].ENA
iX[0] => mCb[3].ENA
iX[0] => mCb[2].ENA
iX[0] => mCb[1].ENA
iX[0] => mCb[0].ENA
iX[0] => mCr[7].ENA
iX[0] => mCr[6].ENA
iX[0] => mCr[5].ENA
iX[0] => mCr[4].ENA
iX[0] => mCr[3].ENA
iX[0] => mCr[2].ENA
iX[0] => mCr[1].ENA
iX[1] => ~NO_FANOUT~
iX[2] => ~NO_FANOUT~
iX[3] => ~NO_FANOUT~
iX[4] => ~NO_FANOUT~
iX[5] => ~NO_FANOUT~
iX[6] => ~NO_FANOUT~
iX[7] => ~NO_FANOUT~
iX[8] => ~NO_FANOUT~
iX[9] => ~NO_FANOUT~
iCLK => mCr[0].CLK
iCLK => mCr[1].CLK
iCLK => mCr[2].CLK
iCLK => mCr[3].CLK
iCLK => mCr[4].CLK
iCLK => mCr[5].CLK
iCLK => mCr[6].CLK
iCLK => mCr[7].CLK
iCLK => mCb[0].CLK
iCLK => mCb[1].CLK
iCLK => mCb[2].CLK
iCLK => mCb[3].CLK
iCLK => mCb[4].CLK
iCLK => mCb[5].CLK
iCLK => mCb[6].CLK
iCLK => mCb[7].CLK
iCLK => mY[0].CLK
iCLK => mY[1].CLK
iCLK => mY[2].CLK
iCLK => mY[3].CLK
iCLK => mY[4].CLK
iCLK => mY[5].CLK
iCLK => mY[6].CLK
iCLK => mY[7].CLK
iRST_N => mCr[0].ACLR
iRST_N => mCr[1].ACLR
iRST_N => mCr[2].ACLR
iRST_N => mCr[3].ACLR
iRST_N => mCr[4].ACLR
iRST_N => mCr[5].ACLR
iRST_N => mCr[6].ACLR
iRST_N => mCr[7].ACLR
iRST_N => mCb[0].ACLR
iRST_N => mCb[1].ACLR
iRST_N => mCb[2].ACLR
iRST_N => mCb[3].ACLR
iRST_N => mCb[4].ACLR
iRST_N => mCb[5].ACLR
iRST_N => mCb[6].ACLR
iRST_N => mCb[7].ACLR
iRST_N => mY[0].ACLR
iRST_N => mY[1].ACLR
iRST_N => mY[2].ACLR
iRST_N => mY[3].ACLR
iRST_N => mY[4].ACLR
iRST_N => mY[5].ACLR
iRST_N => mY[6].ACLR
iRST_N => mY[7].ACLR


|DE2_TV|YCbCr2RGB:u8
iY[0] => iY[0].IN3
iY[1] => iY[1].IN3
iY[2] => iY[2].IN3
iY[3] => iY[3].IN3
iY[4] => iY[4].IN3
iY[5] => iY[5].IN3
iY[6] => iY[6].IN3
iY[7] => iY[7].IN3
iCb[0] => iCb[0].IN3
iCb[1] => iCb[1].IN3
iCb[2] => iCb[2].IN3
iCb[3] => iCb[3].IN3
iCb[4] => iCb[4].IN3
iCb[5] => iCb[5].IN3
iCb[6] => iCb[6].IN3
iCb[7] => iCb[7].IN3
iCr[0] => iCr[0].IN3
iCr[1] => iCr[1].IN3
iCr[2] => iCr[2].IN3
iCr[3] => iCr[3].IN3
iCr[4] => iCr[4].IN3
iCr[5] => iCr[5].IN3
iCr[6] => iCr[6].IN3
iCr[7] => iCr[7].IN3
iDVAL => oDVAL_d.DATAA
iRESET => iRESET.IN3
iCLK => iCLK.IN3


|DE2_TV|YCbCr2RGB:u8|MAC_3:u0
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_1[0] => sub_wire2[8].IN1
dataa_1[1] => sub_wire2[9].IN1
dataa_1[2] => sub_wire2[10].IN1
dataa_1[3] => sub_wire2[11].IN1
dataa_1[4] => sub_wire2[12].IN1
dataa_1[5] => sub_wire2[13].IN1
dataa_1[6] => sub_wire2[14].IN1
dataa_1[7] => sub_wire2[15].IN1
dataa_2[0] => sub_wire2[16].IN1
dataa_2[1] => sub_wire2[17].IN1
dataa_2[2] => sub_wire2[18].IN1
dataa_2[3] => sub_wire2[19].IN1
dataa_2[4] => sub_wire2[20].IN1
dataa_2[5] => sub_wire2[21].IN1
dataa_2[6] => sub_wire2[22].IN1
dataa_2[7] => sub_wire2[23].IN1
datab_0[0] => sub_wire6[0].IN1
datab_0[1] => sub_wire6[1].IN1
datab_0[2] => sub_wire6[2].IN1
datab_0[3] => sub_wire6[3].IN1
datab_0[4] => sub_wire6[4].IN1
datab_0[5] => sub_wire6[5].IN1
datab_0[6] => sub_wire6[6].IN1
datab_0[7] => sub_wire6[7].IN1
datab_0[8] => sub_wire6[8].IN1
datab_0[9] => sub_wire6[9].IN1
datab_0[10] => sub_wire6[10].IN1
datab_0[11] => sub_wire6[11].IN1
datab_0[12] => sub_wire6[12].IN1
datab_0[13] => sub_wire6[13].IN1
datab_0[14] => sub_wire6[14].IN1
datab_0[15] => sub_wire6[15].IN1
datab_0[16] => sub_wire6[16].IN1
datab_1[0] => sub_wire6[17].IN1
datab_1[1] => sub_wire6[18].IN1
datab_1[2] => sub_wire6[19].IN1
datab_1[3] => sub_wire6[20].IN1
datab_1[4] => sub_wire6[21].IN1
datab_1[5] => sub_wire6[22].IN1
datab_1[6] => sub_wire6[23].IN1
datab_1[7] => sub_wire6[24].IN1
datab_1[8] => sub_wire6[25].IN1
datab_1[9] => sub_wire6[26].IN1
datab_1[10] => sub_wire6[27].IN1
datab_1[11] => sub_wire6[28].IN1
datab_1[12] => sub_wire6[29].IN1
datab_1[13] => sub_wire6[30].IN1
datab_1[14] => sub_wire6[31].IN1
datab_1[15] => sub_wire6[32].IN1
datab_1[16] => sub_wire6[33].IN1
datab_2[0] => sub_wire6[34].IN1
datab_2[1] => sub_wire6[35].IN1
datab_2[2] => sub_wire6[36].IN1
datab_2[3] => sub_wire6[37].IN1
datab_2[4] => sub_wire6[38].IN1
datab_2[5] => sub_wire6[39].IN1
datab_2[6] => sub_wire6[40].IN1
datab_2[7] => sub_wire6[41].IN1
datab_2[8] => sub_wire6[42].IN1
datab_2[9] => sub_wire6[43].IN1
datab_2[10] => sub_wire6[44].IN1
datab_2[11] => sub_wire6[45].IN1
datab_2[12] => sub_wire6[46].IN1
datab_2[13] => sub_wire6[47].IN1
datab_2[14] => sub_wire6[48].IN1
datab_2[15] => sub_wire6[49].IN1
datab_2[16] => sub_wire6[50].IN1
aclr0 => aclr0.IN1
clock0 => clock0.IN1


|DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4f74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4f74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4f74:auto_generated.dataa[0]
dataa[1] => mult_add_4f74:auto_generated.dataa[1]
dataa[2] => mult_add_4f74:auto_generated.dataa[2]
dataa[3] => mult_add_4f74:auto_generated.dataa[3]
dataa[4] => mult_add_4f74:auto_generated.dataa[4]
dataa[5] => mult_add_4f74:auto_generated.dataa[5]
dataa[6] => mult_add_4f74:auto_generated.dataa[6]
dataa[7] => mult_add_4f74:auto_generated.dataa[7]
dataa[8] => mult_add_4f74:auto_generated.dataa[8]
dataa[9] => mult_add_4f74:auto_generated.dataa[9]
dataa[10] => mult_add_4f74:auto_generated.dataa[10]
dataa[11] => mult_add_4f74:auto_generated.dataa[11]
dataa[12] => mult_add_4f74:auto_generated.dataa[12]
dataa[13] => mult_add_4f74:auto_generated.dataa[13]
dataa[14] => mult_add_4f74:auto_generated.dataa[14]
dataa[15] => mult_add_4f74:auto_generated.dataa[15]
dataa[16] => mult_add_4f74:auto_generated.dataa[16]
dataa[17] => mult_add_4f74:auto_generated.dataa[17]
dataa[18] => mult_add_4f74:auto_generated.dataa[18]
dataa[19] => mult_add_4f74:auto_generated.dataa[19]
dataa[20] => mult_add_4f74:auto_generated.dataa[20]
dataa[21] => mult_add_4f74:auto_generated.dataa[21]
dataa[22] => mult_add_4f74:auto_generated.dataa[22]
dataa[23] => mult_add_4f74:auto_generated.dataa[23]
datab[0] => mult_add_4f74:auto_generated.datab[0]
datab[1] => mult_add_4f74:auto_generated.datab[1]
datab[2] => mult_add_4f74:auto_generated.datab[2]
datab[3] => mult_add_4f74:auto_generated.datab[3]
datab[4] => mult_add_4f74:auto_generated.datab[4]
datab[5] => mult_add_4f74:auto_generated.datab[5]
datab[6] => mult_add_4f74:auto_generated.datab[6]
datab[7] => mult_add_4f74:auto_generated.datab[7]
datab[8] => mult_add_4f74:auto_generated.datab[8]
datab[9] => mult_add_4f74:auto_generated.datab[9]
datab[10] => mult_add_4f74:auto_generated.datab[10]
datab[11] => mult_add_4f74:auto_generated.datab[11]
datab[12] => mult_add_4f74:auto_generated.datab[12]
datab[13] => mult_add_4f74:auto_generated.datab[13]
datab[14] => mult_add_4f74:auto_generated.datab[14]
datab[15] => mult_add_4f74:auto_generated.datab[15]
datab[16] => mult_add_4f74:auto_generated.datab[16]
datab[17] => mult_add_4f74:auto_generated.datab[17]
datab[18] => mult_add_4f74:auto_generated.datab[18]
datab[19] => mult_add_4f74:auto_generated.datab[19]
datab[20] => mult_add_4f74:auto_generated.datab[20]
datab[21] => mult_add_4f74:auto_generated.datab[21]
datab[22] => mult_add_4f74:auto_generated.datab[22]
datab[23] => mult_add_4f74:auto_generated.datab[23]
datab[24] => mult_add_4f74:auto_generated.datab[24]
datab[25] => mult_add_4f74:auto_generated.datab[25]
datab[26] => mult_add_4f74:auto_generated.datab[26]
datab[27] => mult_add_4f74:auto_generated.datab[27]
datab[28] => mult_add_4f74:auto_generated.datab[28]
datab[29] => mult_add_4f74:auto_generated.datab[29]
datab[30] => mult_add_4f74:auto_generated.datab[30]
datab[31] => mult_add_4f74:auto_generated.datab[31]
datab[32] => mult_add_4f74:auto_generated.datab[32]
datab[33] => mult_add_4f74:auto_generated.datab[33]
datab[34] => mult_add_4f74:auto_generated.datab[34]
datab[35] => mult_add_4f74:auto_generated.datab[35]
datab[36] => mult_add_4f74:auto_generated.datab[36]
datab[37] => mult_add_4f74:auto_generated.datab[37]
datab[38] => mult_add_4f74:auto_generated.datab[38]
datab[39] => mult_add_4f74:auto_generated.datab[39]
datab[40] => mult_add_4f74:auto_generated.datab[40]
datab[41] => mult_add_4f74:auto_generated.datab[41]
datab[42] => mult_add_4f74:auto_generated.datab[42]
datab[43] => mult_add_4f74:auto_generated.datab[43]
datab[44] => mult_add_4f74:auto_generated.datab[44]
datab[45] => mult_add_4f74:auto_generated.datab[45]
datab[46] => mult_add_4f74:auto_generated.datab[46]
datab[47] => mult_add_4f74:auto_generated.datab[47]
datab[48] => mult_add_4f74:auto_generated.datab[48]
datab[49] => mult_add_4f74:auto_generated.datab[49]
datab[50] => mult_add_4f74:auto_generated.datab[50]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
aclr0 => ded_mult_ob91:ded_mult1.aclr[0]
aclr0 => ded_mult_ob91:ded_mult2.aclr[0]
aclr0 => ded_mult_ob91:ded_mult3.aclr[0]
aclr0 => dffe8a[26].IN0
clock0 => ded_mult_ob91:ded_mult1.clock[0]
clock0 => ded_mult_ob91:ded_mult2.clock[0]
clock0 => ded_mult_ob91:ded_mult3.clock[0]
clock0 => dffe8a[26].CLK
clock0 => dffe8a[25].CLK
clock0 => dffe8a[24].CLK
clock0 => dffe8a[23].CLK
clock0 => dffe8a[22].CLK
clock0 => dffe8a[21].CLK
clock0 => dffe8a[20].CLK
clock0 => dffe8a[19].CLK
clock0 => dffe8a[18].CLK
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_ob91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ob91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ob91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ob91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ob91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ob91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ob91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ob91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ob91:ded_mult2.dataa[0]
dataa[9] => ded_mult_ob91:ded_mult2.dataa[1]
dataa[10] => ded_mult_ob91:ded_mult2.dataa[2]
dataa[11] => ded_mult_ob91:ded_mult2.dataa[3]
dataa[12] => ded_mult_ob91:ded_mult2.dataa[4]
dataa[13] => ded_mult_ob91:ded_mult2.dataa[5]
dataa[14] => ded_mult_ob91:ded_mult2.dataa[6]
dataa[15] => ded_mult_ob91:ded_mult2.dataa[7]
dataa[16] => ded_mult_ob91:ded_mult3.dataa[0]
dataa[17] => ded_mult_ob91:ded_mult3.dataa[1]
dataa[18] => ded_mult_ob91:ded_mult3.dataa[2]
dataa[19] => ded_mult_ob91:ded_mult3.dataa[3]
dataa[20] => ded_mult_ob91:ded_mult3.dataa[4]
dataa[21] => ded_mult_ob91:ded_mult3.dataa[5]
dataa[22] => ded_mult_ob91:ded_mult3.dataa[6]
dataa[23] => ded_mult_ob91:ded_mult3.dataa[7]
datab[0] => ded_mult_ob91:ded_mult1.datab[0]
datab[1] => ded_mult_ob91:ded_mult1.datab[1]
datab[2] => ded_mult_ob91:ded_mult1.datab[2]
datab[3] => ded_mult_ob91:ded_mult1.datab[3]
datab[4] => ded_mult_ob91:ded_mult1.datab[4]
datab[5] => ded_mult_ob91:ded_mult1.datab[5]
datab[6] => ded_mult_ob91:ded_mult1.datab[6]
datab[7] => ded_mult_ob91:ded_mult1.datab[7]
datab[8] => ded_mult_ob91:ded_mult1.datab[8]
datab[9] => ded_mult_ob91:ded_mult1.datab[9]
datab[10] => ded_mult_ob91:ded_mult1.datab[10]
datab[11] => ded_mult_ob91:ded_mult1.datab[11]
datab[12] => ded_mult_ob91:ded_mult1.datab[12]
datab[13] => ded_mult_ob91:ded_mult1.datab[13]
datab[14] => ded_mult_ob91:ded_mult1.datab[14]
datab[15] => ded_mult_ob91:ded_mult1.datab[15]
datab[16] => ded_mult_ob91:ded_mult1.datab[16]
datab[17] => ded_mult_ob91:ded_mult2.datab[0]
datab[18] => ded_mult_ob91:ded_mult2.datab[1]
datab[19] => ded_mult_ob91:ded_mult2.datab[2]
datab[20] => ded_mult_ob91:ded_mult2.datab[3]
datab[21] => ded_mult_ob91:ded_mult2.datab[4]
datab[22] => ded_mult_ob91:ded_mult2.datab[5]
datab[23] => ded_mult_ob91:ded_mult2.datab[6]
datab[24] => ded_mult_ob91:ded_mult2.datab[7]
datab[25] => ded_mult_ob91:ded_mult2.datab[8]
datab[26] => ded_mult_ob91:ded_mult2.datab[9]
datab[27] => ded_mult_ob91:ded_mult2.datab[10]
datab[28] => ded_mult_ob91:ded_mult2.datab[11]
datab[29] => ded_mult_ob91:ded_mult2.datab[12]
datab[30] => ded_mult_ob91:ded_mult2.datab[13]
datab[31] => ded_mult_ob91:ded_mult2.datab[14]
datab[32] => ded_mult_ob91:ded_mult2.datab[15]
datab[33] => ded_mult_ob91:ded_mult2.datab[16]
datab[34] => ded_mult_ob91:ded_mult3.datab[0]
datab[35] => ded_mult_ob91:ded_mult3.datab[1]
datab[36] => ded_mult_ob91:ded_mult3.datab[2]
datab[37] => ded_mult_ob91:ded_mult3.datab[3]
datab[38] => ded_mult_ob91:ded_mult3.datab[4]
datab[39] => ded_mult_ob91:ded_mult3.datab[5]
datab[40] => ded_mult_ob91:ded_mult3.datab[6]
datab[41] => ded_mult_ob91:ded_mult3.datab[7]
datab[42] => ded_mult_ob91:ded_mult3.datab[8]
datab[43] => ded_mult_ob91:ded_mult3.datab[9]
datab[44] => ded_mult_ob91:ded_mult3.datab[10]
datab[45] => ded_mult_ob91:ded_mult3.datab[11]
datab[46] => ded_mult_ob91:ded_mult3.datab[12]
datab[47] => ded_mult_ob91:ded_mult3.datab[13]
datab[48] => ded_mult_ob91:ded_mult3.datab[14]
datab[49] => ded_mult_ob91:ded_mult3.datab[15]
datab[50] => ded_mult_ob91:ded_mult3.datab[16]


|DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN


|DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN


|DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN


|DE2_TV|YCbCr2RGB:u8|MAC_3:u1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_1[0] => sub_wire2[8].IN1
dataa_1[1] => sub_wire2[9].IN1
dataa_1[2] => sub_wire2[10].IN1
dataa_1[3] => sub_wire2[11].IN1
dataa_1[4] => sub_wire2[12].IN1
dataa_1[5] => sub_wire2[13].IN1
dataa_1[6] => sub_wire2[14].IN1
dataa_1[7] => sub_wire2[15].IN1
dataa_2[0] => sub_wire2[16].IN1
dataa_2[1] => sub_wire2[17].IN1
dataa_2[2] => sub_wire2[18].IN1
dataa_2[3] => sub_wire2[19].IN1
dataa_2[4] => sub_wire2[20].IN1
dataa_2[5] => sub_wire2[21].IN1
dataa_2[6] => sub_wire2[22].IN1
dataa_2[7] => sub_wire2[23].IN1
datab_0[0] => sub_wire6[0].IN1
datab_0[1] => sub_wire6[1].IN1
datab_0[2] => sub_wire6[2].IN1
datab_0[3] => sub_wire6[3].IN1
datab_0[4] => sub_wire6[4].IN1
datab_0[5] => sub_wire6[5].IN1
datab_0[6] => sub_wire6[6].IN1
datab_0[7] => sub_wire6[7].IN1
datab_0[8] => sub_wire6[8].IN1
datab_0[9] => sub_wire6[9].IN1
datab_0[10] => sub_wire6[10].IN1
datab_0[11] => sub_wire6[11].IN1
datab_0[12] => sub_wire6[12].IN1
datab_0[13] => sub_wire6[13].IN1
datab_0[14] => sub_wire6[14].IN1
datab_0[15] => sub_wire6[15].IN1
datab_0[16] => sub_wire6[16].IN1
datab_1[0] => sub_wire6[17].IN1
datab_1[1] => sub_wire6[18].IN1
datab_1[2] => sub_wire6[19].IN1
datab_1[3] => sub_wire6[20].IN1
datab_1[4] => sub_wire6[21].IN1
datab_1[5] => sub_wire6[22].IN1
datab_1[6] => sub_wire6[23].IN1
datab_1[7] => sub_wire6[24].IN1
datab_1[8] => sub_wire6[25].IN1
datab_1[9] => sub_wire6[26].IN1
datab_1[10] => sub_wire6[27].IN1
datab_1[11] => sub_wire6[28].IN1
datab_1[12] => sub_wire6[29].IN1
datab_1[13] => sub_wire6[30].IN1
datab_1[14] => sub_wire6[31].IN1
datab_1[15] => sub_wire6[32].IN1
datab_1[16] => sub_wire6[33].IN1
datab_2[0] => sub_wire6[34].IN1
datab_2[1] => sub_wire6[35].IN1
datab_2[2] => sub_wire6[36].IN1
datab_2[3] => sub_wire6[37].IN1
datab_2[4] => sub_wire6[38].IN1
datab_2[5] => sub_wire6[39].IN1
datab_2[6] => sub_wire6[40].IN1
datab_2[7] => sub_wire6[41].IN1
datab_2[8] => sub_wire6[42].IN1
datab_2[9] => sub_wire6[43].IN1
datab_2[10] => sub_wire6[44].IN1
datab_2[11] => sub_wire6[45].IN1
datab_2[12] => sub_wire6[46].IN1
datab_2[13] => sub_wire6[47].IN1
datab_2[14] => sub_wire6[48].IN1
datab_2[15] => sub_wire6[49].IN1
datab_2[16] => sub_wire6[50].IN1
aclr0 => aclr0.IN1
clock0 => clock0.IN1


|DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4f74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4f74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4f74:auto_generated.dataa[0]
dataa[1] => mult_add_4f74:auto_generated.dataa[1]
dataa[2] => mult_add_4f74:auto_generated.dataa[2]
dataa[3] => mult_add_4f74:auto_generated.dataa[3]
dataa[4] => mult_add_4f74:auto_generated.dataa[4]
dataa[5] => mult_add_4f74:auto_generated.dataa[5]
dataa[6] => mult_add_4f74:auto_generated.dataa[6]
dataa[7] => mult_add_4f74:auto_generated.dataa[7]
dataa[8] => mult_add_4f74:auto_generated.dataa[8]
dataa[9] => mult_add_4f74:auto_generated.dataa[9]
dataa[10] => mult_add_4f74:auto_generated.dataa[10]
dataa[11] => mult_add_4f74:auto_generated.dataa[11]
dataa[12] => mult_add_4f74:auto_generated.dataa[12]
dataa[13] => mult_add_4f74:auto_generated.dataa[13]
dataa[14] => mult_add_4f74:auto_generated.dataa[14]
dataa[15] => mult_add_4f74:auto_generated.dataa[15]
dataa[16] => mult_add_4f74:auto_generated.dataa[16]
dataa[17] => mult_add_4f74:auto_generated.dataa[17]
dataa[18] => mult_add_4f74:auto_generated.dataa[18]
dataa[19] => mult_add_4f74:auto_generated.dataa[19]
dataa[20] => mult_add_4f74:auto_generated.dataa[20]
dataa[21] => mult_add_4f74:auto_generated.dataa[21]
dataa[22] => mult_add_4f74:auto_generated.dataa[22]
dataa[23] => mult_add_4f74:auto_generated.dataa[23]
datab[0] => mult_add_4f74:auto_generated.datab[0]
datab[1] => mult_add_4f74:auto_generated.datab[1]
datab[2] => mult_add_4f74:auto_generated.datab[2]
datab[3] => mult_add_4f74:auto_generated.datab[3]
datab[4] => mult_add_4f74:auto_generated.datab[4]
datab[5] => mult_add_4f74:auto_generated.datab[5]
datab[6] => mult_add_4f74:auto_generated.datab[6]
datab[7] => mult_add_4f74:auto_generated.datab[7]
datab[8] => mult_add_4f74:auto_generated.datab[8]
datab[9] => mult_add_4f74:auto_generated.datab[9]
datab[10] => mult_add_4f74:auto_generated.datab[10]
datab[11] => mult_add_4f74:auto_generated.datab[11]
datab[12] => mult_add_4f74:auto_generated.datab[12]
datab[13] => mult_add_4f74:auto_generated.datab[13]
datab[14] => mult_add_4f74:auto_generated.datab[14]
datab[15] => mult_add_4f74:auto_generated.datab[15]
datab[16] => mult_add_4f74:auto_generated.datab[16]
datab[17] => mult_add_4f74:auto_generated.datab[17]
datab[18] => mult_add_4f74:auto_generated.datab[18]
datab[19] => mult_add_4f74:auto_generated.datab[19]
datab[20] => mult_add_4f74:auto_generated.datab[20]
datab[21] => mult_add_4f74:auto_generated.datab[21]
datab[22] => mult_add_4f74:auto_generated.datab[22]
datab[23] => mult_add_4f74:auto_generated.datab[23]
datab[24] => mult_add_4f74:auto_generated.datab[24]
datab[25] => mult_add_4f74:auto_generated.datab[25]
datab[26] => mult_add_4f74:auto_generated.datab[26]
datab[27] => mult_add_4f74:auto_generated.datab[27]
datab[28] => mult_add_4f74:auto_generated.datab[28]
datab[29] => mult_add_4f74:auto_generated.datab[29]
datab[30] => mult_add_4f74:auto_generated.datab[30]
datab[31] => mult_add_4f74:auto_generated.datab[31]
datab[32] => mult_add_4f74:auto_generated.datab[32]
datab[33] => mult_add_4f74:auto_generated.datab[33]
datab[34] => mult_add_4f74:auto_generated.datab[34]
datab[35] => mult_add_4f74:auto_generated.datab[35]
datab[36] => mult_add_4f74:auto_generated.datab[36]
datab[37] => mult_add_4f74:auto_generated.datab[37]
datab[38] => mult_add_4f74:auto_generated.datab[38]
datab[39] => mult_add_4f74:auto_generated.datab[39]
datab[40] => mult_add_4f74:auto_generated.datab[40]
datab[41] => mult_add_4f74:auto_generated.datab[41]
datab[42] => mult_add_4f74:auto_generated.datab[42]
datab[43] => mult_add_4f74:auto_generated.datab[43]
datab[44] => mult_add_4f74:auto_generated.datab[44]
datab[45] => mult_add_4f74:auto_generated.datab[45]
datab[46] => mult_add_4f74:auto_generated.datab[46]
datab[47] => mult_add_4f74:auto_generated.datab[47]
datab[48] => mult_add_4f74:auto_generated.datab[48]
datab[49] => mult_add_4f74:auto_generated.datab[49]
datab[50] => mult_add_4f74:auto_generated.datab[50]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
aclr0 => ded_mult_ob91:ded_mult1.aclr[0]
aclr0 => ded_mult_ob91:ded_mult2.aclr[0]
aclr0 => ded_mult_ob91:ded_mult3.aclr[0]
aclr0 => dffe8a[26].IN0
clock0 => ded_mult_ob91:ded_mult1.clock[0]
clock0 => ded_mult_ob91:ded_mult2.clock[0]
clock0 => ded_mult_ob91:ded_mult3.clock[0]
clock0 => dffe8a[26].CLK
clock0 => dffe8a[25].CLK
clock0 => dffe8a[24].CLK
clock0 => dffe8a[23].CLK
clock0 => dffe8a[22].CLK
clock0 => dffe8a[21].CLK
clock0 => dffe8a[20].CLK
clock0 => dffe8a[19].CLK
clock0 => dffe8a[18].CLK
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_ob91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ob91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ob91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ob91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ob91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ob91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ob91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ob91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ob91:ded_mult2.dataa[0]
dataa[9] => ded_mult_ob91:ded_mult2.dataa[1]
dataa[10] => ded_mult_ob91:ded_mult2.dataa[2]
dataa[11] => ded_mult_ob91:ded_mult2.dataa[3]
dataa[12] => ded_mult_ob91:ded_mult2.dataa[4]
dataa[13] => ded_mult_ob91:ded_mult2.dataa[5]
dataa[14] => ded_mult_ob91:ded_mult2.dataa[6]
dataa[15] => ded_mult_ob91:ded_mult2.dataa[7]
dataa[16] => ded_mult_ob91:ded_mult3.dataa[0]
dataa[17] => ded_mult_ob91:ded_mult3.dataa[1]
dataa[18] => ded_mult_ob91:ded_mult3.dataa[2]
dataa[19] => ded_mult_ob91:ded_mult3.dataa[3]
dataa[20] => ded_mult_ob91:ded_mult3.dataa[4]
dataa[21] => ded_mult_ob91:ded_mult3.dataa[5]
dataa[22] => ded_mult_ob91:ded_mult3.dataa[6]
dataa[23] => ded_mult_ob91:ded_mult3.dataa[7]
datab[0] => ded_mult_ob91:ded_mult1.datab[0]
datab[1] => ded_mult_ob91:ded_mult1.datab[1]
datab[2] => ded_mult_ob91:ded_mult1.datab[2]
datab[3] => ded_mult_ob91:ded_mult1.datab[3]
datab[4] => ded_mult_ob91:ded_mult1.datab[4]
datab[5] => ded_mult_ob91:ded_mult1.datab[5]
datab[6] => ded_mult_ob91:ded_mult1.datab[6]
datab[7] => ded_mult_ob91:ded_mult1.datab[7]
datab[8] => ded_mult_ob91:ded_mult1.datab[8]
datab[9] => ded_mult_ob91:ded_mult1.datab[9]
datab[10] => ded_mult_ob91:ded_mult1.datab[10]
datab[11] => ded_mult_ob91:ded_mult1.datab[11]
datab[12] => ded_mult_ob91:ded_mult1.datab[12]
datab[13] => ded_mult_ob91:ded_mult1.datab[13]
datab[14] => ded_mult_ob91:ded_mult1.datab[14]
datab[15] => ded_mult_ob91:ded_mult1.datab[15]
datab[16] => ded_mult_ob91:ded_mult1.datab[16]
datab[17] => ded_mult_ob91:ded_mult2.datab[0]
datab[18] => ded_mult_ob91:ded_mult2.datab[1]
datab[19] => ded_mult_ob91:ded_mult2.datab[2]
datab[20] => ded_mult_ob91:ded_mult2.datab[3]
datab[21] => ded_mult_ob91:ded_mult2.datab[4]
datab[22] => ded_mult_ob91:ded_mult2.datab[5]
datab[23] => ded_mult_ob91:ded_mult2.datab[6]
datab[24] => ded_mult_ob91:ded_mult2.datab[7]
datab[25] => ded_mult_ob91:ded_mult2.datab[8]
datab[26] => ded_mult_ob91:ded_mult2.datab[9]
datab[27] => ded_mult_ob91:ded_mult2.datab[10]
datab[28] => ded_mult_ob91:ded_mult2.datab[11]
datab[29] => ded_mult_ob91:ded_mult2.datab[12]
datab[30] => ded_mult_ob91:ded_mult2.datab[13]
datab[31] => ded_mult_ob91:ded_mult2.datab[14]
datab[32] => ded_mult_ob91:ded_mult2.datab[15]
datab[33] => ded_mult_ob91:ded_mult2.datab[16]
datab[34] => ded_mult_ob91:ded_mult3.datab[0]
datab[35] => ded_mult_ob91:ded_mult3.datab[1]
datab[36] => ded_mult_ob91:ded_mult3.datab[2]
datab[37] => ded_mult_ob91:ded_mult3.datab[3]
datab[38] => ded_mult_ob91:ded_mult3.datab[4]
datab[39] => ded_mult_ob91:ded_mult3.datab[5]
datab[40] => ded_mult_ob91:ded_mult3.datab[6]
datab[41] => ded_mult_ob91:ded_mult3.datab[7]
datab[42] => ded_mult_ob91:ded_mult3.datab[8]
datab[43] => ded_mult_ob91:ded_mult3.datab[9]
datab[44] => ded_mult_ob91:ded_mult3.datab[10]
datab[45] => ded_mult_ob91:ded_mult3.datab[11]
datab[46] => ded_mult_ob91:ded_mult3.datab[12]
datab[47] => ded_mult_ob91:ded_mult3.datab[13]
datab[48] => ded_mult_ob91:ded_mult3.datab[14]
datab[49] => ded_mult_ob91:ded_mult3.datab[15]
datab[50] => ded_mult_ob91:ded_mult3.datab[16]


|DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN


|DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN


|DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN


|DE2_TV|YCbCr2RGB:u8|MAC_3:u2
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_1[0] => sub_wire2[8].IN1
dataa_1[1] => sub_wire2[9].IN1
dataa_1[2] => sub_wire2[10].IN1
dataa_1[3] => sub_wire2[11].IN1
dataa_1[4] => sub_wire2[12].IN1
dataa_1[5] => sub_wire2[13].IN1
dataa_1[6] => sub_wire2[14].IN1
dataa_1[7] => sub_wire2[15].IN1
dataa_2[0] => sub_wire2[16].IN1
dataa_2[1] => sub_wire2[17].IN1
dataa_2[2] => sub_wire2[18].IN1
dataa_2[3] => sub_wire2[19].IN1
dataa_2[4] => sub_wire2[20].IN1
dataa_2[5] => sub_wire2[21].IN1
dataa_2[6] => sub_wire2[22].IN1
dataa_2[7] => sub_wire2[23].IN1
datab_0[0] => sub_wire6[0].IN1
datab_0[1] => sub_wire6[1].IN1
datab_0[2] => sub_wire6[2].IN1
datab_0[3] => sub_wire6[3].IN1
datab_0[4] => sub_wire6[4].IN1
datab_0[5] => sub_wire6[5].IN1
datab_0[6] => sub_wire6[6].IN1
datab_0[7] => sub_wire6[7].IN1
datab_0[8] => sub_wire6[8].IN1
datab_0[9] => sub_wire6[9].IN1
datab_0[10] => sub_wire6[10].IN1
datab_0[11] => sub_wire6[11].IN1
datab_0[12] => sub_wire6[12].IN1
datab_0[13] => sub_wire6[13].IN1
datab_0[14] => sub_wire6[14].IN1
datab_0[15] => sub_wire6[15].IN1
datab_0[16] => sub_wire6[16].IN1
datab_1[0] => sub_wire6[17].IN1
datab_1[1] => sub_wire6[18].IN1
datab_1[2] => sub_wire6[19].IN1
datab_1[3] => sub_wire6[20].IN1
datab_1[4] => sub_wire6[21].IN1
datab_1[5] => sub_wire6[22].IN1
datab_1[6] => sub_wire6[23].IN1
datab_1[7] => sub_wire6[24].IN1
datab_1[8] => sub_wire6[25].IN1
datab_1[9] => sub_wire6[26].IN1
datab_1[10] => sub_wire6[27].IN1
datab_1[11] => sub_wire6[28].IN1
datab_1[12] => sub_wire6[29].IN1
datab_1[13] => sub_wire6[30].IN1
datab_1[14] => sub_wire6[31].IN1
datab_1[15] => sub_wire6[32].IN1
datab_1[16] => sub_wire6[33].IN1
datab_2[0] => sub_wire6[34].IN1
datab_2[1] => sub_wire6[35].IN1
datab_2[2] => sub_wire6[36].IN1
datab_2[3] => sub_wire6[37].IN1
datab_2[4] => sub_wire6[38].IN1
datab_2[5] => sub_wire6[39].IN1
datab_2[6] => sub_wire6[40].IN1
datab_2[7] => sub_wire6[41].IN1
datab_2[8] => sub_wire6[42].IN1
datab_2[9] => sub_wire6[43].IN1
datab_2[10] => sub_wire6[44].IN1
datab_2[11] => sub_wire6[45].IN1
datab_2[12] => sub_wire6[46].IN1
datab_2[13] => sub_wire6[47].IN1
datab_2[14] => sub_wire6[48].IN1
datab_2[15] => sub_wire6[49].IN1
datab_2[16] => sub_wire6[50].IN1
aclr0 => aclr0.IN1
clock0 => clock0.IN1


|DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4f74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4f74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4f74:auto_generated.dataa[0]
dataa[1] => mult_add_4f74:auto_generated.dataa[1]
dataa[2] => mult_add_4f74:auto_generated.dataa[2]
dataa[3] => mult_add_4f74:auto_generated.dataa[3]
dataa[4] => mult_add_4f74:auto_generated.dataa[4]
dataa[5] => mult_add_4f74:auto_generated.dataa[5]
dataa[6] => mult_add_4f74:auto_generated.dataa[6]
dataa[7] => mult_add_4f74:auto_generated.dataa[7]
dataa[8] => mult_add_4f74:auto_generated.dataa[8]
dataa[9] => mult_add_4f74:auto_generated.dataa[9]
dataa[10] => mult_add_4f74:auto_generated.dataa[10]
dataa[11] => mult_add_4f74:auto_generated.dataa[11]
dataa[12] => mult_add_4f74:auto_generated.dataa[12]
dataa[13] => mult_add_4f74:auto_generated.dataa[13]
dataa[14] => mult_add_4f74:auto_generated.dataa[14]
dataa[15] => mult_add_4f74:auto_generated.dataa[15]
dataa[16] => mult_add_4f74:auto_generated.dataa[16]
dataa[17] => mult_add_4f74:auto_generated.dataa[17]
dataa[18] => mult_add_4f74:auto_generated.dataa[18]
dataa[19] => mult_add_4f74:auto_generated.dataa[19]
dataa[20] => mult_add_4f74:auto_generated.dataa[20]
dataa[21] => mult_add_4f74:auto_generated.dataa[21]
dataa[22] => mult_add_4f74:auto_generated.dataa[22]
dataa[23] => mult_add_4f74:auto_generated.dataa[23]
datab[0] => mult_add_4f74:auto_generated.datab[0]
datab[1] => mult_add_4f74:auto_generated.datab[1]
datab[2] => mult_add_4f74:auto_generated.datab[2]
datab[3] => mult_add_4f74:auto_generated.datab[3]
datab[4] => mult_add_4f74:auto_generated.datab[4]
datab[5] => mult_add_4f74:auto_generated.datab[5]
datab[6] => mult_add_4f74:auto_generated.datab[6]
datab[7] => mult_add_4f74:auto_generated.datab[7]
datab[8] => mult_add_4f74:auto_generated.datab[8]
datab[9] => mult_add_4f74:auto_generated.datab[9]
datab[10] => mult_add_4f74:auto_generated.datab[10]
datab[11] => mult_add_4f74:auto_generated.datab[11]
datab[12] => mult_add_4f74:auto_generated.datab[12]
datab[13] => mult_add_4f74:auto_generated.datab[13]
datab[14] => mult_add_4f74:auto_generated.datab[14]
datab[15] => mult_add_4f74:auto_generated.datab[15]
datab[16] => mult_add_4f74:auto_generated.datab[16]
datab[17] => mult_add_4f74:auto_generated.datab[17]
datab[18] => mult_add_4f74:auto_generated.datab[18]
datab[19] => mult_add_4f74:auto_generated.datab[19]
datab[20] => mult_add_4f74:auto_generated.datab[20]
datab[21] => mult_add_4f74:auto_generated.datab[21]
datab[22] => mult_add_4f74:auto_generated.datab[22]
datab[23] => mult_add_4f74:auto_generated.datab[23]
datab[24] => mult_add_4f74:auto_generated.datab[24]
datab[25] => mult_add_4f74:auto_generated.datab[25]
datab[26] => mult_add_4f74:auto_generated.datab[26]
datab[27] => mult_add_4f74:auto_generated.datab[27]
datab[28] => mult_add_4f74:auto_generated.datab[28]
datab[29] => mult_add_4f74:auto_generated.datab[29]
datab[30] => mult_add_4f74:auto_generated.datab[30]
datab[31] => mult_add_4f74:auto_generated.datab[31]
datab[32] => mult_add_4f74:auto_generated.datab[32]
datab[33] => mult_add_4f74:auto_generated.datab[33]
datab[34] => mult_add_4f74:auto_generated.datab[34]
datab[35] => mult_add_4f74:auto_generated.datab[35]
datab[36] => mult_add_4f74:auto_generated.datab[36]
datab[37] => mult_add_4f74:auto_generated.datab[37]
datab[38] => mult_add_4f74:auto_generated.datab[38]
datab[39] => mult_add_4f74:auto_generated.datab[39]
datab[40] => mult_add_4f74:auto_generated.datab[40]
datab[41] => mult_add_4f74:auto_generated.datab[41]
datab[42] => mult_add_4f74:auto_generated.datab[42]
datab[43] => mult_add_4f74:auto_generated.datab[43]
datab[44] => mult_add_4f74:auto_generated.datab[44]
datab[45] => mult_add_4f74:auto_generated.datab[45]
datab[46] => mult_add_4f74:auto_generated.datab[46]
datab[47] => mult_add_4f74:auto_generated.datab[47]
datab[48] => mult_add_4f74:auto_generated.datab[48]
datab[49] => mult_add_4f74:auto_generated.datab[49]
datab[50] => mult_add_4f74:auto_generated.datab[50]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
aclr0 => ded_mult_ob91:ded_mult1.aclr[0]
aclr0 => ded_mult_ob91:ded_mult2.aclr[0]
aclr0 => ded_mult_ob91:ded_mult3.aclr[0]
aclr0 => dffe8a[26].IN0
clock0 => ded_mult_ob91:ded_mult1.clock[0]
clock0 => ded_mult_ob91:ded_mult2.clock[0]
clock0 => ded_mult_ob91:ded_mult3.clock[0]
clock0 => dffe8a[26].CLK
clock0 => dffe8a[25].CLK
clock0 => dffe8a[24].CLK
clock0 => dffe8a[23].CLK
clock0 => dffe8a[22].CLK
clock0 => dffe8a[21].CLK
clock0 => dffe8a[20].CLK
clock0 => dffe8a[19].CLK
clock0 => dffe8a[18].CLK
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_ob91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ob91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ob91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ob91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ob91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ob91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ob91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ob91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ob91:ded_mult2.dataa[0]
dataa[9] => ded_mult_ob91:ded_mult2.dataa[1]
dataa[10] => ded_mult_ob91:ded_mult2.dataa[2]
dataa[11] => ded_mult_ob91:ded_mult2.dataa[3]
dataa[12] => ded_mult_ob91:ded_mult2.dataa[4]
dataa[13] => ded_mult_ob91:ded_mult2.dataa[5]
dataa[14] => ded_mult_ob91:ded_mult2.dataa[6]
dataa[15] => ded_mult_ob91:ded_mult2.dataa[7]
dataa[16] => ded_mult_ob91:ded_mult3.dataa[0]
dataa[17] => ded_mult_ob91:ded_mult3.dataa[1]
dataa[18] => ded_mult_ob91:ded_mult3.dataa[2]
dataa[19] => ded_mult_ob91:ded_mult3.dataa[3]
dataa[20] => ded_mult_ob91:ded_mult3.dataa[4]
dataa[21] => ded_mult_ob91:ded_mult3.dataa[5]
dataa[22] => ded_mult_ob91:ded_mult3.dataa[6]
dataa[23] => ded_mult_ob91:ded_mult3.dataa[7]
datab[0] => ded_mult_ob91:ded_mult1.datab[0]
datab[1] => ded_mult_ob91:ded_mult1.datab[1]
datab[2] => ded_mult_ob91:ded_mult1.datab[2]
datab[3] => ded_mult_ob91:ded_mult1.datab[3]
datab[4] => ded_mult_ob91:ded_mult1.datab[4]
datab[5] => ded_mult_ob91:ded_mult1.datab[5]
datab[6] => ded_mult_ob91:ded_mult1.datab[6]
datab[7] => ded_mult_ob91:ded_mult1.datab[7]
datab[8] => ded_mult_ob91:ded_mult1.datab[8]
datab[9] => ded_mult_ob91:ded_mult1.datab[9]
datab[10] => ded_mult_ob91:ded_mult1.datab[10]
datab[11] => ded_mult_ob91:ded_mult1.datab[11]
datab[12] => ded_mult_ob91:ded_mult1.datab[12]
datab[13] => ded_mult_ob91:ded_mult1.datab[13]
datab[14] => ded_mult_ob91:ded_mult1.datab[14]
datab[15] => ded_mult_ob91:ded_mult1.datab[15]
datab[16] => ded_mult_ob91:ded_mult1.datab[16]
datab[17] => ded_mult_ob91:ded_mult2.datab[0]
datab[18] => ded_mult_ob91:ded_mult2.datab[1]
datab[19] => ded_mult_ob91:ded_mult2.datab[2]
datab[20] => ded_mult_ob91:ded_mult2.datab[3]
datab[21] => ded_mult_ob91:ded_mult2.datab[4]
datab[22] => ded_mult_ob91:ded_mult2.datab[5]
datab[23] => ded_mult_ob91:ded_mult2.datab[6]
datab[24] => ded_mult_ob91:ded_mult2.datab[7]
datab[25] => ded_mult_ob91:ded_mult2.datab[8]
datab[26] => ded_mult_ob91:ded_mult2.datab[9]
datab[27] => ded_mult_ob91:ded_mult2.datab[10]
datab[28] => ded_mult_ob91:ded_mult2.datab[11]
datab[29] => ded_mult_ob91:ded_mult2.datab[12]
datab[30] => ded_mult_ob91:ded_mult2.datab[13]
datab[31] => ded_mult_ob91:ded_mult2.datab[14]
datab[32] => ded_mult_ob91:ded_mult2.datab[15]
datab[33] => ded_mult_ob91:ded_mult2.datab[16]
datab[34] => ded_mult_ob91:ded_mult3.datab[0]
datab[35] => ded_mult_ob91:ded_mult3.datab[1]
datab[36] => ded_mult_ob91:ded_mult3.datab[2]
datab[37] => ded_mult_ob91:ded_mult3.datab[3]
datab[38] => ded_mult_ob91:ded_mult3.datab[4]
datab[39] => ded_mult_ob91:ded_mult3.datab[5]
datab[40] => ded_mult_ob91:ded_mult3.datab[6]
datab[41] => ded_mult_ob91:ded_mult3.datab[7]
datab[42] => ded_mult_ob91:ded_mult3.datab[8]
datab[43] => ded_mult_ob91:ded_mult3.datab[9]
datab[44] => ded_mult_ob91:ded_mult3.datab[10]
datab[45] => ded_mult_ob91:ded_mult3.datab[11]
datab[46] => ded_mult_ob91:ded_mult3.datab[12]
datab[47] => ded_mult_ob91:ded_mult3.datab[13]
datab[48] => ded_mult_ob91:ded_mult3.datab[14]
datab[49] => ded_mult_ob91:ded_mult3.datab[15]
datab[50] => ded_mult_ob91:ded_mult3.datab[16]


|DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN


|DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN


|DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN


|DE2_TV|VGA_Ctrl:u9
iRed[0] => oVGA_R[0].DATAIN
iRed[1] => oVGA_R[1].DATAIN
iRed[2] => oVGA_R[2].DATAIN
iRed[3] => oVGA_R[3].DATAIN
iRed[4] => oVGA_R[4].DATAIN
iRed[5] => oVGA_R[5].DATAIN
iRed[6] => oVGA_R[6].DATAIN
iRed[7] => oVGA_R[7].DATAIN
iRed[8] => oVGA_R[8].DATAIN
iRed[9] => oVGA_R[9].DATAIN
iGreen[0] => oVGA_G[0].DATAIN
iGreen[1] => oVGA_G[1].DATAIN
iGreen[2] => oVGA_G[2].DATAIN
iGreen[3] => oVGA_G[3].DATAIN
iGreen[4] => oVGA_G[4].DATAIN
iGreen[5] => oVGA_G[5].DATAIN
iGreen[6] => oVGA_G[6].DATAIN
iGreen[7] => oVGA_G[7].DATAIN
iGreen[8] => oVGA_G[8].DATAIN
iGreen[9] => oVGA_G[9].DATAIN
iBlue[0] => oVGA_B[0].DATAIN
iBlue[1] => oVGA_B[1].DATAIN
iBlue[2] => oVGA_B[2].DATAIN
iBlue[3] => oVGA_B[3].DATAIN
iBlue[4] => oVGA_B[4].DATAIN
iBlue[5] => oVGA_B[5].DATAIN
iBlue[6] => oVGA_B[6].DATAIN
iBlue[7] => oVGA_B[7].DATAIN
iBlue[8] => oVGA_B[8].DATAIN
iBlue[9] => oVGA_B[9].DATAIN
iCLK => oVGA_HS~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oVGA_HS~reg0.PRESET
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => oVGA_VS~reg0.PRESET
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR


|DE2_TV|recolor:u100
iCCD_R[0] => oCCD_R[0].DATAIN
iCCD_R[1] => oCCD_R[1].DATAIN
iCCD_R[2] => oCCD_R[2].DATAIN
iCCD_R[3] => oCCD_R[3].DATAIN
iCCD_R[4] => oCCD_R[4].DATAIN
iCCD_R[5] => oCCD_R[5].DATAIN
iCCD_R[6] => oCCD_R[6].DATAIN
iCCD_R[7] => oCCD_R[7].DATAIN
iCCD_R[8] => oCCD_R[8].DATAIN
iCCD_R[9] => oCCD_R[9].DATAIN
iCCD_G[0] => oCCD_G[0].DATAIN
iCCD_G[1] => oCCD_G[1].DATAIN
iCCD_G[2] => oCCD_G[2].DATAIN
iCCD_G[3] => oCCD_G[3].DATAIN
iCCD_G[4] => oCCD_G[4].DATAIN
iCCD_G[5] => oCCD_G[5].DATAIN
iCCD_G[6] => oCCD_G[6].DATAIN
iCCD_G[7] => oCCD_G[7].DATAIN
iCCD_G[8] => oCCD_G[8].DATAIN
iCCD_G[9] => oCCD_G[9].DATAIN
iCCD_B[0] => oCCD_B[0].DATAIN
iCCD_B[1] => oCCD_B[1].DATAIN
iCCD_B[2] => oCCD_B[2].DATAIN
iCCD_B[3] => oCCD_B[3].DATAIN
iCCD_B[4] => oCCD_B[4].DATAIN
iCCD_B[5] => oCCD_B[5].DATAIN
iCCD_B[6] => oCCD_B[6].DATAIN
iCCD_B[7] => oCCD_B[7].DATAIN
iCCD_B[8] => oCCD_B[8].DATAIN
iCCD_B[9] => oCCD_B[9].DATAIN
iCCD_DVAL => oCCD_DVAL.DATAIN
iCCD_PIXCLK => ~NO_FANOUT~
iRST_N => ~NO_FANOUT~


|DE2_TV|buffer3:delayer
clock => shiftout~reg0.CLK
clock => line3[0].CLK
clock => line3[1].CLK
clock => line3[2].CLK
clock => line3[3].CLK
clock => line3[4].CLK
clock => line3[5].CLK
clock => line3[6].CLK
clock => line3[7].CLK
clock => line3[8].CLK
clock => line3[9].CLK
clock => line3[10].CLK
clock => line3[11].CLK
clock => line3[12].CLK
clock => line3[13].CLK
clock => line3[14].CLK
clock => line3[15].CLK
clock => line3[16].CLK
clock => line3[17].CLK
clock => line3[18].CLK
clock => line3[19].CLK
clock => line3[20].CLK
clock => line3[21].CLK
clock => line3[22].CLK
clock => line3[23].CLK
clock => line3[24].CLK
clock => line3[25].CLK
clock => line3[26].CLK
clock => line3[27].CLK
clock => line3[28].CLK
clock => line3[29].CLK
clock => line3[30].CLK
clock => line3[31].CLK
clock => line3[32].CLK
clock => line3[33].CLK
clock => line3[34].CLK
clock => line3[35].CLK
clock => line3[36].CLK
clock => line3[37].CLK
clock => line3[38].CLK
clock => line3[39].CLK
clock => line3[40].CLK
clock => line3[41].CLK
clock => line3[42].CLK
clock => line3[43].CLK
clock => line3[44].CLK
clock => line3[45].CLK
clock => line3[46].CLK
clock => line3[47].CLK
clock => line3[48].CLK
clock => line3[49].CLK
clock => line3[50].CLK
clock => line3[51].CLK
clock => line3[52].CLK
clock => line3[53].CLK
clock => line3[54].CLK
clock => line3[55].CLK
clock => line3[56].CLK
clock => line3[57].CLK
clock => line3[58].CLK
clock => line3[59].CLK
clock => line3[60].CLK
clock => line3[61].CLK
clock => line3[62].CLK
clock => line3[63].CLK
clock => line3[64].CLK
clock => line3[65].CLK
clock => line3[66].CLK
clock => line3[67].CLK
clock => line3[68].CLK
clock => line3[69].CLK
clock => line3[70].CLK
clock => line3[71].CLK
clock => line3[72].CLK
clock => line3[73].CLK
clock => line3[74].CLK
clock => line3[75].CLK
clock => line3[76].CLK
clock => line3[77].CLK
clock => line3[78].CLK
clock => line3[79].CLK
clock => line3[80].CLK
clock => line3[81].CLK
clock => line3[82].CLK
clock => line3[83].CLK
clock => line3[84].CLK
clock => line3[85].CLK
clock => line3[86].CLK
clock => line3[87].CLK
clock => line3[88].CLK
clock => line3[89].CLK
clock => line3[90].CLK
clock => line3[91].CLK
clock => line3[92].CLK
clock => line3[93].CLK
clock => line3[94].CLK
clock => line3[95].CLK
clock => line3[96].CLK
clock => line3[97].CLK
clock => line3[98].CLK
clock => line3[99].CLK
clock => line3[100].CLK
clock => line3[101].CLK
clock => line3[102].CLK
clock => line3[103].CLK
clock => line3[104].CLK
clock => line3[105].CLK
clock => line3[106].CLK
clock => line3[107].CLK
clock => line3[108].CLK
clock => line3[109].CLK
clock => line3[110].CLK
clock => line3[111].CLK
clock => line3[112].CLK
clock => line3[113].CLK
clock => line3[114].CLK
clock => line3[115].CLK
clock => line3[116].CLK
clock => line3[117].CLK
clock => line3[118].CLK
clock => line3[119].CLK
clock => line3[120].CLK
clock => line3[121].CLK
clock => line3[122].CLK
clock => line3[123].CLK
clock => line3[124].CLK
clock => line3[125].CLK
clock => line3[126].CLK
clock => line3[127].CLK
clock => line3[128].CLK
clock => line3[129].CLK
clock => line3[130].CLK
clock => line3[131].CLK
clock => line3[132].CLK
clock => line3[133].CLK
clock => line3[134].CLK
clock => line3[135].CLK
clock => line3[136].CLK
clock => line3[137].CLK
clock => line3[138].CLK
clock => line3[139].CLK
clock => line3[140].CLK
clock => line3[141].CLK
clock => line3[142].CLK
clock => line3[143].CLK
clock => line3[144].CLK
clock => line3[145].CLK
clock => line3[146].CLK
clock => line3[147].CLK
clock => line3[148].CLK
clock => line3[149].CLK
clock => line3[150].CLK
clock => line3[151].CLK
clock => line3[152].CLK
clock => line3[153].CLK
clock => line3[154].CLK
clock => line3[155].CLK
clock => line3[156].CLK
clock => line3[157].CLK
clock => line3[158].CLK
clock => line3[159].CLK
clock => line3[160].CLK
clock => line3[161].CLK
clock => line3[162].CLK
clock => line3[163].CLK
clock => line3[164].CLK
clock => line3[165].CLK
clock => line3[166].CLK
clock => line3[167].CLK
clock => line3[168].CLK
clock => line3[169].CLK
clock => line3[170].CLK
clock => line3[171].CLK
clock => line3[172].CLK
clock => line3[173].CLK
clock => line3[174].CLK
clock => line3[175].CLK
clock => line3[176].CLK
clock => line3[177].CLK
clock => line3[178].CLK
clock => line3[179].CLK
clock => line3[180].CLK
clock => line3[181].CLK
clock => line3[182].CLK
clock => line3[183].CLK
clock => line3[184].CLK
clock => line3[185].CLK
clock => line3[186].CLK
clock => line3[187].CLK
clock => line3[188].CLK
clock => line3[189].CLK
clock => line3[190].CLK
clock => line3[191].CLK
clock => line3[192].CLK
clock => line3[193].CLK
clock => line3[194].CLK
clock => line3[195].CLK
clock => line3[196].CLK
clock => line3[197].CLK
clock => line3[198].CLK
clock => line3[199].CLK
clock => line3[200].CLK
clock => line3[201].CLK
clock => line3[202].CLK
clock => line3[203].CLK
clock => line3[204].CLK
clock => line3[205].CLK
clock => line3[206].CLK
clock => line3[207].CLK
clock => line3[208].CLK
clock => line3[209].CLK
clock => line3[210].CLK
clock => line3[211].CLK
clock => line3[212].CLK
clock => line3[213].CLK
clock => line3[214].CLK
clock => line3[215].CLK
clock => line3[216].CLK
clock => line3[217].CLK
clock => line3[218].CLK
clock => line3[219].CLK
clock => line3[220].CLK
clock => line3[221].CLK
clock => line3[222].CLK
clock => line3[223].CLK
clock => line3[224].CLK
clock => line3[225].CLK
clock => line3[226].CLK
clock => line3[227].CLK
clock => line3[228].CLK
clock => line3[229].CLK
clock => line3[230].CLK
clock => line3[231].CLK
clock => line3[232].CLK
clock => line3[233].CLK
clock => line3[234].CLK
clock => line3[235].CLK
clock => line3[236].CLK
clock => line3[237].CLK
clock => line3[238].CLK
clock => line3[239].CLK
clock => line3[240].CLK
clock => line3[241].CLK
clock => line3[242].CLK
clock => line3[243].CLK
clock => line3[244].CLK
clock => line3[245].CLK
clock => line3[246].CLK
clock => line3[247].CLK
clock => line3[248].CLK
clock => line3[249].CLK
clock => line3[250].CLK
clock => line3[251].CLK
clock => line3[252].CLK
clock => line3[253].CLK
clock => line3[254].CLK
clock => line3[255].CLK
clock => line3[256].CLK
clock => line3[257].CLK
clock => line3[258].CLK
clock => line3[259].CLK
clock => line3[260].CLK
clock => line3[261].CLK
clock => line3[262].CLK
clock => line3[263].CLK
clock => line3[264].CLK
clock => line3[265].CLK
clock => line3[266].CLK
clock => line3[267].CLK
clock => line3[268].CLK
clock => line3[269].CLK
clock => line3[270].CLK
clock => line3[271].CLK
clock => line3[272].CLK
clock => line3[273].CLK
clock => line3[274].CLK
clock => line3[275].CLK
clock => line3[276].CLK
clock => line3[277].CLK
clock => line3[278].CLK
clock => line3[279].CLK
clock => line3[280].CLK
clock => line3[281].CLK
clock => line3[282].CLK
clock => line3[283].CLK
clock => line3[284].CLK
clock => line3[285].CLK
clock => line3[286].CLK
clock => line3[287].CLK
clock => line3[288].CLK
clock => line3[289].CLK
clock => line3[290].CLK
clock => line3[291].CLK
clock => line3[292].CLK
clock => line3[293].CLK
clock => line3[294].CLK
clock => line3[295].CLK
clock => line3[296].CLK
clock => line3[297].CLK
clock => line3[298].CLK
clock => line3[299].CLK
clock => line3[300].CLK
clock => line3[301].CLK
clock => line3[302].CLK
clock => line3[303].CLK
clock => line3[304].CLK
clock => line3[305].CLK
clock => line3[306].CLK
clock => line3[307].CLK
clock => line3[308].CLK
clock => line3[309].CLK
clock => line3[310].CLK
clock => line3[311].CLK
clock => line3[312].CLK
clock => line3[313].CLK
clock => line3[314].CLK
clock => line3[315].CLK
clock => line3[316].CLK
clock => line3[317].CLK
clock => line3[318].CLK
clock => line3[319].CLK
clock => line3[320].CLK
clock => line3[321].CLK
clock => line3[322].CLK
clock => line3[323].CLK
clock => line3[324].CLK
clock => line3[325].CLK
clock => line3[326].CLK
clock => line3[327].CLK
clock => line3[328].CLK
clock => line3[329].CLK
clock => line3[330].CLK
clock => line3[331].CLK
clock => line3[332].CLK
clock => line3[333].CLK
clock => line3[334].CLK
clock => line3[335].CLK
clock => line3[336].CLK
clock => line3[337].CLK
clock => line3[338].CLK
clock => line3[339].CLK
clock => line3[340].CLK
clock => line3[341].CLK
clock => line3[342].CLK
clock => line3[343].CLK
clock => line3[344].CLK
clock => line3[345].CLK
clock => line3[346].CLK
clock => line3[347].CLK
clock => line3[348].CLK
clock => line3[349].CLK
clock => line3[350].CLK
clock => line3[351].CLK
clock => line3[352].CLK
clock => line3[353].CLK
clock => line3[354].CLK
clock => line3[355].CLK
clock => line3[356].CLK
clock => line3[357].CLK
clock => line3[358].CLK
clock => line3[359].CLK
clock => line3[360].CLK
clock => line3[361].CLK
clock => line3[362].CLK
clock => line3[363].CLK
clock => line3[364].CLK
clock => line3[365].CLK
clock => line3[366].CLK
clock => line3[367].CLK
clock => line3[368].CLK
clock => line3[369].CLK
clock => line3[370].CLK
clock => line3[371].CLK
clock => line3[372].CLK
clock => line3[373].CLK
clock => line3[374].CLK
clock => line3[375].CLK
clock => line3[376].CLK
clock => line3[377].CLK
clock => line3[378].CLK
clock => line3[379].CLK
clock => line3[380].CLK
clock => line3[381].CLK
clock => line3[382].CLK
clock => line3[383].CLK
clock => line3[384].CLK
clock => line3[385].CLK
clock => line3[386].CLK
clock => line3[387].CLK
clock => line3[388].CLK
clock => line3[389].CLK
clock => line3[390].CLK
clock => line3[391].CLK
clock => line3[392].CLK
clock => line3[393].CLK
clock => line3[394].CLK
clock => line3[395].CLK
clock => line3[396].CLK
clock => line3[397].CLK
clock => line3[398].CLK
clock => line3[399].CLK
clock => line3[400].CLK
clock => line3[401].CLK
clock => line3[402].CLK
clock => line3[403].CLK
clock => line3[404].CLK
clock => line3[405].CLK
clock => line3[406].CLK
clock => line3[407].CLK
clock => line3[408].CLK
clock => line3[409].CLK
clock => line3[410].CLK
clock => line3[411].CLK
clock => line3[412].CLK
clock => line3[413].CLK
clock => line3[414].CLK
clock => line3[415].CLK
clock => line3[416].CLK
clock => line3[417].CLK
clock => line3[418].CLK
clock => line3[419].CLK
clock => line3[420].CLK
clock => line3[421].CLK
clock => line3[422].CLK
clock => line3[423].CLK
clock => line3[424].CLK
clock => line3[425].CLK
clock => line3[426].CLK
clock => line3[427].CLK
clock => line3[428].CLK
clock => line3[429].CLK
clock => line3[430].CLK
clock => line3[431].CLK
clock => line3[432].CLK
clock => line3[433].CLK
clock => line3[434].CLK
clock => line3[435].CLK
clock => line3[436].CLK
clock => line3[437].CLK
clock => line3[438].CLK
clock => line3[439].CLK
clock => line3[440].CLK
clock => line3[441].CLK
clock => line3[442].CLK
clock => line3[443].CLK
clock => line3[444].CLK
clock => line3[445].CLK
clock => line3[446].CLK
clock => line3[447].CLK
clock => line3[448].CLK
clock => line3[449].CLK
clock => line3[450].CLK
clock => line3[451].CLK
clock => line3[452].CLK
clock => line3[453].CLK
clock => line3[454].CLK
clock => line3[455].CLK
clock => line3[456].CLK
clock => line3[457].CLK
clock => line3[458].CLK
clock => line3[459].CLK
clock => line3[460].CLK
clock => line3[461].CLK
clock => line3[462].CLK
clock => line3[463].CLK
clock => line3[464].CLK
clock => line3[465].CLK
clock => line3[466].CLK
clock => line3[467].CLK
clock => line3[468].CLK
clock => line3[469].CLK
clock => line3[470].CLK
clock => line3[471].CLK
clock => line3[472].CLK
clock => line3[473].CLK
clock => line3[474].CLK
clock => line3[475].CLK
clock => line3[476].CLK
clock => line3[477].CLK
clock => line3[478].CLK
clock => line3[479].CLK
clock => line3[480].CLK
clock => line3[481].CLK
clock => line3[482].CLK
clock => line3[483].CLK
clock => line3[484].CLK
clock => line3[485].CLK
clock => line3[486].CLK
clock => line3[487].CLK
clock => line3[488].CLK
clock => line3[489].CLK
clock => line3[490].CLK
clock => line3[491].CLK
clock => line3[492].CLK
clock => line3[493].CLK
clock => line3[494].CLK
clock => line3[495].CLK
clock => line3[496].CLK
clock => line3[497].CLK
clock => line3[498].CLK
clock => line3[499].CLK
clock => line3[500].CLK
clock => line3[501].CLK
clock => line3[502].CLK
clock => line3[503].CLK
clock => line3[504].CLK
clock => line3[505].CLK
clock => line3[506].CLK
clock => line3[507].CLK
clock => line3[508].CLK
clock => line3[509].CLK
clock => line3[510].CLK
clock => line3[511].CLK
clock => line3[512].CLK
clock => line3[513].CLK
clock => line3[514].CLK
clock => line3[515].CLK
clock => line3[516].CLK
clock => line3[517].CLK
clock => line3[518].CLK
clock => line3[519].CLK
clock => line3[520].CLK
clock => line3[521].CLK
clock => line3[522].CLK
clock => line3[523].CLK
clock => line3[524].CLK
clock => line3[525].CLK
clock => line3[526].CLK
clock => line3[527].CLK
clock => line3[528].CLK
clock => line3[529].CLK
clock => line3[530].CLK
clock => line3[531].CLK
clock => line3[532].CLK
clock => line3[533].CLK
clock => line3[534].CLK
clock => line3[535].CLK
clock => line3[536].CLK
clock => line3[537].CLK
clock => line3[538].CLK
clock => line3[539].CLK
clock => line3[540].CLK
clock => line3[541].CLK
clock => line3[542].CLK
clock => line3[543].CLK
clock => line3[544].CLK
clock => line3[545].CLK
clock => line3[546].CLK
clock => line3[547].CLK
clock => line3[548].CLK
clock => line3[549].CLK
clock => line3[550].CLK
clock => line3[551].CLK
clock => line3[552].CLK
clock => line3[553].CLK
clock => line3[554].CLK
clock => line3[555].CLK
clock => line3[556].CLK
clock => line3[557].CLK
clock => line3[558].CLK
clock => line3[559].CLK
clock => line3[560].CLK
clock => line3[561].CLK
clock => line3[562].CLK
clock => line3[563].CLK
clock => line3[564].CLK
clock => line3[565].CLK
clock => line3[566].CLK
clock => line3[567].CLK
clock => line3[568].CLK
clock => line3[569].CLK
clock => line3[570].CLK
clock => line3[571].CLK
clock => line3[572].CLK
clock => line3[573].CLK
clock => line3[574].CLK
clock => line3[575].CLK
clock => line3[576].CLK
clock => line3[577].CLK
clock => line3[578].CLK
clock => line3[579].CLK
clock => line3[580].CLK
clock => line3[581].CLK
clock => line3[582].CLK
clock => line3[583].CLK
clock => line3[584].CLK
clock => line3[585].CLK
clock => line3[586].CLK
clock => line3[587].CLK
clock => line3[588].CLK
clock => line3[589].CLK
clock => line3[590].CLK
clock => line3[591].CLK
clock => line3[592].CLK
clock => line3[593].CLK
clock => line3[594].CLK
clock => line3[595].CLK
clock => line3[596].CLK
clock => line3[597].CLK
clock => line3[598].CLK
clock => line3[599].CLK
clock => line3[600].CLK
clock => line3[601].CLK
clock => line3[602].CLK
clock => line3[603].CLK
clock => line3[604].CLK
clock => line3[605].CLK
clock => line3[606].CLK
clock => line3[607].CLK
clock => line3[608].CLK
clock => line3[609].CLK
clock => line3[610].CLK
clock => line3[611].CLK
clock => line3[612].CLK
clock => line3[613].CLK
clock => line3[614].CLK
clock => line3[615].CLK
clock => line3[616].CLK
clock => line3[617].CLK
clock => line3[618].CLK
clock => line3[619].CLK
clock => line3[620].CLK
clock => line3[621].CLK
clock => line3[622].CLK
clock => line3[623].CLK
clock => line3[624].CLK
clock => line3[625].CLK
clock => line3[626].CLK
clock => line3[627].CLK
clock => line3[628].CLK
clock => line3[629].CLK
clock => line3[630].CLK
clock => line3[631].CLK
clock => line3[632].CLK
clock => line3[633].CLK
clock => line3[634].CLK
clock => line3[635].CLK
clock => line3[636].CLK
clock => line3[637].CLK
clock => line3[638].CLK
clock => line3[639].CLK
clock => line2[0].CLK
clock => line2[1].CLK
clock => line2[2].CLK
clock => line2[3].CLK
clock => line2[4].CLK
clock => line2[5].CLK
clock => line2[6].CLK
clock => line2[7].CLK
clock => line2[8].CLK
clock => line2[9].CLK
clock => line2[10].CLK
clock => line2[11].CLK
clock => line2[12].CLK
clock => line2[13].CLK
clock => line2[14].CLK
clock => line2[15].CLK
clock => line2[16].CLK
clock => line2[17].CLK
clock => line2[18].CLK
clock => line2[19].CLK
clock => line2[20].CLK
clock => line2[21].CLK
clock => line2[22].CLK
clock => line2[23].CLK
clock => line2[24].CLK
clock => line2[25].CLK
clock => line2[26].CLK
clock => line2[27].CLK
clock => line2[28].CLK
clock => line2[29].CLK
clock => line2[30].CLK
clock => line2[31].CLK
clock => line2[32].CLK
clock => line2[33].CLK
clock => line2[34].CLK
clock => line2[35].CLK
clock => line2[36].CLK
clock => line2[37].CLK
clock => line2[38].CLK
clock => line2[39].CLK
clock => line2[40].CLK
clock => line2[41].CLK
clock => line2[42].CLK
clock => line2[43].CLK
clock => line2[44].CLK
clock => line2[45].CLK
clock => line2[46].CLK
clock => line2[47].CLK
clock => line2[48].CLK
clock => line2[49].CLK
clock => line2[50].CLK
clock => line2[51].CLK
clock => line2[52].CLK
clock => line2[53].CLK
clock => line2[54].CLK
clock => line2[55].CLK
clock => line2[56].CLK
clock => line2[57].CLK
clock => line2[58].CLK
clock => line2[59].CLK
clock => line2[60].CLK
clock => line2[61].CLK
clock => line2[62].CLK
clock => line2[63].CLK
clock => line2[64].CLK
clock => line2[65].CLK
clock => line2[66].CLK
clock => line2[67].CLK
clock => line2[68].CLK
clock => line2[69].CLK
clock => line2[70].CLK
clock => line2[71].CLK
clock => line2[72].CLK
clock => line2[73].CLK
clock => line2[74].CLK
clock => line2[75].CLK
clock => line2[76].CLK
clock => line2[77].CLK
clock => line2[78].CLK
clock => line2[79].CLK
clock => line2[80].CLK
clock => line2[81].CLK
clock => line2[82].CLK
clock => line2[83].CLK
clock => line2[84].CLK
clock => line2[85].CLK
clock => line2[86].CLK
clock => line2[87].CLK
clock => line2[88].CLK
clock => line2[89].CLK
clock => line2[90].CLK
clock => line2[91].CLK
clock => line2[92].CLK
clock => line2[93].CLK
clock => line2[94].CLK
clock => line2[95].CLK
clock => line2[96].CLK
clock => line2[97].CLK
clock => line2[98].CLK
clock => line2[99].CLK
clock => line2[100].CLK
clock => line2[101].CLK
clock => line2[102].CLK
clock => line2[103].CLK
clock => line2[104].CLK
clock => line2[105].CLK
clock => line2[106].CLK
clock => line2[107].CLK
clock => line2[108].CLK
clock => line2[109].CLK
clock => line2[110].CLK
clock => line2[111].CLK
clock => line2[112].CLK
clock => line2[113].CLK
clock => line2[114].CLK
clock => line2[115].CLK
clock => line2[116].CLK
clock => line2[117].CLK
clock => line2[118].CLK
clock => line2[119].CLK
clock => line2[120].CLK
clock => line2[121].CLK
clock => line2[122].CLK
clock => line2[123].CLK
clock => line2[124].CLK
clock => line2[125].CLK
clock => line2[126].CLK
clock => line2[127].CLK
clock => line2[128].CLK
clock => line2[129].CLK
clock => line2[130].CLK
clock => line2[131].CLK
clock => line2[132].CLK
clock => line2[133].CLK
clock => line2[134].CLK
clock => line2[135].CLK
clock => line2[136].CLK
clock => line2[137].CLK
clock => line2[138].CLK
clock => line2[139].CLK
clock => line2[140].CLK
clock => line2[141].CLK
clock => line2[142].CLK
clock => line2[143].CLK
clock => line2[144].CLK
clock => line2[145].CLK
clock => line2[146].CLK
clock => line2[147].CLK
clock => line2[148].CLK
clock => line2[149].CLK
clock => line2[150].CLK
clock => line2[151].CLK
clock => line2[152].CLK
clock => line2[153].CLK
clock => line2[154].CLK
clock => line2[155].CLK
clock => line2[156].CLK
clock => line2[157].CLK
clock => line2[158].CLK
clock => line2[159].CLK
clock => line2[160].CLK
clock => line2[161].CLK
clock => line2[162].CLK
clock => line2[163].CLK
clock => line2[164].CLK
clock => line2[165].CLK
clock => line2[166].CLK
clock => line2[167].CLK
clock => line2[168].CLK
clock => line2[169].CLK
clock => line2[170].CLK
clock => line2[171].CLK
clock => line2[172].CLK
clock => line2[173].CLK
clock => line2[174].CLK
clock => line2[175].CLK
clock => line2[176].CLK
clock => line2[177].CLK
clock => line2[178].CLK
clock => line2[179].CLK
clock => line2[180].CLK
clock => line2[181].CLK
clock => line2[182].CLK
clock => line2[183].CLK
clock => line2[184].CLK
clock => line2[185].CLK
clock => line2[186].CLK
clock => line2[187].CLK
clock => line2[188].CLK
clock => line2[189].CLK
clock => line2[190].CLK
clock => line2[191].CLK
clock => line2[192].CLK
clock => line2[193].CLK
clock => line2[194].CLK
clock => line2[195].CLK
clock => line2[196].CLK
clock => line2[197].CLK
clock => line2[198].CLK
clock => line2[199].CLK
clock => line2[200].CLK
clock => line2[201].CLK
clock => line2[202].CLK
clock => line2[203].CLK
clock => line2[204].CLK
clock => line2[205].CLK
clock => line2[206].CLK
clock => line2[207].CLK
clock => line2[208].CLK
clock => line2[209].CLK
clock => line2[210].CLK
clock => line2[211].CLK
clock => line2[212].CLK
clock => line2[213].CLK
clock => line2[214].CLK
clock => line2[215].CLK
clock => line2[216].CLK
clock => line2[217].CLK
clock => line2[218].CLK
clock => line2[219].CLK
clock => line2[220].CLK
clock => line2[221].CLK
clock => line2[222].CLK
clock => line2[223].CLK
clock => line2[224].CLK
clock => line2[225].CLK
clock => line2[226].CLK
clock => line2[227].CLK
clock => line2[228].CLK
clock => line2[229].CLK
clock => line2[230].CLK
clock => line2[231].CLK
clock => line2[232].CLK
clock => line2[233].CLK
clock => line2[234].CLK
clock => line2[235].CLK
clock => line2[236].CLK
clock => line2[237].CLK
clock => line2[238].CLK
clock => line2[239].CLK
clock => line2[240].CLK
clock => line2[241].CLK
clock => line2[242].CLK
clock => line2[243].CLK
clock => line2[244].CLK
clock => line2[245].CLK
clock => line2[246].CLK
clock => line2[247].CLK
clock => line2[248].CLK
clock => line2[249].CLK
clock => line2[250].CLK
clock => line2[251].CLK
clock => line2[252].CLK
clock => line2[253].CLK
clock => line2[254].CLK
clock => line2[255].CLK
clock => line2[256].CLK
clock => line2[257].CLK
clock => line2[258].CLK
clock => line2[259].CLK
clock => line2[260].CLK
clock => line2[261].CLK
clock => line2[262].CLK
clock => line2[263].CLK
clock => line2[264].CLK
clock => line2[265].CLK
clock => line2[266].CLK
clock => line2[267].CLK
clock => line2[268].CLK
clock => line2[269].CLK
clock => line2[270].CLK
clock => line2[271].CLK
clock => line2[272].CLK
clock => line2[273].CLK
clock => line2[274].CLK
clock => line2[275].CLK
clock => line2[276].CLK
clock => line2[277].CLK
clock => line2[278].CLK
clock => line2[279].CLK
clock => line2[280].CLK
clock => line2[281].CLK
clock => line2[282].CLK
clock => line2[283].CLK
clock => line2[284].CLK
clock => line2[285].CLK
clock => line2[286].CLK
clock => line2[287].CLK
clock => line2[288].CLK
clock => line2[289].CLK
clock => line2[290].CLK
clock => line2[291].CLK
clock => line2[292].CLK
clock => line2[293].CLK
clock => line2[294].CLK
clock => line2[295].CLK
clock => line2[296].CLK
clock => line2[297].CLK
clock => line2[298].CLK
clock => line2[299].CLK
clock => line2[300].CLK
clock => line2[301].CLK
clock => line2[302].CLK
clock => line2[303].CLK
clock => line2[304].CLK
clock => line2[305].CLK
clock => line2[306].CLK
clock => line2[307].CLK
clock => line2[308].CLK
clock => line2[309].CLK
clock => line2[310].CLK
clock => line2[311].CLK
clock => line2[312].CLK
clock => line2[313].CLK
clock => line2[314].CLK
clock => line2[315].CLK
clock => line2[316].CLK
clock => line2[317].CLK
clock => line2[318].CLK
clock => line2[319].CLK
clock => line2[320].CLK
clock => line2[321].CLK
clock => line2[322].CLK
clock => line2[323].CLK
clock => line2[324].CLK
clock => line2[325].CLK
clock => line2[326].CLK
clock => line2[327].CLK
clock => line2[328].CLK
clock => line2[329].CLK
clock => line2[330].CLK
clock => line2[331].CLK
clock => line2[332].CLK
clock => line2[333].CLK
clock => line2[334].CLK
clock => line2[335].CLK
clock => line2[336].CLK
clock => line2[337].CLK
clock => line2[338].CLK
clock => line2[339].CLK
clock => line2[340].CLK
clock => line2[341].CLK
clock => line2[342].CLK
clock => line2[343].CLK
clock => line2[344].CLK
clock => line2[345].CLK
clock => line2[346].CLK
clock => line2[347].CLK
clock => line2[348].CLK
clock => line2[349].CLK
clock => line2[350].CLK
clock => line2[351].CLK
clock => line2[352].CLK
clock => line2[353].CLK
clock => line2[354].CLK
clock => line2[355].CLK
clock => line2[356].CLK
clock => line2[357].CLK
clock => line2[358].CLK
clock => line2[359].CLK
clock => line2[360].CLK
clock => line2[361].CLK
clock => line2[362].CLK
clock => line2[363].CLK
clock => line2[364].CLK
clock => line2[365].CLK
clock => line2[366].CLK
clock => line2[367].CLK
clock => line2[368].CLK
clock => line2[369].CLK
clock => line2[370].CLK
clock => line2[371].CLK
clock => line2[372].CLK
clock => line2[373].CLK
clock => line2[374].CLK
clock => line2[375].CLK
clock => line2[376].CLK
clock => line2[377].CLK
clock => line2[378].CLK
clock => line2[379].CLK
clock => line2[380].CLK
clock => line2[381].CLK
clock => line2[382].CLK
clock => line2[383].CLK
clock => line2[384].CLK
clock => line2[385].CLK
clock => line2[386].CLK
clock => line2[387].CLK
clock => line2[388].CLK
clock => line2[389].CLK
clock => line2[390].CLK
clock => line2[391].CLK
clock => line2[392].CLK
clock => line2[393].CLK
clock => line2[394].CLK
clock => line2[395].CLK
clock => line2[396].CLK
clock => line2[397].CLK
clock => line2[398].CLK
clock => line2[399].CLK
clock => line2[400].CLK
clock => line2[401].CLK
clock => line2[402].CLK
clock => line2[403].CLK
clock => line2[404].CLK
clock => line2[405].CLK
clock => line2[406].CLK
clock => line2[407].CLK
clock => line2[408].CLK
clock => line2[409].CLK
clock => line2[410].CLK
clock => line2[411].CLK
clock => line2[412].CLK
clock => line2[413].CLK
clock => line2[414].CLK
clock => line2[415].CLK
clock => line2[416].CLK
clock => line2[417].CLK
clock => line2[418].CLK
clock => line2[419].CLK
clock => line2[420].CLK
clock => line2[421].CLK
clock => line2[422].CLK
clock => line2[423].CLK
clock => line2[424].CLK
clock => line2[425].CLK
clock => line2[426].CLK
clock => line2[427].CLK
clock => line2[428].CLK
clock => line2[429].CLK
clock => line2[430].CLK
clock => line2[431].CLK
clock => line2[432].CLK
clock => line2[433].CLK
clock => line2[434].CLK
clock => line2[435].CLK
clock => line2[436].CLK
clock => line2[437].CLK
clock => line2[438].CLK
clock => line2[439].CLK
clock => line2[440].CLK
clock => line2[441].CLK
clock => line2[442].CLK
clock => line2[443].CLK
clock => line2[444].CLK
clock => line2[445].CLK
clock => line2[446].CLK
clock => line2[447].CLK
clock => line2[448].CLK
clock => line2[449].CLK
clock => line2[450].CLK
clock => line2[451].CLK
clock => line2[452].CLK
clock => line2[453].CLK
clock => line2[454].CLK
clock => line2[455].CLK
clock => line2[456].CLK
clock => line2[457].CLK
clock => line2[458].CLK
clock => line2[459].CLK
clock => line2[460].CLK
clock => line2[461].CLK
clock => line2[462].CLK
clock => line2[463].CLK
clock => line2[464].CLK
clock => line2[465].CLK
clock => line2[466].CLK
clock => line2[467].CLK
clock => line2[468].CLK
clock => line2[469].CLK
clock => line2[470].CLK
clock => line2[471].CLK
clock => line2[472].CLK
clock => line2[473].CLK
clock => line2[474].CLK
clock => line2[475].CLK
clock => line2[476].CLK
clock => line2[477].CLK
clock => line2[478].CLK
clock => line2[479].CLK
clock => line2[480].CLK
clock => line2[481].CLK
clock => line2[482].CLK
clock => line2[483].CLK
clock => line2[484].CLK
clock => line2[485].CLK
clock => line2[486].CLK
clock => line2[487].CLK
clock => line2[488].CLK
clock => line2[489].CLK
clock => line2[490].CLK
clock => line2[491].CLK
clock => line2[492].CLK
clock => line2[493].CLK
clock => line2[494].CLK
clock => line2[495].CLK
clock => line2[496].CLK
clock => line2[497].CLK
clock => line2[498].CLK
clock => line2[499].CLK
clock => line2[500].CLK
clock => line2[501].CLK
clock => line2[502].CLK
clock => line2[503].CLK
clock => line2[504].CLK
clock => line2[505].CLK
clock => line2[506].CLK
clock => line2[507].CLK
clock => line2[508].CLK
clock => line2[509].CLK
clock => line2[510].CLK
clock => line2[511].CLK
clock => line2[512].CLK
clock => line2[513].CLK
clock => line2[514].CLK
clock => line2[515].CLK
clock => line2[516].CLK
clock => line2[517].CLK
clock => line2[518].CLK
clock => line2[519].CLK
clock => line2[520].CLK
clock => line2[521].CLK
clock => line2[522].CLK
clock => line2[523].CLK
clock => line2[524].CLK
clock => line2[525].CLK
clock => line2[526].CLK
clock => line2[527].CLK
clock => line2[528].CLK
clock => line2[529].CLK
clock => line2[530].CLK
clock => line2[531].CLK
clock => line2[532].CLK
clock => line2[533].CLK
clock => line2[534].CLK
clock => line2[535].CLK
clock => line2[536].CLK
clock => line2[537].CLK
clock => line2[538].CLK
clock => line2[539].CLK
clock => line2[540].CLK
clock => line2[541].CLK
clock => line2[542].CLK
clock => line2[543].CLK
clock => line2[544].CLK
clock => line2[545].CLK
clock => line2[546].CLK
clock => line2[547].CLK
clock => line2[548].CLK
clock => line2[549].CLK
clock => line2[550].CLK
clock => line2[551].CLK
clock => line2[552].CLK
clock => line2[553].CLK
clock => line2[554].CLK
clock => line2[555].CLK
clock => line2[556].CLK
clock => line2[557].CLK
clock => line2[558].CLK
clock => line2[559].CLK
clock => line2[560].CLK
clock => line2[561].CLK
clock => line2[562].CLK
clock => line2[563].CLK
clock => line2[564].CLK
clock => line2[565].CLK
clock => line2[566].CLK
clock => line2[567].CLK
clock => line2[568].CLK
clock => line2[569].CLK
clock => line2[570].CLK
clock => line2[571].CLK
clock => line2[572].CLK
clock => line2[573].CLK
clock => line2[574].CLK
clock => line2[575].CLK
clock => line2[576].CLK
clock => line2[577].CLK
clock => line2[578].CLK
clock => line2[579].CLK
clock => line2[580].CLK
clock => line2[581].CLK
clock => line2[582].CLK
clock => line2[583].CLK
clock => line2[584].CLK
clock => line2[585].CLK
clock => line2[586].CLK
clock => line2[587].CLK
clock => line2[588].CLK
clock => line2[589].CLK
clock => line2[590].CLK
clock => line2[591].CLK
clock => line2[592].CLK
clock => line2[593].CLK
clock => line2[594].CLK
clock => line2[595].CLK
clock => line2[596].CLK
clock => line2[597].CLK
clock => line2[598].CLK
clock => line2[599].CLK
clock => line2[600].CLK
clock => line2[601].CLK
clock => line2[602].CLK
clock => line2[603].CLK
clock => line2[604].CLK
clock => line2[605].CLK
clock => line2[606].CLK
clock => line2[607].CLK
clock => line2[608].CLK
clock => line2[609].CLK
clock => line2[610].CLK
clock => line2[611].CLK
clock => line2[612].CLK
clock => line2[613].CLK
clock => line2[614].CLK
clock => line2[615].CLK
clock => line2[616].CLK
clock => line2[617].CLK
clock => line2[618].CLK
clock => line2[619].CLK
clock => line2[620].CLK
clock => line2[621].CLK
clock => line2[622].CLK
clock => line2[623].CLK
clock => line2[624].CLK
clock => line2[625].CLK
clock => line2[626].CLK
clock => line2[627].CLK
clock => line2[628].CLK
clock => line2[629].CLK
clock => line2[630].CLK
clock => line2[631].CLK
clock => line2[632].CLK
clock => line2[633].CLK
clock => line2[634].CLK
clock => line2[635].CLK
clock => line2[636].CLK
clock => line2[637].CLK
clock => line2[638].CLK
clock => line2[639].CLK
clock => line1[0].CLK
clock => line1[1].CLK
clock => line1[2].CLK
clock => line1[3].CLK
clock => line1[4].CLK
clock => line1[5].CLK
clock => line1[6].CLK
clock => line1[7].CLK
clock => line1[8].CLK
clock => line1[9].CLK
clock => line1[10].CLK
clock => line1[11].CLK
clock => line1[12].CLK
clock => line1[13].CLK
clock => line1[14].CLK
clock => line1[15].CLK
clock => line1[16].CLK
clock => line1[17].CLK
clock => line1[18].CLK
clock => line1[19].CLK
clock => line1[20].CLK
clock => line1[21].CLK
clock => line1[22].CLK
clock => line1[23].CLK
clock => line1[24].CLK
clock => line1[25].CLK
clock => line1[26].CLK
clock => line1[27].CLK
clock => line1[28].CLK
clock => line1[29].CLK
clock => line1[30].CLK
clock => line1[31].CLK
clock => line1[32].CLK
clock => line1[33].CLK
clock => line1[34].CLK
clock => line1[35].CLK
clock => line1[36].CLK
clock => line1[37].CLK
clock => line1[38].CLK
clock => line1[39].CLK
clock => line1[40].CLK
clock => line1[41].CLK
clock => line1[42].CLK
clock => line1[43].CLK
clock => line1[44].CLK
clock => line1[45].CLK
clock => line1[46].CLK
clock => line1[47].CLK
clock => line1[48].CLK
clock => line1[49].CLK
clock => line1[50].CLK
clock => line1[51].CLK
clock => line1[52].CLK
clock => line1[53].CLK
clock => line1[54].CLK
clock => line1[55].CLK
clock => line1[56].CLK
clock => line1[57].CLK
clock => line1[58].CLK
clock => line1[59].CLK
clock => line1[60].CLK
clock => line1[61].CLK
clock => line1[62].CLK
clock => line1[63].CLK
clock => line1[64].CLK
clock => line1[65].CLK
clock => line1[66].CLK
clock => line1[67].CLK
clock => line1[68].CLK
clock => line1[69].CLK
clock => line1[70].CLK
clock => line1[71].CLK
clock => line1[72].CLK
clock => line1[73].CLK
clock => line1[74].CLK
clock => line1[75].CLK
clock => line1[76].CLK
clock => line1[77].CLK
clock => line1[78].CLK
clock => line1[79].CLK
clock => line1[80].CLK
clock => line1[81].CLK
clock => line1[82].CLK
clock => line1[83].CLK
clock => line1[84].CLK
clock => line1[85].CLK
clock => line1[86].CLK
clock => line1[87].CLK
clock => line1[88].CLK
clock => line1[89].CLK
clock => line1[90].CLK
clock => line1[91].CLK
clock => line1[92].CLK
clock => line1[93].CLK
clock => line1[94].CLK
clock => line1[95].CLK
clock => line1[96].CLK
clock => line1[97].CLK
clock => line1[98].CLK
clock => line1[99].CLK
clock => line1[100].CLK
clock => line1[101].CLK
clock => line1[102].CLK
clock => line1[103].CLK
clock => line1[104].CLK
clock => line1[105].CLK
clock => line1[106].CLK
clock => line1[107].CLK
clock => line1[108].CLK
clock => line1[109].CLK
clock => line1[110].CLK
clock => line1[111].CLK
clock => line1[112].CLK
clock => line1[113].CLK
clock => line1[114].CLK
clock => line1[115].CLK
clock => line1[116].CLK
clock => line1[117].CLK
clock => line1[118].CLK
clock => line1[119].CLK
clock => line1[120].CLK
clock => line1[121].CLK
clock => line1[122].CLK
clock => line1[123].CLK
clock => line1[124].CLK
clock => line1[125].CLK
clock => line1[126].CLK
clock => line1[127].CLK
clock => line1[128].CLK
clock => line1[129].CLK
clock => line1[130].CLK
clock => line1[131].CLK
clock => line1[132].CLK
clock => line1[133].CLK
clock => line1[134].CLK
clock => line1[135].CLK
clock => line1[136].CLK
clock => line1[137].CLK
clock => line1[138].CLK
clock => line1[139].CLK
clock => line1[140].CLK
clock => line1[141].CLK
clock => line1[142].CLK
clock => line1[143].CLK
clock => line1[144].CLK
clock => line1[145].CLK
clock => line1[146].CLK
clock => line1[147].CLK
clock => line1[148].CLK
clock => line1[149].CLK
clock => line1[150].CLK
clock => line1[151].CLK
clock => line1[152].CLK
clock => line1[153].CLK
clock => line1[154].CLK
clock => line1[155].CLK
clock => line1[156].CLK
clock => line1[157].CLK
clock => line1[158].CLK
clock => line1[159].CLK
clock => line1[160].CLK
clock => line1[161].CLK
clock => line1[162].CLK
clock => line1[163].CLK
clock => line1[164].CLK
clock => line1[165].CLK
clock => line1[166].CLK
clock => line1[167].CLK
clock => line1[168].CLK
clock => line1[169].CLK
clock => line1[170].CLK
clock => line1[171].CLK
clock => line1[172].CLK
clock => line1[173].CLK
clock => line1[174].CLK
clock => line1[175].CLK
clock => line1[176].CLK
clock => line1[177].CLK
clock => line1[178].CLK
clock => line1[179].CLK
clock => line1[180].CLK
clock => line1[181].CLK
clock => line1[182].CLK
clock => line1[183].CLK
clock => line1[184].CLK
clock => line1[185].CLK
clock => line1[186].CLK
clock => line1[187].CLK
clock => line1[188].CLK
clock => line1[189].CLK
clock => line1[190].CLK
clock => line1[191].CLK
clock => line1[192].CLK
clock => line1[193].CLK
clock => line1[194].CLK
clock => line1[195].CLK
clock => line1[196].CLK
clock => line1[197].CLK
clock => line1[198].CLK
clock => line1[199].CLK
clock => line1[200].CLK
clock => line1[201].CLK
clock => line1[202].CLK
clock => line1[203].CLK
clock => line1[204].CLK
clock => line1[205].CLK
clock => line1[206].CLK
clock => line1[207].CLK
clock => line1[208].CLK
clock => line1[209].CLK
clock => line1[210].CLK
clock => line1[211].CLK
clock => line1[212].CLK
clock => line1[213].CLK
clock => line1[214].CLK
clock => line1[215].CLK
clock => line1[216].CLK
clock => line1[217].CLK
clock => line1[218].CLK
clock => line1[219].CLK
clock => line1[220].CLK
clock => line1[221].CLK
clock => line1[222].CLK
clock => line1[223].CLK
clock => line1[224].CLK
clock => line1[225].CLK
clock => line1[226].CLK
clock => line1[227].CLK
clock => line1[228].CLK
clock => line1[229].CLK
clock => line1[230].CLK
clock => line1[231].CLK
clock => line1[232].CLK
clock => line1[233].CLK
clock => line1[234].CLK
clock => line1[235].CLK
clock => line1[236].CLK
clock => line1[237].CLK
clock => line1[238].CLK
clock => line1[239].CLK
clock => line1[240].CLK
clock => line1[241].CLK
clock => line1[242].CLK
clock => line1[243].CLK
clock => line1[244].CLK
clock => line1[245].CLK
clock => line1[246].CLK
clock => line1[247].CLK
clock => line1[248].CLK
clock => line1[249].CLK
clock => line1[250].CLK
clock => line1[251].CLK
clock => line1[252].CLK
clock => line1[253].CLK
clock => line1[254].CLK
clock => line1[255].CLK
clock => line1[256].CLK
clock => line1[257].CLK
clock => line1[258].CLK
clock => line1[259].CLK
clock => line1[260].CLK
clock => line1[261].CLK
clock => line1[262].CLK
clock => line1[263].CLK
clock => line1[264].CLK
clock => line1[265].CLK
clock => line1[266].CLK
clock => line1[267].CLK
clock => line1[268].CLK
clock => line1[269].CLK
clock => line1[270].CLK
clock => line1[271].CLK
clock => line1[272].CLK
clock => line1[273].CLK
clock => line1[274].CLK
clock => line1[275].CLK
clock => line1[276].CLK
clock => line1[277].CLK
clock => line1[278].CLK
clock => line1[279].CLK
clock => line1[280].CLK
clock => line1[281].CLK
clock => line1[282].CLK
clock => line1[283].CLK
clock => line1[284].CLK
clock => line1[285].CLK
clock => line1[286].CLK
clock => line1[287].CLK
clock => line1[288].CLK
clock => line1[289].CLK
clock => line1[290].CLK
clock => line1[291].CLK
clock => line1[292].CLK
clock => line1[293].CLK
clock => line1[294].CLK
clock => line1[295].CLK
clock => line1[296].CLK
clock => line1[297].CLK
clock => line1[298].CLK
clock => line1[299].CLK
clock => line1[300].CLK
clock => line1[301].CLK
clock => line1[302].CLK
clock => line1[303].CLK
clock => line1[304].CLK
clock => line1[305].CLK
clock => line1[306].CLK
clock => line1[307].CLK
clock => line1[308].CLK
clock => line1[309].CLK
clock => line1[310].CLK
clock => line1[311].CLK
clock => line1[312].CLK
clock => line1[313].CLK
clock => line1[314].CLK
clock => line1[315].CLK
clock => line1[316].CLK
clock => line1[317].CLK
clock => line1[318].CLK
clock => line1[319].CLK
clock => line1[320].CLK
clock => line1[321].CLK
clock => line1[322].CLK
clock => line1[323].CLK
clock => line1[324].CLK
clock => line1[325].CLK
clock => line1[326].CLK
clock => line1[327].CLK
clock => line1[328].CLK
clock => line1[329].CLK
clock => line1[330].CLK
clock => line1[331].CLK
clock => line1[332].CLK
clock => line1[333].CLK
clock => line1[334].CLK
clock => line1[335].CLK
clock => line1[336].CLK
clock => line1[337].CLK
clock => line1[338].CLK
clock => line1[339].CLK
clock => line1[340].CLK
clock => line1[341].CLK
clock => line1[342].CLK
clock => line1[343].CLK
clock => line1[344].CLK
clock => line1[345].CLK
clock => line1[346].CLK
clock => line1[347].CLK
clock => line1[348].CLK
clock => line1[349].CLK
clock => line1[350].CLK
clock => line1[351].CLK
clock => line1[352].CLK
clock => line1[353].CLK
clock => line1[354].CLK
clock => line1[355].CLK
clock => line1[356].CLK
clock => line1[357].CLK
clock => line1[358].CLK
clock => line1[359].CLK
clock => line1[360].CLK
clock => line1[361].CLK
clock => line1[362].CLK
clock => line1[363].CLK
clock => line1[364].CLK
clock => line1[365].CLK
clock => line1[366].CLK
clock => line1[367].CLK
clock => line1[368].CLK
clock => line1[369].CLK
clock => line1[370].CLK
clock => line1[371].CLK
clock => line1[372].CLK
clock => line1[373].CLK
clock => line1[374].CLK
clock => line1[375].CLK
clock => line1[376].CLK
clock => line1[377].CLK
clock => line1[378].CLK
clock => line1[379].CLK
clock => line1[380].CLK
clock => line1[381].CLK
clock => line1[382].CLK
clock => line1[383].CLK
clock => line1[384].CLK
clock => line1[385].CLK
clock => line1[386].CLK
clock => line1[387].CLK
clock => line1[388].CLK
clock => line1[389].CLK
clock => line1[390].CLK
clock => line1[391].CLK
clock => line1[392].CLK
clock => line1[393].CLK
clock => line1[394].CLK
clock => line1[395].CLK
clock => line1[396].CLK
clock => line1[397].CLK
clock => line1[398].CLK
clock => line1[399].CLK
clock => line1[400].CLK
clock => line1[401].CLK
clock => line1[402].CLK
clock => line1[403].CLK
clock => line1[404].CLK
clock => line1[405].CLK
clock => line1[406].CLK
clock => line1[407].CLK
clock => line1[408].CLK
clock => line1[409].CLK
clock => line1[410].CLK
clock => line1[411].CLK
clock => line1[412].CLK
clock => line1[413].CLK
clock => line1[414].CLK
clock => line1[415].CLK
clock => line1[416].CLK
clock => line1[417].CLK
clock => line1[418].CLK
clock => line1[419].CLK
clock => line1[420].CLK
clock => line1[421].CLK
clock => line1[422].CLK
clock => line1[423].CLK
clock => line1[424].CLK
clock => line1[425].CLK
clock => line1[426].CLK
clock => line1[427].CLK
clock => line1[428].CLK
clock => line1[429].CLK
clock => line1[430].CLK
clock => line1[431].CLK
clock => line1[432].CLK
clock => line1[433].CLK
clock => line1[434].CLK
clock => line1[435].CLK
clock => line1[436].CLK
clock => line1[437].CLK
clock => line1[438].CLK
clock => line1[439].CLK
clock => line1[440].CLK
clock => line1[441].CLK
clock => line1[442].CLK
clock => line1[443].CLK
clock => line1[444].CLK
clock => line1[445].CLK
clock => line1[446].CLK
clock => line1[447].CLK
clock => line1[448].CLK
clock => line1[449].CLK
clock => line1[450].CLK
clock => line1[451].CLK
clock => line1[452].CLK
clock => line1[453].CLK
clock => line1[454].CLK
clock => line1[455].CLK
clock => line1[456].CLK
clock => line1[457].CLK
clock => line1[458].CLK
clock => line1[459].CLK
clock => line1[460].CLK
clock => line1[461].CLK
clock => line1[462].CLK
clock => line1[463].CLK
clock => line1[464].CLK
clock => line1[465].CLK
clock => line1[466].CLK
clock => line1[467].CLK
clock => line1[468].CLK
clock => line1[469].CLK
clock => line1[470].CLK
clock => line1[471].CLK
clock => line1[472].CLK
clock => line1[473].CLK
clock => line1[474].CLK
clock => line1[475].CLK
clock => line1[476].CLK
clock => line1[477].CLK
clock => line1[478].CLK
clock => line1[479].CLK
clock => line1[480].CLK
clock => line1[481].CLK
clock => line1[482].CLK
clock => line1[483].CLK
clock => line1[484].CLK
clock => line1[485].CLK
clock => line1[486].CLK
clock => line1[487].CLK
clock => line1[488].CLK
clock => line1[489].CLK
clock => line1[490].CLK
clock => line1[491].CLK
clock => line1[492].CLK
clock => line1[493].CLK
clock => line1[494].CLK
clock => line1[495].CLK
clock => line1[496].CLK
clock => line1[497].CLK
clock => line1[498].CLK
clock => line1[499].CLK
clock => line1[500].CLK
clock => line1[501].CLK
clock => line1[502].CLK
clock => line1[503].CLK
clock => line1[504].CLK
clock => line1[505].CLK
clock => line1[506].CLK
clock => line1[507].CLK
clock => line1[508].CLK
clock => line1[509].CLK
clock => line1[510].CLK
clock => line1[511].CLK
clock => line1[512].CLK
clock => line1[513].CLK
clock => line1[514].CLK
clock => line1[515].CLK
clock => line1[516].CLK
clock => line1[517].CLK
clock => line1[518].CLK
clock => line1[519].CLK
clock => line1[520].CLK
clock => line1[521].CLK
clock => line1[522].CLK
clock => line1[523].CLK
clock => line1[524].CLK
clock => line1[525].CLK
clock => line1[526].CLK
clock => line1[527].CLK
clock => line1[528].CLK
clock => line1[529].CLK
clock => line1[530].CLK
clock => line1[531].CLK
clock => line1[532].CLK
clock => line1[533].CLK
clock => line1[534].CLK
clock => line1[535].CLK
clock => line1[536].CLK
clock => line1[537].CLK
clock => line1[538].CLK
clock => line1[539].CLK
clock => line1[540].CLK
clock => line1[541].CLK
clock => line1[542].CLK
clock => line1[543].CLK
clock => line1[544].CLK
clock => line1[545].CLK
clock => line1[546].CLK
clock => line1[547].CLK
clock => line1[548].CLK
clock => line1[549].CLK
clock => line1[550].CLK
clock => line1[551].CLK
clock => line1[552].CLK
clock => line1[553].CLK
clock => line1[554].CLK
clock => line1[555].CLK
clock => line1[556].CLK
clock => line1[557].CLK
clock => line1[558].CLK
clock => line1[559].CLK
clock => line1[560].CLK
clock => line1[561].CLK
clock => line1[562].CLK
clock => line1[563].CLK
clock => line1[564].CLK
clock => line1[565].CLK
clock => line1[566].CLK
clock => line1[567].CLK
clock => line1[568].CLK
clock => line1[569].CLK
clock => line1[570].CLK
clock => line1[571].CLK
clock => line1[572].CLK
clock => line1[573].CLK
clock => line1[574].CLK
clock => line1[575].CLK
clock => line1[576].CLK
clock => line1[577].CLK
clock => line1[578].CLK
clock => line1[579].CLK
clock => line1[580].CLK
clock => line1[581].CLK
clock => line1[582].CLK
clock => line1[583].CLK
clock => line1[584].CLK
clock => line1[585].CLK
clock => line1[586].CLK
clock => line1[587].CLK
clock => line1[588].CLK
clock => line1[589].CLK
clock => line1[590].CLK
clock => line1[591].CLK
clock => line1[592].CLK
clock => line1[593].CLK
clock => line1[594].CLK
clock => line1[595].CLK
clock => line1[596].CLK
clock => line1[597].CLK
clock => line1[598].CLK
clock => line1[599].CLK
clock => line1[600].CLK
clock => line1[601].CLK
clock => line1[602].CLK
clock => line1[603].CLK
clock => line1[604].CLK
clock => line1[605].CLK
clock => line1[606].CLK
clock => line1[607].CLK
clock => line1[608].CLK
clock => line1[609].CLK
clock => line1[610].CLK
clock => line1[611].CLK
clock => line1[612].CLK
clock => line1[613].CLK
clock => line1[614].CLK
clock => line1[615].CLK
clock => line1[616].CLK
clock => line1[617].CLK
clock => line1[618].CLK
clock => line1[619].CLK
clock => line1[620].CLK
clock => line1[621].CLK
clock => line1[622].CLK
clock => line1[623].CLK
clock => line1[624].CLK
clock => line1[625].CLK
clock => line1[626].CLK
clock => line1[627].CLK
clock => line1[628].CLK
clock => line1[629].CLK
clock => line1[630].CLK
clock => line1[631].CLK
clock => line1[632].CLK
clock => line1[633].CLK
clock => line1[634].CLK
clock => line1[635].CLK
clock => line1[636].CLK
clock => line1[637].CLK
clock => line1[638].CLK
clock => line1[639].CLK
clken => line3[15].ENA
clken => line3[14].ENA
clken => line3[13].ENA
clken => line3[12].ENA
clken => line3[11].ENA
clken => line3[10].ENA
clken => line3[9].ENA
clken => line3[8].ENA
clken => line3[7].ENA
clken => line3[6].ENA
clken => line3[5].ENA
clken => line3[4].ENA
clken => line3[3].ENA
clken => line3[2].ENA
clken => line3[1].ENA
clken => line3[0].ENA
clken => shiftout~reg0.ENA
clken => line3[16].ENA
clken => line3[17].ENA
clken => line3[18].ENA
clken => line3[19].ENA
clken => line3[20].ENA
clken => line3[21].ENA
clken => line3[22].ENA
clken => line3[23].ENA
clken => line3[24].ENA
clken => line3[25].ENA
clken => line3[26].ENA
clken => line3[27].ENA
clken => line3[28].ENA
clken => line3[29].ENA
clken => line3[30].ENA
clken => line3[31].ENA
clken => line3[32].ENA
clken => line3[33].ENA
clken => line3[34].ENA
clken => line3[35].ENA
clken => line3[36].ENA
clken => line3[37].ENA
clken => line3[38].ENA
clken => line3[39].ENA
clken => line3[40].ENA
clken => line3[41].ENA
clken => line3[42].ENA
clken => line3[43].ENA
clken => line3[44].ENA
clken => line3[45].ENA
clken => line3[46].ENA
clken => line3[47].ENA
clken => line3[48].ENA
clken => line3[49].ENA
clken => line3[50].ENA
clken => line3[51].ENA
clken => line3[52].ENA
clken => line3[53].ENA
clken => line3[54].ENA
clken => line3[55].ENA
clken => line3[56].ENA
clken => line3[57].ENA
clken => line3[58].ENA
clken => line3[59].ENA
clken => line3[60].ENA
clken => line3[61].ENA
clken => line3[62].ENA
clken => line3[63].ENA
clken => line3[64].ENA
clken => line3[65].ENA
clken => line3[66].ENA
clken => line3[67].ENA
clken => line3[68].ENA
clken => line3[69].ENA
clken => line3[70].ENA
clken => line3[71].ENA
clken => line3[72].ENA
clken => line3[73].ENA
clken => line3[74].ENA
clken => line3[75].ENA
clken => line3[76].ENA
clken => line3[77].ENA
clken => line3[78].ENA
clken => line3[79].ENA
clken => line3[80].ENA
clken => line3[81].ENA
clken => line3[82].ENA
clken => line3[83].ENA
clken => line3[84].ENA
clken => line3[85].ENA
clken => line3[86].ENA
clken => line3[87].ENA
clken => line3[88].ENA
clken => line3[89].ENA
clken => line3[90].ENA
clken => line3[91].ENA
clken => line3[92].ENA
clken => line3[93].ENA
clken => line3[94].ENA
clken => line3[95].ENA
clken => line3[96].ENA
clken => line3[97].ENA
clken => line3[98].ENA
clken => line3[99].ENA
clken => line3[100].ENA
clken => line3[101].ENA
clken => line3[102].ENA
clken => line3[103].ENA
clken => line3[104].ENA
clken => line3[105].ENA
clken => line3[106].ENA
clken => line3[107].ENA
clken => line3[108].ENA
clken => line3[109].ENA
clken => line3[110].ENA
clken => line3[111].ENA
clken => line3[112].ENA
clken => line3[113].ENA
clken => line3[114].ENA
clken => line3[115].ENA
clken => line3[116].ENA
clken => line3[117].ENA
clken => line3[118].ENA
clken => line3[119].ENA
clken => line3[120].ENA
clken => line3[121].ENA
clken => line3[122].ENA
clken => line3[123].ENA
clken => line3[124].ENA
clken => line3[125].ENA
clken => line3[126].ENA
clken => line3[127].ENA
clken => line3[128].ENA
clken => line3[129].ENA
clken => line3[130].ENA
clken => line3[131].ENA
clken => line3[132].ENA
clken => line3[133].ENA
clken => line3[134].ENA
clken => line3[135].ENA
clken => line3[136].ENA
clken => line3[137].ENA
clken => line3[138].ENA
clken => line3[139].ENA
clken => line3[140].ENA
clken => line3[141].ENA
clken => line3[142].ENA
clken => line3[143].ENA
clken => line3[144].ENA
clken => line3[145].ENA
clken => line3[146].ENA
clken => line3[147].ENA
clken => line3[148].ENA
clken => line3[149].ENA
clken => line3[150].ENA
clken => line3[151].ENA
clken => line3[152].ENA
clken => line3[153].ENA
clken => line3[154].ENA
clken => line3[155].ENA
clken => line3[156].ENA
clken => line3[157].ENA
clken => line3[158].ENA
clken => line3[159].ENA
clken => line3[160].ENA
clken => line3[161].ENA
clken => line3[162].ENA
clken => line3[163].ENA
clken => line3[164].ENA
clken => line3[165].ENA
clken => line3[166].ENA
clken => line3[167].ENA
clken => line3[168].ENA
clken => line3[169].ENA
clken => line3[170].ENA
clken => line3[171].ENA
clken => line3[172].ENA
clken => line3[173].ENA
clken => line3[174].ENA
clken => line3[175].ENA
clken => line3[176].ENA
clken => line3[177].ENA
clken => line3[178].ENA
clken => line3[179].ENA
clken => line3[180].ENA
clken => line3[181].ENA
clken => line3[182].ENA
clken => line3[183].ENA
clken => line3[184].ENA
clken => line3[185].ENA
clken => line3[186].ENA
clken => line3[187].ENA
clken => line3[188].ENA
clken => line3[189].ENA
clken => line3[190].ENA
clken => line3[191].ENA
clken => line3[192].ENA
clken => line3[193].ENA
clken => line3[194].ENA
clken => line3[195].ENA
clken => line3[196].ENA
clken => line3[197].ENA
clken => line3[198].ENA
clken => line3[199].ENA
clken => line3[200].ENA
clken => line3[201].ENA
clken => line3[202].ENA
clken => line3[203].ENA
clken => line3[204].ENA
clken => line3[205].ENA
clken => line3[206].ENA
clken => line3[207].ENA
clken => line3[208].ENA
clken => line3[209].ENA
clken => line3[210].ENA
clken => line3[211].ENA
clken => line3[212].ENA
clken => line3[213].ENA
clken => line3[214].ENA
clken => line3[215].ENA
clken => line3[216].ENA
clken => line3[217].ENA
clken => line3[218].ENA
clken => line3[219].ENA
clken => line3[220].ENA
clken => line3[221].ENA
clken => line3[222].ENA
clken => line3[223].ENA
clken => line3[224].ENA
clken => line3[225].ENA
clken => line3[226].ENA
clken => line3[227].ENA
clken => line3[228].ENA
clken => line3[229].ENA
clken => line3[230].ENA
clken => line3[231].ENA
clken => line3[232].ENA
clken => line3[233].ENA
clken => line3[234].ENA
clken => line3[235].ENA
clken => line3[236].ENA
clken => line3[237].ENA
clken => line3[238].ENA
clken => line3[239].ENA
clken => line3[240].ENA
clken => line3[241].ENA
clken => line3[242].ENA
clken => line3[243].ENA
clken => line3[244].ENA
clken => line3[245].ENA
clken => line3[246].ENA
clken => line3[247].ENA
clken => line3[248].ENA
clken => line3[249].ENA
clken => line3[250].ENA
clken => line3[251].ENA
clken => line3[252].ENA
clken => line3[253].ENA
clken => line3[254].ENA
clken => line3[255].ENA
clken => line3[256].ENA
clken => line3[257].ENA
clken => line3[258].ENA
clken => line3[259].ENA
clken => line3[260].ENA
clken => line3[261].ENA
clken => line3[262].ENA
clken => line3[263].ENA
clken => line3[264].ENA
clken => line3[265].ENA
clken => line3[266].ENA
clken => line3[267].ENA
clken => line3[268].ENA
clken => line3[269].ENA
clken => line3[270].ENA
clken => line3[271].ENA
clken => line3[272].ENA
clken => line3[273].ENA
clken => line3[274].ENA
clken => line3[275].ENA
clken => line3[276].ENA
clken => line3[277].ENA
clken => line3[278].ENA
clken => line3[279].ENA
clken => line3[280].ENA
clken => line3[281].ENA
clken => line3[282].ENA
clken => line3[283].ENA
clken => line3[284].ENA
clken => line3[285].ENA
clken => line3[286].ENA
clken => line3[287].ENA
clken => line3[288].ENA
clken => line3[289].ENA
clken => line3[290].ENA
clken => line3[291].ENA
clken => line3[292].ENA
clken => line3[293].ENA
clken => line3[294].ENA
clken => line3[295].ENA
clken => line3[296].ENA
clken => line3[297].ENA
clken => line3[298].ENA
clken => line3[299].ENA
clken => line3[300].ENA
clken => line3[301].ENA
clken => line3[302].ENA
clken => line3[303].ENA
clken => line3[304].ENA
clken => line3[305].ENA
clken => line3[306].ENA
clken => line3[307].ENA
clken => line3[308].ENA
clken => line3[309].ENA
clken => line3[310].ENA
clken => line3[311].ENA
clken => line3[312].ENA
clken => line3[313].ENA
clken => line3[314].ENA
clken => line3[315].ENA
clken => line3[316].ENA
clken => line3[317].ENA
clken => line3[318].ENA
clken => line3[319].ENA
clken => line3[320].ENA
clken => line3[321].ENA
clken => line3[322].ENA
clken => line3[323].ENA
clken => line3[324].ENA
clken => line3[325].ENA
clken => line3[326].ENA
clken => line3[327].ENA
clken => line3[328].ENA
clken => line3[329].ENA
clken => line3[330].ENA
clken => line3[331].ENA
clken => line3[332].ENA
clken => line3[333].ENA
clken => line3[334].ENA
clken => line3[335].ENA
clken => line3[336].ENA
clken => line3[337].ENA
clken => line3[338].ENA
clken => line3[339].ENA
clken => line3[340].ENA
clken => line3[341].ENA
clken => line3[342].ENA
clken => line3[343].ENA
clken => line3[344].ENA
clken => line3[345].ENA
clken => line3[346].ENA
clken => line3[347].ENA
clken => line3[348].ENA
clken => line3[349].ENA
clken => line3[350].ENA
clken => line3[351].ENA
clken => line3[352].ENA
clken => line3[353].ENA
clken => line3[354].ENA
clken => line3[355].ENA
clken => line3[356].ENA
clken => line3[357].ENA
clken => line3[358].ENA
clken => line3[359].ENA
clken => line3[360].ENA
clken => line3[361].ENA
clken => line3[362].ENA
clken => line3[363].ENA
clken => line3[364].ENA
clken => line3[365].ENA
clken => line3[366].ENA
clken => line3[367].ENA
clken => line3[368].ENA
clken => line3[369].ENA
clken => line3[370].ENA
clken => line3[371].ENA
clken => line3[372].ENA
clken => line3[373].ENA
clken => line3[374].ENA
clken => line3[375].ENA
clken => line3[376].ENA
clken => line3[377].ENA
clken => line3[378].ENA
clken => line3[379].ENA
clken => line3[380].ENA
clken => line3[381].ENA
clken => line3[382].ENA
clken => line3[383].ENA
clken => line3[384].ENA
clken => line3[385].ENA
clken => line3[386].ENA
clken => line3[387].ENA
clken => line3[388].ENA
clken => line3[389].ENA
clken => line3[390].ENA
clken => line3[391].ENA
clken => line3[392].ENA
clken => line3[393].ENA
clken => line3[394].ENA
clken => line3[395].ENA
clken => line3[396].ENA
clken => line3[397].ENA
clken => line3[398].ENA
clken => line3[399].ENA
clken => line3[400].ENA
clken => line3[401].ENA
clken => line3[402].ENA
clken => line3[403].ENA
clken => line3[404].ENA
clken => line3[405].ENA
clken => line3[406].ENA
clken => line3[407].ENA
clken => line3[408].ENA
clken => line3[409].ENA
clken => line3[410].ENA
clken => line3[411].ENA
clken => line3[412].ENA
clken => line3[413].ENA
clken => line3[414].ENA
clken => line3[415].ENA
clken => line3[416].ENA
clken => line3[417].ENA
clken => line3[418].ENA
clken => line3[419].ENA
clken => line3[420].ENA
clken => line3[421].ENA
clken => line3[422].ENA
clken => line3[423].ENA
clken => line3[424].ENA
clken => line3[425].ENA
clken => line3[426].ENA
clken => line3[427].ENA
clken => line3[428].ENA
clken => line3[429].ENA
clken => line3[430].ENA
clken => line3[431].ENA
clken => line3[432].ENA
clken => line3[433].ENA
clken => line3[434].ENA
clken => line3[435].ENA
clken => line3[436].ENA
clken => line3[437].ENA
clken => line3[438].ENA
clken => line3[439].ENA
clken => line3[440].ENA
clken => line3[441].ENA
clken => line3[442].ENA
clken => line3[443].ENA
clken => line3[444].ENA
clken => line3[445].ENA
clken => line3[446].ENA
clken => line3[447].ENA
clken => line3[448].ENA
clken => line3[449].ENA
clken => line3[450].ENA
clken => line3[451].ENA
clken => line3[452].ENA
clken => line3[453].ENA
clken => line3[454].ENA
clken => line3[455].ENA
clken => line3[456].ENA
clken => line3[457].ENA
clken => line3[458].ENA
clken => line3[459].ENA
clken => line3[460].ENA
clken => line3[461].ENA
clken => line3[462].ENA
clken => line3[463].ENA
clken => line3[464].ENA
clken => line3[465].ENA
clken => line3[466].ENA
clken => line3[467].ENA
clken => line3[468].ENA
clken => line3[469].ENA
clken => line3[470].ENA
clken => line3[471].ENA
clken => line3[472].ENA
clken => line3[473].ENA
clken => line3[474].ENA
clken => line3[475].ENA
clken => line3[476].ENA
clken => line3[477].ENA
clken => line3[478].ENA
clken => line3[479].ENA
clken => line3[480].ENA
clken => line3[481].ENA
clken => line3[482].ENA
clken => line3[483].ENA
clken => line3[484].ENA
clken => line3[485].ENA
clken => line3[486].ENA
clken => line3[487].ENA
clken => line3[488].ENA
clken => line3[489].ENA
clken => line3[490].ENA
clken => line3[491].ENA
clken => line3[492].ENA
clken => line3[493].ENA
clken => line3[494].ENA
clken => line3[495].ENA
clken => line3[496].ENA
clken => line3[497].ENA
clken => line3[498].ENA
clken => line3[499].ENA
clken => line3[500].ENA
clken => line3[501].ENA
clken => line3[502].ENA
clken => line3[503].ENA
clken => line3[504].ENA
clken => line3[505].ENA
clken => line3[506].ENA
clken => line3[507].ENA
clken => line3[508].ENA
clken => line3[509].ENA
clken => line3[510].ENA
clken => line3[511].ENA
clken => line3[512].ENA
clken => line3[513].ENA
clken => line3[514].ENA
clken => line3[515].ENA
clken => line3[516].ENA
clken => line3[517].ENA
clken => line3[518].ENA
clken => line3[519].ENA
clken => line3[520].ENA
clken => line3[521].ENA
clken => line3[522].ENA
clken => line3[523].ENA
clken => line3[524].ENA
clken => line3[525].ENA
clken => line3[526].ENA
clken => line3[527].ENA
clken => line3[528].ENA
clken => line3[529].ENA
clken => line3[530].ENA
clken => line3[531].ENA
clken => line3[532].ENA
clken => line3[533].ENA
clken => line3[534].ENA
clken => line3[535].ENA
clken => line3[536].ENA
clken => line3[537].ENA
clken => line3[538].ENA
clken => line3[539].ENA
clken => line3[540].ENA
clken => line3[541].ENA
clken => line3[542].ENA
clken => line3[543].ENA
clken => line3[544].ENA
clken => line3[545].ENA
clken => line3[546].ENA
clken => line3[547].ENA
clken => line3[548].ENA
clken => line3[549].ENA
clken => line3[550].ENA
clken => line3[551].ENA
clken => line3[552].ENA
clken => line3[553].ENA
clken => line3[554].ENA
clken => line3[555].ENA
clken => line3[556].ENA
clken => line3[557].ENA
clken => line3[558].ENA
clken => line3[559].ENA
clken => line3[560].ENA
clken => line3[561].ENA
clken => line3[562].ENA
clken => line3[563].ENA
clken => line3[564].ENA
clken => line3[565].ENA
clken => line3[566].ENA
clken => line3[567].ENA
clken => line3[568].ENA
clken => line3[569].ENA
clken => line3[570].ENA
clken => line3[571].ENA
clken => line3[572].ENA
clken => line3[573].ENA
clken => line3[574].ENA
clken => line3[575].ENA
clken => line3[576].ENA
clken => line3[577].ENA
clken => line3[578].ENA
clken => line3[579].ENA
clken => line3[580].ENA
clken => line3[581].ENA
clken => line3[582].ENA
clken => line3[583].ENA
clken => line3[584].ENA
clken => line3[585].ENA
clken => line3[586].ENA
clken => line3[587].ENA
clken => line3[588].ENA
clken => line3[589].ENA
clken => line3[590].ENA
clken => line3[591].ENA
clken => line3[592].ENA
clken => line3[593].ENA
clken => line3[594].ENA
clken => line3[595].ENA
clken => line3[596].ENA
clken => line3[597].ENA
clken => line3[598].ENA
clken => line3[599].ENA
clken => line3[600].ENA
clken => line3[601].ENA
clken => line3[602].ENA
clken => line3[603].ENA
clken => line3[604].ENA
clken => line3[605].ENA
clken => line3[606].ENA
clken => line3[607].ENA
clken => line3[608].ENA
clken => line3[609].ENA
clken => line3[610].ENA
clken => line3[611].ENA
clken => line3[612].ENA
clken => line3[613].ENA
clken => line3[614].ENA
clken => line3[615].ENA
clken => line3[616].ENA
clken => line3[617].ENA
clken => line3[618].ENA
clken => line3[619].ENA
clken => line3[620].ENA
clken => line3[621].ENA
clken => line3[622].ENA
clken => line3[623].ENA
clken => line3[624].ENA
clken => line3[625].ENA
clken => line3[626].ENA
clken => line3[627].ENA
clken => line3[628].ENA
clken => line3[629].ENA
clken => line3[630].ENA
clken => line3[631].ENA
clken => line3[632].ENA
clken => line3[633].ENA
clken => line3[634].ENA
clken => line3[635].ENA
clken => line3[636].ENA
clken => line3[637].ENA
clken => line3[638].ENA
clken => line3[639].ENA
clken => line2[0].ENA
clken => line2[1].ENA
clken => line2[2].ENA
clken => line2[3].ENA
clken => line2[4].ENA
clken => line2[5].ENA
clken => line2[6].ENA
clken => line2[7].ENA
clken => line2[8].ENA
clken => line2[9].ENA
clken => line2[10].ENA
clken => line2[11].ENA
clken => line2[12].ENA
clken => line2[13].ENA
clken => line2[14].ENA
clken => line2[15].ENA
clken => line2[16].ENA
clken => line2[17].ENA
clken => line2[18].ENA
clken => line2[19].ENA
clken => line2[20].ENA
clken => line2[21].ENA
clken => line2[22].ENA
clken => line2[23].ENA
clken => line2[24].ENA
clken => line2[25].ENA
clken => line2[26].ENA
clken => line2[27].ENA
clken => line2[28].ENA
clken => line2[29].ENA
clken => line2[30].ENA
clken => line2[31].ENA
clken => line2[32].ENA
clken => line2[33].ENA
clken => line2[34].ENA
clken => line2[35].ENA
clken => line2[36].ENA
clken => line2[37].ENA
clken => line2[38].ENA
clken => line2[39].ENA
clken => line2[40].ENA
clken => line2[41].ENA
clken => line2[42].ENA
clken => line2[43].ENA
clken => line2[44].ENA
clken => line2[45].ENA
clken => line2[46].ENA
clken => line2[47].ENA
clken => line2[48].ENA
clken => line2[49].ENA
clken => line2[50].ENA
clken => line2[51].ENA
clken => line2[52].ENA
clken => line2[53].ENA
clken => line2[54].ENA
clken => line2[55].ENA
clken => line2[56].ENA
clken => line2[57].ENA
clken => line2[58].ENA
clken => line2[59].ENA
clken => line2[60].ENA
clken => line2[61].ENA
clken => line2[62].ENA
clken => line2[63].ENA
clken => line2[64].ENA
clken => line2[65].ENA
clken => line2[66].ENA
clken => line2[67].ENA
clken => line2[68].ENA
clken => line2[69].ENA
clken => line2[70].ENA
clken => line2[71].ENA
clken => line2[72].ENA
clken => line2[73].ENA
clken => line2[74].ENA
clken => line2[75].ENA
clken => line2[76].ENA
clken => line2[77].ENA
clken => line2[78].ENA
clken => line2[79].ENA
clken => line2[80].ENA
clken => line2[81].ENA
clken => line2[82].ENA
clken => line2[83].ENA
clken => line2[84].ENA
clken => line2[85].ENA
clken => line2[86].ENA
clken => line2[87].ENA
clken => line2[88].ENA
clken => line2[89].ENA
clken => line2[90].ENA
clken => line2[91].ENA
clken => line2[92].ENA
clken => line2[93].ENA
clken => line2[94].ENA
clken => line2[95].ENA
clken => line2[96].ENA
clken => line2[97].ENA
clken => line2[98].ENA
clken => line2[99].ENA
clken => line2[100].ENA
clken => line2[101].ENA
clken => line2[102].ENA
clken => line2[103].ENA
clken => line2[104].ENA
clken => line2[105].ENA
clken => line2[106].ENA
clken => line2[107].ENA
clken => line2[108].ENA
clken => line2[109].ENA
clken => line2[110].ENA
clken => line2[111].ENA
clken => line2[112].ENA
clken => line2[113].ENA
clken => line2[114].ENA
clken => line2[115].ENA
clken => line2[116].ENA
clken => line2[117].ENA
clken => line2[118].ENA
clken => line2[119].ENA
clken => line2[120].ENA
clken => line2[121].ENA
clken => line2[122].ENA
clken => line2[123].ENA
clken => line2[124].ENA
clken => line2[125].ENA
clken => line2[126].ENA
clken => line2[127].ENA
clken => line2[128].ENA
clken => line2[129].ENA
clken => line2[130].ENA
clken => line2[131].ENA
clken => line2[132].ENA
clken => line2[133].ENA
clken => line2[134].ENA
clken => line2[135].ENA
clken => line2[136].ENA
clken => line2[137].ENA
clken => line2[138].ENA
clken => line2[139].ENA
clken => line2[140].ENA
clken => line2[141].ENA
clken => line2[142].ENA
clken => line2[143].ENA
clken => line2[144].ENA
clken => line2[145].ENA
clken => line2[146].ENA
clken => line2[147].ENA
clken => line2[148].ENA
clken => line2[149].ENA
clken => line2[150].ENA
clken => line2[151].ENA
clken => line2[152].ENA
clken => line2[153].ENA
clken => line2[154].ENA
clken => line2[155].ENA
clken => line2[156].ENA
clken => line2[157].ENA
clken => line2[158].ENA
clken => line2[159].ENA
clken => line2[160].ENA
clken => line2[161].ENA
clken => line2[162].ENA
clken => line2[163].ENA
clken => line2[164].ENA
clken => line2[165].ENA
clken => line2[166].ENA
clken => line2[167].ENA
clken => line2[168].ENA
clken => line2[169].ENA
clken => line2[170].ENA
clken => line2[171].ENA
clken => line2[172].ENA
clken => line2[173].ENA
clken => line2[174].ENA
clken => line2[175].ENA
clken => line2[176].ENA
clken => line2[177].ENA
clken => line2[178].ENA
clken => line2[179].ENA
clken => line2[180].ENA
clken => line2[181].ENA
clken => line2[182].ENA
clken => line2[183].ENA
clken => line2[184].ENA
clken => line2[185].ENA
clken => line2[186].ENA
clken => line2[187].ENA
clken => line2[188].ENA
clken => line2[189].ENA
clken => line2[190].ENA
clken => line2[191].ENA
clken => line2[192].ENA
clken => line2[193].ENA
clken => line2[194].ENA
clken => line2[195].ENA
clken => line2[196].ENA
clken => line2[197].ENA
clken => line2[198].ENA
clken => line2[199].ENA
clken => line2[200].ENA
clken => line2[201].ENA
clken => line2[202].ENA
clken => line2[203].ENA
clken => line2[204].ENA
clken => line2[205].ENA
clken => line2[206].ENA
clken => line2[207].ENA
clken => line2[208].ENA
clken => line2[209].ENA
clken => line2[210].ENA
clken => line2[211].ENA
clken => line2[212].ENA
clken => line2[213].ENA
clken => line2[214].ENA
clken => line2[215].ENA
clken => line2[216].ENA
clken => line2[217].ENA
clken => line2[218].ENA
clken => line2[219].ENA
clken => line2[220].ENA
clken => line2[221].ENA
clken => line2[222].ENA
clken => line2[223].ENA
clken => line2[224].ENA
clken => line2[225].ENA
clken => line2[226].ENA
clken => line2[227].ENA
clken => line2[228].ENA
clken => line2[229].ENA
clken => line2[230].ENA
clken => line2[231].ENA
clken => line2[232].ENA
clken => line2[233].ENA
clken => line2[234].ENA
clken => line2[235].ENA
clken => line2[236].ENA
clken => line2[237].ENA
clken => line2[238].ENA
clken => line2[239].ENA
clken => line2[240].ENA
clken => line2[241].ENA
clken => line2[242].ENA
clken => line2[243].ENA
clken => line2[244].ENA
clken => line2[245].ENA
clken => line2[246].ENA
clken => line2[247].ENA
clken => line2[248].ENA
clken => line2[249].ENA
clken => line2[250].ENA
clken => line2[251].ENA
clken => line2[252].ENA
clken => line2[253].ENA
clken => line2[254].ENA
clken => line2[255].ENA
clken => line2[256].ENA
clken => line2[257].ENA
clken => line2[258].ENA
clken => line2[259].ENA
clken => line2[260].ENA
clken => line2[261].ENA
clken => line2[262].ENA
clken => line2[263].ENA
clken => line2[264].ENA
clken => line2[265].ENA
clken => line2[266].ENA
clken => line2[267].ENA
clken => line2[268].ENA
clken => line2[269].ENA
clken => line2[270].ENA
clken => line2[271].ENA
clken => line2[272].ENA
clken => line2[273].ENA
clken => line2[274].ENA
clken => line2[275].ENA
clken => line2[276].ENA
clken => line2[277].ENA
clken => line2[278].ENA
clken => line2[279].ENA
clken => line2[280].ENA
clken => line2[281].ENA
clken => line2[282].ENA
clken => line2[283].ENA
clken => line2[284].ENA
clken => line2[285].ENA
clken => line2[286].ENA
clken => line2[287].ENA
clken => line2[288].ENA
clken => line2[289].ENA
clken => line2[290].ENA
clken => line2[291].ENA
clken => line2[292].ENA
clken => line2[293].ENA
clken => line2[294].ENA
clken => line2[295].ENA
clken => line2[296].ENA
clken => line2[297].ENA
clken => line2[298].ENA
clken => line2[299].ENA
clken => line2[300].ENA
clken => line2[301].ENA
clken => line2[302].ENA
clken => line2[303].ENA
clken => line2[304].ENA
clken => line2[305].ENA
clken => line2[306].ENA
clken => line2[307].ENA
clken => line2[308].ENA
clken => line2[309].ENA
clken => line2[310].ENA
clken => line2[311].ENA
clken => line2[312].ENA
clken => line2[313].ENA
clken => line2[314].ENA
clken => line2[315].ENA
clken => line2[316].ENA
clken => line2[317].ENA
clken => line2[318].ENA
clken => line2[319].ENA
clken => line2[320].ENA
clken => line2[321].ENA
clken => line2[322].ENA
clken => line2[323].ENA
clken => line2[324].ENA
clken => line2[325].ENA
clken => line2[326].ENA
clken => line2[327].ENA
clken => line2[328].ENA
clken => line2[329].ENA
clken => line2[330].ENA
clken => line2[331].ENA
clken => line2[332].ENA
clken => line2[333].ENA
clken => line2[334].ENA
clken => line2[335].ENA
clken => line2[336].ENA
clken => line2[337].ENA
clken => line2[338].ENA
clken => line2[339].ENA
clken => line2[340].ENA
clken => line2[341].ENA
clken => line2[342].ENA
clken => line2[343].ENA
clken => line2[344].ENA
clken => line2[345].ENA
clken => line2[346].ENA
clken => line2[347].ENA
clken => line2[348].ENA
clken => line2[349].ENA
clken => line2[350].ENA
clken => line2[351].ENA
clken => line2[352].ENA
clken => line2[353].ENA
clken => line2[354].ENA
clken => line2[355].ENA
clken => line2[356].ENA
clken => line2[357].ENA
clken => line2[358].ENA
clken => line2[359].ENA
clken => line2[360].ENA
clken => line2[361].ENA
clken => line2[362].ENA
clken => line2[363].ENA
clken => line2[364].ENA
clken => line2[365].ENA
clken => line2[366].ENA
clken => line2[367].ENA
clken => line2[368].ENA
clken => line2[369].ENA
clken => line2[370].ENA
clken => line2[371].ENA
clken => line2[372].ENA
clken => line2[373].ENA
clken => line2[374].ENA
clken => line2[375].ENA
clken => line2[376].ENA
clken => line2[377].ENA
clken => line2[378].ENA
clken => line2[379].ENA
clken => line2[380].ENA
clken => line2[381].ENA
clken => line2[382].ENA
clken => line2[383].ENA
clken => line2[384].ENA
clken => line2[385].ENA
clken => line2[386].ENA
clken => line2[387].ENA
clken => line2[388].ENA
clken => line2[389].ENA
clken => line2[390].ENA
clken => line2[391].ENA
clken => line2[392].ENA
clken => line2[393].ENA
clken => line2[394].ENA
clken => line2[395].ENA
clken => line2[396].ENA
clken => line2[397].ENA
clken => line2[398].ENA
clken => line2[399].ENA
clken => line2[400].ENA
clken => line2[401].ENA
clken => line2[402].ENA
clken => line2[403].ENA
clken => line2[404].ENA
clken => line2[405].ENA
clken => line2[406].ENA
clken => line2[407].ENA
clken => line2[408].ENA
clken => line2[409].ENA
clken => line2[410].ENA
clken => line2[411].ENA
clken => line2[412].ENA
clken => line2[413].ENA
clken => line2[414].ENA
clken => line2[415].ENA
clken => line2[416].ENA
clken => line2[417].ENA
clken => line2[418].ENA
clken => line2[419].ENA
clken => line2[420].ENA
clken => line2[421].ENA
clken => line2[422].ENA
clken => line2[423].ENA
clken => line2[424].ENA
clken => line2[425].ENA
clken => line2[426].ENA
clken => line2[427].ENA
clken => line2[428].ENA
clken => line2[429].ENA
clken => line2[430].ENA
clken => line2[431].ENA
clken => line2[432].ENA
clken => line2[433].ENA
clken => line2[434].ENA
clken => line2[435].ENA
clken => line2[436].ENA
clken => line2[437].ENA
clken => line2[438].ENA
clken => line2[439].ENA
clken => line2[440].ENA
clken => line2[441].ENA
clken => line2[442].ENA
clken => line2[443].ENA
clken => line2[444].ENA
clken => line2[445].ENA
clken => line2[446].ENA
clken => line2[447].ENA
clken => line2[448].ENA
clken => line2[449].ENA
clken => line2[450].ENA
clken => line2[451].ENA
clken => line2[452].ENA
clken => line2[453].ENA
clken => line2[454].ENA
clken => line2[455].ENA
clken => line2[456].ENA
clken => line2[457].ENA
clken => line2[458].ENA
clken => line2[459].ENA
clken => line2[460].ENA
clken => line2[461].ENA
clken => line2[462].ENA
clken => line2[463].ENA
clken => line2[464].ENA
clken => line2[465].ENA
clken => line2[466].ENA
clken => line2[467].ENA
clken => line2[468].ENA
clken => line2[469].ENA
clken => line2[470].ENA
clken => line2[471].ENA
clken => line2[472].ENA
clken => line2[473].ENA
clken => line2[474].ENA
clken => line2[475].ENA
clken => line2[476].ENA
clken => line2[477].ENA
clken => line2[478].ENA
clken => line2[479].ENA
clken => line2[480].ENA
clken => line2[481].ENA
clken => line2[482].ENA
clken => line2[483].ENA
clken => line2[484].ENA
clken => line2[485].ENA
clken => line2[486].ENA
clken => line2[487].ENA
clken => line2[488].ENA
clken => line2[489].ENA
clken => line2[490].ENA
clken => line2[491].ENA
clken => line2[492].ENA
clken => line2[493].ENA
clken => line2[494].ENA
clken => line2[495].ENA
clken => line2[496].ENA
clken => line2[497].ENA
clken => line2[498].ENA
clken => line2[499].ENA
clken => line2[500].ENA
clken => line2[501].ENA
clken => line2[502].ENA
clken => line2[503].ENA
clken => line2[504].ENA
clken => line2[505].ENA
clken => line2[506].ENA
clken => line2[507].ENA
clken => line2[508].ENA
clken => line2[509].ENA
clken => line2[510].ENA
clken => line2[511].ENA
clken => line2[512].ENA
clken => line2[513].ENA
clken => line2[514].ENA
clken => line2[515].ENA
clken => line2[516].ENA
clken => line2[517].ENA
clken => line2[518].ENA
clken => line2[519].ENA
clken => line2[520].ENA
clken => line2[521].ENA
clken => line2[522].ENA
clken => line2[523].ENA
clken => line2[524].ENA
clken => line2[525].ENA
clken => line2[526].ENA
clken => line2[527].ENA
clken => line2[528].ENA
clken => line2[529].ENA
clken => line2[530].ENA
clken => line2[531].ENA
clken => line2[532].ENA
clken => line2[533].ENA
clken => line2[534].ENA
clken => line2[535].ENA
clken => line2[536].ENA
clken => line2[537].ENA
clken => line2[538].ENA
clken => line2[539].ENA
clken => line2[540].ENA
clken => line2[541].ENA
clken => line2[542].ENA
clken => line2[543].ENA
clken => line2[544].ENA
clken => line2[545].ENA
clken => line2[546].ENA
clken => line2[547].ENA
clken => line2[548].ENA
clken => line2[549].ENA
clken => line2[550].ENA
clken => line2[551].ENA
clken => line2[552].ENA
clken => line2[553].ENA
clken => line2[554].ENA
clken => line2[555].ENA
clken => line2[556].ENA
clken => line2[557].ENA
clken => line2[558].ENA
clken => line2[559].ENA
clken => line2[560].ENA
clken => line2[561].ENA
clken => line2[562].ENA
clken => line2[563].ENA
clken => line2[564].ENA
clken => line2[565].ENA
clken => line2[566].ENA
clken => line2[567].ENA
clken => line2[568].ENA
clken => line2[569].ENA
clken => line2[570].ENA
clken => line2[571].ENA
clken => line2[572].ENA
clken => line2[573].ENA
clken => line2[574].ENA
clken => line2[575].ENA
clken => line2[576].ENA
clken => line2[577].ENA
clken => line2[578].ENA
clken => line2[579].ENA
clken => line2[580].ENA
clken => line2[581].ENA
clken => line2[582].ENA
clken => line2[583].ENA
clken => line2[584].ENA
clken => line2[585].ENA
clken => line2[586].ENA
clken => line2[587].ENA
clken => line2[588].ENA
clken => line2[589].ENA
clken => line2[590].ENA
clken => line2[591].ENA
clken => line2[592].ENA
clken => line2[593].ENA
clken => line2[594].ENA
clken => line2[595].ENA
clken => line2[596].ENA
clken => line2[597].ENA
clken => line2[598].ENA
clken => line2[599].ENA
clken => line2[600].ENA
clken => line2[601].ENA
clken => line2[602].ENA
clken => line2[603].ENA
clken => line2[604].ENA
clken => line2[605].ENA
clken => line2[606].ENA
clken => line2[607].ENA
clken => line2[608].ENA
clken => line2[609].ENA
clken => line2[610].ENA
clken => line2[611].ENA
clken => line2[612].ENA
clken => line2[613].ENA
clken => line2[614].ENA
clken => line2[615].ENA
clken => line2[616].ENA
clken => line2[617].ENA
clken => line2[618].ENA
clken => line2[619].ENA
clken => line2[620].ENA
clken => line2[621].ENA
clken => line2[622].ENA
clken => line2[623].ENA
clken => line2[624].ENA
clken => line2[625].ENA
clken => line2[626].ENA
clken => line2[627].ENA
clken => line2[628].ENA
clken => line2[629].ENA
clken => line2[630].ENA
clken => line2[631].ENA
clken => line2[632].ENA
clken => line2[633].ENA
clken => line2[634].ENA
clken => line2[635].ENA
clken => line2[636].ENA
clken => line2[637].ENA
clken => line2[638].ENA
clken => line2[639].ENA
clken => line1[0].ENA
clken => line1[1].ENA
clken => line1[2].ENA
clken => line1[3].ENA
clken => line1[4].ENA
clken => line1[5].ENA
clken => line1[6].ENA
clken => line1[7].ENA
clken => line1[8].ENA
clken => line1[9].ENA
clken => line1[10].ENA
clken => line1[11].ENA
clken => line1[12].ENA
clken => line1[13].ENA
clken => line1[14].ENA
clken => line1[15].ENA
clken => line1[16].ENA
clken => line1[17].ENA
clken => line1[18].ENA
clken => line1[19].ENA
clken => line1[20].ENA
clken => line1[21].ENA
clken => line1[22].ENA
clken => line1[23].ENA
clken => line1[24].ENA
clken => line1[25].ENA
clken => line1[26].ENA
clken => line1[27].ENA
clken => line1[28].ENA
clken => line1[29].ENA
clken => line1[30].ENA
clken => line1[31].ENA
clken => line1[32].ENA
clken => line1[33].ENA
clken => line1[34].ENA
clken => line1[35].ENA
clken => line1[36].ENA
clken => line1[37].ENA
clken => line1[38].ENA
clken => line1[39].ENA
clken => line1[40].ENA
clken => line1[41].ENA
clken => line1[42].ENA
clken => line1[43].ENA
clken => line1[44].ENA
clken => line1[45].ENA
clken => line1[46].ENA
clken => line1[47].ENA
clken => line1[48].ENA
clken => line1[49].ENA
clken => line1[50].ENA
clken => line1[51].ENA
clken => line1[52].ENA
clken => line1[53].ENA
clken => line1[54].ENA
clken => line1[55].ENA
clken => line1[56].ENA
clken => line1[57].ENA
clken => line1[58].ENA
clken => line1[59].ENA
clken => line1[60].ENA
clken => line1[61].ENA
clken => line1[62].ENA
clken => line1[63].ENA
clken => line1[64].ENA
clken => line1[65].ENA
clken => line1[66].ENA
clken => line1[67].ENA
clken => line1[68].ENA
clken => line1[69].ENA
clken => line1[70].ENA
clken => line1[71].ENA
clken => line1[72].ENA
clken => line1[73].ENA
clken => line1[74].ENA
clken => line1[75].ENA
clken => line1[76].ENA
clken => line1[77].ENA
clken => line1[78].ENA
clken => line1[79].ENA
clken => line1[80].ENA
clken => line1[81].ENA
clken => line1[82].ENA
clken => line1[83].ENA
clken => line1[84].ENA
clken => line1[85].ENA
clken => line1[86].ENA
clken => line1[87].ENA
clken => line1[88].ENA
clken => line1[89].ENA
clken => line1[90].ENA
clken => line1[91].ENA
clken => line1[92].ENA
clken => line1[93].ENA
clken => line1[94].ENA
clken => line1[95].ENA
clken => line1[96].ENA
clken => line1[97].ENA
clken => line1[98].ENA
clken => line1[99].ENA
clken => line1[100].ENA
clken => line1[101].ENA
clken => line1[102].ENA
clken => line1[103].ENA
clken => line1[104].ENA
clken => line1[105].ENA
clken => line1[106].ENA
clken => line1[107].ENA
clken => line1[108].ENA
clken => line1[109].ENA
clken => line1[110].ENA
clken => line1[111].ENA
clken => line1[112].ENA
clken => line1[113].ENA
clken => line1[114].ENA
clken => line1[115].ENA
clken => line1[116].ENA
clken => line1[117].ENA
clken => line1[118].ENA
clken => line1[119].ENA
clken => line1[120].ENA
clken => line1[121].ENA
clken => line1[122].ENA
clken => line1[123].ENA
clken => line1[124].ENA
clken => line1[125].ENA
clken => line1[126].ENA
clken => line1[127].ENA
clken => line1[128].ENA
clken => line1[129].ENA
clken => line1[130].ENA
clken => line1[131].ENA
clken => line1[132].ENA
clken => line1[133].ENA
clken => line1[134].ENA
clken => line1[135].ENA
clken => line1[136].ENA
clken => line1[137].ENA
clken => line1[138].ENA
clken => line1[139].ENA
clken => line1[140].ENA
clken => line1[141].ENA
clken => line1[142].ENA
clken => line1[143].ENA
clken => line1[144].ENA
clken => line1[145].ENA
clken => line1[146].ENA
clken => line1[147].ENA
clken => line1[148].ENA
clken => line1[149].ENA
clken => line1[150].ENA
clken => line1[151].ENA
clken => line1[152].ENA
clken => line1[153].ENA
clken => line1[154].ENA
clken => line1[155].ENA
clken => line1[156].ENA
clken => line1[157].ENA
clken => line1[158].ENA
clken => line1[159].ENA
clken => line1[160].ENA
clken => line1[161].ENA
clken => line1[162].ENA
clken => line1[163].ENA
clken => line1[164].ENA
clken => line1[165].ENA
clken => line1[166].ENA
clken => line1[167].ENA
clken => line1[168].ENA
clken => line1[169].ENA
clken => line1[170].ENA
clken => line1[171].ENA
clken => line1[172].ENA
clken => line1[173].ENA
clken => line1[174].ENA
clken => line1[175].ENA
clken => line1[176].ENA
clken => line1[177].ENA
clken => line1[178].ENA
clken => line1[179].ENA
clken => line1[180].ENA
clken => line1[181].ENA
clken => line1[182].ENA
clken => line1[183].ENA
clken => line1[184].ENA
clken => line1[185].ENA
clken => line1[186].ENA
clken => line1[187].ENA
clken => line1[188].ENA
clken => line1[189].ENA
clken => line1[190].ENA
clken => line1[191].ENA
clken => line1[192].ENA
clken => line1[193].ENA
clken => line1[194].ENA
clken => line1[195].ENA
clken => line1[196].ENA
clken => line1[197].ENA
clken => line1[198].ENA
clken => line1[199].ENA
clken => line1[200].ENA
clken => line1[201].ENA
clken => line1[202].ENA
clken => line1[203].ENA
clken => line1[204].ENA
clken => line1[205].ENA
clken => line1[206].ENA
clken => line1[207].ENA
clken => line1[208].ENA
clken => line1[209].ENA
clken => line1[210].ENA
clken => line1[211].ENA
clken => line1[212].ENA
clken => line1[213].ENA
clken => line1[214].ENA
clken => line1[215].ENA
clken => line1[216].ENA
clken => line1[217].ENA
clken => line1[218].ENA
clken => line1[219].ENA
clken => line1[220].ENA
clken => line1[221].ENA
clken => line1[222].ENA
clken => line1[223].ENA
clken => line1[224].ENA
clken => line1[225].ENA
clken => line1[226].ENA
clken => line1[227].ENA
clken => line1[228].ENA
clken => line1[229].ENA
clken => line1[230].ENA
clken => line1[231].ENA
clken => line1[232].ENA
clken => line1[233].ENA
clken => line1[234].ENA
clken => line1[235].ENA
clken => line1[236].ENA
clken => line1[237].ENA
clken => line1[238].ENA
clken => line1[239].ENA
clken => line1[240].ENA
clken => line1[241].ENA
clken => line1[242].ENA
clken => line1[243].ENA
clken => line1[244].ENA
clken => line1[245].ENA
clken => line1[246].ENA
clken => line1[247].ENA
clken => line1[248].ENA
clken => line1[249].ENA
clken => line1[250].ENA
clken => line1[251].ENA
clken => line1[252].ENA
clken => line1[253].ENA
clken => line1[254].ENA
clken => line1[255].ENA
clken => line1[256].ENA
clken => line1[257].ENA
clken => line1[258].ENA
clken => line1[259].ENA
clken => line1[260].ENA
clken => line1[261].ENA
clken => line1[262].ENA
clken => line1[263].ENA
clken => line1[264].ENA
clken => line1[265].ENA
clken => line1[266].ENA
clken => line1[267].ENA
clken => line1[268].ENA
clken => line1[269].ENA
clken => line1[270].ENA
clken => line1[271].ENA
clken => line1[272].ENA
clken => line1[273].ENA
clken => line1[274].ENA
clken => line1[275].ENA
clken => line1[276].ENA
clken => line1[277].ENA
clken => line1[278].ENA
clken => line1[279].ENA
clken => line1[280].ENA
clken => line1[281].ENA
clken => line1[282].ENA
clken => line1[283].ENA
clken => line1[284].ENA
clken => line1[285].ENA
clken => line1[286].ENA
clken => line1[287].ENA
clken => line1[288].ENA
clken => line1[289].ENA
clken => line1[290].ENA
clken => line1[291].ENA
clken => line1[292].ENA
clken => line1[293].ENA
clken => line1[294].ENA
clken => line1[295].ENA
clken => line1[296].ENA
clken => line1[297].ENA
clken => line1[298].ENA
clken => line1[299].ENA
clken => line1[300].ENA
clken => line1[301].ENA
clken => line1[302].ENA
clken => line1[303].ENA
clken => line1[304].ENA
clken => line1[305].ENA
clken => line1[306].ENA
clken => line1[307].ENA
clken => line1[308].ENA
clken => line1[309].ENA
clken => line1[310].ENA
clken => line1[311].ENA
clken => line1[312].ENA
clken => line1[313].ENA
clken => line1[314].ENA
clken => line1[315].ENA
clken => line1[316].ENA
clken => line1[317].ENA
clken => line1[318].ENA
clken => line1[319].ENA
clken => line1[320].ENA
clken => line1[321].ENA
clken => line1[322].ENA
clken => line1[323].ENA
clken => line1[324].ENA
clken => line1[325].ENA
clken => line1[326].ENA
clken => line1[327].ENA
clken => line1[328].ENA
clken => line1[329].ENA
clken => line1[330].ENA
clken => line1[331].ENA
clken => line1[332].ENA
clken => line1[333].ENA
clken => line1[334].ENA
clken => line1[335].ENA
clken => line1[336].ENA
clken => line1[337].ENA
clken => line1[338].ENA
clken => line1[339].ENA
clken => line1[340].ENA
clken => line1[341].ENA
clken => line1[342].ENA
clken => line1[343].ENA
clken => line1[344].ENA
clken => line1[345].ENA
clken => line1[346].ENA
clken => line1[347].ENA
clken => line1[348].ENA
clken => line1[349].ENA
clken => line1[350].ENA
clken => line1[351].ENA
clken => line1[352].ENA
clken => line1[353].ENA
clken => line1[354].ENA
clken => line1[355].ENA
clken => line1[356].ENA
clken => line1[357].ENA
clken => line1[358].ENA
clken => line1[359].ENA
clken => line1[360].ENA
clken => line1[361].ENA
clken => line1[362].ENA
clken => line1[363].ENA
clken => line1[364].ENA
clken => line1[365].ENA
clken => line1[366].ENA
clken => line1[367].ENA
clken => line1[368].ENA
clken => line1[369].ENA
clken => line1[370].ENA
clken => line1[371].ENA
clken => line1[372].ENA
clken => line1[373].ENA
clken => line1[374].ENA
clken => line1[375].ENA
clken => line1[376].ENA
clken => line1[377].ENA
clken => line1[378].ENA
clken => line1[379].ENA
clken => line1[380].ENA
clken => line1[381].ENA
clken => line1[382].ENA
clken => line1[383].ENA
clken => line1[384].ENA
clken => line1[385].ENA
clken => line1[386].ENA
clken => line1[387].ENA
clken => line1[388].ENA
clken => line1[389].ENA
clken => line1[390].ENA
clken => line1[391].ENA
clken => line1[392].ENA
clken => line1[393].ENA
clken => line1[394].ENA
clken => line1[395].ENA
clken => line1[396].ENA
clken => line1[397].ENA
clken => line1[398].ENA
clken => line1[399].ENA
clken => line1[400].ENA
clken => line1[401].ENA
clken => line1[402].ENA
clken => line1[403].ENA
clken => line1[404].ENA
clken => line1[405].ENA
clken => line1[406].ENA
clken => line1[407].ENA
clken => line1[408].ENA
clken => line1[409].ENA
clken => line1[410].ENA
clken => line1[411].ENA
clken => line1[412].ENA
clken => line1[413].ENA
clken => line1[414].ENA
clken => line1[415].ENA
clken => line1[416].ENA
clken => line1[417].ENA
clken => line1[418].ENA
clken => line1[419].ENA
clken => line1[420].ENA
clken => line1[421].ENA
clken => line1[422].ENA
clken => line1[423].ENA
clken => line1[424].ENA
clken => line1[425].ENA
clken => line1[426].ENA
clken => line1[427].ENA
clken => line1[428].ENA
clken => line1[429].ENA
clken => line1[430].ENA
clken => line1[431].ENA
clken => line1[432].ENA
clken => line1[433].ENA
clken => line1[434].ENA
clken => line1[435].ENA
clken => line1[436].ENA
clken => line1[437].ENA
clken => line1[438].ENA
clken => line1[439].ENA
clken => line1[440].ENA
clken => line1[441].ENA
clken => line1[442].ENA
clken => line1[443].ENA
clken => line1[444].ENA
clken => line1[445].ENA
clken => line1[446].ENA
clken => line1[447].ENA
clken => line1[448].ENA
clken => line1[449].ENA
clken => line1[450].ENA
clken => line1[451].ENA
clken => line1[452].ENA
clken => line1[453].ENA
clken => line1[454].ENA
clken => line1[455].ENA
clken => line1[456].ENA
clken => line1[457].ENA
clken => line1[458].ENA
clken => line1[459].ENA
clken => line1[460].ENA
clken => line1[461].ENA
clken => line1[462].ENA
clken => line1[463].ENA
clken => line1[464].ENA
clken => line1[465].ENA
clken => line1[466].ENA
clken => line1[467].ENA
clken => line1[468].ENA
clken => line1[469].ENA
clken => line1[470].ENA
clken => line1[471].ENA
clken => line1[472].ENA
clken => line1[473].ENA
clken => line1[474].ENA
clken => line1[475].ENA
clken => line1[476].ENA
clken => line1[477].ENA
clken => line1[478].ENA
clken => line1[479].ENA
clken => line1[480].ENA
clken => line1[481].ENA
clken => line1[482].ENA
clken => line1[483].ENA
clken => line1[484].ENA
clken => line1[485].ENA
clken => line1[486].ENA
clken => line1[487].ENA
clken => line1[488].ENA
clken => line1[489].ENA
clken => line1[490].ENA
clken => line1[491].ENA
clken => line1[492].ENA
clken => line1[493].ENA
clken => line1[494].ENA
clken => line1[495].ENA
clken => line1[496].ENA
clken => line1[497].ENA
clken => line1[498].ENA
clken => line1[499].ENA
clken => line1[500].ENA
clken => line1[501].ENA
clken => line1[502].ENA
clken => line1[503].ENA
clken => line1[504].ENA
clken => line1[505].ENA
clken => line1[506].ENA
clken => line1[507].ENA
clken => line1[508].ENA
clken => line1[509].ENA
clken => line1[510].ENA
clken => line1[511].ENA
clken => line1[512].ENA
clken => line1[513].ENA
clken => line1[514].ENA
clken => line1[515].ENA
clken => line1[516].ENA
clken => line1[517].ENA
clken => line1[518].ENA
clken => line1[519].ENA
clken => line1[520].ENA
clken => line1[521].ENA
clken => line1[522].ENA
clken => line1[523].ENA
clken => line1[524].ENA
clken => line1[525].ENA
clken => line1[526].ENA
clken => line1[527].ENA
clken => line1[528].ENA
clken => line1[529].ENA
clken => line1[530].ENA
clken => line1[531].ENA
clken => line1[532].ENA
clken => line1[533].ENA
clken => line1[534].ENA
clken => line1[535].ENA
clken => line1[536].ENA
clken => line1[537].ENA
clken => line1[538].ENA
clken => line1[539].ENA
clken => line1[540].ENA
clken => line1[541].ENA
clken => line1[542].ENA
clken => line1[543].ENA
clken => line1[544].ENA
clken => line1[545].ENA
clken => line1[546].ENA
clken => line1[547].ENA
clken => line1[548].ENA
clken => line1[549].ENA
clken => line1[550].ENA
clken => line1[551].ENA
clken => line1[552].ENA
clken => line1[553].ENA
clken => line1[554].ENA
clken => line1[555].ENA
clken => line1[556].ENA
clken => line1[557].ENA
clken => line1[558].ENA
clken => line1[559].ENA
clken => line1[560].ENA
clken => line1[561].ENA
clken => line1[562].ENA
clken => line1[563].ENA
clken => line1[564].ENA
clken => line1[565].ENA
clken => line1[566].ENA
clken => line1[567].ENA
clken => line1[568].ENA
clken => line1[569].ENA
clken => line1[570].ENA
clken => line1[571].ENA
clken => line1[572].ENA
clken => line1[573].ENA
clken => line1[574].ENA
clken => line1[575].ENA
clken => line1[576].ENA
clken => line1[577].ENA
clken => line1[578].ENA
clken => line1[579].ENA
clken => line1[580].ENA
clken => line1[581].ENA
clken => line1[582].ENA
clken => line1[583].ENA
clken => line1[584].ENA
clken => line1[585].ENA
clken => line1[586].ENA
clken => line1[587].ENA
clken => line1[588].ENA
clken => line1[589].ENA
clken => line1[590].ENA
clken => line1[591].ENA
clken => line1[592].ENA
clken => line1[593].ENA
clken => line1[594].ENA
clken => line1[595].ENA
clken => line1[596].ENA
clken => line1[597].ENA
clken => line1[598].ENA
clken => line1[599].ENA
clken => line1[600].ENA
clken => line1[601].ENA
clken => line1[602].ENA
clken => line1[603].ENA
clken => line1[604].ENA
clken => line1[605].ENA
clken => line1[606].ENA
clken => line1[607].ENA
clken => line1[608].ENA
clken => line1[609].ENA
clken => line1[610].ENA
clken => line1[611].ENA
clken => line1[612].ENA
clken => line1[613].ENA
clken => line1[614].ENA
clken => line1[615].ENA
clken => line1[616].ENA
clken => line1[617].ENA
clken => line1[618].ENA
clken => line1[619].ENA
clken => line1[620].ENA
clken => line1[621].ENA
clken => line1[622].ENA
clken => line1[623].ENA
clken => line1[624].ENA
clken => line1[625].ENA
clken => line1[626].ENA
clken => line1[627].ENA
clken => line1[628].ENA
clken => line1[629].ENA
clken => line1[630].ENA
clken => line1[631].ENA
clken => line1[632].ENA
clken => line1[633].ENA
clken => line1[634].ENA
clken => line1[635].ENA
clken => line1[636].ENA
clken => line1[637].ENA
clken => line1[638].ENA
clken => line1[639].ENA
shiftin => line1[0].DATAIN


|DE2_TV|Line_Buffer:u10
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1


|DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_k0r:auto_generated.shiftin[0]
shiftin[1] => shift_taps_k0r:auto_generated.shiftin[1]
shiftin[2] => shift_taps_k0r:auto_generated.shiftin[2]
shiftin[3] => shift_taps_k0r:auto_generated.shiftin[3]
shiftin[4] => shift_taps_k0r:auto_generated.shiftin[4]
shiftin[5] => shift_taps_k0r:auto_generated.shiftin[5]
shiftin[6] => shift_taps_k0r:auto_generated.shiftin[6]
shiftin[7] => shift_taps_k0r:auto_generated.shiftin[7]
shiftin[8] => shift_taps_k0r:auto_generated.shiftin[8]
shiftin[9] => shift_taps_k0r:auto_generated.shiftin[9]
shiftin[10] => shift_taps_k0r:auto_generated.shiftin[10]
shiftin[11] => shift_taps_k0r:auto_generated.shiftin[11]
shiftin[12] => shift_taps_k0r:auto_generated.shiftin[12]
shiftin[13] => shift_taps_k0r:auto_generated.shiftin[13]
shiftin[14] => shift_taps_k0r:auto_generated.shiftin[14]
shiftin[15] => shift_taps_k0r:auto_generated.shiftin[15]
clock => shift_taps_k0r:auto_generated.clock
clken => shift_taps_k0r:auto_generated.clken
aclr => ~NO_FANOUT~


|DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated
clken => altsyncram_q0c1:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clock => altsyncram_q0c1:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
shiftin[0] => altsyncram_q0c1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_q0c1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_q0c1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_q0c1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_q0c1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_q0c1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_q0c1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_q0c1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_q0c1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_q0c1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_q0c1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_q0c1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_q0c1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_q0c1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_q0c1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_q0c1:altsyncram2.data_a[15]


|DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE


|DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1
clk_en => counter_reg_bit4a[9].IN0
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK


|DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_TV|Line_Buffer:u11
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1


|DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_k0r:auto_generated.shiftin[0]
shiftin[1] => shift_taps_k0r:auto_generated.shiftin[1]
shiftin[2] => shift_taps_k0r:auto_generated.shiftin[2]
shiftin[3] => shift_taps_k0r:auto_generated.shiftin[3]
shiftin[4] => shift_taps_k0r:auto_generated.shiftin[4]
shiftin[5] => shift_taps_k0r:auto_generated.shiftin[5]
shiftin[6] => shift_taps_k0r:auto_generated.shiftin[6]
shiftin[7] => shift_taps_k0r:auto_generated.shiftin[7]
shiftin[8] => shift_taps_k0r:auto_generated.shiftin[8]
shiftin[9] => shift_taps_k0r:auto_generated.shiftin[9]
shiftin[10] => shift_taps_k0r:auto_generated.shiftin[10]
shiftin[11] => shift_taps_k0r:auto_generated.shiftin[11]
shiftin[12] => shift_taps_k0r:auto_generated.shiftin[12]
shiftin[13] => shift_taps_k0r:auto_generated.shiftin[13]
shiftin[14] => shift_taps_k0r:auto_generated.shiftin[14]
shiftin[15] => shift_taps_k0r:auto_generated.shiftin[15]
clock => shift_taps_k0r:auto_generated.clock
clken => shift_taps_k0r:auto_generated.clken
aclr => ~NO_FANOUT~


|DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated
clken => altsyncram_q0c1:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clock => altsyncram_q0c1:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
shiftin[0] => altsyncram_q0c1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_q0c1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_q0c1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_q0c1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_q0c1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_q0c1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_q0c1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_q0c1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_q0c1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_q0c1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_q0c1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_q0c1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_q0c1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_q0c1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_q0c1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_q0c1:altsyncram2.data_a[15]


|DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE


|DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1
clk_en => counter_reg_bit4a[9].IN0
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK


|DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_TV|AUDIO_DAC_ADC:u12
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_extR[0] => AUD_outR[0].DATAIN
iAUD_extR[1] => AUD_outR[1].DATAIN
iAUD_extR[2] => AUD_outR[2].DATAIN
iAUD_extR[3] => AUD_outR[3].DATAIN
iAUD_extR[4] => AUD_outR[4].DATAIN
iAUD_extR[5] => AUD_outR[5].DATAIN
iAUD_extR[6] => AUD_outR[6].DATAIN
iAUD_extR[7] => AUD_outR[7].DATAIN
iAUD_extR[8] => AUD_outR[8].DATAIN
iAUD_extR[9] => AUD_outR[9].DATAIN
iAUD_extR[10] => AUD_outR[10].DATAIN
iAUD_extR[11] => AUD_outR[11].DATAIN
iAUD_extR[12] => AUD_outR[12].DATAIN
iAUD_extR[13] => AUD_outR[13].DATAIN
iAUD_extR[14] => AUD_outR[14].DATAIN
iAUD_extR[15] => AUD_outR[15].DATAIN
iAUD_extL[0] => AUD_outL[0].DATAIN
iAUD_extL[1] => AUD_outL[1].DATAIN
iAUD_extL[2] => AUD_outL[2].DATAIN
iAUD_extL[3] => AUD_outL[3].DATAIN
iAUD_extL[4] => AUD_outL[4].DATAIN
iAUD_extL[5] => AUD_outL[5].DATAIN
iAUD_extL[6] => AUD_outL[6].DATAIN
iAUD_extL[7] => AUD_outL[7].DATAIN
iAUD_extL[8] => AUD_outL[8].DATAIN
iAUD_extL[9] => AUD_outL[9].DATAIN
iAUD_extL[10] => AUD_outL[10].DATAIN
iAUD_extL[11] => AUD_outL[11].DATAIN
iAUD_extL[12] => AUD_outL[12].DATAIN
iAUD_extL[13] => AUD_outL[13].DATAIN
iAUD_extL[14] => AUD_outL[14].DATAIN
iAUD_extL[15] => AUD_outL[15].DATAIN
iCLK_18_4 => LRCK_1X.CLK
iCLK_18_4 => LRCK_1X_DIV[0].CLK
iCLK_18_4 => LRCK_1X_DIV[1].CLK
iCLK_18_4 => LRCK_1X_DIV[2].CLK
iCLK_18_4 => LRCK_1X_DIV[3].CLK
iCLK_18_4 => LRCK_1X_DIV[4].CLK
iCLK_18_4 => LRCK_1X_DIV[5].CLK
iCLK_18_4 => LRCK_1X_DIV[6].CLK
iCLK_18_4 => LRCK_1X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[8].CLK
iCLK_18_4 => oAUD_BCK~reg0.CLK
iCLK_18_4 => BCK_DIV[0].CLK
iCLK_18_4 => BCK_DIV[1].CLK
iCLK_18_4 => BCK_DIV[2].CLK
iCLK_18_4 => BCK_DIV[3].CLK
iRST_N => SEL_Cont[0].ACLR
iRST_N => SEL_Cont[1].ACLR
iRST_N => SEL_Cont[2].ACLR
iRST_N => SEL_Cont[3].ACLR
iRST_N => LRCK_1X.ACLR
iRST_N => LRCK_1X_DIV[0].ACLR
iRST_N => LRCK_1X_DIV[1].ACLR
iRST_N => LRCK_1X_DIV[2].ACLR
iRST_N => LRCK_1X_DIV[3].ACLR
iRST_N => LRCK_1X_DIV[4].ACLR
iRST_N => LRCK_1X_DIV[5].ACLR
iRST_N => LRCK_1X_DIV[6].ACLR
iRST_N => LRCK_1X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[8].ACLR
iRST_N => oAUD_BCK~reg0.ACLR
iRST_N => BCK_DIV[0].ACLR
iRST_N => BCK_DIV[1].ACLR
iRST_N => BCK_DIV[2].ACLR
iRST_N => BCK_DIV[3].ACLR
iRST_N => AUD_inL[15].ENA
iRST_N => AUD_inL[14].ENA
iRST_N => AUD_inL[13].ENA
iRST_N => AUD_inL[12].ENA
iRST_N => AUD_inL[11].ENA
iRST_N => AUD_inL[10].ENA
iRST_N => AUD_inL[9].ENA
iRST_N => AUD_inL[8].ENA
iRST_N => AUD_inL[7].ENA
iRST_N => AUD_inL[6].ENA
iRST_N => AUD_inL[5].ENA
iRST_N => AUD_inL[4].ENA
iRST_N => AUD_inL[3].ENA
iRST_N => AUD_inL[2].ENA
iRST_N => AUD_inL[1].ENA
iRST_N => AUD_inL[0].ENA
iRST_N => AUD_inR[15].ENA
iRST_N => AUD_inR[14].ENA
iRST_N => AUD_inR[13].ENA
iRST_N => AUD_inR[12].ENA
iRST_N => AUD_inR[11].ENA
iRST_N => AUD_inR[10].ENA
iRST_N => AUD_inR[9].ENA
iRST_N => AUD_inR[8].ENA
iRST_N => AUD_inR[7].ENA
iRST_N => AUD_inR[6].ENA
iRST_N => AUD_inR[5].ENA
iRST_N => AUD_inR[4].ENA
iRST_N => AUD_inR[3].ENA
iRST_N => AUD_inR[2].ENA
iRST_N => AUD_inR[1].ENA
iRST_N => AUD_inR[0].ENA


