module StudentID(clk,reset,a,b,c,d,e,f,g,dp,pos);
input clk,reset;
output a,b,c,d,e,f,g,dp;
//reg a,b,c,d,e,f,g;
parameter sim=0;
///////////////////////////////////////////////////////////////
//åˆ†é¢‘è®¡æ•°å™¨å®ä¾‹ï¼Œsim=0æ—¶ï¼Œåˆ†é¢‘æ¯”n=5000_0000ï¼›è®¡æ•°å™¨ä½æ•°
//counter_bits=26;è€Œsim=1æ—¶ï¼Œåˆ†é¢‘æ¯”n=10ï¼›è®¡æ•°å™¨ä½æ•°counter_bits=4; 

output [3:0] pos;
//reg [3:0] pos;

//ä¼˜å…ˆåˆ—å¥½ä¸­é—´å˜é‡
wire pulse2Hz;
wire pulse400Hz;
wire [3:0] out;
wire [51:0] id;
//å¯¹äºå«æœ‰å¤§åˆ†é¢‘æ¯”çš„åˆ†é¢‘å™¨ï¼Œä»¿çœŸæ—¢å›°éš¾ä¸”æ²¡å¿…è¦ã€‚å› æ­¤ï¼Œä¼ é?’å‚æ•? sim=1ï¼Œä½¿ä¸¤ä¸ªåˆ†é¢‘å™¨çš„åˆ†é¢‘æ¯”è®¾ç½?
//å› æ­¤ï¼Œåˆ†é¢‘å™¨è®¾ç½® 4 å’? 16
counter_n #(.n(sim?4:250000),.counter_bits(sim?2:18)) counter_n_inst1(  // n=4  counter_bits=2
    .clk(clk),
    .r(1'b0),
    .en(1'b1),
    .q(),
    .co(pulse400Hz)
);
//ä½œä¸ºåˆ†é¢‘å™? qä¸è¿æ?
counter_n #(.n(sim?16:200),.counter_bits(sim?4:8)) counter_n_inst2(  // n=4  counter_bits=2
    .clk(clk),
    .r(1'b0),
    .en(pulse400Hz),
    .q(),
    .co(pulse2Hz)
);
display display_inst(   //åŠ¨æ?æ˜¾ç¤ºæ¨¡å?
    .scan(pulse400Hz),
    .clk(clk),
    .d0(id[39:36]),
    .d1(id[43:40]),
    .d2(id[47:44]),
    .d3(id[51:48]),
    .pos(pos),
	.a(a), 
	.b(b), 
	.c(c), 
	.d(d), 
	.e(e), 
	.f(f), 
	.g(g)
);
cyclic_shifter cyclic_shifter_inst(   //å¾ªç¯ç§»ä½å¯„å­˜å™?
    .ld(reset),
    .en(pulse2Hz),
    .clk(clk),
    .q(id[51:0])
)    ;

endmodule