// Seed: 1477617846
module module_0 #(
    parameter id_4 = 32'd97,
    parameter id_6 = 32'd63
) (
    id_1,
    id_2,
    id_3,
    _id_4[id_6 : 1],
    id_5,
    _id_6,
    id_7
);
  input wire id_7;
  output wire _id_6;
  inout wire id_5;
  output logic [7:0] _id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8[id_4 : -1];
endmodule
module module_1 #(
    parameter id_10 = 32'd97
) (
    input wire id_0,
    input tri1 id_1,
    output tri0 id_2
    , id_17,
    output tri0 id_3,
    output supply0 id_4,
    input uwire id_5,
    output wand id_6,
    input uwire id_7
    , id_18,
    input uwire id_8,
    input wire void id_9,
    output wor _id_10,
    input tri0 id_11,
    output wire id_12,
    input uwire id_13[-1 : id_10],
    output supply0 id_14,
    output wand id_15
);
  assign id_10 = id_7;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_10,
      id_18,
      id_10,
      id_18
  );
endmodule
