module sync_fifo 
#(
    parameter width = 8, depth = 8
)
(
    input clk,
    input rst,
   
    input in_vld,
    input [width - 1:0]in_data,

    output out_vld,
    output [width - 1:0]out_data
);

    localparam ptr_width = $clog2(depth);
    localparam [ptr_width - 1:0] max_ptr = ptr_width' (depth - 1);

    logic [ptr_width:0] ptr;

    always_ff @(posedge clk or posedge rst) begin
        if (rst) begin
            ptr <= '0;
        end 
        else begin
            ptr <= (ptr == max_ptr) ? 0 : ptr + 1'b1;
        end
    end

    logic [width - 1:0] data [0:depth - 1];

    always_ff @(posedge clk or posedge rst) begin
        if (rst) begin
            data[ptr] <= '0;
        end 
        else begin
            data[ptr] <= in_data;
        end
    end

    assign out_data = data[ptr];
    
endmodule