 Timing Path to c_reg[62]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_65/B1          AOI21_X1  Rise  1.7060 0.0000 0.0870          1.647                                                     | 
|    i_0_8/i_65/ZN          AOI21_X1  Fall  1.7390 0.0330 0.0270 0.448425 3.80404  4.25246           2       100                    | 
|    i_0_8/i_64/B2          OAI21_X1  Fall  1.7390 0.0000 0.0270          1.55833                                                   | 
|    i_0_8/i_64/ZN          OAI21_X1  Rise  1.7790 0.0400 0.0200 0.23995  1.70023  1.94018           1       100                    | 
|    i_0_8/i_63/A           INV_X1    Rise  1.7790 0.0000 0.0200          1.70023                                                   | 
|    i_0_8/i_63/ZN          INV_X1    Fall  1.7950 0.0160 0.0090 1.36175  3.80404  5.16579           2       100                    | 
|    i_0_8/i_61/B2          OAI21_X1  Fall  1.7950 0.0000 0.0090          1.55833                                                   | 
|    i_0_8/i_61/ZN          OAI21_X1  Rise  1.8330 0.0380 0.0240 0.370474 2.57361  2.94408           1       100                    | 
|    i_0_8/i_60/B           XNOR2_X1  Rise  1.8330 0.0000 0.0240          2.57361                                                   | 
|    i_0_8/i_60/ZN          XNOR2_X1  Fall  1.8650 0.0320 0.0190 1.39709  5.14574  6.54283           4       100                    | 
|    i_0_8/Accumulator1[23]           Fall  1.8650 0.0000                                                                           | 
|    i_0_11/p_0[54]                   Fall  1.8650 0.0000                                                                           | 
|    i_0_11/i_124/A2        OR3_X1    Fall  1.8650 0.0000 0.0190          0.849985                                                  | 
|    i_0_11/i_124/ZN        OR3_X1    Fall  1.9510 0.0860 0.0160 1.31751  2.66128  3.9788            2       100                    | 
|    i_0_11/i_122/A1        OR2_X1    Fall  1.9510 0.0000 0.0160          0.792385                                                  | 
|    i_0_11/i_122/ZN        OR2_X1    Fall  1.9970 0.0460 0.0090 0.247864 0.941939 1.1898            1       100                    | 
|    i_0_11/i_214/A2        OR2_X1    Fall  1.9970 0.0000 0.0090          0.895446                                                  | 
|    i_0_11/i_214/ZN        OR2_X1    Fall  2.0480 0.0510 0.0100 0.527996 1.70023  2.22823           1       100                    | 
|    i_0_11/i_213/A         INV_X1    Fall  2.0480 0.0000 0.0100          1.54936                                                   | 
|    i_0_11/i_213/ZN        INV_X1    Rise  2.0670 0.0190 0.0120 0.695349 3.298    3.99335           2       100                    | 
|    i_0_11/i_212/A4        NAND4_X1  Rise  2.0670 0.0000 0.0120          1.65991                                                   | 
|    i_0_11/i_212/ZN        NAND4_X1  Fall  2.1230 0.0560 0.0370 3.05489  5.02843  8.08332           3       100                    | 
|    i_0_11/i_119/A         INV_X1    Fall  2.1230 0.0000 0.0370          1.54936                                                   | 
|    i_0_11/i_119/ZN        INV_X1    Rise  2.1770 0.0540 0.0330 3.12384  9.45261  12.5765           6       100                    | 
|    i_0_11/i_200/A1        NAND4_X1  Rise  2.1780 0.0010 0.0330          1.52136                                                   | 
|    i_0_11/i_200/ZN        NAND4_X1  Fall  2.2200 0.0420 0.0260 0.896202 3.34723  4.24343           2       100                    | 
|    i_0_11/i_199/B1        AOI21_X1  Fall  2.2200 0.0000 0.0260          1.44682                                                   | 
|    i_0_11/i_199/ZN        AOI21_X1  Rise  2.2550 0.0350 0.0230 0.451598 1.59903  2.05063           1       100                    | 
|    i_0_11/p_1[62]                   Rise  2.2550 0.0000                                                                           | 
|    i_0_0_422/A1           NAND2_X1  Rise  2.2550 0.0000 0.0230          1.59903                                                   | 
|    i_0_0_422/ZN           NAND2_X1  Fall  2.2720 0.0170 0.0160 0.478094 1.59903  2.07713           1       100                    | 
|    i_0_0_419/A1           NAND2_X1  Fall  2.2720 0.0000 0.0160          1.5292                                                    | 
|    i_0_0_419/ZN           NAND2_X1  Rise  2.2920 0.0200 0.0120 1.46828  1.14029  2.60857           1       100                    | 
|    c_reg[62]/D            DFF_X1    Rise  2.2920 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[62]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[62]/CK        DFF_X1        Rise  0.3230 0.0200 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0320 2.2910 | 
| data required time                       |  2.2910        | 
|                                          |                | 
| data required time                       |  2.2910        | 
| data arrival time                        | -2.2920        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0020        | 
-------------------------------------------------------------


 Timing Path to c_reg[57]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_65/B1          AOI21_X1  Rise  1.7060 0.0000 0.0870          1.647                                                     | 
|    i_0_8/i_65/ZN          AOI21_X1  Fall  1.7390 0.0330 0.0270 0.448425 3.80404  4.25246           2       100                    | 
|    i_0_8/i_64/B2          OAI21_X1  Fall  1.7390 0.0000 0.0270          1.55833                                                   | 
|    i_0_8/i_64/ZN          OAI21_X1  Rise  1.7790 0.0400 0.0200 0.23995  1.70023  1.94018           1       100                    | 
|    i_0_8/i_63/A           INV_X1    Rise  1.7790 0.0000 0.0200          1.70023                                                   | 
|    i_0_8/i_63/ZN          INV_X1    Fall  1.7950 0.0160 0.0090 1.36175  3.80404  5.16579           2       100                    | 
|    i_0_8/i_61/B2          OAI21_X1  Fall  1.7950 0.0000 0.0090          1.55833                                                   | 
|    i_0_8/i_61/ZN          OAI21_X1  Rise  1.8330 0.0380 0.0240 0.370474 2.57361  2.94408           1       100                    | 
|    i_0_8/i_60/B           XNOR2_X1  Rise  1.8330 0.0000 0.0240          2.57361                                                   | 
|    i_0_8/i_60/ZN          XNOR2_X1  Fall  1.8650 0.0320 0.0190 1.39709  5.14574  6.54283           4       100                    | 
|    i_0_8/Accumulator1[23]           Fall  1.8650 0.0000                                                                           | 
|    i_0_11/p_0[54]                   Fall  1.8650 0.0000                                                                           | 
|    i_0_11/i_124/A2        OR3_X1    Fall  1.8650 0.0000 0.0190          0.849985                                                  | 
|    i_0_11/i_124/ZN        OR3_X1    Fall  1.9510 0.0860 0.0160 1.31751  2.66128  3.9788            2       100                    | 
|    i_0_11/i_122/A1        OR2_X1    Fall  1.9510 0.0000 0.0160          0.792385                                                  | 
|    i_0_11/i_122/ZN        OR2_X1    Fall  1.9970 0.0460 0.0090 0.247864 0.941939 1.1898            1       100                    | 
|    i_0_11/i_214/A2        OR2_X1    Fall  1.9970 0.0000 0.0090          0.895446                                                  | 
|    i_0_11/i_214/ZN        OR2_X1    Fall  2.0480 0.0510 0.0100 0.527996 1.70023  2.22823           1       100                    | 
|    i_0_11/i_213/A         INV_X1    Fall  2.0480 0.0000 0.0100          1.54936                                                   | 
|    i_0_11/i_213/ZN        INV_X1    Rise  2.0670 0.0190 0.0120 0.695349 3.298    3.99335           2       100                    | 
|    i_0_11/i_212/A4        NAND4_X1  Rise  2.0670 0.0000 0.0120          1.65991                                                   | 
|    i_0_11/i_212/ZN        NAND4_X1  Fall  2.1230 0.0560 0.0370 3.05489  5.02843  8.08332           3       100                    | 
|    i_0_11/i_119/A         INV_X1    Fall  2.1230 0.0000 0.0370          1.54936                                                   | 
|    i_0_11/i_119/ZN        INV_X1    Rise  2.1770 0.0540 0.0330 3.12384  9.45261  12.5765           6       100                    | 
|    i_0_11/i_169/A1        NAND2_X1  Rise  2.1780 0.0010 0.0330          1.59903                                                   | 
|    i_0_11/i_169/ZN        NAND2_X1  Fall  2.2020 0.0240 0.0150 0.516607 3.38774  3.90435           2       100                    | 
|    i_0_11/i_168/A1        AOI22_X1  Fall  2.2020 0.0000 0.0150          1.50384                                                   | 
|    i_0_11/i_168/ZN        AOI22_X1  Rise  2.2380 0.0360 0.0270 0.497006 1.68751  2.18452           1       100                    | 
|    i_0_11/p_1[57]                   Rise  2.2380 0.0000                                                                           | 
|    i_0_0_127/A1           AOI22_X1  Rise  2.2380 0.0000 0.0270          1.68751                                                   | 
|    i_0_0_127/ZN           AOI22_X1  Fall  2.2570 0.0190 0.0210 0.144903 1.70023  1.84513           1       100                    | 
|    i_0_0_126/A            INV_X1    Fall  2.2570 0.0000 0.0210          1.54936                                                   | 
|    i_0_0_126/ZN           INV_X1    Rise  2.2780 0.0210 0.0120 1.76567  1.14029  2.90596           1       100                    | 
|    c_reg[57]/D            DFF_X1    Rise  2.2780 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[57]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[57]/CK        DFF_X1        Rise  0.3230 0.0200 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0320 2.2910 | 
| data required time                       |  2.2910        | 
|                                          |                | 
| data required time                       |  2.2910        | 
| data arrival time                        | -2.2780        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0160        | 
-------------------------------------------------------------


 Timing Path to c_reg[61]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_65/B1          AOI21_X1  Rise  1.7060 0.0000 0.0870          1.647                                                     | 
|    i_0_8/i_65/ZN          AOI21_X1  Fall  1.7390 0.0330 0.0270 0.448425 3.80404  4.25246           2       100                    | 
|    i_0_8/i_64/B2          OAI21_X1  Fall  1.7390 0.0000 0.0270          1.55833                                                   | 
|    i_0_8/i_64/ZN          OAI21_X1  Rise  1.7790 0.0400 0.0200 0.23995  1.70023  1.94018           1       100                    | 
|    i_0_8/i_63/A           INV_X1    Rise  1.7790 0.0000 0.0200          1.70023                                                   | 
|    i_0_8/i_63/ZN          INV_X1    Fall  1.7950 0.0160 0.0090 1.36175  3.80404  5.16579           2       100                    | 
|    i_0_8/i_61/B2          OAI21_X1  Fall  1.7950 0.0000 0.0090          1.55833                                                   | 
|    i_0_8/i_61/ZN          OAI21_X1  Rise  1.8330 0.0380 0.0240 0.370474 2.57361  2.94408           1       100                    | 
|    i_0_8/i_60/B           XNOR2_X1  Rise  1.8330 0.0000 0.0240          2.57361                                                   | 
|    i_0_8/i_60/ZN          XNOR2_X1  Fall  1.8650 0.0320 0.0190 1.39709  5.14574  6.54283           4       100                    | 
|    i_0_8/Accumulator1[23]           Fall  1.8650 0.0000                                                                           | 
|    i_0_11/p_0[54]                   Fall  1.8650 0.0000                                                                           | 
|    i_0_11/i_124/A2        OR3_X1    Fall  1.8650 0.0000 0.0190          0.849985                                                  | 
|    i_0_11/i_124/ZN        OR3_X1    Fall  1.9510 0.0860 0.0160 1.31751  2.66128  3.9788            2       100                    | 
|    i_0_11/i_122/A1        OR2_X1    Fall  1.9510 0.0000 0.0160          0.792385                                                  | 
|    i_0_11/i_122/ZN        OR2_X1    Fall  1.9970 0.0460 0.0090 0.247864 0.941939 1.1898            1       100                    | 
|    i_0_11/i_214/A2        OR2_X1    Fall  1.9970 0.0000 0.0090          0.895446                                                  | 
|    i_0_11/i_214/ZN        OR2_X1    Fall  2.0480 0.0510 0.0100 0.527996 1.70023  2.22823           1       100                    | 
|    i_0_11/i_213/A         INV_X1    Fall  2.0480 0.0000 0.0100          1.54936                                                   | 
|    i_0_11/i_213/ZN        INV_X1    Rise  2.0670 0.0190 0.0120 0.695349 3.298    3.99335           2       100                    | 
|    i_0_11/i_212/A4        NAND4_X1  Rise  2.0670 0.0000 0.0120          1.65991                                                   | 
|    i_0_11/i_212/ZN        NAND4_X1  Fall  2.1230 0.0560 0.0370 3.05489  5.02843  8.08332           3       100                    | 
|    i_0_11/i_119/A         INV_X1    Fall  2.1230 0.0000 0.0370          1.54936                                                   | 
|    i_0_11/i_119/ZN        INV_X1    Rise  2.1770 0.0540 0.0330 3.12384  9.45261  12.5765           6       100                    | 
|    i_0_11/i_200/A1        NAND4_X1  Rise  2.1780 0.0010 0.0330          1.52136                                                   | 
|    i_0_11/i_200/ZN        NAND4_X1  Fall  2.2200 0.0420 0.0260 0.896202 3.34723  4.24343           2       100                    | 
|    i_0_11/i_198/A         INV_X1    Fall  2.2200 0.0000 0.0260          1.54936                                                   | 
|    i_0_11/i_198/ZN        INV_X1    Rise  2.2390 0.0190 0.0110 0.121125 1.65135  1.77247           1       100                    | 
|    i_0_11/i_177/A2        NOR2_X1   Rise  2.2390 0.0000 0.0110          1.65135                                                   | 
|    i_0_11/i_177/ZN        NOR2_X1   Fall  2.2490 0.0100 0.0080 0.282204 1.59903  1.88124           1       100                    | 
|    i_0_11/p_1[61]                   Fall  2.2490 0.0000                                                                           | 
|    i_0_0_134/A1           NAND2_X1  Fall  2.2490 0.0000 0.0080          1.5292                                                    | 
|    i_0_0_134/ZN           NAND2_X1  Rise  2.2640 0.0150 0.0230 0.368514 1.59903  1.96755           1       100                    | 
|    i_0_0_132/A1           NAND2_X1  Rise  2.2640 0.0000 0.0230          1.59903                                                   | 
|    i_0_0_132/ZN           NAND2_X1  Fall  2.2800 0.0160 0.0100 0.522083 1.14029  1.66237           1       100                    | 
|    c_reg[61]/D            DFF_X1    Fall  2.2800 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[61]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[61]/CK        DFF_X1        Rise  0.3230 0.0200 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0240 2.2990 | 
| data required time                       |  2.2990        | 
|                                          |                | 
| data required time                       |  2.2990        | 
| data arrival time                        | -2.2800        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0220        | 
-------------------------------------------------------------


 Timing Path to c_reg[56]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_65/B1          AOI21_X1  Rise  1.7060 0.0000 0.0870          1.647                                                     | 
|    i_0_8/i_65/ZN          AOI21_X1  Fall  1.7390 0.0330 0.0270 0.448425 3.80404  4.25246           2       100                    | 
|    i_0_8/i_64/B2          OAI21_X1  Fall  1.7390 0.0000 0.0270          1.55833                                                   | 
|    i_0_8/i_64/ZN          OAI21_X1  Rise  1.7790 0.0400 0.0200 0.23995  1.70023  1.94018           1       100                    | 
|    i_0_8/i_63/A           INV_X1    Rise  1.7790 0.0000 0.0200          1.70023                                                   | 
|    i_0_8/i_63/ZN          INV_X1    Fall  1.7950 0.0160 0.0090 1.36175  3.80404  5.16579           2       100                    | 
|    i_0_8/i_61/B2          OAI21_X1  Fall  1.7950 0.0000 0.0090          1.55833                                                   | 
|    i_0_8/i_61/ZN          OAI21_X1  Rise  1.8330 0.0380 0.0240 0.370474 2.57361  2.94408           1       100                    | 
|    i_0_8/i_60/B           XNOR2_X1  Rise  1.8330 0.0000 0.0240          2.57361                                                   | 
|    i_0_8/i_60/ZN          XNOR2_X1  Fall  1.8650 0.0320 0.0190 1.39709  5.14574  6.54283           4       100                    | 
|    i_0_8/Accumulator1[23]           Fall  1.8650 0.0000                                                                           | 
|    i_0_11/p_0[54]                   Fall  1.8650 0.0000                                                                           | 
|    i_0_11/i_124/A2        OR3_X1    Fall  1.8650 0.0000 0.0190          0.849985                                                  | 
|    i_0_11/i_124/ZN        OR3_X1    Fall  1.9510 0.0860 0.0160 1.31751  2.66128  3.9788            2       100                    | 
|    i_0_11/i_122/A1        OR2_X1    Fall  1.9510 0.0000 0.0160          0.792385                                                  | 
|    i_0_11/i_122/ZN        OR2_X1    Fall  1.9970 0.0460 0.0090 0.247864 0.941939 1.1898            1       100                    | 
|    i_0_11/i_214/A2        OR2_X1    Fall  1.9970 0.0000 0.0090          0.895446                                                  | 
|    i_0_11/i_214/ZN        OR2_X1    Fall  2.0480 0.0510 0.0100 0.527996 1.70023  2.22823           1       100                    | 
|    i_0_11/i_213/A         INV_X1    Fall  2.0480 0.0000 0.0100          1.54936                                                   | 
|    i_0_11/i_213/ZN        INV_X1    Rise  2.0670 0.0190 0.0120 0.695349 3.298    3.99335           2       100                    | 
|    i_0_11/i_212/A4        NAND4_X1  Rise  2.0670 0.0000 0.0120          1.65991                                                   | 
|    i_0_11/i_212/ZN        NAND4_X1  Fall  2.1230 0.0560 0.0370 3.05489  5.02843  8.08332           3       100                    | 
|    i_0_11/i_119/A         INV_X1    Fall  2.1230 0.0000 0.0370          1.54936                                                   | 
|    i_0_11/i_119/ZN        INV_X1    Rise  2.1770 0.0540 0.0330 3.12384  9.45261  12.5765           6       100                    | 
|    i_0_11/i_169/A1        NAND2_X1  Rise  2.1780 0.0010 0.0330          1.59903                                                   | 
|    i_0_11/i_169/ZN        NAND2_X1  Fall  2.2020 0.0240 0.0150 0.516607 3.38774  3.90435           2       100                    | 
|    i_0_11/i_131/A         INV_X1    Fall  2.2020 0.0000 0.0150          1.54936                                                   | 
|    i_0_11/i_131/ZN        INV_X1    Rise  2.2180 0.0160 0.0080 0.122534 1.62635  1.74889           1       100                    | 
|    i_0_11/i_105/A         AOI21_X1  Rise  2.2180 0.0000 0.0080          1.62635                                                   | 
|    i_0_11/i_105/ZN        AOI21_X1  Fall  2.2300 0.0120 0.0170 0.574026 1.68751  2.26154           1       100                    | 
|    i_0_11/p_1[56]                   Fall  2.2300 0.0000                                                                           | 
|    i_0_0_125/A1           AOI22_X1  Fall  2.2300 0.0000 0.0170          1.50384                                                   | 
|    i_0_0_125/ZN           AOI22_X1  Rise  2.2670 0.0370 0.0360 0.612527 1.70023  2.31276           1       100                    | 
|    i_0_0_124/A            INV_X1    Rise  2.2670 0.0000 0.0360          1.70023                                                   | 
|    i_0_0_124/ZN           INV_X1    Fall  2.2780 0.0110 0.0100 1.06795  1.14029  2.20824           1       100                    | 
|    c_reg[56]/D            DFF_X1    Fall  2.2780 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[56]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[56]/CK        DFF_X1        Rise  0.3220 0.0190 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3220 2.3220 | 
| library setup check                      | -0.0240 2.2980 | 
| data required time                       |  2.2980        | 
|                                          |                | 
| data required time                       |  2.2980        | 
| data arrival time                        | -2.2780        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0230        | 
-------------------------------------------------------------


 Timing Path to c_reg[58]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_65/B1          AOI21_X1  Rise  1.7060 0.0000 0.0870          1.647                                                     | 
|    i_0_8/i_65/ZN          AOI21_X1  Fall  1.7390 0.0330 0.0270 0.448425 3.80404  4.25246           2       100                    | 
|    i_0_8/i_64/B2          OAI21_X1  Fall  1.7390 0.0000 0.0270          1.55833                                                   | 
|    i_0_8/i_64/ZN          OAI21_X1  Rise  1.7790 0.0400 0.0200 0.23995  1.70023  1.94018           1       100                    | 
|    i_0_8/i_63/A           INV_X1    Rise  1.7790 0.0000 0.0200          1.70023                                                   | 
|    i_0_8/i_63/ZN          INV_X1    Fall  1.7950 0.0160 0.0090 1.36175  3.80404  5.16579           2       100                    | 
|    i_0_8/i_61/B2          OAI21_X1  Fall  1.7950 0.0000 0.0090          1.55833                                                   | 
|    i_0_8/i_61/ZN          OAI21_X1  Rise  1.8330 0.0380 0.0240 0.370474 2.57361  2.94408           1       100                    | 
|    i_0_8/i_60/B           XNOR2_X1  Rise  1.8330 0.0000 0.0240          2.57361                                                   | 
|    i_0_8/i_60/ZN          XNOR2_X1  Fall  1.8650 0.0320 0.0190 1.39709  5.14574  6.54283           4       100                    | 
|    i_0_8/Accumulator1[23]           Fall  1.8650 0.0000                                                                           | 
|    i_0_11/p_0[54]                   Fall  1.8650 0.0000                                                                           | 
|    i_0_11/i_124/A2        OR3_X1    Fall  1.8650 0.0000 0.0190          0.849985                                                  | 
|    i_0_11/i_124/ZN        OR3_X1    Fall  1.9510 0.0860 0.0160 1.31751  2.66128  3.9788            2       100                    | 
|    i_0_11/i_122/A1        OR2_X1    Fall  1.9510 0.0000 0.0160          0.792385                                                  | 
|    i_0_11/i_122/ZN        OR2_X1    Fall  1.9970 0.0460 0.0090 0.247864 0.941939 1.1898            1       100                    | 
|    i_0_11/i_214/A2        OR2_X1    Fall  1.9970 0.0000 0.0090          0.895446                                                  | 
|    i_0_11/i_214/ZN        OR2_X1    Fall  2.0480 0.0510 0.0100 0.527996 1.70023  2.22823           1       100                    | 
|    i_0_11/i_213/A         INV_X1    Fall  2.0480 0.0000 0.0100          1.54936                                                   | 
|    i_0_11/i_213/ZN        INV_X1    Rise  2.0670 0.0190 0.0120 0.695349 3.298    3.99335           2       100                    | 
|    i_0_11/i_212/A4        NAND4_X1  Rise  2.0670 0.0000 0.0120          1.65991                                                   | 
|    i_0_11/i_212/ZN        NAND4_X1  Fall  2.1230 0.0560 0.0370 3.05489  5.02843  8.08332           3       100                    | 
|    i_0_11/i_119/A         INV_X1    Fall  2.1230 0.0000 0.0370          1.54936                                                   | 
|    i_0_11/i_119/ZN        INV_X1    Rise  2.1770 0.0540 0.0330 3.12384  9.45261  12.5765           6       100                    | 
|    i_0_11/i_130/A1        NAND2_X1  Rise  2.1780 0.0010 0.0330          1.59903                                                   | 
|    i_0_11/i_130/ZN        NAND2_X1  Fall  2.1960 0.0180 0.0120 0.259426 1.67685  1.93628           1       100                    | 
|    i_0_11/i_109/B2        AOI21_X1  Fall  2.1960 0.0000 0.0120          1.40993                                                   | 
|    i_0_11/i_109/ZN        AOI21_X1  Rise  2.2300 0.0340 0.0240 0.455887 1.68751  2.1434            1       100                    | 
|    i_0_11/p_1[58]                   Rise  2.2300 0.0000                                                                           | 
|    i_0_0_129/A1           AOI22_X1  Rise  2.2300 0.0000 0.0240          1.68751                                                   | 
|    i_0_0_129/ZN           AOI22_X1  Fall  2.2490 0.0190 0.0220 0.57769  1.70023  2.27792           1       100                    | 
|    i_0_0_128/A            INV_X1    Fall  2.2490 0.0000 0.0220          1.54936                                                   | 
|    i_0_0_128/ZN           INV_X1    Rise  2.2680 0.0190 0.0100 0.843584 1.14029  1.98387           1       100                    | 
|    c_reg[58]/D            DFF_X1    Rise  2.2680 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[58]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[58]/CK        DFF_X1        Rise  0.3230 0.0200 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0310 2.2920 | 
| data required time                       |  2.2920        | 
|                                          |                | 
| data required time                       |  2.2920        | 
| data arrival time                        | -2.2680        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to c_reg[59]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790             18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800                      5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040             21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040                      1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270                      1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170                      1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130                      1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430                      1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130                      1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200                      1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100                      1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870                      1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220             1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880             1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880                      1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220             1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890             1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890                      1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230             1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230                      1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870             0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_65/B1          AOI21_X1  Rise  1.7060 0.0000 0.0870                      1.647                                                     | 
|    i_0_8/i_65/ZN          AOI21_X1  Fall  1.7390 0.0330 0.0270             0.448425 3.80404  4.25246           2       100                    | 
|    i_0_8/i_64/B2          OAI21_X1  Fall  1.7390 0.0000 0.0270                      1.55833                                                   | 
|    i_0_8/i_64/ZN          OAI21_X1  Rise  1.7790 0.0400 0.0200             0.23995  1.70023  1.94018           1       100                    | 
|    i_0_8/i_63/A           INV_X1    Rise  1.7790 0.0000 0.0200                      1.70023                                                   | 
|    i_0_8/i_63/ZN          INV_X1    Fall  1.7950 0.0160 0.0090             1.36175  3.80404  5.16579           2       100                    | 
|    i_0_8/i_61/B2          OAI21_X1  Fall  1.7950 0.0000 0.0090                      1.55833                                                   | 
|    i_0_8/i_61/ZN          OAI21_X1  Rise  1.8330 0.0380 0.0240             0.370474 2.57361  2.94408           1       100                    | 
|    i_0_8/i_60/B           XNOR2_X1  Rise  1.8330 0.0000 0.0240                      2.57361                                                   | 
|    i_0_8/i_60/ZN          XNOR2_X1  Fall  1.8650 0.0320 0.0190             1.39709  5.14574  6.54283           4       100                    | 
|    i_0_8/Accumulator1[23]           Fall  1.8650 0.0000                                                                                       | 
|    i_0_11/p_0[54]                   Fall  1.8650 0.0000                                                                                       | 
|    i_0_11/i_124/A2        OR3_X1    Fall  1.8650 0.0000 0.0190                      0.849985                                                  | 
|    i_0_11/i_124/ZN        OR3_X1    Fall  1.9510 0.0860 0.0160             1.31751  2.66128  3.9788            2       100                    | 
|    i_0_11/i_122/A1        OR2_X1    Fall  1.9510 0.0000 0.0160                      0.792385                                                  | 
|    i_0_11/i_122/ZN        OR2_X1    Fall  1.9970 0.0460 0.0090             0.247864 0.941939 1.1898            1       100                    | 
|    i_0_11/i_214/A2        OR2_X1    Fall  1.9970 0.0000 0.0090                      0.895446                                                  | 
|    i_0_11/i_214/ZN        OR2_X1    Fall  2.0480 0.0510 0.0100             0.527996 1.70023  2.22823           1       100                    | 
|    i_0_11/i_213/A         INV_X1    Fall  2.0480 0.0000 0.0100                      1.54936                                                   | 
|    i_0_11/i_213/ZN        INV_X1    Rise  2.0670 0.0190 0.0120             0.695349 3.298    3.99335           2       100                    | 
|    i_0_11/i_212/A4        NAND4_X1  Rise  2.0670 0.0000 0.0120                      1.65991                                                   | 
|    i_0_11/i_212/ZN        NAND4_X1  Fall  2.1230 0.0560 0.0370             3.05489  5.02843  8.08332           3       100                    | 
|    i_0_11/i_113/A2        NOR2_X1   Fall  2.1230 0.0000 0.0370                      1.56385                                                   | 
|    i_0_11/i_113/ZN        NOR2_X1   Rise  2.1750 0.0520 0.0280             0.868687 3.32658  4.19527           2       100                    | 
|    i_0_11/i_172/A         INV_X1    Rise  2.1770 0.0020 0.0280    0.0020            1.70023                                                   | 
|    i_0_11/i_172/ZN        INV_X1    Fall  2.1880 0.0110 0.0080             0.47306  1.67685  2.14991           1       100                    | 
|    i_0_11/i_171/B2        AOI21_X1  Fall  2.1880 0.0000 0.0080                      1.40993                                                   | 
|    i_0_11/i_171/ZN        AOI21_X1  Rise  2.2210 0.0330 0.0240             0.554964 1.68751  2.24248           1       100                    | 
|    i_0_11/p_1[59]                   Rise  2.2210 0.0000                                                                                       | 
|    i_0_0_131/A1           AOI22_X1  Rise  2.2210 0.0000 0.0240                      1.68751                                                   | 
|    i_0_0_131/ZN           AOI22_X1  Fall  2.2400 0.0190 0.0220             0.52321  1.70023  2.22344           1       100                    | 
|    i_0_0_130/A            INV_X1    Fall  2.2400 0.0000 0.0220                      1.54936                                                   | 
|    i_0_0_130/ZN           INV_X1    Rise  2.2590 0.0190 0.0100             0.820363 1.14029  1.96065           1       100                    | 
|    c_reg[59]/D            DFF_X1    Rise  2.2590 0.0000 0.0100                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[59]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[59]/CK        DFF_X1        Rise  0.3230 0.0200 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0310 2.2920 | 
| data required time                       |  2.2920        | 
|                                          |                | 
| data required time                       |  2.2920        | 
| data arrival time                        | -2.2590        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to c_reg[63]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_65/B1          AOI21_X1  Rise  1.7060 0.0000 0.0870          1.647                                                     | 
|    i_0_8/i_65/ZN          AOI21_X1  Fall  1.7390 0.0330 0.0270 0.448425 3.80404  4.25246           2       100                    | 
|    i_0_8/i_64/B2          OAI21_X1  Fall  1.7390 0.0000 0.0270          1.55833                                                   | 
|    i_0_8/i_64/ZN          OAI21_X1  Rise  1.7790 0.0400 0.0200 0.23995  1.70023  1.94018           1       100                    | 
|    i_0_8/i_63/A           INV_X1    Rise  1.7790 0.0000 0.0200          1.70023                                                   | 
|    i_0_8/i_63/ZN          INV_X1    Fall  1.7950 0.0160 0.0090 1.36175  3.80404  5.16579           2       100                    | 
|    i_0_8/i_61/B2          OAI21_X1  Fall  1.7950 0.0000 0.0090          1.55833                                                   | 
|    i_0_8/i_61/ZN          OAI21_X1  Rise  1.8330 0.0380 0.0240 0.370474 2.57361  2.94408           1       100                    | 
|    i_0_8/i_60/B           XNOR2_X1  Rise  1.8330 0.0000 0.0240          2.57361                                                   | 
|    i_0_8/i_60/ZN          XNOR2_X1  Fall  1.8650 0.0320 0.0190 1.39709  5.14574  6.54283           4       100                    | 
|    i_0_8/Accumulator1[23]           Fall  1.8650 0.0000                                                                           | 
|    i_0_11/p_0[54]                   Fall  1.8650 0.0000                                                                           | 
|    i_0_11/i_124/A2        OR3_X1    Fall  1.8650 0.0000 0.0190          0.849985                                                  | 
|    i_0_11/i_124/ZN        OR3_X1    Fall  1.9510 0.0860 0.0160 1.31751  2.66128  3.9788            2       100                    | 
|    i_0_11/i_122/A1        OR2_X1    Fall  1.9510 0.0000 0.0160          0.792385                                                  | 
|    i_0_11/i_122/ZN        OR2_X1    Fall  1.9970 0.0460 0.0090 0.247864 0.941939 1.1898            1       100                    | 
|    i_0_11/i_214/A2        OR2_X1    Fall  1.9970 0.0000 0.0090          0.895446                                                  | 
|    i_0_11/i_214/ZN        OR2_X1    Fall  2.0480 0.0510 0.0100 0.527996 1.70023  2.22823           1       100                    | 
|    i_0_11/i_213/A         INV_X1    Fall  2.0480 0.0000 0.0100          1.54936                                                   | 
|    i_0_11/i_213/ZN        INV_X1    Rise  2.0670 0.0190 0.0120 0.695349 3.298    3.99335           2       100                    | 
|    i_0_11/i_212/A4        NAND4_X1  Rise  2.0670 0.0000 0.0120          1.65991                                                   | 
|    i_0_11/i_212/ZN        NAND4_X1  Fall  2.1230 0.0560 0.0370 3.05489  5.02843  8.08332           3       100                    | 
|    i_0_11/i_119/A         INV_X1    Fall  2.1230 0.0000 0.0370          1.54936                                                   | 
|    i_0_11/i_119/ZN        INV_X1    Rise  2.1770 0.0540 0.0330 3.12384  9.45261  12.5765           6       100                    | 
|    i_0_11/i_203/A1        NAND4_X1  Rise  2.1780 0.0010 0.0330          1.52136                                                   | 
|    i_0_11/i_203/ZN        NAND4_X1  Fall  2.2160 0.0380 0.0230 0.653852 2.61838  3.27223           2       100                    | 
|    i_0_11/p_1[63]                   Fall  2.2160 0.0000                                                                           | 
|    i_0_0_139/A1           AND2_X1   Fall  2.2160 0.0000 0.0230          0.874832                                                  | 
|    i_0_0_139/ZN           AND2_X1   Fall  2.2520 0.0360 0.0090 1.09121  1.14029  2.2315            1       100                    | 
|    c_reg[63]/D            DFF_X1    Fall  2.2520 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[63]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[63]/CK        DFF_X1        Rise  0.3230 0.0200 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0230 2.3000 | 
| data required time                       |  2.3000        | 
|                                          |                | 
| data required time                       |  2.3000        | 
| data arrival time                        | -2.2520        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to c_reg[55]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_65/B1          AOI21_X1  Rise  1.7060 0.0000 0.0870          1.647                                                     | 
|    i_0_8/i_65/ZN          AOI21_X1  Fall  1.7390 0.0330 0.0270 0.448425 3.80404  4.25246           2       100                    | 
|    i_0_8/i_64/B2          OAI21_X1  Fall  1.7390 0.0000 0.0270          1.55833                                                   | 
|    i_0_8/i_64/ZN          OAI21_X1  Rise  1.7790 0.0400 0.0200 0.23995  1.70023  1.94018           1       100                    | 
|    i_0_8/i_63/A           INV_X1    Rise  1.7790 0.0000 0.0200          1.70023                                                   | 
|    i_0_8/i_63/ZN          INV_X1    Fall  1.7950 0.0160 0.0090 1.36175  3.80404  5.16579           2       100                    | 
|    i_0_8/i_61/B2          OAI21_X1  Fall  1.7950 0.0000 0.0090          1.55833                                                   | 
|    i_0_8/i_61/ZN          OAI21_X1  Rise  1.8330 0.0380 0.0240 0.370474 2.57361  2.94408           1       100                    | 
|    i_0_8/i_60/B           XNOR2_X1  Rise  1.8330 0.0000 0.0240          2.57361                                                   | 
|    i_0_8/i_60/ZN          XNOR2_X1  Fall  1.8650 0.0320 0.0190 1.39709  5.14574  6.54283           4       100                    | 
|    i_0_8/Accumulator1[23]           Fall  1.8650 0.0000                                                                           | 
|    i_0_11/p_0[54]                   Fall  1.8650 0.0000                                                                           | 
|    i_0_11/i_124/A2        OR3_X1    Fall  1.8650 0.0000 0.0190          0.849985                                                  | 
|    i_0_11/i_124/ZN        OR3_X1    Fall  1.9510 0.0860 0.0160 1.31751  2.66128  3.9788            2       100                    | 
|    i_0_11/i_122/A1        OR2_X1    Fall  1.9510 0.0000 0.0160          0.792385                                                  | 
|    i_0_11/i_122/ZN        OR2_X1    Fall  1.9970 0.0460 0.0090 0.247864 0.941939 1.1898            1       100                    | 
|    i_0_11/i_214/A2        OR2_X1    Fall  1.9970 0.0000 0.0090          0.895446                                                  | 
|    i_0_11/i_214/ZN        OR2_X1    Fall  2.0480 0.0510 0.0100 0.527996 1.70023  2.22823           1       100                    | 
|    i_0_11/i_213/A         INV_X1    Fall  2.0480 0.0000 0.0100          1.54936                                                   | 
|    i_0_11/i_213/ZN        INV_X1    Rise  2.0670 0.0190 0.0120 0.695349 3.298    3.99335           2       100                    | 
|    i_0_11/i_212/A4        NAND4_X1  Rise  2.0670 0.0000 0.0120          1.65991                                                   | 
|    i_0_11/i_212/ZN        NAND4_X1  Fall  2.1230 0.0560 0.0370 3.05489  5.02843  8.08332           3       100                    | 
|    i_0_11/i_119/A         INV_X1    Fall  2.1230 0.0000 0.0370          1.54936                                                   | 
|    i_0_11/i_119/ZN        INV_X1    Rise  2.1770 0.0540 0.0330 3.12384  9.45261  12.5765           6       100                    | 
|    i_0_11/i_101/A         AOI21_X1  Rise  2.1770 0.0000 0.0330          1.62635                                                   | 
|    i_0_11/i_101/ZN        AOI21_X1  Fall  2.1960 0.0190 0.0150 0.626331 1.68751  2.31384           1       100                    | 
|    i_0_11/p_1[55]                   Fall  2.1960 0.0000                                                                           | 
|    i_0_0_123/A1           AOI22_X1  Fall  2.1960 0.0000 0.0150          1.50384                                                   | 
|    i_0_0_123/ZN           AOI22_X1  Rise  2.2330 0.0370 0.0360 0.756609 1.70023  2.45684           1       100                    | 
|    i_0_0_122/A            INV_X1    Rise  2.2330 0.0000 0.0360          1.70023                                                   | 
|    i_0_0_122/ZN           INV_X1    Fall  2.2440 0.0110 0.0100 0.916673 1.14029  2.05696           1       100                    | 
|    c_reg[55]/D            DFF_X1    Fall  2.2440 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[55]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[55]/CK        DFF_X1        Rise  0.3160 0.0130 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3160 2.3160 | 
| library setup check                      | -0.0240 2.2920 | 
| data required time                       |  2.2920        | 
|                                          |                | 
| data required time                       |  2.2920        | 
| data arrival time                        | -2.2440        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to c_reg[60]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790             18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800                      5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040             21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040                      1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270                      1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170                      1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130                      1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430                      1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130                      1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200                      1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100                      1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870                      1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220             1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880             1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880                      1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220             1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890             1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890                      1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230             1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230                      1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870             0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_204/A1         NOR2_X1   Rise  1.7060 0.0000 0.0870                      1.71447                                                   | 
|    i_0_8/i_204/ZN         NOR2_X1   Fall  1.7160 0.0100 0.0190             0.459975 1.6642   2.12417           1       100                    | 
|    i_0_8/i_203/A2         NAND2_X1  Fall  1.7160 0.0000 0.0190                      1.50228                                                   | 
|    i_0_8/i_203/ZN         NAND2_X1  Rise  1.7400 0.0240 0.0120             1.03129  1.52209  2.55338           1       100                    | 
|    i_0_8/i_123/A1         NAND4_X1  Rise  1.7400 0.0000 0.0120                      1.52136                                                   | 
|    i_0_8/i_123/ZN         NAND4_X1  Fall  1.7790 0.0390 0.0290             1.72366  3.90347  5.62713           2       100                    | 
|    i_0_8/i_122/A          OAI21_X1  Fall  1.7790 0.0000 0.0290                      1.51857                                                   | 
|    i_0_8/i_122/ZN         OAI21_X1  Rise  1.8150 0.0360 0.0300             0.702915 3.22637  3.92929           2       100                    | 
|    i_0_8/i_87/A           OAI21_X1  Rise  1.8150 0.0000 0.0300                      1.67072                                                   | 
|    i_0_8/i_87/ZN          OAI21_X1  Fall  1.8470 0.0320 0.0160             1.09432  4.17264  5.26696           2       100                    | 
|    i_0_8/i_86/A1          NAND2_X1  Fall  1.8470 0.0000 0.0160                      1.5292                                                    | 
|    i_0_8/i_86/ZN          NAND2_X1  Rise  1.8650 0.0180 0.0100             0.245255 1.59903  1.84429           1       100                    | 
|    i_0_8/i_85/A1          NAND2_X1  Rise  1.8650 0.0000 0.0100                      1.59903                                                   | 
|    i_0_8/i_85/ZN          NAND2_X1  Fall  1.8840 0.0190 0.0120             0.711479 3.8948   4.60628           2       100                    | 
|    i_0_8/i_78/A           XNOR2_X1  Fall  1.8840 0.0000 0.0120                      2.12585                                                   | 
|    i_0_8/i_78/ZN          XNOR2_X1  Fall  1.9360 0.0520 0.0200             1.80638  5.94862  7.75499           4       100                    | 
|    i_0_8/Accumulator1[26]           Fall  1.9360 0.0000                                                                                       | 
|    i_0_11/p_0[57]                   Fall  1.9360 0.0000                                                                                       | 
|    i_0_11/i_210/A         INV_X1    Fall  1.9360 0.0000 0.0200                      1.54936                                                   | 
|    i_0_11/i_210/ZN        INV_X1    Rise  1.9590 0.0230 0.0130             0.56079  3.18932  3.75011           2       100                    | 
|    i_0_11/i_208/A1        NAND2_X1  Rise  1.9590 0.0000 0.0130                      1.59903                                                   | 
|    i_0_11/i_208/ZN        NAND2_X1  Fall  1.9760 0.0170 0.0100             0.464487 2.65928  3.12377           2       100                    | 
|    i_0_11/i_207/A1        OR3_X1    Fall  1.9760 0.0000 0.0100                      0.775543                                                  | 
|    i_0_11/i_207/ZN        OR3_X1    Fall  2.0420 0.0660 0.0140             0.307348 1.70023  2.00758           1       100                    | 
|    i_0_11/i_206/A         INV_X1    Fall  2.0420 0.0000 0.0140                      1.54936                                                   | 
|    i_0_11/i_206/ZN        INV_X1    Rise  2.0730 0.0310 0.0210             3.33404  4.95792  8.29196           3       100                    | 
|    i_0_11/i_180/A4        NAND4_X1  Rise  2.0740 0.0010 0.0210    0.0010            1.65991                                                   | 
|    i_0_11/i_180/ZN        NAND4_X1  Fall  2.1220 0.0480 0.0300             2.53394  3.29926  5.8332            2       100                    | 
|    i_0_11/i_179/A         INV_X1    Fall  2.1220 0.0000 0.0300                      1.54936                                                   | 
|    i_0_11/i_179/ZN        INV_X1    Rise  2.1550 0.0330 0.0190             1.05291  4.87239  5.9253            3       100                    | 
|    i_0_11/i_176/A1        NAND2_X1  Rise  2.1550 0.0000 0.0190                      1.59903                                                   | 
|    i_0_11/i_176/ZN        NAND2_X1  Fall  2.1710 0.0160 0.0090             0.285339 1.59903  1.88437           1       100                    | 
|    i_0_11/i_174/A1        NAND2_X1  Fall  2.1710 0.0000 0.0090                      1.5292                                                    | 
|    i_0_11/i_174/ZN        NAND2_X1  Rise  2.1860 0.0150 0.0100             0.270778 1.70023  1.97101           1       100                    | 
|    i_0_11/i_173/A         INV_X1    Rise  2.1860 0.0000 0.0100                      1.70023                                                   | 
|    i_0_11/i_173/ZN        INV_X1    Fall  2.1940 0.0080 0.0040             0.31048  1.59903  1.90951           1       100                    | 
|    i_0_11/p_1[60]                   Fall  2.1940 0.0000                                                                                       | 
|    i_0_0_418/A1           NAND2_X1  Fall  2.1940 0.0000 0.0040                      1.5292                                                    | 
|    i_0_0_418/ZN           NAND2_X1  Rise  2.2070 0.0130 0.0230             0.380127 1.59903  1.97916           1       100                    | 
|    i_0_0_416/A1           NAND2_X1  Rise  2.2070 0.0000 0.0230                      1.59903                                                   | 
|    i_0_0_416/ZN           NAND2_X1  Fall  2.2230 0.0160 0.0100             0.614959 1.14029  1.75525           1       100                    | 
|    c_reg[60]/D            DFF_X1    Fall  2.2230 0.0000 0.0100                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[60]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[60]/CK        DFF_X1        Rise  0.3230 0.0200 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0240 2.2990 | 
| data required time                       |  2.2990        | 
|                                          |                | 
| data required time                       |  2.2990        | 
| data arrival time                        | -2.2230        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[30]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_204/A1         NOR2_X1   Rise  1.7060 0.0000 0.0870          1.71447                                                   | 
|    i_0_8/i_204/ZN         NOR2_X1   Fall  1.7160 0.0100 0.0190 0.459975 1.6642   2.12417           1       100                    | 
|    i_0_8/i_203/A2         NAND2_X1  Fall  1.7160 0.0000 0.0190          1.50228                                                   | 
|    i_0_8/i_203/ZN         NAND2_X1  Rise  1.7400 0.0240 0.0120 1.03129  1.52209  2.55338           1       100                    | 
|    i_0_8/i_123/A1         NAND4_X1  Rise  1.7400 0.0000 0.0120          1.52136                                                   | 
|    i_0_8/i_123/ZN         NAND4_X1  Fall  1.7790 0.0390 0.0290 1.72366  3.90347  5.62713           2       100                    | 
|    i_0_8/i_122/A          OAI21_X1  Fall  1.7790 0.0000 0.0290          1.51857                                                   | 
|    i_0_8/i_122/ZN         OAI21_X1  Rise  1.8150 0.0360 0.0300 0.702915 3.22637  3.92929           2       100                    | 
|    i_0_8/i_112/C2         OAI211_X1 Rise  1.8150 0.0000 0.0300          1.52473                                                   | 
|    i_0_8/i_112/ZN         OAI211_X1 Fall  1.8480 0.0330 0.0200 1.34176  1.70023  3.04199           1       100                    | 
|    i_0_8/i_110/A          INV_X1    Fall  1.8480 0.0000 0.0200          1.54936                                                   | 
|    i_0_8/i_110/ZN         INV_X1    Rise  1.8740 0.0260 0.0150 0.882452 3.8948   4.77726           2       100                    | 
|    i_0_8/i_109/B1         OAI21_X1  Rise  1.8740 0.0000 0.0150          1.66205                                                   | 
|    i_0_8/i_109/ZN         OAI21_X1  Fall  1.8990 0.0250 0.0180 0.839746 4.94844  5.78819           3       100                    | 
|    i_0_8/i_108/A2         NAND2_X1  Fall  1.8990 0.0000 0.0180          1.50228                                                   | 
|    i_0_8/i_108/ZN         NAND2_X1  Rise  1.9230 0.0240 0.0130 0.415602 2.51718  2.93278           2       100                    | 
|    i_0_8/i_105/A1         AND2_X1   Rise  1.9230 0.0000 0.0130          0.918145                                                  | 
|    i_0_8/i_105/ZN         AND2_X1   Rise  1.9550 0.0320 0.0090 0.128025 1.6642   1.79222           1       100                    | 
|    i_0_8/i_104/A2         NAND2_X1  Rise  1.9550 0.0000 0.0090          1.6642                                                    | 
|    i_0_8/i_104/ZN         NAND2_X1  Fall  1.9740 0.0190 0.0110 0.994595 3.18932  4.18391           2       100                    | 
|    i_0_8/i_102/A1         NAND2_X1  Fall  1.9740 0.0000 0.0110          1.5292                                                    | 
|    i_0_8/i_102/ZN         NAND2_X1  Rise  1.9910 0.0170 0.0110 0.841329 1.59903  2.44036           1       100                    | 
|    i_0_8/i_101/A1         NAND2_X1  Rise  1.9910 0.0000 0.0110          1.59903                                                   | 
|    i_0_8/i_101/ZN         NAND2_X1  Fall  2.0040 0.0130 0.0100 0.250311 1.59903  1.84934           1       100                    | 
|    i_0_8/i_100/A1         NAND2_X1  Fall  2.0040 0.0000 0.0100          1.5292                                                    | 
|    i_0_8/i_100/ZN         NAND2_X1  Rise  2.0300 0.0260 0.0200 1.04193  5.19733  6.23926           4       100                    | 
|    i_0_8/Accumulator1[31]           Rise  2.0300 0.0000                                                                           | 
|    i_0_0_171/A2           AND2_X1   Rise  2.0300 0.0000 0.0200          0.97463                                                   | 
|    i_0_0_171/ZN           AND2_X1   Rise  2.0640 0.0340 0.0100 0.367259 1.14029  1.50755           1       100                    | 
|    Accumulator_reg[30]/D  DFF_X1    Rise  2.0640 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.2970 0.1320 0.1230 53.052   43.6784  96.7304           51      100      F    K        | 
|    Accumulator_reg[30]/CK DFF_X1    Rise  0.3000 0.0030 0.1230          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3000 2.3000 | 
| library setup check                      | -0.0340 2.2660 | 
| data required time                       |  2.2660        | 
|                                          |                | 
| data required time                       |  2.2660        | 
| data arrival time                        | -2.0640        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2050        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[29]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790             18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800                      5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040             21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040                      1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270                      1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170                      1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130                      1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430                      1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130                      1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200                      1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100                      1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870                      1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220             1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880             1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880                      1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220             1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890             1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890                      1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230             1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230                      1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870             0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_204/A1         NOR2_X1   Rise  1.7060 0.0000 0.0870                      1.71447                                                   | 
|    i_0_8/i_204/ZN         NOR2_X1   Fall  1.7160 0.0100 0.0190             0.459975 1.6642   2.12417           1       100                    | 
|    i_0_8/i_203/A2         NAND2_X1  Fall  1.7160 0.0000 0.0190                      1.50228                                                   | 
|    i_0_8/i_203/ZN         NAND2_X1  Rise  1.7400 0.0240 0.0120             1.03129  1.52209  2.55338           1       100                    | 
|    i_0_8/i_123/A1         NAND4_X1  Rise  1.7400 0.0000 0.0120                      1.52136                                                   | 
|    i_0_8/i_123/ZN         NAND4_X1  Fall  1.7790 0.0390 0.0290             1.72366  3.90347  5.62713           2       100                    | 
|    i_0_8/i_122/A          OAI21_X1  Fall  1.7790 0.0000 0.0290                      1.51857                                                   | 
|    i_0_8/i_122/ZN         OAI21_X1  Rise  1.8150 0.0360 0.0300             0.702915 3.22637  3.92929           2       100                    | 
|    i_0_8/i_112/C2         OAI211_X1 Rise  1.8150 0.0000 0.0300                      1.52473                                                   | 
|    i_0_8/i_112/ZN         OAI211_X1 Fall  1.8480 0.0330 0.0200             1.34176  1.70023  3.04199           1       100                    | 
|    i_0_8/i_110/A          INV_X1    Fall  1.8480 0.0000 0.0200                      1.54936                                                   | 
|    i_0_8/i_110/ZN         INV_X1    Rise  1.8740 0.0260 0.0150             0.882452 3.8948   4.77726           2       100                    | 
|    i_0_8/i_109/B1         OAI21_X1  Rise  1.8740 0.0000 0.0150                      1.66205                                                   | 
|    i_0_8/i_109/ZN         OAI21_X1  Fall  1.8990 0.0250 0.0180             0.839746 4.94844  5.78819           3       100                    | 
|    i_0_8/i_108/A2         NAND2_X1  Fall  1.8990 0.0000 0.0180                      1.50228                                                   | 
|    i_0_8/i_108/ZN         NAND2_X1  Rise  1.9230 0.0240 0.0130             0.415602 2.51718  2.93278           2       100                    | 
|    i_0_8/i_97/A1          NAND2_X1  Rise  1.9230 0.0000 0.0130                      1.59903                                                   | 
|    i_0_8/i_97/ZN          NAND2_X1  Fall  1.9400 0.0170 0.0090             0.512639 2.41145  2.92409           1       100                    | 
|    i_0_8/i_96/B           XOR2_X1   Fall  1.9400 0.0000 0.0090                      2.41145                                                   | 
|    i_0_8/i_96/Z           XOR2_X1   Fall  1.9960 0.0560 0.0120             0.263797 1.70023  1.96403           1       100                    | 
|    i_0_8/i_95/A           INV_X1    Fall  1.9960 0.0000 0.0120                      1.54936                                                   | 
|    i_0_8/i_95/ZN          INV_X1    Rise  2.0240 0.0280 0.0200             2.26304  5.21583  7.47888           4       100                    | 
|    i_0_8/Accumulator1[30]           Rise  2.0240 0.0000                                                                                       | 
|    i_0_0_170/A2           AND2_X1   Rise  2.0250 0.0010 0.0200    0.0010            0.97463                                                   | 
|    i_0_0_170/ZN           AND2_X1   Rise  2.0610 0.0360 0.0110             1.00929  1.14029  2.14958           1       100                    | 
|    Accumulator_reg[29]/D  DFF_X1    Rise  2.0610 0.0000 0.0110                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.2970 0.1320 0.1230 53.052   43.6784  96.7304           51      100      F    K        | 
|    Accumulator_reg[29]/CK DFF_X1    Rise  0.3000 0.0030 0.1230          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3000 2.3000 | 
| library setup check                      | -0.0340 2.2660 | 
| data required time                       |  2.2660        | 
|                                          |                | 
| data required time                       |  2.2660        | 
| data arrival time                        | -2.0610        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2080        | 
-------------------------------------------------------------


 Timing Path to c_reg[53]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_53/B1          AOI21_X1  Rise  1.5820 0.0000 0.0890          1.647                                                     | 
|    i_0_8/i_53/ZN          AOI21_X1  Fall  1.6160 0.0340 0.0280 0.717026 3.93237  4.6494            2       100                    | 
|    i_0_8/i_52/A           INV_X1    Fall  1.6160 0.0000 0.0280          1.54936                                                   | 
|    i_0_8/i_52/ZN          INV_X1    Rise  1.6370 0.0210 0.0120 0.305506 1.67685  1.98236           1       100                    | 
|    i_0_8/i_51/B2          AOI21_X1  Rise  1.6370 0.0000 0.0120          1.67685                                                   | 
|    i_0_8/i_51/ZN          AOI21_X1  Fall  1.6590 0.0220 0.0150 0.753282 3.84775  4.60104           2       100                    | 
|    i_0_8/i_49/B2          OAI22_X1  Fall  1.6590 0.0000 0.0150          1.55047                                                   | 
|    i_0_8/i_49/ZN          OAI22_X1  Rise  1.7110 0.0520 0.0370 0.525769 2.57361  3.09938           1       100                    | 
|    i_0_8/i_48/B           XNOR2_X1  Rise  1.7110 0.0000 0.0370          2.57361                                                   | 
|    i_0_8/i_48/ZN          XNOR2_X1  Fall  1.7540 0.0430 0.0250 2.34829  6.88212  9.23041           5       100                    | 
|    i_0_8/Accumulator1[19]           Fall  1.7540 0.0000                                                                           | 
|    i_0_11/p_0[50]                   Fall  1.7540 0.0000                                                                           | 
|    i_0_11/i_112/A1        OR3_X1    Fall  1.7540 0.0000 0.0250          0.775543                                                  | 
|    i_0_11/i_112/ZN        OR3_X1    Fall  1.8260 0.0720 0.0140 0.24253  1.70023  1.94276           1       100                    | 
|    i_0_11/i_111/A         INV_X1    Fall  1.8260 0.0000 0.0140          1.54936                                                   | 
|    i_0_11/i_111/ZN        INV_X1    Rise  1.8410 0.0150 0.0080 0.121563 1.59903  1.72059           1       100                    | 
|    i_0_11/i_123/A1        NAND2_X1  Rise  1.8410 0.0000 0.0080          1.59903                                                   | 
|    i_0_11/i_123/ZN        NAND2_X1  Fall  1.8570 0.0160 0.0100 1.03966  2.64217  3.68183           2       100                    | 
|    i_0_11/i_167/A         INV_X1    Fall  1.8570 0.0000 0.0100          1.54936                                                   | 
|    i_0_11/i_167/ZN        INV_X1    Rise  1.8710 0.0140 0.0080 0.232829 1.6642   1.89703           1       100                    | 
|    i_0_11/i_164/A2        NAND2_X1  Rise  1.8710 0.0000 0.0080          1.6642                                                    | 
|    i_0_11/i_164/ZN        NAND2_X1  Fall  1.8990 0.0280 0.0200 1.06721  7.60133  8.66854           5       100                    | 
|    i_0_11/i_100/A3        OR3_X1    Fall  1.8990 0.0000 0.0200          0.895841                                                  | 
|    i_0_11/i_100/ZN        OR3_X1    Fall  1.9900 0.0910 0.0160 0.736217 3.34757  4.08379           2       100                    | 
|    i_0_11/i_97/A          OAI21_X1  Fall  1.9900 0.0000 0.0160          1.51857                                                   | 
|    i_0_11/i_97/ZN         OAI21_X1  Rise  2.0150 0.0250 0.0220 0.668568 1.70023  2.3688            1       100                    | 
|    i_0_11/i_96/A          INV_X1    Rise  2.0150 0.0000 0.0220          1.70023                                                   | 
|    i_0_11/i_96/ZN         INV_X1    Fall  2.0250 0.0100 0.0070 0.307702 1.68751  1.99521           1       100                    | 
|    i_0_11/p_1[53]                   Fall  2.0250 0.0000                                                                           | 
|    i_0_0_119/A1           AOI22_X1  Fall  2.0250 0.0000 0.0070          1.50384                                                   | 
|    i_0_0_119/ZN           AOI22_X1  Rise  2.0610 0.0360 0.0380 1.13855  1.70023  2.83878           1       100                    | 
|    i_0_0_118/A            INV_X1    Rise  2.0610 0.0000 0.0380          1.70023                                                   | 
|    i_0_0_118/ZN           INV_X1    Fall  2.0720 0.0110 0.0100 0.743942 1.14029  1.88423           1       100                    | 
|    c_reg[53]/D            DFF_X1    Fall  2.0720 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[53]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[53]/CK        DFF_X1        Rise  0.3140 0.0110 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3140 2.3140 | 
| library setup check                      | -0.0240 2.2900 | 
| data required time                       |  2.2900        | 
|                                          |                | 
| data required time                       |  2.2900        | 
| data arrival time                        | -2.0720        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2210        | 
-------------------------------------------------------------


 Timing Path to c_reg[54]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790             18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800                      5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040             21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040                      1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270                      1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170                      1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130                      1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430                      1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130                      1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200                      1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100                      1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870                      1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220             1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880             1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880                      1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220             1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890             1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_53/B1          AOI21_X1  Rise  1.5820 0.0000 0.0890                      1.647                                                     | 
|    i_0_8/i_53/ZN          AOI21_X1  Fall  1.6160 0.0340 0.0280             0.717026 3.93237  4.6494            2       100                    | 
|    i_0_8/i_52/A           INV_X1    Fall  1.6160 0.0000 0.0280                      1.54936                                                   | 
|    i_0_8/i_52/ZN          INV_X1    Rise  1.6370 0.0210 0.0120             0.305506 1.67685  1.98236           1       100                    | 
|    i_0_8/i_51/B2          AOI21_X1  Rise  1.6370 0.0000 0.0120                      1.67685                                                   | 
|    i_0_8/i_51/ZN          AOI21_X1  Fall  1.6590 0.0220 0.0150             0.753282 3.84775  4.60104           2       100                    | 
|    i_0_8/i_49/B2          OAI22_X1  Fall  1.6590 0.0000 0.0150                      1.55047                                                   | 
|    i_0_8/i_49/ZN          OAI22_X1  Rise  1.7110 0.0520 0.0370             0.525769 2.57361  3.09938           1       100                    | 
|    i_0_8/i_48/B           XNOR2_X1  Rise  1.7110 0.0000 0.0370                      2.57361                                                   | 
|    i_0_8/i_48/ZN          XNOR2_X1  Fall  1.7540 0.0430 0.0250             2.34829  6.88212  9.23041           5       100                    | 
|    i_0_8/Accumulator1[19]           Fall  1.7540 0.0000                                                                                       | 
|    i_0_11/p_0[50]                   Fall  1.7540 0.0000                                                                                       | 
|    i_0_11/i_112/A1        OR3_X1    Fall  1.7540 0.0000 0.0250                      0.775543                                                  | 
|    i_0_11/i_112/ZN        OR3_X1    Fall  1.8260 0.0720 0.0140             0.24253  1.70023  1.94276           1       100                    | 
|    i_0_11/i_111/A         INV_X1    Fall  1.8260 0.0000 0.0140                      1.54936                                                   | 
|    i_0_11/i_111/ZN        INV_X1    Rise  1.8410 0.0150 0.0080             0.121563 1.59903  1.72059           1       100                    | 
|    i_0_11/i_123/A1        NAND2_X1  Rise  1.8410 0.0000 0.0080                      1.59903                                                   | 
|    i_0_11/i_123/ZN        NAND2_X1  Fall  1.8570 0.0160 0.0100             1.03966  2.64217  3.68183           2       100                    | 
|    i_0_11/i_167/A         INV_X1    Fall  1.8570 0.0000 0.0100                      1.54936                                                   | 
|    i_0_11/i_167/ZN        INV_X1    Rise  1.8710 0.0140 0.0080             0.232829 1.6642   1.89703           1       100                    | 
|    i_0_11/i_164/A2        NAND2_X1  Rise  1.8710 0.0000 0.0080                      1.6642                                                    | 
|    i_0_11/i_164/ZN        NAND2_X1  Fall  1.8990 0.0280 0.0200             1.06721  7.60133  8.66854           5       100                    | 
|    i_0_11/i_100/A3        OR3_X1    Fall  1.8990 0.0000 0.0200                      0.895841                                                  | 
|    i_0_11/i_100/ZN        OR3_X1    Fall  1.9900 0.0910 0.0160             0.736217 3.34757  4.08379           2       100                    | 
|    i_0_11/i_99/B2         AOI21_X1  Fall  1.9900 0.0000 0.0160                      1.40993                                                   | 
|    i_0_11/i_99/ZN         AOI21_X1  Rise  2.0260 0.0360 0.0230             0.409429 1.68751  2.09694           1       100                    | 
|    i_0_11/p_1[54]                   Rise  2.0260 0.0000                                                                                       | 
|    i_0_0_121/A1           AOI22_X1  Rise  2.0260 0.0000 0.0230                      1.68751                                                   | 
|    i_0_0_121/ZN           AOI22_X1  Fall  2.0440 0.0180 0.0220             0.23502  1.70023  1.93525           1       100                    | 
|    i_0_0_120/A            INV_X1    Fall  2.0440 0.0000 0.0220                      1.54936                                                   | 
|    i_0_0_120/ZN           INV_X1    Rise  2.0620 0.0180 0.0100             0.48584  1.14029  1.62613           1       100                    | 
|    c_reg[54]/D            DFF_X1    Rise  2.0630 0.0010 0.0100    0.0010            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[54]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[54]/CK        DFF_X1        Rise  0.3190 0.0160 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3190 2.3190 | 
| library setup check                      | -0.0310 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -2.0630        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2280        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[28]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790             18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800                      5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040             21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040                      1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270                      1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170                      1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130                      1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430                      1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130                      1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200                      1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100                      1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870                      1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220             1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880             1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880                      1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220             1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890             1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890                      1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230             1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230                      1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870             0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_204/A1         NOR2_X1   Rise  1.7060 0.0000 0.0870                      1.71447                                                   | 
|    i_0_8/i_204/ZN         NOR2_X1   Fall  1.7160 0.0100 0.0190             0.459975 1.6642   2.12417           1       100                    | 
|    i_0_8/i_203/A2         NAND2_X1  Fall  1.7160 0.0000 0.0190                      1.50228                                                   | 
|    i_0_8/i_203/ZN         NAND2_X1  Rise  1.7400 0.0240 0.0120             1.03129  1.52209  2.55338           1       100                    | 
|    i_0_8/i_123/A1         NAND4_X1  Rise  1.7400 0.0000 0.0120                      1.52136                                                   | 
|    i_0_8/i_123/ZN         NAND4_X1  Fall  1.7790 0.0390 0.0290             1.72366  3.90347  5.62713           2       100                    | 
|    i_0_8/i_122/A          OAI21_X1  Fall  1.7790 0.0000 0.0290                      1.51857                                                   | 
|    i_0_8/i_122/ZN         OAI21_X1  Rise  1.8150 0.0360 0.0300             0.702915 3.22637  3.92929           2       100                    | 
|    i_0_8/i_112/C2         OAI211_X1 Rise  1.8150 0.0000 0.0300                      1.52473                                                   | 
|    i_0_8/i_112/ZN         OAI211_X1 Fall  1.8480 0.0330 0.0200             1.34176  1.70023  3.04199           1       100                    | 
|    i_0_8/i_110/A          INV_X1    Fall  1.8480 0.0000 0.0200                      1.54936                                                   | 
|    i_0_8/i_110/ZN         INV_X1    Rise  1.8740 0.0260 0.0150             0.882452 3.8948   4.77726           2       100                    | 
|    i_0_8/i_109/B1         OAI21_X1  Rise  1.8740 0.0000 0.0150                      1.66205                                                   | 
|    i_0_8/i_109/ZN         OAI21_X1  Fall  1.8990 0.0250 0.0180             0.839746 4.94844  5.78819           3       100                    | 
|    i_0_8/i_83/B1          AOI22_X1  Fall  1.8990 0.0000 0.0180                      1.55298                                                   | 
|    i_0_8/i_83/ZN          AOI22_X1  Rise  1.9770 0.0780 0.0540             2.13372  5.93809  8.07182           4       100                    | 
|    i_0_8/Accumulator1[29]           Rise  1.9770 0.0000                                                                                       | 
|    i_0_0_169/A2           AND2_X1   Rise  1.9800 0.0030 0.0540    0.0030            0.97463                                                   | 
|    i_0_0_169/ZN           AND2_X1   Rise  2.0210 0.0410 0.0100             0.466393 1.14029  1.60668           1       100                    | 
|    Accumulator_reg[28]/D  DFF_X1    Rise  2.0210 0.0000 0.0100                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.2970 0.1320 0.1230 53.052   43.6784  96.7304           51      100      F    K        | 
|    Accumulator_reg[28]/CK DFF_X1    Rise  0.3000 0.0030 0.1230          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3000 2.3000 | 
| library setup check                      | -0.0340 2.2660 | 
| data required time                       |  2.2660        | 
|                                          |                | 
| data required time                       |  2.2660        | 
| data arrival time                        | -2.0210        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2480        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[26]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790             18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800                      5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040             21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040                      1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270                      1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170                      1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130                      1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430                      1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130                      1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200                      1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100                      1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870                      1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220             1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880             1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880                      1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220             1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890             1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890                      1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230             1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230                      1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870             0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_204/A1         NOR2_X1   Rise  1.7060 0.0000 0.0870                      1.71447                                                   | 
|    i_0_8/i_204/ZN         NOR2_X1   Fall  1.7160 0.0100 0.0190             0.459975 1.6642   2.12417           1       100                    | 
|    i_0_8/i_203/A2         NAND2_X1  Fall  1.7160 0.0000 0.0190                      1.50228                                                   | 
|    i_0_8/i_203/ZN         NAND2_X1  Rise  1.7400 0.0240 0.0120             1.03129  1.52209  2.55338           1       100                    | 
|    i_0_8/i_123/A1         NAND4_X1  Rise  1.7400 0.0000 0.0120                      1.52136                                                   | 
|    i_0_8/i_123/ZN         NAND4_X1  Fall  1.7790 0.0390 0.0290             1.72366  3.90347  5.62713           2       100                    | 
|    i_0_8/i_122/A          OAI21_X1  Fall  1.7790 0.0000 0.0290                      1.51857                                                   | 
|    i_0_8/i_122/ZN         OAI21_X1  Rise  1.8150 0.0360 0.0300             0.702915 3.22637  3.92929           2       100                    | 
|    i_0_8/i_87/A           OAI21_X1  Rise  1.8150 0.0000 0.0300                      1.67072                                                   | 
|    i_0_8/i_87/ZN          OAI21_X1  Fall  1.8470 0.0320 0.0160             1.09432  4.17264  5.26696           2       100                    | 
|    i_0_8/i_86/A1          NAND2_X1  Fall  1.8470 0.0000 0.0160                      1.5292                                                    | 
|    i_0_8/i_86/ZN          NAND2_X1  Rise  1.8650 0.0180 0.0100             0.245255 1.59903  1.84429           1       100                    | 
|    i_0_8/i_85/A1          NAND2_X1  Rise  1.8650 0.0000 0.0100                      1.59903                                                   | 
|    i_0_8/i_85/ZN          NAND2_X1  Fall  1.8840 0.0190 0.0120             0.711479 3.8948   4.60628           2       100                    | 
|    i_0_8/i_84/B1          OAI21_X1  Fall  1.8840 0.0000 0.0120                      1.45983                                                   | 
|    i_0_8/i_84/ZN          OAI21_X1  Rise  1.9170 0.0330 0.0230             0.334082 2.41145  2.74554           1       100                    | 
|    i_0_8/i_81/B           XOR2_X1   Rise  1.9170 0.0000 0.0230                      2.36355                                                   | 
|    i_0_8/i_81/Z           XOR2_X1   Rise  2.0020 0.0850 0.0550             2.10504  6.82743  8.93248           5       100                    | 
|    i_0_8/Accumulator1[27]           Rise  2.0020 0.0000                                                                                       | 
|    i_0_0_167/A2           AND2_X1   Rise  2.0050 0.0030 0.0550    0.0030            0.97463                                                   | 
|    i_0_0_167/ZN           AND2_X1   Rise  2.0460 0.0410 0.0100             0.470388 1.14029  1.61068           1       100                    | 
|    Accumulator_reg[26]/D  DFF_X1    Rise  2.0460 0.0000 0.0100                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.2970 0.1320 0.1230 53.052   43.6784  96.7304           51      100      F    K        | 
|    Accumulator_reg[26]/CK DFF_X1    Rise  0.3420 0.0450 0.1230          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3420 2.3420 | 
| library setup check                      | -0.0340 2.3080 | 
| data required time                       |  2.3080        | 
|                                          |                | 
| data required time                       |  2.3080        | 
| data arrival time                        | -2.0460        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2650        | 
-------------------------------------------------------------


 Timing Path to c_reg[52]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_53/B1          AOI21_X1  Rise  1.5820 0.0000 0.0890          1.647                                                     | 
|    i_0_8/i_53/ZN          AOI21_X1  Fall  1.6160 0.0340 0.0280 0.717026 3.93237  4.6494            2       100                    | 
|    i_0_8/i_52/A           INV_X1    Fall  1.6160 0.0000 0.0280          1.54936                                                   | 
|    i_0_8/i_52/ZN          INV_X1    Rise  1.6370 0.0210 0.0120 0.305506 1.67685  1.98236           1       100                    | 
|    i_0_8/i_51/B2          AOI21_X1  Rise  1.6370 0.0000 0.0120          1.67685                                                   | 
|    i_0_8/i_51/ZN          AOI21_X1  Fall  1.6590 0.0220 0.0150 0.753282 3.84775  4.60104           2       100                    | 
|    i_0_8/i_49/B2          OAI22_X1  Fall  1.6590 0.0000 0.0150          1.55047                                                   | 
|    i_0_8/i_49/ZN          OAI22_X1  Rise  1.7110 0.0520 0.0370 0.525769 2.57361  3.09938           1       100                    | 
|    i_0_8/i_48/B           XNOR2_X1  Rise  1.7110 0.0000 0.0370          2.57361                                                   | 
|    i_0_8/i_48/ZN          XNOR2_X1  Fall  1.7540 0.0430 0.0250 2.34829  6.88212  9.23041           5       100                    | 
|    i_0_8/Accumulator1[19]           Fall  1.7540 0.0000                                                                           | 
|    i_0_11/p_0[50]                   Fall  1.7540 0.0000                                                                           | 
|    i_0_11/i_112/A1        OR3_X1    Fall  1.7540 0.0000 0.0250          0.775543                                                  | 
|    i_0_11/i_112/ZN        OR3_X1    Fall  1.8260 0.0720 0.0140 0.24253  1.70023  1.94276           1       100                    | 
|    i_0_11/i_111/A         INV_X1    Fall  1.8260 0.0000 0.0140          1.54936                                                   | 
|    i_0_11/i_111/ZN        INV_X1    Rise  1.8410 0.0150 0.0080 0.121563 1.59903  1.72059           1       100                    | 
|    i_0_11/i_123/A1        NAND2_X1  Rise  1.8410 0.0000 0.0080          1.59903                                                   | 
|    i_0_11/i_123/ZN        NAND2_X1  Fall  1.8570 0.0160 0.0100 1.03966  2.64217  3.68183           2       100                    | 
|    i_0_11/i_167/A         INV_X1    Fall  1.8570 0.0000 0.0100          1.54936                                                   | 
|    i_0_11/i_167/ZN        INV_X1    Rise  1.8710 0.0140 0.0080 0.232829 1.6642   1.89703           1       100                    | 
|    i_0_11/i_164/A2        NAND2_X1  Rise  1.8710 0.0000 0.0080          1.6642                                                    | 
|    i_0_11/i_164/ZN        NAND2_X1  Fall  1.8990 0.0280 0.0200 1.06721  7.60133  8.66854           5       100                    | 
|    i_0_11/i_98/A2         NOR2_X1   Fall  1.8990 0.0000 0.0200          1.56385                                                   | 
|    i_0_11/i_98/ZN         NOR2_X1   Rise  1.9420 0.0430 0.0260 0.582474 3.19825  3.78072           2       100                    | 
|    i_0_11/i_95/A          AOI21_X1  Rise  1.9420 0.0000 0.0260          1.62635                                                   | 
|    i_0_11/i_95/ZN         AOI21_X1  Fall  1.9610 0.0190 0.0210 1.17358  1.68751  2.86109           1       100                    | 
|    i_0_11/p_1[52]                   Fall  1.9610 0.0000                                                                           | 
|    i_0_0_117/A1           AOI22_X1  Fall  1.9610 0.0000 0.0210          1.50384                                                   | 
|    i_0_0_117/ZN           AOI22_X1  Rise  2.0010 0.0400 0.0370 0.855384 1.70023  2.55561           1       100                    | 
|    i_0_0_116/A            INV_X1    Rise  2.0010 0.0000 0.0370          1.70023                                                   | 
|    i_0_0_116/ZN           INV_X1    Fall  2.0120 0.0110 0.0100 0.894958 1.14029  2.03525           1       100                    | 
|    c_reg[52]/D            DFF_X1    Fall  2.0120 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[52]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[52]/CK        DFF_X1        Rise  0.3140 0.0110 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3140 2.3140 | 
| library setup check                      | -0.0240 2.2900 | 
| data required time                       |  2.2900        | 
|                                          |                | 
| data required time                       |  2.2900        | 
| data arrival time                        | -2.0120        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2810        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[25]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_204/A1         NOR2_X1   Rise  1.7060 0.0000 0.0870          1.71447                                                   | 
|    i_0_8/i_204/ZN         NOR2_X1   Fall  1.7160 0.0100 0.0190 0.459975 1.6642   2.12417           1       100                    | 
|    i_0_8/i_203/A2         NAND2_X1  Fall  1.7160 0.0000 0.0190          1.50228                                                   | 
|    i_0_8/i_203/ZN         NAND2_X1  Rise  1.7400 0.0240 0.0120 1.03129  1.52209  2.55338           1       100                    | 
|    i_0_8/i_123/A1         NAND4_X1  Rise  1.7400 0.0000 0.0120          1.52136                                                   | 
|    i_0_8/i_123/ZN         NAND4_X1  Fall  1.7790 0.0390 0.0290 1.72366  3.90347  5.62713           2       100                    | 
|    i_0_8/i_122/A          OAI21_X1  Fall  1.7790 0.0000 0.0290          1.51857                                                   | 
|    i_0_8/i_122/ZN         OAI21_X1  Rise  1.8150 0.0360 0.0300 0.702915 3.22637  3.92929           2       100                    | 
|    i_0_8/i_87/A           OAI21_X1  Rise  1.8150 0.0000 0.0300          1.67072                                                   | 
|    i_0_8/i_87/ZN          OAI21_X1  Fall  1.8470 0.0320 0.0160 1.09432  4.17264  5.26696           2       100                    | 
|    i_0_8/i_86/A1          NAND2_X1  Fall  1.8470 0.0000 0.0160          1.5292                                                    | 
|    i_0_8/i_86/ZN          NAND2_X1  Rise  1.8650 0.0180 0.0100 0.245255 1.59903  1.84429           1       100                    | 
|    i_0_8/i_85/A1          NAND2_X1  Rise  1.8650 0.0000 0.0100          1.59903                                                   | 
|    i_0_8/i_85/ZN          NAND2_X1  Fall  1.8840 0.0190 0.0120 0.711479 3.8948   4.60628           2       100                    | 
|    i_0_8/i_78/A           XNOR2_X1  Fall  1.8840 0.0000 0.0120          2.12585                                                   | 
|    i_0_8/i_78/ZN          XNOR2_X1  Rise  1.9430 0.0590 0.0470 1.80638  5.94862  7.75499           4       100                    | 
|    i_0_8/Accumulator1[26]           Rise  1.9430 0.0000                                                                           | 
|    i_0_0_166/A2           AND2_X1   Rise  1.9430 0.0000 0.0470          0.97463                                                   | 
|    i_0_0_166/ZN           AND2_X1   Rise  1.9820 0.0390 0.0100 0.326061 1.14029  1.46635           1       100                    | 
|    Accumulator_reg[25]/D  DFF_X1    Rise  1.9820 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.2970 0.1320 0.1230 53.052   43.6784  96.7304           51      100      F    K        | 
|    Accumulator_reg[25]/CK DFF_X1    Rise  0.3130 0.0160 0.1230          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3130 2.3130 | 
| library setup check                      | -0.0340 2.2790 | 
| data required time                       |  2.2790        | 
|                                          |                | 
| data required time                       |  2.2790        | 
| data arrival time                        | -1.9820        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3000        | 
-------------------------------------------------------------


 Timing Path to c_reg[51]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790             18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800                      5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040             21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040                      1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270                      1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170                      1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130                      1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430                      1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130                      1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200                      1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100                      1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870                      1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220             1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880             1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880                      1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220             1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890             1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_53/B1          AOI21_X1  Rise  1.5820 0.0000 0.0890                      1.647                                                     | 
|    i_0_8/i_53/ZN          AOI21_X1  Fall  1.6160 0.0340 0.0280             0.717026 3.93237  4.6494            2       100                    | 
|    i_0_8/i_52/A           INV_X1    Fall  1.6160 0.0000 0.0280                      1.54936                                                   | 
|    i_0_8/i_52/ZN          INV_X1    Rise  1.6370 0.0210 0.0120             0.305506 1.67685  1.98236           1       100                    | 
|    i_0_8/i_51/B2          AOI21_X1  Rise  1.6370 0.0000 0.0120                      1.67685                                                   | 
|    i_0_8/i_51/ZN          AOI21_X1  Fall  1.6590 0.0220 0.0150             0.753282 3.84775  4.60104           2       100                    | 
|    i_0_8/i_49/B2          OAI22_X1  Fall  1.6590 0.0000 0.0150                      1.55047                                                   | 
|    i_0_8/i_49/ZN          OAI22_X1  Rise  1.7110 0.0520 0.0370             0.525769 2.57361  3.09938           1       100                    | 
|    i_0_8/i_48/B           XNOR2_X1  Rise  1.7110 0.0000 0.0370                      2.57361                                                   | 
|    i_0_8/i_48/ZN          XNOR2_X1  Fall  1.7540 0.0430 0.0250             2.34829  6.88212  9.23041           5       100                    | 
|    i_0_8/Accumulator1[19]           Fall  1.7540 0.0000                                                                                       | 
|    i_0_11/p_0[50]                   Fall  1.7540 0.0000                                                                                       | 
|    i_0_11/i_112/A1        OR3_X1    Fall  1.7540 0.0000 0.0250                      0.775543                                                  | 
|    i_0_11/i_112/ZN        OR3_X1    Fall  1.8260 0.0720 0.0140             0.24253  1.70023  1.94276           1       100                    | 
|    i_0_11/i_111/A         INV_X1    Fall  1.8260 0.0000 0.0140                      1.54936                                                   | 
|    i_0_11/i_111/ZN        INV_X1    Rise  1.8410 0.0150 0.0080             0.121563 1.59903  1.72059           1       100                    | 
|    i_0_11/i_123/A1        NAND2_X1  Rise  1.8410 0.0000 0.0080                      1.59903                                                   | 
|    i_0_11/i_123/ZN        NAND2_X1  Fall  1.8570 0.0160 0.0100             1.03966  2.64217  3.68183           2       100                    | 
|    i_0_11/i_167/A         INV_X1    Fall  1.8570 0.0000 0.0100                      1.54936                                                   | 
|    i_0_11/i_167/ZN        INV_X1    Rise  1.8710 0.0140 0.0080             0.232829 1.6642   1.89703           1       100                    | 
|    i_0_11/i_164/A2        NAND2_X1  Rise  1.8710 0.0000 0.0080                      1.6642                                                    | 
|    i_0_11/i_164/ZN        NAND2_X1  Fall  1.8990 0.0280 0.0200             1.06721  7.60133  8.66854           5       100                    | 
|    i_0_11/i_163/A         INV_X1    Fall  1.8990 0.0000 0.0200                      1.54936                                                   | 
|    i_0_11/i_163/ZN        INV_X1    Rise  1.9170 0.0180 0.0100             0.293008 1.62635  1.91936           1       100                    | 
|    i_0_11/i_158/A         AOI21_X1  Rise  1.9170 0.0000 0.0100                      1.62635                                                   | 
|    i_0_11/i_158/ZN        AOI21_X1  Fall  1.9310 0.0140 0.0130             0.792906 1.68751  2.48042           1       100                    | 
|    i_0_11/p_1[51]                   Fall  1.9310 0.0000                                                                                       | 
|    i_0_0_115/A1           AOI22_X1  Fall  1.9310 0.0000 0.0130                      1.50384                                                   | 
|    i_0_0_115/ZN           AOI22_X1  Rise  1.9710 0.0400 0.0390             1.45246  1.70023  3.15269           1       100                    | 
|    i_0_0_114/A            INV_X1    Rise  1.9750 0.0040 0.0390    0.0040            1.70023                                                   | 
|    i_0_0_114/ZN           INV_X1    Fall  1.9870 0.0120 0.0110             1.16005  1.14029  2.30034           1       100                    | 
|    c_reg[51]/D            DFF_X1    Fall  1.9870 0.0000 0.0110                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[51]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[51]/CK        DFF_X1        Rise  0.3140 0.0110 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3140 2.3140 | 
| library setup check                      | -0.0240 2.2900 | 
| data required time                       |  2.2900        | 
|                                          |                | 
| data required time                       |  2.2900        | 
| data arrival time                        | -1.9870        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3060        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[24]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_204/A1         NOR2_X1   Rise  1.7060 0.0000 0.0870          1.71447                                                   | 
|    i_0_8/i_204/ZN         NOR2_X1   Fall  1.7160 0.0100 0.0190 0.459975 1.6642   2.12417           1       100                    | 
|    i_0_8/i_203/A2         NAND2_X1  Fall  1.7160 0.0000 0.0190          1.50228                                                   | 
|    i_0_8/i_203/ZN         NAND2_X1  Rise  1.7400 0.0240 0.0120 1.03129  1.52209  2.55338           1       100                    | 
|    i_0_8/i_123/A1         NAND4_X1  Rise  1.7400 0.0000 0.0120          1.52136                                                   | 
|    i_0_8/i_123/ZN         NAND4_X1  Fall  1.7790 0.0390 0.0290 1.72366  3.90347  5.62713           2       100                    | 
|    i_0_8/i_122/A          OAI21_X1  Fall  1.7790 0.0000 0.0290          1.51857                                                   | 
|    i_0_8/i_122/ZN         OAI21_X1  Rise  1.8150 0.0360 0.0300 0.702915 3.22637  3.92929           2       100                    | 
|    i_0_8/i_87/A           OAI21_X1  Rise  1.8150 0.0000 0.0300          1.67072                                                   | 
|    i_0_8/i_87/ZN          OAI21_X1  Fall  1.8470 0.0320 0.0160 1.09432  4.17264  5.26696           2       100                    | 
|    i_0_8/i_76/B           XNOR2_X1  Fall  1.8470 0.0000 0.0160          2.36817                                                   | 
|    i_0_8/i_76/ZN          XNOR2_X1  Rise  1.9170 0.0700 0.0500 2.63253  5.90587  8.53841           4       100                    | 
|    i_0_8/Accumulator1[25]           Rise  1.9170 0.0000                                                                           | 
|    i_0_0_165/A2           AND2_X1   Rise  1.9170 0.0000 0.0500          0.97463                                                   | 
|    i_0_0_165/ZN           AND2_X1   Rise  1.9570 0.0400 0.0100 0.445347 1.14029  1.58564           1       100                    | 
|    Accumulator_reg[24]/D  DFF_X1    Rise  1.9570 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.2970 0.1320 0.1230 53.052   43.6784  96.7304           51      100      F    K        | 
|    Accumulator_reg[24]/CK DFF_X1    Rise  0.3120 0.0150 0.1230          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3120 2.3120 | 
| library setup check                      | -0.0340 2.2780 | 
| data required time                       |  2.2780        | 
|                                          |                | 
| data required time                       |  2.2780        | 
| data arrival time                        | -1.9570        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3240        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[27]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7610 0.1310 0.0790             18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7720 0.0110 0.0800                      5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9260 0.1540 0.1040             21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9310 0.0050 0.1040                      1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9580 0.0270 0.0270             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9580 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9580 0.0000 0.0270                      1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9870 0.0290 0.0170             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9870 0.0000 0.0170                      1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0100 0.0230 0.0130             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0100 0.0000 0.0130                      1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0680 0.0580 0.0430             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0680 0.0000 0.0430                      1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0950 0.0270 0.0130             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0950 0.0000 0.0130                      1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1260 0.0310 0.0200             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1260 0.0000 0.0200                      1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1410 0.0150 0.0100             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1410 0.0000 0.0100                      1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2700 0.1290 0.0870             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2700 0.0000 0.0870                      1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2910 0.0210 0.0220             1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2910 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4260 0.1350 0.0880             1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4260 0.0000 0.0880                      1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4470 0.0210 0.0220             1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4470 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5820 0.1350 0.0890             1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5820 0.0000 0.0890                      1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6040 0.0220 0.0230             1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6040 0.0000 0.0230                      1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7060 0.1020 0.0870             0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_204/A1         NOR2_X1   Rise  1.7060 0.0000 0.0870                      1.71447                                                   | 
|    i_0_8/i_204/ZN         NOR2_X1   Fall  1.7160 0.0100 0.0190             0.459975 1.6642   2.12417           1       100                    | 
|    i_0_8/i_203/A2         NAND2_X1  Fall  1.7160 0.0000 0.0190                      1.50228                                                   | 
|    i_0_8/i_203/ZN         NAND2_X1  Rise  1.7400 0.0240 0.0120             1.03129  1.52209  2.55338           1       100                    | 
|    i_0_8/i_123/A1         NAND4_X1  Rise  1.7400 0.0000 0.0120                      1.52136                                                   | 
|    i_0_8/i_123/ZN         NAND4_X1  Fall  1.7790 0.0390 0.0290             1.72366  3.90347  5.62713           2       100                    | 
|    i_0_8/i_122/A          OAI21_X1  Fall  1.7790 0.0000 0.0290                      1.51857                                                   | 
|    i_0_8/i_122/ZN         OAI21_X1  Rise  1.8150 0.0360 0.0300             0.702915 3.22637  3.92929           2       100                    | 
|    i_0_8/i_112/C2         OAI211_X1 Rise  1.8150 0.0000 0.0300                      1.52473                                                   | 
|    i_0_8/i_112/ZN         OAI211_X1 Fall  1.8480 0.0330 0.0200             1.34176  1.70023  3.04199           1       100                    | 
|    i_0_8/i_110/A          INV_X1    Fall  1.8480 0.0000 0.0200                      1.54936                                                   | 
|    i_0_8/i_110/ZN         INV_X1    Rise  1.8740 0.0260 0.0150             0.882452 3.8948   4.77726           2       100                    | 
|    i_0_8/i_82/A           XNOR2_X1  Rise  1.8740 0.0000 0.0150                      2.23275                                                   | 
|    i_0_8/i_82/ZN          XNOR2_X1  Rise  1.9270 0.0530 0.0430             1.85446  5.14573  7.0002            4       100                    | 
|    i_0_8/Accumulator1[28]           Rise  1.9270 0.0000                                                                                       | 
|    i_0_0_168/A2           AND2_X1   Rise  1.9290 0.0020 0.0430    0.0020            0.97463                                                   | 
|    i_0_0_168/ZN           AND2_X1   Rise  1.9680 0.0390 0.0100             0.29678  1.14029  1.43707           1       100                    | 
|    Accumulator_reg[27]/D  DFF_X1    Rise  1.9680 0.0000 0.0100                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.2970 0.1320 0.1230 53.052   43.6784  96.7304           51      100      F    K        | 
|    Accumulator_reg[27]/CK DFF_X1    Rise  0.3420 0.0450 0.1230          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3420 2.3420 | 
| library setup check                      | -0.0340 2.3080 | 
| data required time                       |  2.3080        | 
|                                          |                | 
| data required time                       |  2.3080        | 
| data arrival time                        | -1.9680        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3430        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[22]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[4]/CK      DFF_X1    Rise  0.3330 0.0290 0.1350          0.949653                                    F             | 
|    counter_reg[4]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.35377  6.42087  7.77464           3       100      F             | 
|    i_0_0_400/A3           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.48992                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5370 0.0940 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5370 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6250 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6260 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7570 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7680 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9220 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9270 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9540 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9540 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9540 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9830 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9830 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0060 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0060 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0640 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0640 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0910 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0910 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1220 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1220 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1370 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1370 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2660 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2660 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2870 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2870 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4220 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4220 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4430 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4430 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5780 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5780 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6000 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6000 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7020 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_65/B1          AOI21_X1  Rise  1.7020 0.0000 0.0870          1.647                                                     | 
|    i_0_8/i_65/ZN          AOI21_X1  Fall  1.7350 0.0330 0.0270 0.448425 3.80404  4.25246           2       100                    | 
|    i_0_8/i_64/B2          OAI21_X1  Fall  1.7350 0.0000 0.0270          1.55833                                                   | 
|    i_0_8/i_64/ZN          OAI21_X1  Rise  1.7750 0.0400 0.0200 0.23995  1.70023  1.94018           1       100                    | 
|    i_0_8/i_63/A           INV_X1    Rise  1.7750 0.0000 0.0200          1.70023                                                   | 
|    i_0_8/i_63/ZN          INV_X1    Fall  1.7910 0.0160 0.0090 1.36175  3.80404  5.16579           2       100                    | 
|    i_0_8/i_61/B2          OAI21_X1  Fall  1.7910 0.0000 0.0090          1.55833                                                   | 
|    i_0_8/i_61/ZN          OAI21_X1  Rise  1.8290 0.0380 0.0240 0.370474 2.57361  2.94408           1       100                    | 
|    i_0_8/i_60/B           XNOR2_X1  Rise  1.8290 0.0000 0.0240          2.57361                                                   | 
|    i_0_8/i_60/ZN          XNOR2_X1  Rise  1.8830 0.0540 0.0410 1.39709  5.14574  6.54283           4       100                    | 
|    i_0_8/Accumulator1[23]           Rise  1.8830 0.0000                                                                           | 
|    i_0_0_163/A2           AND2_X1   Rise  1.8830 0.0000 0.0410          0.97463                                                   | 
|    i_0_0_163/ZN           AND2_X1   Rise  1.9240 0.0410 0.0110 1.12904  1.14029  2.26933           1       100                    | 
|    Accumulator_reg[22]/D  DFF_X1    Rise  1.9240 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.2960 0.1310 0.1120 42.3508  44.5349  86.8857           52      100      F    K        | 
|    Accumulator_reg[22]/CK DFF_X1    Rise  0.3010 0.0050 0.1120          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3010 2.3010 | 
| library setup check                      | -0.0330 2.2680 | 
| data required time                       |  2.2680        | 
|                                          |                | 
| data required time                       |  2.2680        | 
| data arrival time                        | -1.9240        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3470        | 
-------------------------------------------------------------


 Timing Path to c_reg[50]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c30/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c30/Z          CLKBUF_X2 Fall  0.7740 0.1440 0.0910             18.8367  58.9458  77.7825           26      100                    | 
|    i_0_0_397/A2           NOR2_X4   Fall  0.7780 0.0040 0.0910                      6.33856                                                   | 
|    i_0_0_397/ZN           NOR2_X4   Rise  0.9320 0.1540 0.1020             31.5501  49.2245  80.7746           31      100                    | 
|    i_0_0_335/C2           AOI222_X1 Rise  0.9400 0.0080 0.1020                      1.58671                                                   | 
|    i_0_0_335/ZN           AOI222_X1 Fall  0.9900 0.0500 0.0320             0.288849 3.36582  3.65467           2       100                    | 
|    i_0_0_236/A1           NOR2_X1   Fall  0.9900 0.0000 0.0320                      1.41309                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Rise  1.0440 0.0540 0.0350             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Rise  1.0440 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Rise  1.0440 0.0000 0.0350                      1.59903                                                   | 
|    i_0_8/i_190/ZN         NAND2_X1  Fall  1.0700 0.0260 0.0160             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Fall  1.0700 0.0000 0.0160                      1.40993                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Rise  1.1180 0.0480 0.0350             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Rise  1.1180 0.0000 0.0350                      1.61561                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Fall  1.1530 0.0350 0.0180             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Fall  1.1530 0.0000 0.0180                      1.51857                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Rise  1.1780 0.0250 0.0200             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Rise  1.1780 0.0000 0.0200                      1.6642                                                    | 
|    i_0_8/i_186/ZN         NAND2_X1  Fall  1.2050 0.0270 0.0160             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Fall  1.2050 0.0000 0.0160                      1.55272                                                   | 
|    i_0_8/i_180/ZN         NOR3_X1   Rise  1.2620 0.0570 0.0310             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Rise  1.2620 0.0000 0.0310                      1.60595                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Fall  1.2880 0.0260 0.0160             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_29/B1          AOI21_X1  Fall  1.2880 0.0000 0.0160                      1.44682                                                   | 
|    i_0_8/i_29/ZN          AOI21_X1  Rise  1.3320 0.0440 0.0350             0.678012 3.93237  4.61039           2       100                    | 
|    i_0_8/i_28/A           INV_X1    Rise  1.3320 0.0000 0.0350                      1.70023                                                   | 
|    i_0_8/i_28/ZN          INV_X1    Fall  1.3430 0.0110 0.0100             0.516934 1.67685  2.19379           1       100                    | 
|    i_0_8/i_27/B2          AOI21_X1  Fall  1.3430 0.0000 0.0100                      1.40993                                                   | 
|    i_0_8/i_27/ZN          AOI21_X1  Rise  1.3890 0.0460 0.0350             0.693985 3.84775  4.54174           2       100                    | 
|    i_0_8/i_25/B2          OAI22_X1  Rise  1.3890 0.0000 0.0350                      1.61561                                                   | 
|    i_0_8/i_25/ZN          OAI22_X1  Fall  1.4200 0.0310 0.0160             0.249085 2.57361  2.82269           1       100                    | 
|    i_0_8/i_24/B           XNOR2_X1  Fall  1.4200 0.0000 0.0160                      2.36817                                                   | 
|    i_0_8/i_24/ZN          XNOR2_X1  Fall  1.4730 0.0530 0.0210             1.62055  5.16469  6.78524           4       100                    | 
|    i_0_8/Accumulator1[11]           Fall  1.4730 0.0000                                                                                       | 
|    i_0_11/p_0[42]                   Fall  1.4730 0.0000                                                                                       | 
|    i_0_11/i_116/A1        OR3_X1    Fall  1.4730 0.0000 0.0210                      0.775543                                                  | 
|    i_0_11/i_116/ZN        OR3_X1    Fall  1.5490 0.0760 0.0160             1.36429  2.66128  4.02558           2       100                    | 
|    i_0_11/i_115/A1        OR2_X1    Fall  1.5490 0.0000 0.0160                      0.792385                                                  | 
|    i_0_11/i_115/ZN        OR2_X1    Fall  1.5980 0.0490 0.0100             0.391604 1.70023  2.09183           1       100                    | 
|    i_0_11/i_271/A         INV_X1    Fall  1.5980 0.0000 0.0100                      1.54936                                                   | 
|    i_0_11/i_271/ZN        INV_X1    Rise  1.6200 0.0220 0.0140             1.8745   3.298    5.1725            2       100                    | 
|    i_0_11/i_184/A3        NAND4_X1  Rise  1.6200 0.0000 0.0140                      1.63809                                                   | 
|    i_0_11/i_184/ZN        NAND4_X1  Fall  1.6600 0.0400 0.0240             0.745931 3.37708  4.12301           2       100                    | 
|    i_0_11/i_183/A         INV_X1    Fall  1.6600 0.0000 0.0240                      1.54936                                                   | 
|    i_0_11/i_183/ZN        INV_X1    Rise  1.6910 0.0310 0.0180             1.25173  4.74748  5.9992            3       100                    | 
|    i_0_11/i_182/A1        NAND4_X1  Rise  1.6910 0.0000 0.0180                      1.52136                                                   | 
|    i_0_11/i_182/ZN        NAND4_X1  Fall  1.7280 0.0370 0.0250             1.17771  3.37708  4.5548            2       100                    | 
|    i_0_11/i_181/A         INV_X1    Fall  1.7280 0.0000 0.0250                      1.54936                                                   | 
|    i_0_11/i_181/ZN        INV_X1    Rise  1.7580 0.0300 0.0170             0.82359  4.74748  5.57107           3       100                    | 
|    i_0_11/i_166/A1        NAND2_X1  Rise  1.7580 0.0000 0.0170                      1.59903                                                   | 
|    i_0_11/i_166/ZN        NAND2_X1  Fall  1.7780 0.0200 0.0110             0.381019 3.37708  3.7581            2       100                    | 
|    i_0_11/i_88/A          INV_X1    Fall  1.7780 0.0000 0.0110                      1.54936                                                   | 
|    i_0_11/i_88/ZN         INV_X1    Rise  1.8110 0.0330 0.0240             1.67669  7.93679  9.61348           5       100                    | 
|    i_0_11/i_157/A1        NAND3_X1  Rise  1.8110 0.0000 0.0240                      1.59029                                                   | 
|    i_0_11/i_157/ZN        NAND3_X1  Fall  1.8400 0.0290 0.0180             0.70936  3.29926  4.00862           2       100                    | 
|    i_0_11/i_156/A1        NAND2_X1  Fall  1.8400 0.0000 0.0180                      1.5292                                                    | 
|    i_0_11/i_156/ZN        NAND2_X1  Rise  1.8600 0.0200 0.0130             0.414233 1.59903  2.01327           1       100                    | 
|    i_0_11/i_155/A1        NAND2_X1  Rise  1.8600 0.0000 0.0130                      1.59903                                                   | 
|    i_0_11/i_155/ZN        NAND2_X1  Fall  1.8750 0.0150 0.0090             0.653724 1.70023  2.35395           1       100                    | 
|    i_0_11/i_154/A         INV_X1    Fall  1.8750 0.0000 0.0090                      1.54936                                                   | 
|    i_0_11/i_154/ZN        INV_X1    Rise  1.8880 0.0130 0.0080             0.344855 1.68751  2.03237           1       100                    | 
|    i_0_11/p_1[50]                   Rise  1.8880 0.0000                                                                                       | 
|    i_0_0_113/A1           AOI22_X1  Rise  1.8880 0.0000 0.0080                      1.68751                                                   | 
|    i_0_0_113/ZN           AOI22_X1  Fall  1.9050 0.0170 0.0230             1.47585  1.70023  3.17608           1       100                    | 
|    i_0_0_112/A            INV_X1    Fall  1.9050 0.0000 0.0230                      1.54936                                                   | 
|    i_0_0_112/ZN           INV_X1    Rise  1.9280 0.0230 0.0120             2.01376  1.14029  3.15405           1       100                    | 
|    c_reg[50]/D            DFF_X1    Rise  1.9290 0.0010 0.0120    0.0010            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[50]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[50]/CK        DFF_X1        Rise  0.3140 0.0110 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3140 2.3140 | 
| library setup check                      | -0.0320 2.2820 | 
| data required time                       |  2.2820        | 
|                                          |                | 
| data required time                       |  2.2820        | 
| data arrival time                        | -1.9290        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3560        | 
-------------------------------------------------------------


 Timing Path to c_reg[49]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c30/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c30/Z          CLKBUF_X2 Fall  0.7740 0.1440 0.0910 18.8367  58.9458  77.7825           26      100                    | 
|    i_0_0_397/A2           NOR2_X4   Fall  0.7780 0.0040 0.0910          6.33856                                                   | 
|    i_0_0_397/ZN           NOR2_X4   Rise  0.9320 0.1540 0.1020 31.5501  49.2245  80.7746           31      100                    | 
|    i_0_0_335/C2           AOI222_X1 Rise  0.9400 0.0080 0.1020          1.58671                                                   | 
|    i_0_0_335/ZN           AOI222_X1 Fall  0.9900 0.0500 0.0320 0.288849 3.36582  3.65467           2       100                    | 
|    i_0_0_236/A1           NOR2_X1   Fall  0.9900 0.0000 0.0320          1.41309                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Rise  1.0440 0.0540 0.0350 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Rise  1.0440 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Rise  1.0440 0.0000 0.0350          1.59903                                                   | 
|    i_0_8/i_190/ZN         NAND2_X1  Fall  1.0700 0.0260 0.0160 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Fall  1.0700 0.0000 0.0160          1.40993                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Rise  1.1180 0.0480 0.0350 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Rise  1.1180 0.0000 0.0350          1.61561                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Fall  1.1530 0.0350 0.0180 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Fall  1.1530 0.0000 0.0180          1.51857                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Rise  1.1780 0.0250 0.0200 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Rise  1.1780 0.0000 0.0200          1.6642                                                    | 
|    i_0_8/i_186/ZN         NAND2_X1  Fall  1.2050 0.0270 0.0160 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Fall  1.2050 0.0000 0.0160          1.55272                                                   | 
|    i_0_8/i_180/ZN         NOR3_X1   Rise  1.2620 0.0570 0.0310 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Rise  1.2620 0.0000 0.0310          1.60595                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Fall  1.2880 0.0260 0.0160 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_29/B1          AOI21_X1  Fall  1.2880 0.0000 0.0160          1.44682                                                   | 
|    i_0_8/i_29/ZN          AOI21_X1  Rise  1.3320 0.0440 0.0350 0.678012 3.93237  4.61039           2       100                    | 
|    i_0_8/i_28/A           INV_X1    Rise  1.3320 0.0000 0.0350          1.70023                                                   | 
|    i_0_8/i_28/ZN          INV_X1    Fall  1.3430 0.0110 0.0100 0.516934 1.67685  2.19379           1       100                    | 
|    i_0_8/i_27/B2          AOI21_X1  Fall  1.3430 0.0000 0.0100          1.40993                                                   | 
|    i_0_8/i_27/ZN          AOI21_X1  Rise  1.3890 0.0460 0.0350 0.693985 3.84775  4.54174           2       100                    | 
|    i_0_8/i_25/B2          OAI22_X1  Rise  1.3890 0.0000 0.0350          1.61561                                                   | 
|    i_0_8/i_25/ZN          OAI22_X1  Fall  1.4200 0.0310 0.0160 0.249085 2.57361  2.82269           1       100                    | 
|    i_0_8/i_24/B           XNOR2_X1  Fall  1.4200 0.0000 0.0160          2.36817                                                   | 
|    i_0_8/i_24/ZN          XNOR2_X1  Fall  1.4730 0.0530 0.0210 1.62055  5.16469  6.78524           4       100                    | 
|    i_0_8/Accumulator1[11]           Fall  1.4730 0.0000                                                                           | 
|    i_0_11/p_0[42]                   Fall  1.4730 0.0000                                                                           | 
|    i_0_11/i_116/A1        OR3_X1    Fall  1.4730 0.0000 0.0210          0.775543                                                  | 
|    i_0_11/i_116/ZN        OR3_X1    Fall  1.5490 0.0760 0.0160 1.36429  2.66128  4.02558           2       100                    | 
|    i_0_11/i_115/A1        OR2_X1    Fall  1.5490 0.0000 0.0160          0.792385                                                  | 
|    i_0_11/i_115/ZN        OR2_X1    Fall  1.5980 0.0490 0.0100 0.391604 1.70023  2.09183           1       100                    | 
|    i_0_11/i_271/A         INV_X1    Fall  1.5980 0.0000 0.0100          1.54936                                                   | 
|    i_0_11/i_271/ZN        INV_X1    Rise  1.6200 0.0220 0.0140 1.8745   3.298    5.1725            2       100                    | 
|    i_0_11/i_184/A3        NAND4_X1  Rise  1.6200 0.0000 0.0140          1.63809                                                   | 
|    i_0_11/i_184/ZN        NAND4_X1  Fall  1.6600 0.0400 0.0240 0.745931 3.37708  4.12301           2       100                    | 
|    i_0_11/i_183/A         INV_X1    Fall  1.6600 0.0000 0.0240          1.54936                                                   | 
|    i_0_11/i_183/ZN        INV_X1    Rise  1.6910 0.0310 0.0180 1.25173  4.74748  5.9992            3       100                    | 
|    i_0_11/i_182/A1        NAND4_X1  Rise  1.6910 0.0000 0.0180          1.52136                                                   | 
|    i_0_11/i_182/ZN        NAND4_X1  Fall  1.7280 0.0370 0.0250 1.17771  3.37708  4.5548            2       100                    | 
|    i_0_11/i_181/A         INV_X1    Fall  1.7280 0.0000 0.0250          1.54936                                                   | 
|    i_0_11/i_181/ZN        INV_X1    Rise  1.7580 0.0300 0.0170 0.82359  4.74748  5.57107           3       100                    | 
|    i_0_11/i_166/A1        NAND2_X1  Rise  1.7580 0.0000 0.0170          1.59903                                                   | 
|    i_0_11/i_166/ZN        NAND2_X1  Fall  1.7780 0.0200 0.0110 0.381019 3.37708  3.7581            2       100                    | 
|    i_0_11/i_88/A          INV_X1    Fall  1.7780 0.0000 0.0110          1.54936                                                   | 
|    i_0_11/i_88/ZN         INV_X1    Rise  1.8110 0.0330 0.0240 1.67669  7.93679  9.61348           5       100                    | 
|    i_0_11/i_157/A1        NAND3_X1  Rise  1.8110 0.0000 0.0240          1.59029                                                   | 
|    i_0_11/i_157/ZN        NAND3_X1  Fall  1.8400 0.0290 0.0180 0.70936  3.29926  4.00862           2       100                    | 
|    i_0_11/i_132/A         INV_X1    Fall  1.8400 0.0000 0.0180          1.54936                                                   | 
|    i_0_11/i_132/ZN        INV_X1    Rise  1.8570 0.0170 0.0090 0.152939 1.62635  1.77929           1       100                    | 
|    i_0_11/i_86/A          AOI21_X1  Rise  1.8570 0.0000 0.0090          1.62635                                                   | 
|    i_0_11/i_86/ZN         AOI21_X1  Fall  1.8700 0.0130 0.0180 0.590596 1.68751  2.27811           1       100                    | 
|    i_0_11/p_1[49]                   Fall  1.8700 0.0000                                                                           | 
|    i_0_0_111/A1           AOI22_X1  Fall  1.8700 0.0000 0.0180          1.50384                                                   | 
|    i_0_0_111/ZN           AOI22_X1  Rise  1.9140 0.0440 0.0400 1.76984  1.70023  3.47007           1       100                    | 
|    i_0_0_110/A            INV_X1    Rise  1.9140 0.0000 0.0400          1.70023                                                   | 
|    i_0_0_110/ZN           INV_X1    Fall  1.9260 0.0120 0.0110 1.3726   1.14029  2.51289           1       100                    | 
|    c_reg[49]/D            DFF_X1    Fall  1.9260 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[49]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[49]/CK        DFF_X1        Rise  0.3140 0.0110 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3140 2.3140 | 
| library setup check                      | -0.0240 2.2900 | 
| data required time                       |  2.2900        | 
|                                          |                | 
| data required time                       |  2.2900        | 
| data arrival time                        | -1.9260        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3670        | 
-------------------------------------------------------------


 Timing Path to c_reg[48]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c30/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c30/Z          CLKBUF_X2 Fall  0.7740 0.1440 0.0910 18.8367  58.9458  77.7825           26      100                    | 
|    i_0_0_397/A2           NOR2_X4   Fall  0.7780 0.0040 0.0910          6.33856                                                   | 
|    i_0_0_397/ZN           NOR2_X4   Rise  0.9320 0.1540 0.1020 31.5501  49.2245  80.7746           31      100                    | 
|    i_0_0_335/C2           AOI222_X1 Rise  0.9400 0.0080 0.1020          1.58671                                                   | 
|    i_0_0_335/ZN           AOI222_X1 Fall  0.9900 0.0500 0.0320 0.288849 3.36582  3.65467           2       100                    | 
|    i_0_0_236/A1           NOR2_X1   Fall  0.9900 0.0000 0.0320          1.41309                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Rise  1.0440 0.0540 0.0350 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Rise  1.0440 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Rise  1.0440 0.0000 0.0350          1.59903                                                   | 
|    i_0_8/i_190/ZN         NAND2_X1  Fall  1.0700 0.0260 0.0160 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Fall  1.0700 0.0000 0.0160          1.40993                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Rise  1.1180 0.0480 0.0350 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Rise  1.1180 0.0000 0.0350          1.61561                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Fall  1.1530 0.0350 0.0180 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Fall  1.1530 0.0000 0.0180          1.51857                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Rise  1.1780 0.0250 0.0200 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Rise  1.1780 0.0000 0.0200          1.6642                                                    | 
|    i_0_8/i_186/ZN         NAND2_X1  Fall  1.2050 0.0270 0.0160 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Fall  1.2050 0.0000 0.0160          1.55272                                                   | 
|    i_0_8/i_180/ZN         NOR3_X1   Rise  1.2620 0.0570 0.0310 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Rise  1.2620 0.0000 0.0310          1.60595                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Fall  1.2880 0.0260 0.0160 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_29/B1          AOI21_X1  Fall  1.2880 0.0000 0.0160          1.44682                                                   | 
|    i_0_8/i_29/ZN          AOI21_X1  Rise  1.3320 0.0440 0.0350 0.678012 3.93237  4.61039           2       100                    | 
|    i_0_8/i_28/A           INV_X1    Rise  1.3320 0.0000 0.0350          1.70023                                                   | 
|    i_0_8/i_28/ZN          INV_X1    Fall  1.3430 0.0110 0.0100 0.516934 1.67685  2.19379           1       100                    | 
|    i_0_8/i_27/B2          AOI21_X1  Fall  1.3430 0.0000 0.0100          1.40993                                                   | 
|    i_0_8/i_27/ZN          AOI21_X1  Rise  1.3890 0.0460 0.0350 0.693985 3.84775  4.54174           2       100                    | 
|    i_0_8/i_25/B2          OAI22_X1  Rise  1.3890 0.0000 0.0350          1.61561                                                   | 
|    i_0_8/i_25/ZN          OAI22_X1  Fall  1.4200 0.0310 0.0160 0.249085 2.57361  2.82269           1       100                    | 
|    i_0_8/i_24/B           XNOR2_X1  Fall  1.4200 0.0000 0.0160          2.36817                                                   | 
|    i_0_8/i_24/ZN          XNOR2_X1  Fall  1.4730 0.0530 0.0210 1.62055  5.16469  6.78524           4       100                    | 
|    i_0_8/Accumulator1[11]           Fall  1.4730 0.0000                                                                           | 
|    i_0_11/p_0[42]                   Fall  1.4730 0.0000                                                                           | 
|    i_0_11/i_116/A1        OR3_X1    Fall  1.4730 0.0000 0.0210          0.775543                                                  | 
|    i_0_11/i_116/ZN        OR3_X1    Fall  1.5490 0.0760 0.0160 1.36429  2.66128  4.02558           2       100                    | 
|    i_0_11/i_115/A1        OR2_X1    Fall  1.5490 0.0000 0.0160          0.792385                                                  | 
|    i_0_11/i_115/ZN        OR2_X1    Fall  1.5980 0.0490 0.0100 0.391604 1.70023  2.09183           1       100                    | 
|    i_0_11/i_271/A         INV_X1    Fall  1.5980 0.0000 0.0100          1.54936                                                   | 
|    i_0_11/i_271/ZN        INV_X1    Rise  1.6200 0.0220 0.0140 1.8745   3.298    5.1725            2       100                    | 
|    i_0_11/i_184/A3        NAND4_X1  Rise  1.6200 0.0000 0.0140          1.63809                                                   | 
|    i_0_11/i_184/ZN        NAND4_X1  Fall  1.6600 0.0400 0.0240 0.745931 3.37708  4.12301           2       100                    | 
|    i_0_11/i_183/A         INV_X1    Fall  1.6600 0.0000 0.0240          1.54936                                                   | 
|    i_0_11/i_183/ZN        INV_X1    Rise  1.6910 0.0310 0.0180 1.25173  4.74748  5.9992            3       100                    | 
|    i_0_11/i_182/A1        NAND4_X1  Rise  1.6910 0.0000 0.0180          1.52136                                                   | 
|    i_0_11/i_182/ZN        NAND4_X1  Fall  1.7280 0.0370 0.0250 1.17771  3.37708  4.5548            2       100                    | 
|    i_0_11/i_181/A         INV_X1    Fall  1.7280 0.0000 0.0250          1.54936                                                   | 
|    i_0_11/i_181/ZN        INV_X1    Rise  1.7580 0.0300 0.0170 0.82359  4.74748  5.57107           3       100                    | 
|    i_0_11/i_166/A1        NAND2_X1  Rise  1.7580 0.0000 0.0170          1.59903                                                   | 
|    i_0_11/i_166/ZN        NAND2_X1  Fall  1.7780 0.0200 0.0110 0.381019 3.37708  3.7581            2       100                    | 
|    i_0_11/i_88/A          INV_X1    Fall  1.7780 0.0000 0.0110          1.54936                                                   | 
|    i_0_11/i_88/ZN         INV_X1    Rise  1.8110 0.0330 0.0240 1.67669  7.93679  9.61348           5       100                    | 
|    i_0_11/i_134/A1        NAND2_X1  Rise  1.8110 0.0000 0.0240          1.59903                                                   | 
|    i_0_11/i_134/ZN        NAND2_X1  Fall  1.8350 0.0240 0.0140 1.22938  3.37708  4.60646           2       100                    | 
|    i_0_11/i_133/A         INV_X1    Fall  1.8350 0.0000 0.0140          1.54936                                                   | 
|    i_0_11/i_133/ZN        INV_X1    Rise  1.8500 0.0150 0.0080 0.117594 1.62635  1.74395           1       100                    | 
|    i_0_11/i_85/A          AOI21_X1  Rise  1.8500 0.0000 0.0080          1.62635                                                   | 
|    i_0_11/i_85/ZN         AOI21_X1  Fall  1.8620 0.0120 0.0180 0.572724 1.68751  2.26024           1       100                    | 
|    i_0_11/p_1[48]                   Fall  1.8620 0.0000                                                                           | 
|    i_0_0_109/A1           AOI22_X1  Fall  1.8620 0.0000 0.0180          1.50384                                                   | 
|    i_0_0_109/ZN           AOI22_X1  Rise  1.9090 0.0470 0.0430 2.33047  1.70023  4.0307            1       100                    | 
|    i_0_0_108/A            INV_X1    Rise  1.9090 0.0000 0.0430          1.70023                                                   | 
|    i_0_0_108/ZN           INV_X1    Fall  1.9230 0.0140 0.0120 1.7908   1.14029  2.93109           1       100                    | 
|    c_reg[48]/D            DFF_X1    Fall  1.9230 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[48]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[48]/CK        DFF_X1        Rise  0.3140 0.0110 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3140 2.3140 | 
| library setup check                      | -0.0240 2.2900 | 
| data required time                       |  2.2900        | 
|                                          |                | 
| data required time                       |  2.2900        | 
| data arrival time                        | -1.9230        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3700        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[21]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[4]/CK      DFF_X1    Rise  0.3330 0.0290 0.1350          0.949653                                    F             | 
|    counter_reg[4]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.35377  6.42087  7.77464           3       100      F             | 
|    i_0_0_400/A3           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.48992                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5370 0.0940 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5370 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6250 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6260 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7570 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7680 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9220 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9270 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9540 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9540 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9540 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9830 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9830 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0060 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0060 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0640 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0640 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0910 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0910 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1220 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1220 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1370 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1370 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2660 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2660 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2870 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2870 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4220 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4220 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4430 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4430 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5780 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5780 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6000 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6000 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7020 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_65/B1          AOI21_X1  Rise  1.7020 0.0000 0.0870          1.647                                                     | 
|    i_0_8/i_65/ZN          AOI21_X1  Fall  1.7350 0.0330 0.0270 0.448425 3.80404  4.25246           2       100                    | 
|    i_0_8/i_64/B2          OAI21_X1  Fall  1.7350 0.0000 0.0270          1.55833                                                   | 
|    i_0_8/i_64/ZN          OAI21_X1  Rise  1.7750 0.0400 0.0200 0.23995  1.70023  1.94018           1       100                    | 
|    i_0_8/i_63/A           INV_X1    Rise  1.7750 0.0000 0.0200          1.70023                                                   | 
|    i_0_8/i_63/ZN          INV_X1    Fall  1.7910 0.0160 0.0090 1.36175  3.80404  5.16579           2       100                    | 
|    i_0_8/i_58/A           XOR2_X1   Fall  1.7910 0.0000 0.0090          2.18123                                                   | 
|    i_0_8/i_58/Z           XOR2_X1   Rise  1.8530 0.0620 0.0540 2.45377  6.17697  8.63075           5       100                    | 
|    i_0_8/Accumulator1[22]           Rise  1.8530 0.0000                                                                           | 
|    i_0_0_162/A2           AND2_X1   Rise  1.8530 0.0000 0.0540          0.97463                                                   | 
|    i_0_0_162/ZN           AND2_X1   Rise  1.8930 0.0400 0.0100 0.32408  1.14029  1.46437           1       100                    | 
|    Accumulator_reg[21]/D  DFF_X1    Rise  1.8930 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.2960 0.1310 0.1120 42.3508  44.5349  86.8857           52      100      F    K        | 
|    Accumulator_reg[21]/CK DFF_X1    Rise  0.3000 0.0040 0.1120          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3000 2.3000 | 
| library setup check                      | -0.0330 2.2670 | 
| data required time                       |  2.2670        | 
|                                          |                | 
| data required time                       |  2.2670        | 
| data arrival time                        | -1.8930        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3770        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[23]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[4]/CK      DFF_X1    Rise  0.3330 0.0290 0.1350          0.949653                                    F             | 
|    counter_reg[4]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.35377  6.42087  7.77464           3       100      F             | 
|    i_0_0_400/A3           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.48992                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5370 0.0940 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5370 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6250 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6260 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7570 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7680 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9220 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9270 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9540 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9540 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9540 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9830 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9830 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0060 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0060 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0640 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0640 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0910 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0910 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1220 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1220 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1370 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1370 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2660 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2660 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2870 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2870 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4220 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4220 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4430 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4430 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5780 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5780 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6000 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6000 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7020 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_204/A1         NOR2_X1   Rise  1.7020 0.0000 0.0870          1.71447                                                   | 
|    i_0_8/i_204/ZN         NOR2_X1   Fall  1.7120 0.0100 0.0190 0.459975 1.6642   2.12417           1       100                    | 
|    i_0_8/i_203/A2         NAND2_X1  Fall  1.7120 0.0000 0.0190          1.50228                                                   | 
|    i_0_8/i_203/ZN         NAND2_X1  Rise  1.7360 0.0240 0.0120 1.03129  1.52209  2.55338           1       100                    | 
|    i_0_8/i_123/A1         NAND4_X1  Rise  1.7360 0.0000 0.0120          1.52136                                                   | 
|    i_0_8/i_123/ZN         NAND4_X1  Fall  1.7750 0.0390 0.0290 1.72366  3.90347  5.62713           2       100                    | 
|    i_0_8/i_68/A           XNOR2_X1  Fall  1.7750 0.0000 0.0290          2.12585                                                   | 
|    i_0_8/i_68/ZN          XNOR2_X1  Rise  1.8370 0.0620 0.0430 1.67352  5.15246  6.82598           4       100                    | 
|    i_0_8/Accumulator1[24]           Rise  1.8370 0.0000                                                                           | 
|    i_0_0_164/A2           AND2_X1   Rise  1.8370 0.0000 0.0430          0.97463                                                   | 
|    i_0_0_164/ZN           AND2_X1   Rise  1.8770 0.0400 0.0110 0.664095 1.14029  1.80439           1       100                    | 
|    Accumulator_reg[23]/D  DFF_X1    Rise  1.8770 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.2960 0.1310 0.1120 42.3508  44.5349  86.8857           52      100      F    K        | 
|    Accumulator_reg[23]/CK DFF_X1    Rise  0.3010 0.0050 0.1120          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3010 2.3010 | 
| library setup check                      | -0.0330 2.2680 | 
| data required time                       |  2.2680        | 
|                                          |                | 
| data required time                       |  2.2680        | 
| data arrival time                        | -1.8770        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3940        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[20]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[4]/CK      DFF_X1    Rise  0.3330 0.0290 0.1350          0.949653                                    F             | 
|    counter_reg[4]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.35377  6.42087  7.77464           3       100      F             | 
|    i_0_0_400/A3           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.48992                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5370 0.0940 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5370 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6250 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6260 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7570 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7680 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9220 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9270 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9540 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9540 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9540 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9830 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9830 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0060 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0060 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0640 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0640 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0910 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0910 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1220 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1220 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1370 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1370 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2660 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2660 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2870 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2870 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4220 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4220 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4430 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4430 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5780 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5780 0.0000 0.0890          1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6000 0.0220 0.0230 1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6000 0.0000 0.0230          1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7020 0.1020 0.0870 0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_65/B1          AOI21_X1  Rise  1.7020 0.0000 0.0870          1.647                                                     | 
|    i_0_8/i_65/ZN          AOI21_X1  Fall  1.7350 0.0330 0.0270 0.448425 3.80404  4.25246           2       100                    | 
|    i_0_8/i_57/A           XOR2_X1   Fall  1.7350 0.0000 0.0270          2.18123                                                   | 
|    i_0_8/i_57/Z           XOR2_X1   Rise  1.8200 0.0850 0.0680 3.88537  7.78177  11.6671           6       100                    | 
|    i_0_8/Accumulator1[21]           Rise  1.8200 0.0000                                                                           | 
|    i_0_0_161/A2           AND2_X1   Rise  1.8200 0.0000 0.0680          0.97463                                                   | 
|    i_0_0_161/ZN           AND2_X1   Rise  1.8630 0.0430 0.0100 0.476326 1.14029  1.61662           1       100                    | 
|    Accumulator_reg[20]/D  DFF_X1    Rise  1.8630 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.2960 0.1310 0.1120 42.3508  44.5349  86.8857           52      100      F    K        | 
|    Accumulator_reg[20]/CK DFF_X1    Rise  0.3000 0.0040 0.1120          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3000 2.3000 | 
| library setup check                      | -0.0330 2.2670 | 
| data required time                       |  2.2670        | 
|                                          |                | 
| data required time                       |  2.2670        | 
| data arrival time                        | -1.8630        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4070        | 
-------------------------------------------------------------


 Timing Path to c_reg[47]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c30/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c30/Z          CLKBUF_X2 Fall  0.7740 0.1440 0.0910             18.8367  58.9458  77.7825           26      100                    | 
|    i_0_0_397/A2           NOR2_X4   Fall  0.7780 0.0040 0.0910                      6.33856                                                   | 
|    i_0_0_397/ZN           NOR2_X4   Rise  0.9320 0.1540 0.1020             31.5501  49.2245  80.7746           31      100                    | 
|    i_0_0_335/C2           AOI222_X1 Rise  0.9400 0.0080 0.1020                      1.58671                                                   | 
|    i_0_0_335/ZN           AOI222_X1 Fall  0.9900 0.0500 0.0320             0.288849 3.36582  3.65467           2       100                    | 
|    i_0_0_236/A1           NOR2_X1   Fall  0.9900 0.0000 0.0320                      1.41309                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Rise  1.0440 0.0540 0.0350             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Rise  1.0440 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Rise  1.0440 0.0000 0.0350                      1.59903                                                   | 
|    i_0_8/i_190/ZN         NAND2_X1  Fall  1.0700 0.0260 0.0160             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Fall  1.0700 0.0000 0.0160                      1.40993                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Rise  1.1180 0.0480 0.0350             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Rise  1.1180 0.0000 0.0350                      1.61561                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Fall  1.1530 0.0350 0.0180             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Fall  1.1530 0.0000 0.0180                      1.51857                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Rise  1.1780 0.0250 0.0200             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Rise  1.1780 0.0000 0.0200                      1.6642                                                    | 
|    i_0_8/i_186/ZN         NAND2_X1  Fall  1.2050 0.0270 0.0160             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Fall  1.2050 0.0000 0.0160                      1.55272                                                   | 
|    i_0_8/i_180/ZN         NOR3_X1   Rise  1.2620 0.0570 0.0310             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Rise  1.2620 0.0000 0.0310                      1.60595                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Fall  1.2880 0.0260 0.0160             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_29/B1          AOI21_X1  Fall  1.2880 0.0000 0.0160                      1.44682                                                   | 
|    i_0_8/i_29/ZN          AOI21_X1  Rise  1.3320 0.0440 0.0350             0.678012 3.93237  4.61039           2       100                    | 
|    i_0_8/i_28/A           INV_X1    Rise  1.3320 0.0000 0.0350                      1.70023                                                   | 
|    i_0_8/i_28/ZN          INV_X1    Fall  1.3430 0.0110 0.0100             0.516934 1.67685  2.19379           1       100                    | 
|    i_0_8/i_27/B2          AOI21_X1  Fall  1.3430 0.0000 0.0100                      1.40993                                                   | 
|    i_0_8/i_27/ZN          AOI21_X1  Rise  1.3890 0.0460 0.0350             0.693985 3.84775  4.54174           2       100                    | 
|    i_0_8/i_25/B2          OAI22_X1  Rise  1.3890 0.0000 0.0350                      1.61561                                                   | 
|    i_0_8/i_25/ZN          OAI22_X1  Fall  1.4200 0.0310 0.0160             0.249085 2.57361  2.82269           1       100                    | 
|    i_0_8/i_24/B           XNOR2_X1  Fall  1.4200 0.0000 0.0160                      2.36817                                                   | 
|    i_0_8/i_24/ZN          XNOR2_X1  Fall  1.4730 0.0530 0.0210             1.62055  5.16469  6.78524           4       100                    | 
|    i_0_8/Accumulator1[11]           Fall  1.4730 0.0000                                                                                       | 
|    i_0_11/p_0[42]                   Fall  1.4730 0.0000                                                                                       | 
|    i_0_11/i_116/A1        OR3_X1    Fall  1.4730 0.0000 0.0210                      0.775543                                                  | 
|    i_0_11/i_116/ZN        OR3_X1    Fall  1.5490 0.0760 0.0160             1.36429  2.66128  4.02558           2       100                    | 
|    i_0_11/i_115/A1        OR2_X1    Fall  1.5490 0.0000 0.0160                      0.792385                                                  | 
|    i_0_11/i_115/ZN        OR2_X1    Fall  1.5980 0.0490 0.0100             0.391604 1.70023  2.09183           1       100                    | 
|    i_0_11/i_271/A         INV_X1    Fall  1.5980 0.0000 0.0100                      1.54936                                                   | 
|    i_0_11/i_271/ZN        INV_X1    Rise  1.6200 0.0220 0.0140             1.8745   3.298    5.1725            2       100                    | 
|    i_0_11/i_184/A3        NAND4_X1  Rise  1.6200 0.0000 0.0140                      1.63809                                                   | 
|    i_0_11/i_184/ZN        NAND4_X1  Fall  1.6600 0.0400 0.0240             0.745931 3.37708  4.12301           2       100                    | 
|    i_0_11/i_183/A         INV_X1    Fall  1.6600 0.0000 0.0240                      1.54936                                                   | 
|    i_0_11/i_183/ZN        INV_X1    Rise  1.6910 0.0310 0.0180             1.25173  4.74748  5.9992            3       100                    | 
|    i_0_11/i_182/A1        NAND4_X1  Rise  1.6910 0.0000 0.0180                      1.52136                                                   | 
|    i_0_11/i_182/ZN        NAND4_X1  Fall  1.7280 0.0370 0.0250             1.17771  3.37708  4.5548            2       100                    | 
|    i_0_11/i_181/A         INV_X1    Fall  1.7280 0.0000 0.0250                      1.54936                                                   | 
|    i_0_11/i_181/ZN        INV_X1    Rise  1.7580 0.0300 0.0170             0.82359  4.74748  5.57107           3       100                    | 
|    i_0_11/i_166/A1        NAND2_X1  Rise  1.7580 0.0000 0.0170                      1.59903                                                   | 
|    i_0_11/i_166/ZN        NAND2_X1  Fall  1.7780 0.0200 0.0110             0.381019 3.37708  3.7581            2       100                    | 
|    i_0_11/i_88/A          INV_X1    Fall  1.7780 0.0000 0.0110                      1.54936                                                   | 
|    i_0_11/i_88/ZN         INV_X1    Rise  1.8110 0.0330 0.0240             1.67669  7.93679  9.61348           5       100                    | 
|    i_0_11/i_84/A          AOI21_X1  Rise  1.8110 0.0000 0.0240                      1.62635                                                   | 
|    i_0_11/i_84/ZN         AOI21_X1  Fall  1.8290 0.0180 0.0170             0.801759 1.68751  2.48927           1       100                    | 
|    i_0_11/p_1[47]                   Fall  1.8290 0.0000                                                                                       | 
|    i_0_0_107/A1           AOI22_X1  Fall  1.8290 0.0000 0.0170                      1.50384                                                   | 
|    i_0_0_107/ZN           AOI22_X1  Rise  1.8680 0.0390 0.0370             0.884863 1.70023  2.58509           1       100                    | 
|    i_0_0_106/A            INV_X1    Rise  1.8710 0.0030 0.0370    0.0030            1.70023                                                   | 
|    i_0_0_106/ZN           INV_X1    Fall  1.8830 0.0120 0.0100             1.23308  1.14029  2.37337           1       100                    | 
|    c_reg[47]/D            DFF_X1    Fall  1.8830 0.0000 0.0100                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[47]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[47]/CK        DFF_X1        Rise  0.3120 0.0090 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3120 2.3120 | 
| library setup check                      | -0.0240 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -1.8830        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4080        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[19]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1290             53.052   48.4323  101.484           51      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[4]/CK      DFF_X1    Rise  0.3330 0.0290 0.1350                      0.949653                                    F             | 
|    counter_reg[4]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.35377  6.42087  7.77464           3       100      F             | 
|    i_0_0_400/A3           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.48992                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5370 0.0940 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5370 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6250 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6260 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7570 0.1310 0.0790             18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7680 0.0110 0.0800                      5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9220 0.1540 0.1040             21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9270 0.0050 0.1040                      1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9540 0.0270 0.0270             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9540 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9540 0.0000 0.0270                      1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9830 0.0290 0.0170             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9830 0.0000 0.0170                      1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0060 0.0230 0.0130             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0060 0.0000 0.0130                      1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0640 0.0580 0.0430             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0640 0.0000 0.0430                      1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0910 0.0270 0.0130             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0910 0.0000 0.0130                      1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1220 0.0310 0.0200             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1220 0.0000 0.0200                      1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1370 0.0150 0.0100             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1370 0.0000 0.0100                      1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2660 0.1290 0.0870             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2660 0.0000 0.0870                      1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2870 0.0210 0.0220             1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2870 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4220 0.1350 0.0880             1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4220 0.0000 0.0880                      1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4430 0.0210 0.0220             1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4430 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5780 0.1350 0.0890             1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_138/A3         NOR3_X1   Rise  1.5780 0.0000 0.0890                      1.6163                                                    | 
|    i_0_8/i_138/ZN         NOR3_X1   Fall  1.6000 0.0220 0.0230             1.40769  1.7368   3.1445            1       100                    | 
|    i_0_8/i_205/A1         NOR4_X1   Fall  1.6000 0.0000 0.0230                      1.34349                                                   | 
|    i_0_8/i_205/ZN         NOR4_X1   Rise  1.7020 0.1020 0.0870             0.820028 5.59362  6.41365           3       100                    | 
|    i_0_8/i_56/A           XOR2_X1   Rise  1.7020 0.0000 0.0870                      2.23214                                                   | 
|    i_0_8/i_56/Z           XOR2_X1   Rise  1.7870 0.0850 0.0490             1.68655  5.93572  7.62227           4       100                    | 
|    i_0_8/Accumulator1[20]           Rise  1.7870 0.0000                                                                                       | 
|    i_0_0_160/A2           AND2_X1   Rise  1.7910 0.0040 0.0490    0.0040            0.97463                                                   | 
|    i_0_0_160/ZN           AND2_X1   Rise  1.8320 0.0410 0.0110             0.655009 1.14029  1.7953            1       100                    | 
|    Accumulator_reg[19]/D  DFF_X1    Rise  1.8320 0.0000 0.0110                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.2960 0.1310 0.1120 42.3508  44.5349  86.8857           52      100      F    K        | 
|    Accumulator_reg[19]/CK DFF_X1    Rise  0.3000 0.0040 0.1120          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3000 2.3000 | 
| library setup check                      | -0.0330 2.2670 | 
| data required time                       |  2.2670        | 
|                                          |                | 
| data required time                       |  2.2670        | 
| data arrival time                        | -1.8320        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4380        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[18]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1290             53.052   48.4323  101.484           51      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[4]/CK      DFF_X1    Rise  0.3330 0.0290 0.1350                      0.949653                                    F             | 
|    counter_reg[4]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.35377  6.42087  7.77464           3       100      F             | 
|    i_0_0_400/A3           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.48992                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5370 0.0940 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5370 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6250 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6260 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7570 0.1310 0.0790             18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7680 0.0110 0.0800                      5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9220 0.1540 0.1040             21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9270 0.0050 0.1040                      1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9540 0.0270 0.0270             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9540 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9540 0.0000 0.0270                      1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9830 0.0290 0.0170             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9830 0.0000 0.0170                      1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0060 0.0230 0.0130             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0060 0.0000 0.0130                      1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0640 0.0580 0.0430             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0640 0.0000 0.0430                      1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0910 0.0270 0.0130             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0910 0.0000 0.0130                      1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1220 0.0310 0.0200             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1220 0.0000 0.0200                      1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1370 0.0150 0.0100             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1370 0.0000 0.0100                      1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2660 0.1290 0.0870             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2660 0.0000 0.0870                      1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2870 0.0210 0.0220             1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2870 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4220 0.1350 0.0880             1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4220 0.0000 0.0880                      1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4430 0.0210 0.0220             1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4430 0.0000 0.0220                      1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5780 0.1350 0.0890             1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_53/B1          AOI21_X1  Rise  1.5780 0.0000 0.0890                      1.647                                                     | 
|    i_0_8/i_53/ZN          AOI21_X1  Fall  1.6120 0.0340 0.0280             0.717026 3.93237  4.6494            2       100                    | 
|    i_0_8/i_52/A           INV_X1    Fall  1.6120 0.0000 0.0280                      1.54936                                                   | 
|    i_0_8/i_52/ZN          INV_X1    Rise  1.6330 0.0210 0.0120             0.305506 1.67685  1.98236           1       100                    | 
|    i_0_8/i_51/B2          AOI21_X1  Rise  1.6330 0.0000 0.0120                      1.67685                                                   | 
|    i_0_8/i_51/ZN          AOI21_X1  Fall  1.6550 0.0220 0.0150             0.753282 3.84775  4.60104           2       100                    | 
|    i_0_8/i_49/B2          OAI22_X1  Fall  1.6550 0.0000 0.0150                      1.55047                                                   | 
|    i_0_8/i_49/ZN          OAI22_X1  Rise  1.7070 0.0520 0.0370             0.525769 2.57361  3.09938           1       100                    | 
|    i_0_8/i_48/B           XNOR2_X1  Rise  1.7070 0.0000 0.0370                      2.57361                                                   | 
|    i_0_8/i_48/ZN          XNOR2_X1  Rise  1.7710 0.0640 0.0540             2.34829  6.88212  9.23041           5       100                    | 
|    i_0_8/Accumulator1[19]           Rise  1.7710 0.0000                                                                                       | 
|    i_0_0_159/A2           AND2_X1   Rise  1.7710 0.0000 0.0540                      0.97463                                                   | 
|    i_0_0_159/ZN           AND2_X1   Rise  1.8140 0.0430 0.0110             1.19759  1.14029  2.33788           1       100                    | 
|    Accumulator_reg[18]/D  DFF_X1    Rise  1.8150 0.0010 0.0110    0.0010            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.2960 0.1310 0.1120 42.3508  44.5349  86.8857           52      100      F    K        | 
|    Accumulator_reg[18]/CK DFF_X1    Rise  0.2990 0.0030 0.1120          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2990 2.2990 | 
| library setup check                      | -0.0330 2.2660 | 
| data required time                       |  2.2660        | 
|                                          |                | 
| data required time                       |  2.2660        | 
| data arrival time                        | -1.8150        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4540        | 
-------------------------------------------------------------


 Timing Path to c_reg[46]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c30/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c30/Z          CLKBUF_X2 Fall  0.7740 0.1440 0.0910             18.8367  58.9458  77.7825           26      100                    | 
|    i_0_0_397/A2           NOR2_X4   Fall  0.7780 0.0040 0.0910                      6.33856                                                   | 
|    i_0_0_397/ZN           NOR2_X4   Rise  0.9320 0.1540 0.1020             31.5501  49.2245  80.7746           31      100                    | 
|    i_0_0_335/C2           AOI222_X1 Rise  0.9400 0.0080 0.1020                      1.58671                                                   | 
|    i_0_0_335/ZN           AOI222_X1 Fall  0.9900 0.0500 0.0320             0.288849 3.36582  3.65467           2       100                    | 
|    i_0_0_236/A1           NOR2_X1   Fall  0.9900 0.0000 0.0320                      1.41309                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Rise  1.0440 0.0540 0.0350             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Rise  1.0440 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Rise  1.0440 0.0000 0.0350                      1.59903                                                   | 
|    i_0_8/i_190/ZN         NAND2_X1  Fall  1.0700 0.0260 0.0160             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Fall  1.0700 0.0000 0.0160                      1.40993                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Rise  1.1180 0.0480 0.0350             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Rise  1.1180 0.0000 0.0350                      1.61561                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Fall  1.1530 0.0350 0.0180             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Fall  1.1530 0.0000 0.0180                      1.51857                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Rise  1.1780 0.0250 0.0200             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Rise  1.1780 0.0000 0.0200                      1.6642                                                    | 
|    i_0_8/i_186/ZN         NAND2_X1  Fall  1.2050 0.0270 0.0160             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Fall  1.2050 0.0000 0.0160                      1.55272                                                   | 
|    i_0_8/i_180/ZN         NOR3_X1   Rise  1.2620 0.0570 0.0310             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Rise  1.2620 0.0000 0.0310                      1.60595                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Fall  1.2880 0.0260 0.0160             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_29/B1          AOI21_X1  Fall  1.2880 0.0000 0.0160                      1.44682                                                   | 
|    i_0_8/i_29/ZN          AOI21_X1  Rise  1.3320 0.0440 0.0350             0.678012 3.93237  4.61039           2       100                    | 
|    i_0_8/i_28/A           INV_X1    Rise  1.3320 0.0000 0.0350                      1.70023                                                   | 
|    i_0_8/i_28/ZN          INV_X1    Fall  1.3430 0.0110 0.0100             0.516934 1.67685  2.19379           1       100                    | 
|    i_0_8/i_27/B2          AOI21_X1  Fall  1.3430 0.0000 0.0100                      1.40993                                                   | 
|    i_0_8/i_27/ZN          AOI21_X1  Rise  1.3890 0.0460 0.0350             0.693985 3.84775  4.54174           2       100                    | 
|    i_0_8/i_25/B2          OAI22_X1  Rise  1.3890 0.0000 0.0350                      1.61561                                                   | 
|    i_0_8/i_25/ZN          OAI22_X1  Fall  1.4200 0.0310 0.0160             0.249085 2.57361  2.82269           1       100                    | 
|    i_0_8/i_24/B           XNOR2_X1  Fall  1.4200 0.0000 0.0160                      2.36817                                                   | 
|    i_0_8/i_24/ZN          XNOR2_X1  Fall  1.4730 0.0530 0.0210             1.62055  5.16469  6.78524           4       100                    | 
|    i_0_8/Accumulator1[11]           Fall  1.4730 0.0000                                                                                       | 
|    i_0_11/p_0[42]                   Fall  1.4730 0.0000                                                                                       | 
|    i_0_11/i_116/A1        OR3_X1    Fall  1.4730 0.0000 0.0210                      0.775543                                                  | 
|    i_0_11/i_116/ZN        OR3_X1    Fall  1.5490 0.0760 0.0160             1.36429  2.66128  4.02558           2       100                    | 
|    i_0_11/i_115/A1        OR2_X1    Fall  1.5490 0.0000 0.0160                      0.792385                                                  | 
|    i_0_11/i_115/ZN        OR2_X1    Fall  1.5980 0.0490 0.0100             0.391604 1.70023  2.09183           1       100                    | 
|    i_0_11/i_271/A         INV_X1    Fall  1.5980 0.0000 0.0100                      1.54936                                                   | 
|    i_0_11/i_271/ZN        INV_X1    Rise  1.6200 0.0220 0.0140             1.8745   3.298    5.1725            2       100                    | 
|    i_0_11/i_184/A3        NAND4_X1  Rise  1.6200 0.0000 0.0140                      1.63809                                                   | 
|    i_0_11/i_184/ZN        NAND4_X1  Fall  1.6600 0.0400 0.0240             0.745931 3.37708  4.12301           2       100                    | 
|    i_0_11/i_183/A         INV_X1    Fall  1.6600 0.0000 0.0240                      1.54936                                                   | 
|    i_0_11/i_183/ZN        INV_X1    Rise  1.6910 0.0310 0.0180             1.25173  4.74748  5.9992            3       100                    | 
|    i_0_11/i_182/A1        NAND4_X1  Rise  1.6910 0.0000 0.0180                      1.52136                                                   | 
|    i_0_11/i_182/ZN        NAND4_X1  Fall  1.7280 0.0370 0.0250             1.17771  3.37708  4.5548            2       100                    | 
|    i_0_11/i_181/A         INV_X1    Fall  1.7280 0.0000 0.0250                      1.54936                                                   | 
|    i_0_11/i_181/ZN        INV_X1    Rise  1.7580 0.0300 0.0170             0.82359  4.74748  5.57107           3       100                    | 
|    i_0_11/i_83/A          AOI21_X1  Rise  1.7580 0.0000 0.0170                      1.62635                                                   | 
|    i_0_11/i_83/ZN         AOI21_X1  Fall  1.7740 0.0160 0.0160             0.766344 1.68751  2.45386           1       100                    | 
|    i_0_11/p_1[46]                   Fall  1.7740 0.0000                                                                                       | 
|    i_0_0_105/A1           AOI22_X1  Fall  1.7740 0.0000 0.0160                      1.50384                                                   | 
|    i_0_0_105/ZN           AOI22_X1  Rise  1.8140 0.0400 0.0390             1.26001  1.70023  2.96024           1       100                    | 
|    i_0_0_104/A            INV_X1    Rise  1.8170 0.0030 0.0390    0.0030            1.70023                                                   | 
|    i_0_0_104/ZN           INV_X1    Fall  1.8290 0.0120 0.0110             1.16014  1.14029  2.30043           1       100                    | 
|    c_reg[46]/D            DFF_X1    Fall  1.8290 0.0000 0.0110                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[46]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[46]/CK        DFF_X1        Rise  0.3120 0.0090 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3120 2.3120 | 
| library setup check                      | -0.0240 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -1.8290        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4620        | 
-------------------------------------------------------------


 Timing Path to c_reg[39]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    counter_reg[3]/CK   DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q    DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4        NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN        NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1        NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN        NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c30/A       CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c30/Z       CLKBUF_X2 Fall  0.7740 0.1440 0.0910             18.8367  58.9458  77.7825           26      100                    | 
|    i_0_0_295/A2        AOI222_X1 Fall  0.7790 0.0050 0.0910                      1.39906                                                   | 
|    i_0_0_295/ZN        AOI222_X1 Rise  0.9060 0.1270 0.0760             2.1651   3.35157  5.51667           2       100                    | 
|    i_0_0_294/A         INV_X1    Rise  0.9060 0.0000 0.0760                      1.70023                                                   | 
|    i_0_0_294/ZN        INV_X1    Fall  0.9350 0.0290 0.0240             1.93724  5.9958   7.93304           4       100                    | 
|    i_0_11/p_0[13]                Fall  0.9350 0.0000                                                                                       | 
|    i_0_11/i_125/A1     OR2_X1    Fall  0.9350 0.0000 0.0240                      0.792385                                                  | 
|    i_0_11/i_125/ZN     OR2_X1    Fall  0.9870 0.0520 0.0090             0.179379 1.70023  1.87961           1       100                    | 
|    i_0_11/i_233/A      INV_X1    Fall  0.9870 0.0000 0.0090                      1.54936                                                   | 
|    i_0_11/i_233/ZN     INV_X1    Rise  1.0050 0.0180 0.0110             0.444966 3.24941  3.69438           2       100                    | 
|    i_0_11/i_232/A3     NAND3_X1  Rise  1.0050 0.0000 0.0110                      1.65038                                                   | 
|    i_0_11/i_232/ZN     NAND3_X1  Fall  1.0280 0.0230 0.0120             0.656352 1.70023  2.35658           1       100                    | 
|    i_0_11/i_231/A      INV_X1    Fall  1.0280 0.0000 0.0120                      1.54936                                                   | 
|    i_0_11/i_231/ZN     INV_X1    Rise  1.0520 0.0240 0.0160             2.50008  3.31983  5.81991           2       100                    | 
|    i_0_11/i_197/A4     NAND4_X1  Rise  1.0520 0.0000 0.0160                      1.65991                                                   | 
|    i_0_11/i_197/ZN     NAND4_X1  Fall  1.1030 0.0510 0.0330             3.39304  3.37708  6.77013           2       100                    | 
|    i_0_11/i_104/A      INV_X1    Fall  1.1040 0.0010 0.0330                      1.54936                                                   | 
|    i_0_11/i_104/ZN     INV_X1    Rise  1.1390 0.0350 0.0200             1.13783  4.74748  5.88531           3       100                    | 
|    i_0_11/i_195/A1     NAND4_X1  Rise  1.1390 0.0000 0.0200                      1.52136                                                   | 
|    i_0_11/i_195/ZN     NAND4_X1  Fall  1.1750 0.0360 0.0240             0.759731 3.37708  4.13681           2       100                    | 
|    i_0_11/i_92/A       INV_X1    Fall  1.1750 0.0000 0.0240                      1.54936                                                   | 
|    i_0_11/i_92/ZN      INV_X1    Rise  1.2060 0.0310 0.0180             1.3897   4.74748  6.13717           3       100                    | 
|    i_0_11/i_193/A1     NAND4_X1  Rise  1.2060 0.0000 0.0180                      1.52136                                                   | 
|    i_0_11/i_193/ZN     NAND4_X1  Fall  1.2420 0.0360 0.0240             0.851305 3.37708  4.22839           2       100                    | 
|    i_0_11/i_191/A      INV_X1    Fall  1.2420 0.0000 0.0240                      1.54936                                                   | 
|    i_0_11/i_191/ZN     INV_X1    Rise  1.2730 0.0310 0.0180             1.40075  4.74748  6.14823           3       100                    | 
|    i_0_11/i_190/A1     NAND4_X1  Rise  1.2730 0.0000 0.0180                      1.52136                                                   | 
|    i_0_11/i_190/ZN     NAND4_X1  Fall  1.3110 0.0380 0.0260             1.4839   3.37708  4.86098           2       100                    | 
|    i_0_11/i_189/A      INV_X1    Fall  1.3110 0.0000 0.0260                      1.54936                                                   | 
|    i_0_11/i_189/ZN     INV_X1    Rise  1.3440 0.0330 0.0190             1.60234  4.74748  6.34982           3       100                    | 
|    i_0_11/i_188/A1     NAND4_X1  Rise  1.3440 0.0000 0.0190                      1.52136                                                   | 
|    i_0_11/i_188/ZN     NAND4_X1  Fall  1.3810 0.0370 0.0250             0.991341 3.37708  4.36842           2       100                    | 
|    i_0_11/i_187/A      INV_X1    Fall  1.3810 0.0000 0.0250                      1.54936                                                   | 
|    i_0_11/i_187/ZN     INV_X1    Rise  1.4120 0.0310 0.0180             1.13301  4.74748  5.88048           3       100                    | 
|    i_0_11/i_186/A1     NAND4_X1  Rise  1.4120 0.0000 0.0180                      1.52136                                                   | 
|    i_0_11/i_186/ZN     NAND4_X1  Fall  1.4480 0.0360 0.0240             0.724516 3.37708  4.1016            2       100                    | 
|    i_0_11/i_185/A      INV_X1    Fall  1.4480 0.0000 0.0240                      1.54936                                                   | 
|    i_0_11/i_185/ZN     INV_X1    Rise  1.4780 0.0300 0.0180             1.1051   4.74748  5.85257           3       100                    | 
|    i_0_11/i_138/A1     NAND2_X1  Rise  1.4780 0.0000 0.0180                      1.59903                                                   | 
|    i_0_11/i_138/ZN     NAND2_X1  Fall  1.5210 0.0430 0.0290             7.73949  6.7429   14.4824           4       100                    | 
|    i_0_11/i_70/A1      NOR2_X1   Fall  1.5220 0.0010 0.0290                      1.41309                                                   | 
|    i_0_11/i_70/ZN      NOR2_X1   Rise  1.5650 0.0430 0.0260             0.44582  3.32658  3.7724            2       100                    | 
|    i_0_11/i_69/A       INV_X1    Rise  1.5650 0.0000 0.0260                      1.70023                                                   | 
|    i_0_11/i_69/ZN      INV_X1    Fall  1.5800 0.0150 0.0100             0.647732 3.3282   3.97593           2       100                    | 
|    i_0_11/i_68/A2      NOR2_X1   Fall  1.5800 0.0000 0.0100                      1.56385                                                   | 
|    i_0_11/i_68/ZN      NOR2_X1   Rise  1.6220 0.0420 0.0280             0.908718 3.32658  4.2353            2       100                    | 
|    i_0_11/i_67/A       INV_X1    Rise  1.6220 0.0000 0.0280                      1.70023                                                   | 
|    i_0_11/i_67/ZN      INV_X1    Fall  1.6360 0.0140 0.0100             0.326217 3.3282   3.65441           2       100                    | 
|    i_0_11/i_66/A2      NOR2_X1   Fall  1.6360 0.0000 0.0100                      1.56385                                                   | 
|    i_0_11/i_66/ZN      NOR2_X1   Rise  1.6770 0.0410 0.0270             0.726046 3.32658  4.05263           2       100                    | 
|    i_0_11/i_65/A       INV_X1    Rise  1.6770 0.0000 0.0270                      1.70023                                                   | 
|    i_0_11/i_65/ZN      INV_X1    Fall  1.6920 0.0150 0.0100             0.557801 3.3282   3.886             2       100                    | 
|    i_0_11/i_64/A2      NOR2_X1   Fall  1.6920 0.0000 0.0100                      1.56385                                                   | 
|    i_0_11/i_64/ZN      NOR2_X1   Rise  1.7320 0.0400 0.0270             0.60077  3.32658  3.92735           2       100                    | 
|    i_0_11/i_63/A       INV_X1    Rise  1.7320 0.0000 0.0270                      1.70023                                                   | 
|    i_0_11/i_63/ZN      INV_X1    Fall  1.7450 0.0130 0.0090             1.48717  1.67685  3.16402           1       100                    | 
|    i_0_11/i_62/B2      AOI21_X1  Fall  1.7450 0.0000 0.0090                      1.40993                                                   | 
|    i_0_11/i_62/ZN      AOI21_X1  Rise  1.7780 0.0330 0.0240             0.480005 1.68751  2.16752           1       100                    | 
|    i_0_11/p_1[39]                Rise  1.7780 0.0000                                                                                       | 
|    i_0_0_91/A1         AOI22_X1  Rise  1.7780 0.0000 0.0240                      1.68751                                                   | 
|    i_0_0_91/ZN         AOI22_X1  Fall  1.7980 0.0200 0.0220             0.717788 1.70023  2.41802           1       100                    | 
|    i_0_0_90/A          INV_X1    Fall  1.7980 0.0000 0.0220                      1.54936                                                   | 
|    i_0_0_90/ZN         INV_X1    Rise  1.8170 0.0190 0.0100             0.779101 1.14029  1.91939           1       100                    | 
|    c_reg[39]/D         DFF_X1    Rise  1.8180 0.0010 0.0100    0.0010            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[39]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[39]/CK        DFF_X1        Rise  0.3110 0.0080 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3110 2.3110 | 
| library setup check                      | -0.0310 2.2800 | 
| data required time                       |  2.2800        | 
|                                          |                | 
| data required time                       |  2.2800        | 
| data arrival time                        | -1.8180        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4650        | 
-------------------------------------------------------------


 Timing Path to c_reg[45]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c30/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c30/Z          CLKBUF_X2 Fall  0.7740 0.1440 0.0910             18.8367  58.9458  77.7825           26      100                    | 
|    i_0_0_397/A2           NOR2_X4   Fall  0.7780 0.0040 0.0910                      6.33856                                                   | 
|    i_0_0_397/ZN           NOR2_X4   Rise  0.9320 0.1540 0.1020             31.5501  49.2245  80.7746           31      100                    | 
|    i_0_0_335/C2           AOI222_X1 Rise  0.9400 0.0080 0.1020                      1.58671                                                   | 
|    i_0_0_335/ZN           AOI222_X1 Fall  0.9900 0.0500 0.0320             0.288849 3.36582  3.65467           2       100                    | 
|    i_0_0_236/A1           NOR2_X1   Fall  0.9900 0.0000 0.0320                      1.41309                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Rise  1.0440 0.0540 0.0350             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Rise  1.0440 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Rise  1.0440 0.0000 0.0350                      1.59903                                                   | 
|    i_0_8/i_190/ZN         NAND2_X1  Fall  1.0700 0.0260 0.0160             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Fall  1.0700 0.0000 0.0160                      1.40993                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Rise  1.1180 0.0480 0.0350             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Rise  1.1180 0.0000 0.0350                      1.61561                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Fall  1.1530 0.0350 0.0180             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Fall  1.1530 0.0000 0.0180                      1.51857                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Rise  1.1780 0.0250 0.0200             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Rise  1.1780 0.0000 0.0200                      1.6642                                                    | 
|    i_0_8/i_186/ZN         NAND2_X1  Fall  1.2050 0.0270 0.0160             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Fall  1.2050 0.0000 0.0160                      1.55272                                                   | 
|    i_0_8/i_180/ZN         NOR3_X1   Rise  1.2620 0.0570 0.0310             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Rise  1.2620 0.0000 0.0310                      1.60595                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Fall  1.2880 0.0260 0.0160             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_29/B1          AOI21_X1  Fall  1.2880 0.0000 0.0160                      1.44682                                                   | 
|    i_0_8/i_29/ZN          AOI21_X1  Rise  1.3320 0.0440 0.0350             0.678012 3.93237  4.61039           2       100                    | 
|    i_0_8/i_28/A           INV_X1    Rise  1.3320 0.0000 0.0350                      1.70023                                                   | 
|    i_0_8/i_28/ZN          INV_X1    Fall  1.3430 0.0110 0.0100             0.516934 1.67685  2.19379           1       100                    | 
|    i_0_8/i_27/B2          AOI21_X1  Fall  1.3430 0.0000 0.0100                      1.40993                                                   | 
|    i_0_8/i_27/ZN          AOI21_X1  Rise  1.3890 0.0460 0.0350             0.693985 3.84775  4.54174           2       100                    | 
|    i_0_8/i_25/B2          OAI22_X1  Rise  1.3890 0.0000 0.0350                      1.61561                                                   | 
|    i_0_8/i_25/ZN          OAI22_X1  Fall  1.4200 0.0310 0.0160             0.249085 2.57361  2.82269           1       100                    | 
|    i_0_8/i_24/B           XNOR2_X1  Fall  1.4200 0.0000 0.0160                      2.36817                                                   | 
|    i_0_8/i_24/ZN          XNOR2_X1  Fall  1.4730 0.0530 0.0210             1.62055  5.16469  6.78524           4       100                    | 
|    i_0_8/Accumulator1[11]           Fall  1.4730 0.0000                                                                                       | 
|    i_0_11/p_0[42]                   Fall  1.4730 0.0000                                                                                       | 
|    i_0_11/i_116/A1        OR3_X1    Fall  1.4730 0.0000 0.0210                      0.775543                                                  | 
|    i_0_11/i_116/ZN        OR3_X1    Fall  1.5490 0.0760 0.0160             1.36429  2.66128  4.02558           2       100                    | 
|    i_0_11/i_115/A1        OR2_X1    Fall  1.5490 0.0000 0.0160                      0.792385                                                  | 
|    i_0_11/i_115/ZN        OR2_X1    Fall  1.5980 0.0490 0.0100             0.391604 1.70023  2.09183           1       100                    | 
|    i_0_11/i_271/A         INV_X1    Fall  1.5980 0.0000 0.0100                      1.54936                                                   | 
|    i_0_11/i_271/ZN        INV_X1    Rise  1.6200 0.0220 0.0140             1.8745   3.298    5.1725            2       100                    | 
|    i_0_11/i_184/A3        NAND4_X1  Rise  1.6200 0.0000 0.0140                      1.63809                                                   | 
|    i_0_11/i_184/ZN        NAND4_X1  Fall  1.6600 0.0400 0.0240             0.745931 3.37708  4.12301           2       100                    | 
|    i_0_11/i_183/A         INV_X1    Fall  1.6600 0.0000 0.0240                      1.54936                                                   | 
|    i_0_11/i_183/ZN        INV_X1    Rise  1.6910 0.0310 0.0180             1.25173  4.74748  5.9992            3       100                    | 
|    i_0_11/i_136/A1        NAND2_X1  Rise  1.6910 0.0000 0.0180                      1.59903                                                   | 
|    i_0_11/i_136/ZN        NAND2_X1  Fall  1.7140 0.0230 0.0130             1.41073  3.37708  4.78781           2       100                    | 
|    i_0_11/i_82/B2         AOI21_X1  Fall  1.7140 0.0000 0.0130                      1.40993                                                   | 
|    i_0_11/i_82/ZN         AOI21_X1  Rise  1.7480 0.0340 0.0230             0.311233 1.68751  1.99875           1       100                    | 
|    i_0_11/p_1[45]                   Rise  1.7480 0.0000                                                                                       | 
|    i_0_0_103/A1           AOI22_X1  Rise  1.7480 0.0000 0.0230                      1.68751                                                   | 
|    i_0_0_103/ZN           AOI22_X1  Fall  1.7700 0.0220 0.0230             1.57995  1.70023  3.28018           1       100                    | 
|    i_0_0_102/A            INV_X1    Fall  1.7710 0.0010 0.0230    0.0010            1.54936                                                   | 
|    i_0_0_102/ZN           INV_X1    Rise  1.7910 0.0200 0.0110             1.0075   1.14029  2.14779           1       100                    | 
|    c_reg[45]/D            DFF_X1    Rise  1.7910 0.0000 0.0110                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[45]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[45]/CK        DFF_X1        Rise  0.3120 0.0090 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3120 2.3120 | 
| library setup check                      | -0.0320 2.2800 | 
| data required time                       |  2.2800        | 
|                                          |                | 
| data required time                       |  2.2800        | 
| data arrival time                        | -1.7910        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4920        | 
-------------------------------------------------------------


 Timing Path to c_reg[44]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c30/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c30/Z          CLKBUF_X2 Fall  0.7740 0.1440 0.0910             18.8367  58.9458  77.7825           26      100                    | 
|    i_0_0_397/A2           NOR2_X4   Fall  0.7780 0.0040 0.0910                      6.33856                                                   | 
|    i_0_0_397/ZN           NOR2_X4   Rise  0.9320 0.1540 0.1020             31.5501  49.2245  80.7746           31      100                    | 
|    i_0_0_335/C2           AOI222_X1 Rise  0.9400 0.0080 0.1020                      1.58671                                                   | 
|    i_0_0_335/ZN           AOI222_X1 Fall  0.9900 0.0500 0.0320             0.288849 3.36582  3.65467           2       100                    | 
|    i_0_0_236/A1           NOR2_X1   Fall  0.9900 0.0000 0.0320                      1.41309                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Rise  1.0440 0.0540 0.0350             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Rise  1.0440 0.0000                                                                                       | 
|    i_0_8/i_190/A1         NAND2_X1  Rise  1.0440 0.0000 0.0350                      1.59903                                                   | 
|    i_0_8/i_190/ZN         NAND2_X1  Fall  1.0700 0.0260 0.0160             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Fall  1.0700 0.0000 0.0160                      1.40993                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Rise  1.1180 0.0480 0.0350             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Rise  1.1180 0.0000 0.0350                      1.61561                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Fall  1.1530 0.0350 0.0180             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Fall  1.1530 0.0000 0.0180                      1.51857                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Rise  1.1780 0.0250 0.0200             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Rise  1.1780 0.0000 0.0200                      1.6642                                                    | 
|    i_0_8/i_186/ZN         NAND2_X1  Fall  1.2050 0.0270 0.0160             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Fall  1.2050 0.0000 0.0160                      1.55272                                                   | 
|    i_0_8/i_180/ZN         NOR3_X1   Rise  1.2620 0.0570 0.0310             0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Rise  1.2620 0.0000 0.0310                      1.60595                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Fall  1.2880 0.0260 0.0160             0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_29/B1          AOI21_X1  Fall  1.2880 0.0000 0.0160                      1.44682                                                   | 
|    i_0_8/i_29/ZN          AOI21_X1  Rise  1.3320 0.0440 0.0350             0.678012 3.93237  4.61039           2       100                    | 
|    i_0_8/i_28/A           INV_X1    Rise  1.3320 0.0000 0.0350                      1.70023                                                   | 
|    i_0_8/i_28/ZN          INV_X1    Fall  1.3430 0.0110 0.0100             0.516934 1.67685  2.19379           1       100                    | 
|    i_0_8/i_27/B2          AOI21_X1  Fall  1.3430 0.0000 0.0100                      1.40993                                                   | 
|    i_0_8/i_27/ZN          AOI21_X1  Rise  1.3890 0.0460 0.0350             0.693985 3.84775  4.54174           2       100                    | 
|    i_0_8/i_25/B2          OAI22_X1  Rise  1.3890 0.0000 0.0350                      1.61561                                                   | 
|    i_0_8/i_25/ZN          OAI22_X1  Fall  1.4200 0.0310 0.0160             0.249085 2.57361  2.82269           1       100                    | 
|    i_0_8/i_24/B           XNOR2_X1  Fall  1.4200 0.0000 0.0160                      2.36817                                                   | 
|    i_0_8/i_24/ZN          XNOR2_X1  Fall  1.4730 0.0530 0.0210             1.62055  5.16469  6.78524           4       100                    | 
|    i_0_8/Accumulator1[11]           Fall  1.4730 0.0000                                                                                       | 
|    i_0_11/p_0[42]                   Fall  1.4730 0.0000                                                                                       | 
|    i_0_11/i_116/A1        OR3_X1    Fall  1.4730 0.0000 0.0210                      0.775543                                                  | 
|    i_0_11/i_116/ZN        OR3_X1    Fall  1.5490 0.0760 0.0160             1.36429  2.66128  4.02558           2       100                    | 
|    i_0_11/i_115/A1        OR2_X1    Fall  1.5490 0.0000 0.0160                      0.792385                                                  | 
|    i_0_11/i_115/ZN        OR2_X1    Fall  1.5980 0.0490 0.0100             0.391604 1.70023  2.09183           1       100                    | 
|    i_0_11/i_271/A         INV_X1    Fall  1.5980 0.0000 0.0100                      1.54936                                                   | 
|    i_0_11/i_271/ZN        INV_X1    Rise  1.6200 0.0220 0.0140             1.8745   3.298    5.1725            2       100                    | 
|    i_0_11/i_184/A3        NAND4_X1  Rise  1.6200 0.0000 0.0140                      1.63809                                                   | 
|    i_0_11/i_184/ZN        NAND4_X1  Fall  1.6600 0.0400 0.0240             0.745931 3.37708  4.12301           2       100                    | 
|    i_0_11/i_183/A         INV_X1    Fall  1.6600 0.0000 0.0240                      1.54936                                                   | 
|    i_0_11/i_183/ZN        INV_X1    Rise  1.6910 0.0310 0.0180             1.25173  4.74748  5.9992            3       100                    | 
|    i_0_11/i_136/A1        NAND2_X1  Rise  1.6910 0.0000 0.0180                      1.59903                                                   | 
|    i_0_11/i_136/ZN        NAND2_X1  Fall  1.7140 0.0230 0.0130             1.41073  3.37708  4.78781           2       100                    | 
|    i_0_11/i_135/A         INV_X1    Fall  1.7140 0.0000 0.0130                      1.54936                                                   | 
|    i_0_11/i_135/ZN        INV_X1    Rise  1.7290 0.0150 0.0080             0.270341 1.62635  1.89669           1       100                    | 
|    i_0_11/i_81/A          AOI21_X1  Rise  1.7290 0.0000 0.0080                      1.62635                                                   | 
|    i_0_11/i_81/ZN         AOI21_X1  Fall  1.7410 0.0120 0.0160             0.490561 1.68751  2.17807           1       100                    | 
|    i_0_11/p_1[44]                   Fall  1.7410 0.0000                                                                                       | 
|    i_0_0_101/A1           AOI22_X1  Fall  1.7410 0.0000 0.0160                      1.50384                                                   | 
|    i_0_0_101/ZN           AOI22_X1  Rise  1.7810 0.0400 0.0380             1.23499  1.70023  2.93522           1       100                    | 
|    i_0_0_100/A            INV_X1    Rise  1.7850 0.0040 0.0380    0.0040            1.70023                                                   | 
|    i_0_0_100/ZN           INV_X1    Fall  1.7970 0.0120 0.0110             1.4138   1.14029  2.55409           1       100                    | 
|    c_reg[44]/D            DFF_X1    Fall  1.7970 0.0000 0.0110                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[44]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[44]/CK        DFF_X1        Rise  0.3110 0.0080 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3110 2.3110 | 
| library setup check                      | -0.0240 2.2870 | 
| data required time                       |  2.2870        | 
|                                          |                | 
| data required time                       |  2.2870        | 
| data arrival time                        | -1.7970        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4930        | 
-------------------------------------------------------------


 Timing Path to c_reg[42]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A   CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z   CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A   CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z   CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                       | 
|    counter_reg[3]/CK     DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q      DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4          NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN          NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1          NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN          NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c30/A         CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c30/Z         CLKBUF_X2 Fall  0.7740 0.1440 0.0910 18.8367  58.9458  77.7825           26      100                    | 
|    i_0_0_397/A2          NOR2_X4   Fall  0.7780 0.0040 0.0910          6.33856                                                   | 
|    i_0_0_397/ZN          NOR2_X4   Rise  0.9320 0.1540 0.1020 31.5501  49.2245  80.7746           31      100                    | 
|    i_0_0_335/C2          AOI222_X1 Rise  0.9400 0.0080 0.1020          1.58671                                                   | 
|    i_0_0_335/ZN          AOI222_X1 Fall  0.9900 0.0500 0.0320 0.288849 3.36582  3.65467           2       100                    | 
|    i_0_0_236/A1          NOR2_X1   Fall  0.9900 0.0000 0.0320          1.41309                                                   | 
|    i_0_0_236/ZN          NOR2_X1   Rise  1.0440 0.0540 0.0350 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                    Rise  1.0440 0.0000                                                                           | 
|    i_0_8/i_190/A1        NAND2_X1  Rise  1.0440 0.0000 0.0350          1.59903                                                   | 
|    i_0_8/i_190/ZN        NAND2_X1  Fall  1.0700 0.0260 0.0160 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2        AOI21_X1  Fall  1.0700 0.0000 0.0160          1.40993                                                   | 
|    i_0_8/i_189/ZN        AOI21_X1  Rise  1.1180 0.0480 0.0350 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2        OAI22_X1  Rise  1.1180 0.0000 0.0350          1.61561                                                   | 
|    i_0_8/i_188/ZN        OAI22_X1  Fall  1.1530 0.0350 0.0180 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A         OAI21_X1  Fall  1.1530 0.0000 0.0180          1.51857                                                   | 
|    i_0_8/i_187/ZN        OAI21_X1  Rise  1.1780 0.0250 0.0200 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2        NAND2_X1  Rise  1.1780 0.0000 0.0200          1.6642                                                    | 
|    i_0_8/i_186/ZN        NAND2_X1  Fall  1.2050 0.0270 0.0160 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_17/B1         AOI21_X1  Fall  1.2050 0.0000 0.0160          1.44682                                                   | 
|    i_0_8/i_17/ZN         AOI21_X1  Rise  1.2490 0.0440 0.0350 0.681153 3.93237  4.61353           2       100                    | 
|    i_0_8/i_16/A          INV_X1    Rise  1.2490 0.0000 0.0350          1.70023                                                   | 
|    i_0_8/i_16/ZN         INV_X1    Fall  1.2600 0.0110 0.0100 0.33753  1.67685  2.01438           1       100                    | 
|    i_0_8/i_15/B2         AOI21_X1  Fall  1.2600 0.0000 0.0100          1.40993                                                   | 
|    i_0_8/i_15/ZN         AOI21_X1  Rise  1.3050 0.0450 0.0340 0.586603 3.84775  4.43436           2       100                    | 
|    i_0_8/i_10/A          XOR2_X1   Rise  1.3050 0.0000 0.0340          2.23214                                                   | 
|    i_0_8/i_10/Z          XOR2_X1   Fall  1.3430 0.0380 0.0230 1.94736  6.84167  8.78903           5       100                    | 
|    i_0_8/Accumulator1[6]           Fall  1.3430 0.0000                                                                           | 
|    i_0_11/p_0[37]                  Fall  1.3430 0.0000                                                                           | 
|    i_0_11/i_117/A3       OR3_X1    Fall  1.3430 0.0000 0.0230          0.895841                                                  | 
|    i_0_11/i_117/ZN       OR3_X1    Fall  1.4300 0.0870 0.0140 1.20478  0.921561 2.12634           1       100                    | 
|    i_0_11/i_220/A3       OR3_X1    Fall  1.4300 0.0000 0.0140          0.895841                                                  | 
|    i_0_11/i_220/ZN       OR3_X1    Fall  1.5170 0.0870 0.0150 1.56497  1.70023  3.2652            1       100                    | 
|    i_0_11/i_219/A        INV_X1    Fall  1.5170 0.0000 0.0150          1.54936                                                   | 
|    i_0_11/i_219/ZN       INV_X1    Rise  1.5410 0.0240 0.0140 1.51259  3.31983  4.83242           2       100                    | 
|    i_0_11/i_218/A4       NAND4_X1  Rise  1.5410 0.0000 0.0140          1.65991                                                   | 
|    i_0_11/i_218/ZN       NAND4_X1  Fall  1.5980 0.0570 0.0380 1.61822  6.67977  8.29799           4       100                    | 
|    i_0_11/i_80/A2        NOR2_X1   Fall  1.5980 0.0000 0.0380          1.56385                                                   | 
|    i_0_11/i_80/ZN        NOR2_X1   Rise  1.6480 0.0500 0.0260 0.426858 3.32658  3.75344           2       100                    | 
|    i_0_11/i_79/A         INV_X1    Rise  1.6480 0.0000 0.0260          1.70023                                                   | 
|    i_0_11/i_79/ZN        INV_X1    Fall  1.6620 0.0140 0.0100 0.442734 3.3282   3.77093           2       100                    | 
|    i_0_11/i_78/A2        NOR2_X1   Fall  1.6620 0.0000 0.0100          1.56385                                                   | 
|    i_0_11/i_78/ZN        NOR2_X1   Rise  1.7010 0.0390 0.0260 0.443031 3.32658  3.76961           2       100                    | 
|    i_0_11/i_77/A         INV_X1    Rise  1.7010 0.0000 0.0260          1.70023                                                   | 
|    i_0_11/i_77/ZN        INV_X1    Fall  1.7120 0.0110 0.0080 0.693011 1.67685  2.36986           1       100                    | 
|    i_0_11/i_73/B2        AOI21_X1  Fall  1.7120 0.0000 0.0080          1.40993                                                   | 
|    i_0_11/i_73/ZN        AOI21_X1  Rise  1.7440 0.0320 0.0230 0.315705 1.68751  2.00322           1       100                    | 
|    i_0_11/p_1[42]                  Rise  1.7440 0.0000                                                                           | 
|    i_0_0_97/A1           AOI22_X1  Rise  1.7440 0.0000 0.0230          1.68751                                                   | 
|    i_0_0_97/ZN           AOI22_X1  Fall  1.7650 0.0210 0.0230 1.10503  1.70023  2.80526           1       100                    | 
|    i_0_0_96/A            INV_X1    Fall  1.7650 0.0000 0.0230          1.54936                                                   | 
|    i_0_0_96/ZN           INV_X1    Rise  1.7840 0.0190 0.0110 0.863532 1.14029  2.00382           1       100                    | 
|    c_reg[42]/D           DFF_X1    Rise  1.7840 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[42]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[42]/CK        DFF_X1        Rise  0.3090 0.0060 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3090 2.3090 | 
| library setup check                      | -0.0320 2.2770 | 
| data required time                       |  2.2770        | 
|                                          |                | 
| data required time                       |  2.2770        | 
| data arrival time                        | -1.7840        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4960        | 
-------------------------------------------------------------


 Timing Path to c_reg[38]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                     | 
|    counter_reg[3]/CK   DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q    DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4        NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN        NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1        NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN        NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c30/A       CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c30/Z       CLKBUF_X2 Fall  0.7740 0.1440 0.0910 18.8367  58.9458  77.7825           26      100                    | 
|    i_0_0_295/A2        AOI222_X1 Fall  0.7790 0.0050 0.0910          1.39906                                                   | 
|    i_0_0_295/ZN        AOI222_X1 Rise  0.9060 0.1270 0.0760 2.1651   3.35157  5.51667           2       100                    | 
|    i_0_0_294/A         INV_X1    Rise  0.9060 0.0000 0.0760          1.70023                                                   | 
|    i_0_0_294/ZN        INV_X1    Fall  0.9350 0.0290 0.0240 1.93724  5.9958   7.93304           4       100                    | 
|    i_0_11/p_0[13]                Fall  0.9350 0.0000                                                                           | 
|    i_0_11/i_125/A1     OR2_X1    Fall  0.9350 0.0000 0.0240          0.792385                                                  | 
|    i_0_11/i_125/ZN     OR2_X1    Fall  0.9870 0.0520 0.0090 0.179379 1.70023  1.87961           1       100                    | 
|    i_0_11/i_233/A      INV_X1    Fall  0.9870 0.0000 0.0090          1.54936                                                   | 
|    i_0_11/i_233/ZN     INV_X1    Rise  1.0050 0.0180 0.0110 0.444966 3.24941  3.69438           2       100                    | 
|    i_0_11/i_232/A3     NAND3_X1  Rise  1.0050 0.0000 0.0110          1.65038                                                   | 
|    i_0_11/i_232/ZN     NAND3_X1  Fall  1.0280 0.0230 0.0120 0.656352 1.70023  2.35658           1       100                    | 
|    i_0_11/i_231/A      INV_X1    Fall  1.0280 0.0000 0.0120          1.54936                                                   | 
|    i_0_11/i_231/ZN     INV_X1    Rise  1.0520 0.0240 0.0160 2.50008  3.31983  5.81991           2       100                    | 
|    i_0_11/i_197/A4     NAND4_X1  Rise  1.0520 0.0000 0.0160          1.65991                                                   | 
|    i_0_11/i_197/ZN     NAND4_X1  Fall  1.1030 0.0510 0.0330 3.39304  3.37708  6.77013           2       100                    | 
|    i_0_11/i_104/A      INV_X1    Fall  1.1040 0.0010 0.0330          1.54936                                                   | 
|    i_0_11/i_104/ZN     INV_X1    Rise  1.1390 0.0350 0.0200 1.13783  4.74748  5.88531           3       100                    | 
|    i_0_11/i_195/A1     NAND4_X1  Rise  1.1390 0.0000 0.0200          1.52136                                                   | 
|    i_0_11/i_195/ZN     NAND4_X1  Fall  1.1750 0.0360 0.0240 0.759731 3.37708  4.13681           2       100                    | 
|    i_0_11/i_92/A       INV_X1    Fall  1.1750 0.0000 0.0240          1.54936                                                   | 
|    i_0_11/i_92/ZN      INV_X1    Rise  1.2060 0.0310 0.0180 1.3897   4.74748  6.13717           3       100                    | 
|    i_0_11/i_193/A1     NAND4_X1  Rise  1.2060 0.0000 0.0180          1.52136                                                   | 
|    i_0_11/i_193/ZN     NAND4_X1  Fall  1.2420 0.0360 0.0240 0.851305 3.37708  4.22839           2       100                    | 
|    i_0_11/i_191/A      INV_X1    Fall  1.2420 0.0000 0.0240          1.54936                                                   | 
|    i_0_11/i_191/ZN     INV_X1    Rise  1.2730 0.0310 0.0180 1.40075  4.74748  6.14823           3       100                    | 
|    i_0_11/i_190/A1     NAND4_X1  Rise  1.2730 0.0000 0.0180          1.52136                                                   | 
|    i_0_11/i_190/ZN     NAND4_X1  Fall  1.3110 0.0380 0.0260 1.4839   3.37708  4.86098           2       100                    | 
|    i_0_11/i_189/A      INV_X1    Fall  1.3110 0.0000 0.0260          1.54936                                                   | 
|    i_0_11/i_189/ZN     INV_X1    Rise  1.3440 0.0330 0.0190 1.60234  4.74748  6.34982           3       100                    | 
|    i_0_11/i_188/A1     NAND4_X1  Rise  1.3440 0.0000 0.0190          1.52136                                                   | 
|    i_0_11/i_188/ZN     NAND4_X1  Fall  1.3810 0.0370 0.0250 0.991341 3.37708  4.36842           2       100                    | 
|    i_0_11/i_187/A      INV_X1    Fall  1.3810 0.0000 0.0250          1.54936                                                   | 
|    i_0_11/i_187/ZN     INV_X1    Rise  1.4120 0.0310 0.0180 1.13301  4.74748  5.88048           3       100                    | 
|    i_0_11/i_186/A1     NAND4_X1  Rise  1.4120 0.0000 0.0180          1.52136                                                   | 
|    i_0_11/i_186/ZN     NAND4_X1  Fall  1.4480 0.0360 0.0240 0.724516 3.37708  4.1016            2       100                    | 
|    i_0_11/i_185/A      INV_X1    Fall  1.4480 0.0000 0.0240          1.54936                                                   | 
|    i_0_11/i_185/ZN     INV_X1    Rise  1.4780 0.0300 0.0180 1.1051   4.74748  5.85257           3       100                    | 
|    i_0_11/i_138/A1     NAND2_X1  Rise  1.4780 0.0000 0.0180          1.59903                                                   | 
|    i_0_11/i_138/ZN     NAND2_X1  Fall  1.5210 0.0430 0.0290 7.73949  6.7429   14.4824           4       100                    | 
|    i_0_11/i_70/A1      NOR2_X1   Fall  1.5220 0.0010 0.0290          1.41309                                                   | 
|    i_0_11/i_70/ZN      NOR2_X1   Rise  1.5650 0.0430 0.0260 0.44582  3.32658  3.7724            2       100                    | 
|    i_0_11/i_69/A       INV_X1    Rise  1.5650 0.0000 0.0260          1.70023                                                   | 
|    i_0_11/i_69/ZN      INV_X1    Fall  1.5800 0.0150 0.0100 0.647732 3.3282   3.97593           2       100                    | 
|    i_0_11/i_68/A2      NOR2_X1   Fall  1.5800 0.0000 0.0100          1.56385                                                   | 
|    i_0_11/i_68/ZN      NOR2_X1   Rise  1.6220 0.0420 0.0280 0.908718 3.32658  4.2353            2       100                    | 
|    i_0_11/i_67/A       INV_X1    Rise  1.6220 0.0000 0.0280          1.70023                                                   | 
|    i_0_11/i_67/ZN      INV_X1    Fall  1.6360 0.0140 0.0100 0.326217 3.3282   3.65441           2       100                    | 
|    i_0_11/i_66/A2      NOR2_X1   Fall  1.6360 0.0000 0.0100          1.56385                                                   | 
|    i_0_11/i_66/ZN      NOR2_X1   Rise  1.6770 0.0410 0.0270 0.726046 3.32658  4.05263           2       100                    | 
|    i_0_11/i_65/A       INV_X1    Rise  1.6770 0.0000 0.0270          1.70023                                                   | 
|    i_0_11/i_65/ZN      INV_X1    Fall  1.6920 0.0150 0.0100 0.557801 3.3282   3.886             2       100                    | 
|    i_0_11/i_64/A2      NOR2_X1   Fall  1.6920 0.0000 0.0100          1.56385                                                   | 
|    i_0_11/i_64/ZN      NOR2_X1   Rise  1.7320 0.0400 0.0270 0.60077  3.32658  3.92735           2       100                    | 
|    i_0_11/i_61/A       AOI21_X1  Rise  1.7320 0.0000 0.0270          1.62635                                                   | 
|    i_0_11/i_61/ZN      AOI21_X1  Fall  1.7500 0.0180 0.0180 0.331502 1.68751  2.01901           1       100                    | 
|    i_0_11/p_1[38]                Fall  1.7500 0.0000                                                                           | 
|    i_0_0_89/A1         AOI22_X1  Fall  1.7500 0.0000 0.0180          1.50384                                                   | 
|    i_0_0_89/ZN         AOI22_X1  Rise  1.7900 0.0400 0.0400 1.04806  1.70023  2.74829           1       100                    | 
|    i_0_0_88/A          INV_X1    Rise  1.7900 0.0000 0.0400          1.70023                                                   | 
|    i_0_0_88/ZN         INV_X1    Fall  1.7990 0.0090 0.0100 0.429145 1.14029  1.56944           1       100                    | 
|    c_reg[38]/D         DFF_X1    Fall  1.7990 0.0000 0.0100          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[38]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[38]/CK        DFF_X1        Rise  0.3240 0.0210 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3240 2.3240 | 
| library setup check                      | -0.0240 2.3000 | 
| data required time                       |  2.3000        | 
|                                          |                | 
| data required time                       |  2.3000        | 
| data arrival time                        | -1.7990        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.5040        | 
-------------------------------------------------------------


 Timing Path to Accumulator_reg[17]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Accumulator_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[4]/CK      DFF_X1    Rise  0.3330 0.0290 0.1350          0.949653                                    F             | 
|    counter_reg[4]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.35377  6.42087  7.77464           3       100      F             | 
|    i_0_0_400/A3           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.48992                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5370 0.0940 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5370 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6250 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c29/A          CLKBUF_X2 Fall  0.6260 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c29/Z          CLKBUF_X2 Fall  0.7570 0.1310 0.0790 18.0052  49.631   67.6361           27      100                    | 
|    i_0_0_267/A2           AOI22_X4  Fall  0.7680 0.0110 0.0800          5.7637                                                    | 
|    i_0_0_267/ZN           AOI22_X4  Rise  0.9220 0.1540 0.1040 21.0366  52.843   73.8797           32      100                    | 
|    i_0_0_236/A2           NOR2_X1   Rise  0.9270 0.0050 0.1040          1.65135                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Fall  0.9540 0.0270 0.0270 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Fall  0.9540 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Fall  0.9540 0.0000 0.0270          1.5292                                                    | 
|    i_0_8/i_190/ZN         NAND2_X1  Rise  0.9830 0.0290 0.0170 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Rise  0.9830 0.0000 0.0170          1.67685                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Fall  1.0060 0.0230 0.0130 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Fall  1.0060 0.0000 0.0130          1.55047                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Rise  1.0640 0.0580 0.0430 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Rise  1.0640 0.0000 0.0430          1.67072                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Fall  1.0910 0.0270 0.0130 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Fall  1.0910 0.0000 0.0130          1.50228                                                   | 
|    i_0_8/i_186/ZN         NAND2_X1  Rise  1.1220 0.0310 0.0200 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Rise  1.1220 0.0000 0.0200          1.6163                                                    | 
|    i_0_8/i_180/ZN         NOR3_X1   Fall  1.1370 0.0150 0.0100 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Fall  1.1370 0.0000 0.0100          1.55423                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Rise  1.2660 0.1290 0.0870 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_166/A3         NOR3_X1   Rise  1.2660 0.0000 0.0870          1.6163                                                    | 
|    i_0_8/i_166/ZN         NOR3_X1   Fall  1.2870 0.0210 0.0220 1.11083  1.60595  2.71678           1       100                    | 
|    i_0_8/i_158/A4         NOR4_X1   Fall  1.2870 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_158/ZN         NOR4_X1   Rise  1.4220 0.1350 0.0880 1.02667  5.49545  6.52211           3       100                    | 
|    i_0_8/i_152/A3         NOR3_X1   Rise  1.4220 0.0000 0.0880          1.6163                                                    | 
|    i_0_8/i_152/ZN         NOR3_X1   Fall  1.4430 0.0210 0.0220 1.10261  1.60595  2.70856           1       100                    | 
|    i_0_8/i_144/A4         NOR4_X1   Fall  1.4430 0.0000 0.0220          1.55423                                                   | 
|    i_0_8/i_144/ZN         NOR4_X1   Rise  1.5780 0.1350 0.0890 1.05736  5.49545  6.55281           3       100                    | 
|    i_0_8/i_53/B1          AOI21_X1  Rise  1.5780 0.0000 0.0890          1.647                                                     | 
|    i_0_8/i_53/ZN          AOI21_X1  Fall  1.6120 0.0340 0.0280 0.717026 3.93237  4.6494            2       100                    | 
|    i_0_8/i_52/A           INV_X1    Fall  1.6120 0.0000 0.0280          1.54936                                                   | 
|    i_0_8/i_52/ZN          INV_X1    Rise  1.6330 0.0210 0.0120 0.305506 1.67685  1.98236           1       100                    | 
|    i_0_8/i_51/B2          AOI21_X1  Rise  1.6330 0.0000 0.0120          1.67685                                                   | 
|    i_0_8/i_51/ZN          AOI21_X1  Fall  1.6550 0.0220 0.0150 0.753282 3.84775  4.60104           2       100                    | 
|    i_0_8/i_46/A           XOR2_X1   Fall  1.6550 0.0000 0.0150          2.18123                                                   | 
|    i_0_8/i_46/Z           XOR2_X1   Rise  1.7230 0.0680 0.0580 2.57103  6.84597  9.417             5       100                    | 
|    i_0_8/Accumulator1[18]           Rise  1.7230 0.0000                                                                           | 
|    i_0_0_158/A2           AND2_X1   Rise  1.7230 0.0000 0.0580          0.97463                                                   | 
|    i_0_0_158/ZN           AND2_X1   Rise  1.7660 0.0430 0.0110 0.825814 1.14029  1.9661            1       100                    | 
|    Accumulator_reg[17]/D  DFF_X1    Rise  1.7660 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Accumulator_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.2960 0.1310 0.1120 42.3508  44.5349  86.8857           52      100      F    K        | 
|    Accumulator_reg[17]/CK DFF_X1    Rise  0.3010 0.0050 0.1120          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3010 2.3010 | 
| library setup check                      | -0.0330 2.2680 | 
| data required time                       |  2.2680        | 
|                                          |                | 
| data required time                       |  2.2680        | 
| data arrival time                        | -1.7660        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.5050        | 
-------------------------------------------------------------


 Timing Path to c_reg[41]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.7070             1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A   CLKBUF_X1 Rise  0.0000 0.0000 0.7070                      0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z   CLKBUF_X1 Rise  0.1680 0.1680 0.0490             5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A   CLKBUF_X2 Rise  0.1680 0.0000 0.0490                      1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z   CLKBUF_X2 Rise  0.3040 0.1360 0.1180             42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    counter_reg[3]/CK     DFF_X1    Rise  0.3330 0.0290 0.1170                      0.949653                                    F             | 
|    counter_reg[3]/Q      DFF_X1    Fall  0.4430 0.1100 0.0120             1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4          NOR4_X1   Fall  0.4430 0.0000 0.0120                      1.55423                                                   | 
|    i_0_0_400/ZN          NOR4_X1   Rise  0.5410 0.0980 0.0590             0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1          NAND2_X2  Rise  0.5410 0.0000 0.0590                      3.0531                                                    | 
|    i_0_0_430/ZN          NAND2_X2  Fall  0.6290 0.0880 0.0550             19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c30/A         CLKBUF_X2 Fall  0.6300 0.0010 0.0550                      1.23817                                                   | 
|    hfn_ipo_c30/Z         CLKBUF_X2 Fall  0.7740 0.1440 0.0910             18.8367  58.9458  77.7825           26      100                    | 
|    i_0_0_397/A2          NOR2_X4   Fall  0.7780 0.0040 0.0910                      6.33856                                                   | 
|    i_0_0_397/ZN          NOR2_X4   Rise  0.9320 0.1540 0.1020             31.5501  49.2245  80.7746           31      100                    | 
|    i_0_0_335/C2          AOI222_X1 Rise  0.9400 0.0080 0.1020                      1.58671                                                   | 
|    i_0_0_335/ZN          AOI222_X1 Fall  0.9900 0.0500 0.0320             0.288849 3.36582  3.65467           2       100                    | 
|    i_0_0_236/A1          NOR2_X1   Fall  0.9900 0.0000 0.0320                      1.41309                                                   | 
|    i_0_0_236/ZN          NOR2_X1   Rise  1.0440 0.0540 0.0350             0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                    Rise  1.0440 0.0000                                                                                       | 
|    i_0_8/i_190/A1        NAND2_X1  Rise  1.0440 0.0000 0.0350                      1.59903                                                   | 
|    i_0_8/i_190/ZN        NAND2_X1  Fall  1.0700 0.0260 0.0160             0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2        AOI21_X1  Fall  1.0700 0.0000 0.0160                      1.40993                                                   | 
|    i_0_8/i_189/ZN        AOI21_X1  Rise  1.1180 0.0480 0.0350             0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2        OAI22_X1  Rise  1.1180 0.0000 0.0350                      1.61561                                                   | 
|    i_0_8/i_188/ZN        OAI22_X1  Fall  1.1530 0.0350 0.0180             0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A         OAI21_X1  Fall  1.1530 0.0000 0.0180                      1.51857                                                   | 
|    i_0_8/i_187/ZN        OAI21_X1  Rise  1.1780 0.0250 0.0200             0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2        NAND2_X1  Rise  1.1780 0.0000 0.0200                      1.6642                                                    | 
|    i_0_8/i_186/ZN        NAND2_X1  Fall  1.2050 0.0270 0.0160             1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_17/B1         AOI21_X1  Fall  1.2050 0.0000 0.0160                      1.44682                                                   | 
|    i_0_8/i_17/ZN         AOI21_X1  Rise  1.2490 0.0440 0.0350             0.681153 3.93237  4.61353           2       100                    | 
|    i_0_8/i_16/A          INV_X1    Rise  1.2490 0.0000 0.0350                      1.70023                                                   | 
|    i_0_8/i_16/ZN         INV_X1    Fall  1.2600 0.0110 0.0100             0.33753  1.67685  2.01438           1       100                    | 
|    i_0_8/i_15/B2         AOI21_X1  Fall  1.2600 0.0000 0.0100                      1.40993                                                   | 
|    i_0_8/i_15/ZN         AOI21_X1  Rise  1.3050 0.0450 0.0340             0.586603 3.84775  4.43436           2       100                    | 
|    i_0_8/i_10/A          XOR2_X1   Rise  1.3050 0.0000 0.0340                      2.23214                                                   | 
|    i_0_8/i_10/Z          XOR2_X1   Fall  1.3430 0.0380 0.0230             1.94736  6.84167  8.78903           5       100                    | 
|    i_0_8/Accumulator1[6]           Fall  1.3430 0.0000                                                                                       | 
|    i_0_11/p_0[37]                  Fall  1.3430 0.0000                                                                                       | 
|    i_0_11/i_117/A3       OR3_X1    Fall  1.3430 0.0000 0.0230                      0.895841                                                  | 
|    i_0_11/i_117/ZN       OR3_X1    Fall  1.4300 0.0870 0.0140             1.20478  0.921561 2.12634           1       100                    | 
|    i_0_11/i_220/A3       OR3_X1    Fall  1.4300 0.0000 0.0140                      0.895841                                                  | 
|    i_0_11/i_220/ZN       OR3_X1    Fall  1.5170 0.0870 0.0150             1.56497  1.70023  3.2652            1       100                    | 
|    i_0_11/i_219/A        INV_X1    Fall  1.5170 0.0000 0.0150                      1.54936                                                   | 
|    i_0_11/i_219/ZN       INV_X1    Rise  1.5410 0.0240 0.0140             1.51259  3.31983  4.83242           2       100                    | 
|    i_0_11/i_218/A4       NAND4_X1  Rise  1.5410 0.0000 0.0140                      1.65991                                                   | 
|    i_0_11/i_218/ZN       NAND4_X1  Fall  1.5980 0.0570 0.0380             1.61822  6.67977  8.29799           4       100                    | 
|    i_0_11/i_80/A2        NOR2_X1   Fall  1.5980 0.0000 0.0380                      1.56385                                                   | 
|    i_0_11/i_80/ZN        NOR2_X1   Rise  1.6480 0.0500 0.0260             0.426858 3.32658  3.75344           2       100                    | 
|    i_0_11/i_79/A         INV_X1    Rise  1.6480 0.0000 0.0260                      1.70023                                                   | 
|    i_0_11/i_79/ZN        INV_X1    Fall  1.6620 0.0140 0.0100             0.442734 3.3282   3.77093           2       100                    | 
|    i_0_11/i_78/A2        NOR2_X1   Fall  1.6620 0.0000 0.0100                      1.56385                                                   | 
|    i_0_11/i_78/ZN        NOR2_X1   Rise  1.7010 0.0390 0.0260             0.443031 3.32658  3.76961           2       100                    | 
|    i_0_11/i_72/A         AOI21_X1  Rise  1.7010 0.0000 0.0260                      1.62635                                                   | 
|    i_0_11/i_72/ZN        AOI21_X1  Fall  1.7200 0.0190 0.0180             1.02747  1.68751  2.71498           1       100                    | 
|    i_0_11/p_1[41]                  Fall  1.7200 0.0000                                                                                       | 
|    i_0_0_95/A1           AOI22_X1  Fall  1.7200 0.0000 0.0180                      1.50384                                                   | 
|    i_0_0_95/ZN           AOI22_X1  Rise  1.7610 0.0410 0.0410             1.27005  1.70023  2.97028           1       100                    | 
|    i_0_0_94/A            INV_X1    Rise  1.7640 0.0030 0.0410    0.0030            1.70023                                                   | 
|    i_0_0_94/ZN           INV_X1    Fall  1.7750 0.0110 0.0100             0.714725 1.14029  1.85502           1       100                    | 
|    c_reg[41]/D           DFF_X1    Fall  1.7750 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[41]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[41]/CK        DFF_X1        Rise  0.3110 0.0080 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3110 2.3110 | 
| library setup check                      | -0.0240 2.2870 | 
| data required time                       |  2.2870        | 
|                                          |                | 
| data required time                       |  2.2870        | 
| data arrival time                        | -1.7750        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.5150        | 
-------------------------------------------------------------


 Timing Path to c_reg[43]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A    CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z    CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A    CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z    CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                        | 
|    counter_reg[3]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q       DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4           NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN           NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1           NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN           NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c30/A          CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c30/Z          CLKBUF_X2 Fall  0.7740 0.1440 0.0910 18.8367  58.9458  77.7825           26      100                    | 
|    i_0_0_397/A2           NOR2_X4   Fall  0.7780 0.0040 0.0910          6.33856                                                   | 
|    i_0_0_397/ZN           NOR2_X4   Rise  0.9320 0.1540 0.1020 31.5501  49.2245  80.7746           31      100                    | 
|    i_0_0_335/C2           AOI222_X1 Rise  0.9400 0.0080 0.1020          1.58671                                                   | 
|    i_0_0_335/ZN           AOI222_X1 Fall  0.9900 0.0500 0.0320 0.288849 3.36582  3.65467           2       100                    | 
|    i_0_0_236/A1           NOR2_X1   Fall  0.9900 0.0000 0.0320          1.41309                                                   | 
|    i_0_0_236/ZN           NOR2_X1   Rise  1.0440 0.0540 0.0350 0.679431 4.97555  5.65498           3       100                    | 
|    i_0_8/p_0[1]                     Rise  1.0440 0.0000                                                                           | 
|    i_0_8/i_190/A1         NAND2_X1  Rise  1.0440 0.0000 0.0350          1.59903                                                   | 
|    i_0_8/i_190/ZN         NAND2_X1  Fall  1.0700 0.0260 0.0160 0.886086 3.34757  4.23365           2       100                    | 
|    i_0_8/i_189/B2         AOI21_X1  Fall  1.0700 0.0000 0.0160          1.40993                                                   | 
|    i_0_8/i_189/ZN         AOI21_X1  Rise  1.1180 0.0480 0.0350 0.72161  3.84836  4.56997           2       100                    | 
|    i_0_8/i_188/B2         OAI22_X1  Rise  1.1180 0.0000 0.0350          1.61561                                                   | 
|    i_0_8/i_188/ZN         OAI22_X1  Fall  1.1530 0.0350 0.0180 0.493651 3.90286  4.39651           2       100                    | 
|    i_0_8/i_187/A          OAI21_X1  Fall  1.1530 0.0000 0.0180          1.51857                                                   | 
|    i_0_8/i_187/ZN         OAI21_X1  Rise  1.1780 0.0250 0.0200 0.309475 1.6642   1.97367           1       100                    | 
|    i_0_8/i_186/A2         NAND2_X1  Rise  1.1780 0.0000 0.0200          1.6642                                                    | 
|    i_0_8/i_186/ZN         NAND2_X1  Fall  1.2050 0.0270 0.0160 1.13961  5.49545  6.63505           3       100                    | 
|    i_0_8/i_180/A3         NOR3_X1   Fall  1.2050 0.0000 0.0160          1.55272                                                   | 
|    i_0_8/i_180/ZN         NOR3_X1   Rise  1.2620 0.0570 0.0310 0.714288 1.60595  2.32024           1       100                    | 
|    i_0_8/i_172/A4         NOR4_X1   Rise  1.2620 0.0000 0.0310          1.60595                                                   | 
|    i_0_8/i_172/ZN         NOR4_X1   Fall  1.2880 0.0260 0.0160 0.845393 5.49606  6.34145           3       100                    | 
|    i_0_8/i_29/B1          AOI21_X1  Fall  1.2880 0.0000 0.0160          1.44682                                                   | 
|    i_0_8/i_29/ZN          AOI21_X1  Rise  1.3320 0.0440 0.0350 0.678012 3.93237  4.61039           2       100                    | 
|    i_0_8/i_28/A           INV_X1    Rise  1.3320 0.0000 0.0350          1.70023                                                   | 
|    i_0_8/i_28/ZN          INV_X1    Fall  1.3430 0.0110 0.0100 0.516934 1.67685  2.19379           1       100                    | 
|    i_0_8/i_27/B2          AOI21_X1  Fall  1.3430 0.0000 0.0100          1.40993                                                   | 
|    i_0_8/i_27/ZN          AOI21_X1  Rise  1.3890 0.0460 0.0350 0.693985 3.84775  4.54174           2       100                    | 
|    i_0_8/i_25/B2          OAI22_X1  Rise  1.3890 0.0000 0.0350          1.61561                                                   | 
|    i_0_8/i_25/ZN          OAI22_X1  Fall  1.4200 0.0310 0.0160 0.249085 2.57361  2.82269           1       100                    | 
|    i_0_8/i_24/B           XNOR2_X1  Fall  1.4200 0.0000 0.0160          2.36817                                                   | 
|    i_0_8/i_24/ZN          XNOR2_X1  Fall  1.4730 0.0530 0.0210 1.62055  5.16469  6.78524           4       100                    | 
|    i_0_8/Accumulator1[11]           Fall  1.4730 0.0000                                                                           | 
|    i_0_11/p_0[42]                   Fall  1.4730 0.0000                                                                           | 
|    i_0_11/i_116/A1        OR3_X1    Fall  1.4730 0.0000 0.0210          0.775543                                                  | 
|    i_0_11/i_116/ZN        OR3_X1    Fall  1.5490 0.0760 0.0160 1.36429  2.66128  4.02558           2       100                    | 
|    i_0_11/i_115/A1        OR2_X1    Fall  1.5490 0.0000 0.0160          0.792385                                                  | 
|    i_0_11/i_115/ZN        OR2_X1    Fall  1.5980 0.0490 0.0100 0.391604 1.70023  2.09183           1       100                    | 
|    i_0_11/i_271/A         INV_X1    Fall  1.5980 0.0000 0.0100          1.54936                                                   | 
|    i_0_11/i_271/ZN        INV_X1    Rise  1.6200 0.0220 0.0140 1.8745   3.298    5.1725            2       100                    | 
|    i_0_11/i_184/A3        NAND4_X1  Rise  1.6200 0.0000 0.0140          1.63809                                                   | 
|    i_0_11/i_184/ZN        NAND4_X1  Fall  1.6600 0.0400 0.0240 0.745931 3.37708  4.12301           2       100                    | 
|    i_0_11/i_183/A         INV_X1    Fall  1.6600 0.0000 0.0240          1.54936                                                   | 
|    i_0_11/i_183/ZN        INV_X1    Rise  1.6910 0.0310 0.0180 1.25173  4.74748  5.9992            3       100                    | 
|    i_0_11/i_74/A          AOI21_X1  Rise  1.6910 0.0000 0.0180          1.62635                                                   | 
|    i_0_11/i_74/ZN         AOI21_X1  Fall  1.7080 0.0170 0.0170 0.726431 1.68751  2.41394           1       100                    | 
|    i_0_11/p_1[43]                   Fall  1.7080 0.0000                                                                           | 
|    i_0_0_99/A1            AOI22_X1  Fall  1.7080 0.0000 0.0170          1.50384                                                   | 
|    i_0_0_99/ZN            AOI22_X1  Rise  1.7460 0.0380 0.0380 0.693963 1.70023  2.39419           1       100                    | 
|    i_0_0_98/A             INV_X1    Rise  1.7460 0.0000 0.0380          1.70023                                                   | 
|    i_0_0_98/ZN            INV_X1    Fall  1.7580 0.0120 0.0110 1.20465  1.14029  2.34494           1       100                    | 
|    c_reg[43]/D            DFF_X1    Fall  1.7580 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[43]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[43]/CK        DFF_X1        Rise  0.3100 0.0070 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3100 2.3100 | 
| library setup check                      | -0.0240 2.2860 | 
| data required time                       |  2.2860        | 
|                                          |                | 
| data required time                       |  2.2860        | 
| data arrival time                        | -1.7580        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.5310        | 
-------------------------------------------------------------


 Timing Path to c[54] 
  
 Path Start Point : c_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[54] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[54]/CK        DFF_X1        Rise  0.3310 0.0200 0.1040          0.949653                                    F             | 
|    c_reg[54]/Q         DFF_X1        Rise  0.4630 0.1320 0.0350 3.91942  10       13.9194           1       100      F             | 
|    c[54]                             Rise  0.4640 0.0010 0.0350          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5360        | 
-------------------------------------------------------------


 Timing Path to c[27] 
  
 Path Start Point : c_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[27]/CK        DFF_X1        Rise  0.3370 0.0260 0.1030          0.949653                                    F             | 
|    c_reg[27]/Q         DFF_X1        Rise  0.4630 0.1260 0.0290 1.56278  10       11.5628           1       100      F             | 
|    c[27]                             Rise  0.4640 0.0010 0.0290          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5360        | 
-------------------------------------------------------------


 Timing Path to c[62] 
  
 Path Start Point : c_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[62] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[62]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
|    c_reg[62]/Q         DFF_X1        Rise  0.4610 0.1260 0.0290 1.27125  10       11.2712           1       100      F             | 
|    c[62]                             Rise  0.4620 0.0010 0.0290          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5380        | 
-------------------------------------------------------------


 Timing Path to c[29] 
  
 Path Start Point : c_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[29] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[29]/CK        DFF_X1        Rise  0.3370 0.0260 0.1030          0.949653                                    F             | 
|    c_reg[29]/Q         DFF_X1        Rise  0.4620 0.1250 0.0280 1.10247  10       11.1025           1       100      F             | 
|    c[29]                             Rise  0.4620 0.0000 0.0280          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5380        | 
-------------------------------------------------------------


 Timing Path to c_reg[35]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
| Data Path:                                                                                                                     | 
|    counter_reg[3]/CK   DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
|    counter_reg[3]/Q    DFF_X1    Fall  0.4430 0.1100 0.0120 1.46941  6.45601  7.92542           3       100      F             | 
|    i_0_0_400/A4        NOR4_X1   Fall  0.4430 0.0000 0.0120          1.55423                                                   | 
|    i_0_0_400/ZN        NOR4_X1   Rise  0.5410 0.0980 0.0590 0.345672 3.0531   3.39878           1       100                    | 
|    i_0_0_430/A1        NAND2_X2  Rise  0.5410 0.0000 0.0590          3.0531                                                    | 
|    i_0_0_430/ZN        NAND2_X2  Fall  0.6290 0.0880 0.0550 19.0923  36.5458  55.6381           27      100                    | 
|    hfn_ipo_c30/A       CLKBUF_X2 Fall  0.6300 0.0010 0.0550          1.23817                                                   | 
|    hfn_ipo_c30/Z       CLKBUF_X2 Fall  0.7740 0.1440 0.0910 18.8367  58.9458  77.7825           26      100                    | 
|    i_0_0_295/A2        AOI222_X1 Fall  0.7790 0.0050 0.0910          1.39906                                                   | 
|    i_0_0_295/ZN        AOI222_X1 Rise  0.9060 0.1270 0.0760 2.1651   3.35157  5.51667           2       100                    | 
|    i_0_0_294/A         INV_X1    Rise  0.9060 0.0000 0.0760          1.70023                                                   | 
|    i_0_0_294/ZN        INV_X1    Fall  0.9350 0.0290 0.0240 1.93724  5.9958   7.93304           4       100                    | 
|    i_0_11/p_0[13]                Fall  0.9350 0.0000                                                                           | 
|    i_0_11/i_125/A1     OR2_X1    Fall  0.9350 0.0000 0.0240          0.792385                                                  | 
|    i_0_11/i_125/ZN     OR2_X1    Fall  0.9870 0.0520 0.0090 0.179379 1.70023  1.87961           1       100                    | 
|    i_0_11/i_233/A      INV_X1    Fall  0.9870 0.0000 0.0090          1.54936                                                   | 
|    i_0_11/i_233/ZN     INV_X1    Rise  1.0050 0.0180 0.0110 0.444966 3.24941  3.69438           2       100                    | 
|    i_0_11/i_232/A3     NAND3_X1  Rise  1.0050 0.0000 0.0110          1.65038                                                   | 
|    i_0_11/i_232/ZN     NAND3_X1  Fall  1.0280 0.0230 0.0120 0.656352 1.70023  2.35658           1       100                    | 
|    i_0_11/i_231/A      INV_X1    Fall  1.0280 0.0000 0.0120          1.54936                                                   | 
|    i_0_11/i_231/ZN     INV_X1    Rise  1.0520 0.0240 0.0160 2.50008  3.31983  5.81991           2       100                    | 
|    i_0_11/i_197/A4     NAND4_X1  Rise  1.0520 0.0000 0.0160          1.65991                                                   | 
|    i_0_11/i_197/ZN     NAND4_X1  Fall  1.1030 0.0510 0.0330 3.39304  3.37708  6.77013           2       100                    | 
|    i_0_11/i_104/A      INV_X1    Fall  1.1040 0.0010 0.0330          1.54936                                                   | 
|    i_0_11/i_104/ZN     INV_X1    Rise  1.1390 0.0350 0.0200 1.13783  4.74748  5.88531           3       100                    | 
|    i_0_11/i_195/A1     NAND4_X1  Rise  1.1390 0.0000 0.0200          1.52136                                                   | 
|    i_0_11/i_195/ZN     NAND4_X1  Fall  1.1750 0.0360 0.0240 0.759731 3.37708  4.13681           2       100                    | 
|    i_0_11/i_92/A       INV_X1    Fall  1.1750 0.0000 0.0240          1.54936                                                   | 
|    i_0_11/i_92/ZN      INV_X1    Rise  1.2060 0.0310 0.0180 1.3897   4.74748  6.13717           3       100                    | 
|    i_0_11/i_193/A1     NAND4_X1  Rise  1.2060 0.0000 0.0180          1.52136                                                   | 
|    i_0_11/i_193/ZN     NAND4_X1  Fall  1.2420 0.0360 0.0240 0.851305 3.37708  4.22839           2       100                    | 
|    i_0_11/i_191/A      INV_X1    Fall  1.2420 0.0000 0.0240          1.54936                                                   | 
|    i_0_11/i_191/ZN     INV_X1    Rise  1.2730 0.0310 0.0180 1.40075  4.74748  6.14823           3       100                    | 
|    i_0_11/i_190/A1     NAND4_X1  Rise  1.2730 0.0000 0.0180          1.52136                                                   | 
|    i_0_11/i_190/ZN     NAND4_X1  Fall  1.3110 0.0380 0.0260 1.4839   3.37708  4.86098           2       100                    | 
|    i_0_11/i_189/A      INV_X1    Fall  1.3110 0.0000 0.0260          1.54936                                                   | 
|    i_0_11/i_189/ZN     INV_X1    Rise  1.3440 0.0330 0.0190 1.60234  4.74748  6.34982           3       100                    | 
|    i_0_11/i_188/A1     NAND4_X1  Rise  1.3440 0.0000 0.0190          1.52136                                                   | 
|    i_0_11/i_188/ZN     NAND4_X1  Fall  1.3810 0.0370 0.0250 0.991341 3.37708  4.36842           2       100                    | 
|    i_0_11/i_187/A      INV_X1    Fall  1.3810 0.0000 0.0250          1.54936                                                   | 
|    i_0_11/i_187/ZN     INV_X1    Rise  1.4120 0.0310 0.0180 1.13301  4.74748  5.88048           3       100                    | 
|    i_0_11/i_186/A1     NAND4_X1  Rise  1.4120 0.0000 0.0180          1.52136                                                   | 
|    i_0_11/i_186/ZN     NAND4_X1  Fall  1.4480 0.0360 0.0240 0.724516 3.37708  4.1016            2       100                    | 
|    i_0_11/i_185/A      INV_X1    Fall  1.4480 0.0000 0.0240          1.54936                                                   | 
|    i_0_11/i_185/ZN     INV_X1    Rise  1.4780 0.0300 0.0180 1.1051   4.74748  5.85257           3       100                    | 
|    i_0_11/i_138/A1     NAND2_X1  Rise  1.4780 0.0000 0.0180          1.59903                                                   | 
|    i_0_11/i_138/ZN     NAND2_X1  Fall  1.5210 0.0430 0.0290 7.73949  6.7429   14.4824           4       100                    | 
|    i_0_11/i_58/A2      NOR2_X1   Fall  1.5220 0.0010 0.0290          1.56385                                                   | 
|    i_0_11/i_58/ZN      NOR2_X1   Rise  1.5680 0.0460 0.0250 0.356902 3.32658  3.68348           2       100                    | 
|    i_0_11/i_57/A       INV_X1    Rise  1.5680 0.0000 0.0250          1.70023                                                   | 
|    i_0_11/i_57/ZN      INV_X1    Fall  1.5830 0.0150 0.0100 0.635425 3.3282   3.96362           2       100                    | 
|    i_0_11/i_56/A2      NOR2_X1   Fall  1.5830 0.0000 0.0100          1.56385                                                   | 
|    i_0_11/i_56/ZN      NOR2_X1   Rise  1.6230 0.0400 0.0270 0.608438 3.32658  3.93502           2       100                    | 
|    i_0_11/i_55/A       INV_X1    Rise  1.6230 0.0000 0.0270          1.70023                                                   | 
|    i_0_11/i_55/ZN      INV_X1    Fall  1.6380 0.0150 0.0100 0.657437 3.3282   3.98563           2       100                    | 
|    i_0_11/i_54/A2      NOR2_X1   Fall  1.6380 0.0000 0.0100          1.56385                                                   | 
|    i_0_11/i_54/ZN      NOR2_X1   Rise  1.6770 0.0390 0.0260 0.502784 3.32658  3.82937           2       100                    | 
|    i_0_11/i_53/A       INV_X1    Rise  1.6770 0.0000 0.0260          1.70023                                                   | 
|    i_0_11/i_53/ZN      INV_X1    Fall  1.6870 0.0100 0.0080 0.266223 1.67685  1.94308           1       100                    | 
|    i_0_11/i_52/B2      AOI21_X1  Fall  1.6870 0.0000 0.0080          1.40993                                                   | 
|    i_0_11/i_52/ZN      AOI21_X1  Rise  1.7200 0.0330 0.0240 0.534544 1.68751  2.22206           1       100                    | 
|    i_0_11/p_1[35]                Rise  1.7200 0.0000                                                                           | 
|    i_0_0_83/A1         AOI22_X1  Rise  1.7200 0.0000 0.0240          1.68751                                                   | 
|    i_0_0_83/ZN         AOI22_X1  Fall  1.7400 0.0200 0.0230 0.82948  1.70023  2.52971           1       100                    | 
|    i_0_0_82/A          INV_X1    Fall  1.7400 0.0000 0.0230          1.54936                                                   | 
|    i_0_0_82/ZN         INV_X1    Rise  1.7580 0.0180 0.0100 0.507797 1.14029  1.64809           1       100                    | 
|    c_reg[35]/D         DFF_X1    Rise  1.7580 0.0000 0.0100          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[35]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1660 0.0010 0.0480          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1970 0.0310 0.0060 1.44178  1.24879  2.69056           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.1970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3030 0.1060 0.0990 58.1526  54.8122  112.965           64      100      F    K        | 
|    c_reg[35]/CK        DFF_X1        Rise  0.3250 0.0220 0.0990          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3250 2.3250 | 
| library setup check                      | -0.0310 2.2940 | 
| data required time                       |  2.2940        | 
|                                          |                | 
| data required time                       |  2.2940        | 
| data arrival time                        | -1.7580        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.5390        | 
-------------------------------------------------------------


 Timing Path to c[25] 
  
 Path Start Point : c_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[25] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[25]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[25]/Q         DFF_X1        Rise  0.4610 0.1250 0.0280 0.935186 10       10.9352           1       100      F             | 
|    c[25]                             Rise  0.4610 0.0000 0.0280          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5390        | 
-------------------------------------------------------------


 Timing Path to c[35] 
  
 Path Start Point : c_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[35] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[35]/CK        DFF_X1        Rise  0.3370 0.0260 0.1030          0.949653                                    F             | 
|    c_reg[35]/Q         DFF_X1        Rise  0.4610 0.1240 0.0270 0.370749 10       10.3707           1       100      F             | 
|    c[35]                             Rise  0.4610 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5390        | 
-------------------------------------------------------------


 Timing Path to c[31] 
  
 Path Start Point : c_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[31]/CK        DFF_X1        Rise  0.3370 0.0260 0.1030          0.949653                                    F             | 
|    c_reg[31]/Q         DFF_X1        Rise  0.4610 0.1240 0.0270 0.643497 10       10.6435           1       100      F             | 
|    c[31]                             Rise  0.4610 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5390        | 
-------------------------------------------------------------


 Timing Path to c[30] 
  
 Path Start Point : c_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[30] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[30]/CK        DFF_X1        Rise  0.3370 0.0260 0.1030          0.949653                                    F             | 
|    c_reg[30]/Q         DFF_X1        Rise  0.4610 0.1240 0.0270 0.681296 10       10.6813           1       100      F             | 
|    c[30]                             Rise  0.4610 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5390        | 
-------------------------------------------------------------


 Timing Path to c[26] 
  
 Path Start Point : c_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[26] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[26]/CK        DFF_X1        Rise  0.3370 0.0260 0.1030          0.949653                                    F             | 
|    c_reg[26]/Q         DFF_X1        Rise  0.4610 0.1240 0.0270 0.552739 10       10.5527           1       100      F             | 
|    c[26]                             Rise  0.4610 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5390        | 
-------------------------------------------------------------


 Timing Path to c[61] 
  
 Path Start Point : c_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[61] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[61]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
|    c_reg[61]/Q         DFF_X1        Rise  0.4600 0.1250 0.0280 0.806963 10       10.807            1       100      F             | 
|    c[61]                             Rise  0.4600 0.0000 0.0280          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[60] 
  
 Path Start Point : c_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[60] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[60]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
|    c_reg[60]/Q         DFF_X1        Rise  0.4600 0.1250 0.0270 0.776977 10       10.777            1       100      F             | 
|    c[60]                             Rise  0.4600 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[15] 
  
 Path Start Point : c_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[15]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
|    c_reg[15]/Q         DFF_X1        Rise  0.4600 0.1250 0.0280 0.844506 10       10.8445           1       100      F             | 
|    c[15]                             Rise  0.4600 0.0000 0.0280          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[33] 
  
 Path Start Point : c_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[33] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[33]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[33]/Q         DFF_X1        Rise  0.4600 0.1240 0.0270 0.560997 10       10.561            1       100      F             | 
|    c[33]                             Rise  0.4600 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[32] 
  
 Path Start Point : c_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[32] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[32]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[32]/Q         DFF_X1        Rise  0.4600 0.1240 0.0270 0.368715 10       10.3687           1       100      F             | 
|    c[32]                             Rise  0.4600 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[19] 
  
 Path Start Point : c_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[19] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[19]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[19]/Q         DFF_X1        Rise  0.4600 0.1240 0.0270 0.591705 10       10.5917           1       100      F             | 
|    c[19]                             Rise  0.4600 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[18] 
  
 Path Start Point : c_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[18]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[18]/Q         DFF_X1        Rise  0.4600 0.1240 0.0270 0.445741 10       10.4457           1       100      F             | 
|    c[18]                             Rise  0.4600 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[10] 
  
 Path Start Point : c_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[10]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[10]/Q         DFF_X1        Rise  0.4600 0.1240 0.0270 0.416648 10       10.4166           1       100      F             | 
|    c[10]                             Rise  0.4600 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[9] 
  
 Path Start Point : c_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[9]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[9]/Q          DFF_X1        Rise  0.4600 0.1240 0.0270 0.633384 10       10.6334           1       100      F             | 
|    c[9]                              Rise  0.4600 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[7] 
  
 Path Start Point : c_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[7]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[7]/Q          DFF_X1        Rise  0.4600 0.1240 0.0270 0.398016 10       10.398            1       100      F             | 
|    c[7]                              Rise  0.4600 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[4] 
  
 Path Start Point : c_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[4]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[4]/Q          DFF_X1        Rise  0.4600 0.1240 0.0270 0.402926 10       10.4029           1       100      F             | 
|    c[4]                              Rise  0.4600 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[3] 
  
 Path Start Point : c_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[3]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[3]/Q          DFF_X1        Rise  0.4600 0.1240 0.0270 0.413853 10       10.4139           1       100      F             | 
|    c[3]                              Rise  0.4600 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[1] 
  
 Path Start Point : c_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[1]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[1]/Q          DFF_X1        Rise  0.4600 0.1240 0.0270 0.366559 10       10.3666           1       100      F             | 
|    c[1]                              Rise  0.4600 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[0] 
  
 Path Start Point : c_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[0]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[0]/Q          DFF_X1        Rise  0.4600 0.1240 0.0270 0.465723 10       10.4657           1       100      F             | 
|    c[0]                              Rise  0.4600 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[63] 
  
 Path Start Point : c_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[63] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[63]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
|    c_reg[63]/Q         DFF_X1        Rise  0.4590 0.1240 0.0270 0.757634 10       10.7576           1       100      F             | 
|    c[63]                             Rise  0.4590 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[59] 
  
 Path Start Point : c_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[59] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[59]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
|    c_reg[59]/Q         DFF_X1        Rise  0.4590 0.1240 0.0270 0.747088 10       10.7471           1       100      F             | 
|    c[59]                             Rise  0.4590 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[17] 
  
 Path Start Point : c_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[17]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
|    c_reg[17]/Q         DFF_X1        Rise  0.4590 0.1240 0.0270 0.663491 10       10.6635           1       100      F             | 
|    c[17]                             Rise  0.4590 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[14] 
  
 Path Start Point : c_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[14]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
|    c_reg[14]/Q         DFF_X1        Rise  0.4590 0.1240 0.0270 0.465899 10       10.4659           1       100      F             | 
|    c[14]                             Rise  0.4590 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[13] 
  
 Path Start Point : c_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[13]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
|    c_reg[13]/Q         DFF_X1        Rise  0.4590 0.1240 0.0270 0.72943  10       10.7294           1       100      F             | 
|    c[13]                             Rise  0.4590 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[40] 
  
 Path Start Point : c_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[40] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[40]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[40]/Q         DFF_X1        Rise  0.4590 0.1230 0.0260 0.193978 10       10.194            1       100      F             | 
|    c[40]                             Rise  0.4590 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[38] 
  
 Path Start Point : c_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[38] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[38]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[38]/Q         DFF_X1        Rise  0.4590 0.1230 0.0260 0.242122 10       10.2421           1       100      F             | 
|    c[38]                             Rise  0.4590 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[37] 
  
 Path Start Point : c_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[37] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[37]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[37]/Q         DFF_X1        Rise  0.4590 0.1230 0.0260 0.118376 10       10.1184           1       100      F             | 
|    c[37]                             Rise  0.4590 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[36] 
  
 Path Start Point : c_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[36] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[36]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[36]/Q         DFF_X1        Rise  0.4590 0.1230 0.0260 0.303286 10       10.3033           1       100      F             | 
|    c[36]                             Rise  0.4590 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[34] 
  
 Path Start Point : c_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[34] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[34]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[34]/Q         DFF_X1        Rise  0.4590 0.1230 0.0260 0.250588 10       10.2506           1       100      F             | 
|    c[34]                             Rise  0.4590 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[16] 
  
 Path Start Point : c_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[16]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[16]/Q         DFF_X1        Rise  0.4590 0.1230 0.0260 0.293417 10       10.2934           1       100      F             | 
|    c[16]                             Rise  0.4590 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[11] 
  
 Path Start Point : c_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[11]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[11]/Q         DFF_X1        Rise  0.4590 0.1230 0.0260 0.158921 10       10.1589           1       100      F             | 
|    c[11]                             Rise  0.4590 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[8] 
  
 Path Start Point : c_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[8]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[8]/Q          DFF_X1        Rise  0.4590 0.1230 0.0260 0.26749  10       10.2675           1       100      F             | 
|    c[8]                              Rise  0.4590 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[6] 
  
 Path Start Point : c_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[6]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[6]/Q          DFF_X1        Rise  0.4590 0.1230 0.0260 0.138053 10       10.1381           1       100      F             | 
|    c[6]                              Rise  0.4590 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[5] 
  
 Path Start Point : c_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[5]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[5]/Q          DFF_X1        Rise  0.4590 0.1230 0.0260 0.225905 10       10.2259           1       100      F             | 
|    c[5]                              Rise  0.4590 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[2] 
  
 Path Start Point : c_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[2]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
|    c_reg[2]/Q          DFF_X1        Rise  0.4590 0.1230 0.0260 0.290121 10       10.2901           1       100      F             | 
|    c[2]                              Rise  0.4590 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[56] 
  
 Path Start Point : c_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[56] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[56]/CK        DFF_X1        Rise  0.3340 0.0230 0.1030          0.949653                                    F             | 
|    c_reg[56]/Q         DFF_X1        Rise  0.4580 0.1240 0.0270 0.54038  10       10.5404           1       100      F             | 
|    c[56]                             Rise  0.4580 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5420        | 
-------------------------------------------------------------


 Timing Path to c[58] 
  
 Path Start Point : c_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[58] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[58]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
|    c_reg[58]/Q         DFF_X1        Rise  0.4580 0.1230 0.0260 0.174864 10       10.1749           1       100      F             | 
|    c[58]                             Rise  0.4580 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5420        | 
-------------------------------------------------------------


 Timing Path to c[57] 
  
 Path Start Point : c_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[57] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[57]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
|    c_reg[57]/Q         DFF_X1        Rise  0.4580 0.1230 0.0260 0.168728 10       10.1687           1       100      F             | 
|    c[57]                             Rise  0.4580 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5420        | 
-------------------------------------------------------------


 Timing Path to c[12] 
  
 Path Start Point : c_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[12]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
|    c_reg[12]/Q         DFF_X1        Rise  0.4580 0.1230 0.0260 0.253979 10       10.254            1       100      F             | 
|    c[12]                             Rise  0.4580 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5420        | 
-------------------------------------------------------------


 Timing Path to c[21] 
  
 Path Start Point : c_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[21] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[21]/CK        DFF_X1        Rise  0.3300 0.0190 0.1030          0.949653                                    F             | 
|    c_reg[21]/Q         DFF_X1        Rise  0.4540 0.1240 0.0270 0.365744 10       10.3657           1       100      F             | 
|    c[21]                             Rise  0.4540 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5460        | 
-------------------------------------------------------------


 Timing Path to c[20] 
  
 Path Start Point : c_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[20] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[20]/CK        DFF_X1        Rise  0.3300 0.0190 0.1030          0.949653                                    F             | 
|    c_reg[20]/Q         DFF_X1        Rise  0.4540 0.1240 0.0270 0.574059 10       10.5741           1       100      F             | 
|    c[20]                             Rise  0.4540 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5460        | 
-------------------------------------------------------------


 Timing Path to c[55] 
  
 Path Start Point : c_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[55] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[55]/CK        DFF_X1        Rise  0.3270 0.0160 0.1040          0.949653                                    F             | 
|    c_reg[55]/Q         DFF_X1        Rise  0.4510 0.1240 0.0270 0.498297 10       10.4983           1       100      F             | 
|    c[55]                             Rise  0.4510 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4510        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5490        | 
-------------------------------------------------------------


 Timing Path to c[53] 
  
 Path Start Point : c_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[53] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[53]/CK        DFF_X1        Rise  0.3250 0.0140 0.1040          0.949653                                    F             | 
|    c_reg[53]/Q         DFF_X1        Rise  0.4490 0.1240 0.0270 0.521494 10       10.5215           1       100      F             | 
|    c[53]                             Rise  0.4490 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5510        | 
-------------------------------------------------------------


 Timing Path to c[52] 
  
 Path Start Point : c_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[52] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[52]/CK        DFF_X1        Rise  0.3250 0.0140 0.1040          0.949653                                    F             | 
|    c_reg[52]/Q         DFF_X1        Rise  0.4490 0.1240 0.0260 0.352562 10       10.3526           1       100      F             | 
|    c[52]                             Rise  0.4490 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5510        | 
-------------------------------------------------------------


 Timing Path to c[51] 
  
 Path Start Point : c_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[51] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[51]/CK        DFF_X1        Rise  0.3250 0.0140 0.1040          0.949653                                    F             | 
|    c_reg[51]/Q         DFF_X1        Rise  0.4490 0.1240 0.0270 0.494523 10       10.4945           1       100      F             | 
|    c[51]                             Rise  0.4490 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5510        | 
-------------------------------------------------------------


 Timing Path to c[50] 
  
 Path Start Point : c_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[50] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[50]/CK        DFF_X1        Rise  0.3250 0.0140 0.1040          0.949653                                    F             | 
|    c_reg[50]/Q         DFF_X1        Rise  0.4480 0.1230 0.0260 0.118372 10       10.1184           1       100      F             | 
|    c[50]                             Rise  0.4480 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4480        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5520        | 
-------------------------------------------------------------


 Timing Path to c[49] 
  
 Path Start Point : c_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[49] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[49]/CK        DFF_X1        Rise  0.3250 0.0140 0.1040          0.949653                                    F             | 
|    c_reg[49]/Q         DFF_X1        Rise  0.4480 0.1230 0.0260 0.128008 10       10.128            1       100      F             | 
|    c[49]                             Rise  0.4480 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4480        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5520        | 
-------------------------------------------------------------


 Timing Path to c[48] 
  
 Path Start Point : c_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[48] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[48]/CK        DFF_X1        Rise  0.3250 0.0140 0.1040          0.949653                                    F             | 
|    c_reg[48]/Q         DFF_X1        Rise  0.4480 0.1230 0.0260 0.141479 10       10.1415           1       100      F             | 
|    c[48]                             Rise  0.4480 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4480        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5520        | 
-------------------------------------------------------------


 Timing Path to c[28] 
  
 Path Start Point : c_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[28] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[28]/CK        DFF_X1        Rise  0.3200 0.0090 0.1040          0.949653                                    F             | 
|    c_reg[28]/Q         DFF_X1        Rise  0.4460 0.1260 0.0290 1.28113  10       11.2811           1       100      F             | 
|    c[28]                             Rise  0.4460 0.0000 0.0290          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5540        | 
-------------------------------------------------------------


 Timing Path to c[24] 
  
 Path Start Point : c_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[24] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[24]/CK        DFF_X1        Rise  0.3200 0.0090 0.1040          0.949653                                    F             | 
|    c_reg[24]/Q         DFF_X1        Rise  0.4460 0.1260 0.0290 1.39823  10       11.3982           1       100      F             | 
|    c[24]                             Rise  0.4460 0.0000 0.0290          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5540        | 
-------------------------------------------------------------


 Timing Path to c[47] 
  
 Path Start Point : c_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[47] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[47]/CK        DFF_X1        Rise  0.3220 0.0110 0.1040          0.949653                                    F             | 
|    c_reg[47]/Q         DFF_X1        Rise  0.4460 0.1240 0.0270 0.501488 10       10.5015           1       100      F             | 
|    c[47]                             Rise  0.4460 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5540        | 
-------------------------------------------------------------


 Timing Path to c[45] 
  
 Path Start Point : c_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[45] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[45]/CK        DFF_X1        Rise  0.3220 0.0110 0.1040          0.949653                                    F             | 
|    c_reg[45]/Q         DFF_X1        Rise  0.4460 0.1240 0.0270 0.484946 10       10.4849           1       100      F             | 
|    c[45]                             Rise  0.4460 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5540        | 
-------------------------------------------------------------


 Timing Path to c[44] 
  
 Path Start Point : c_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[44] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[44]/CK        DFF_X1        Rise  0.3210 0.0100 0.1040          0.949653                                    F             | 
|    c_reg[44]/Q         DFF_X1        Rise  0.4450 0.1240 0.0260 0.29754  10       10.2975           1       100      F             | 
|    c[44]                             Rise  0.4450 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5550        | 
-------------------------------------------------------------


 Timing Path to c[41] 
  
 Path Start Point : c_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[41] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[41]/CK        DFF_X1        Rise  0.3210 0.0100 0.1040          0.949653                                    F             | 
|    c_reg[41]/Q         DFF_X1        Rise  0.4450 0.1240 0.0260 0.321071 10       10.3211           1       100      F             | 
|    c[41]                             Rise  0.4450 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5550        | 
-------------------------------------------------------------


 Timing Path to c[46] 
  
 Path Start Point : c_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[46] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[46]/CK        DFF_X1        Rise  0.3220 0.0110 0.1040          0.949653                                    F             | 
|    c_reg[46]/Q         DFF_X1        Rise  0.4450 0.1230 0.0260 0.152235 10       10.1522           1       100      F             | 
|    c[46]                             Rise  0.4450 0.0000 0.0260          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5550        | 
-------------------------------------------------------------


 Timing Path to c[43] 
  
 Path Start Point : c_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[43] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
| Data Path:                                                                                                                         | 
|    c_reg[43]/CK        DFF_X1        Rise  0.3200 0.0090 0.1040          0.949653                                    F             | 
|    c_reg[43]/Q         DFF_X1        Rise  0.4440 0.1240 0.0270 0.434556 10       10.4346           1       100      F             | 
|    c[43]                             Rise  0.4440 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5560        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1794M, PVMEM - 2637M)
