Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 11 23:39:23 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper_csn
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                             Path #1                                            |                   WorstPath from Dst                   |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                          3.572 |                                                  3.572 |
| Path Delay                |                     0.940 |                                                                                          3.823 |                                                  3.807 |
| Logic Delay               | 0.093(10%)                | 1.318(35%)                                                                                     | 1.093(29%)                                             |
| Net Delay                 | 0.847(90%)                | 2.505(65%)                                                                                     | 2.714(71%)                                             |
| Clock Skew                |                    -0.052 |                                                                                         -0.139 |                                                 -0.076 |
| Slack                     |                       inf |                                                                                         -0.399 |                                                 -0.319 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                |                                                        |
| Bounding Box Size         | 0% x 2%                   | 2% x 0%                                                                                        | 4% x 3%                                                |
| Clock Region Distance     | (0, 1)                    | (0, 0)                                                                                         | (0, 0)                                                 |
| Cumulative Fanout         |                         3 |                                                                                            106 |                                                     57 |
| Fixed Loc                 |                         0 |                                                                                              0 |                                                      0 |
| Fixed Route               |                         0 |                                                                                              0 |                                                      0 |
| Hold Fix Detour           |                         0 |                                                                                              0 |                                                      0 |
| Combined LUT Pairs        |                         0 |                                                                                              0 |                                                      0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                   | Safely Timed                                           |
| Logic Levels              |                         0 |                                                                                             17 |                                                      9 |
| Routes                    |                         1 |                                                                                             18 |                                                      9 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE LUT4 LUT6 LUT6 LUT3 LUT5 LUT3 LUT5 LUT5 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                            | clk                                                    |
| End Point Clock           | clk                       | clk                                                                                            | clk                                                    |
| DSP Block                 | None                      | None                                                                                           | None                                                   |
| BRAM                      | None                      | None                                                                                           | None                                                   |
| IO Crossings              |                         0 |                                                                                              0 |                                                      0 |
| SLR Crossings             |                         0 |                                                                                              0 |                                                      0 |
| PBlocks                   |                         0 |                                                                                              0 |                                                      0 |
| High Fanout               |                         3 |                                                                                             20 |                                                     31 |
| Dont Touch                |                         0 |                                                                                              0 |                                                      0 |
| Mark Debug                |                         0 |                                                                                              0 |                                                      0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                         | FDRE/C                                                 |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                         | FDRE/D                                                 |
| Start Point Pin           | shiftreg_vector[183]/C    | sr_p.sr_1_fast[182]/C                                                                          | ret_array_1_11.idx_ret_31/C                            |
| End Point Pin             | sr_p.sr_1_fast[182]/D     | ret_array_1_11.idx_ret_31/D                                                                    | sr_p.sr_1[82]/D                                        |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                               Path #2                                               |                           WorstPath from Dst                          |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                               3.572 |                                                                 3.572 |
| Path Delay                |                     0.940 |                                                                                               3.827 |                                                                 3.470 |
| Logic Delay               | 0.093(10%)                | 1.467(39%)                                                                                          | 1.390(41%)                                                            |
| Net Delay                 | 0.847(90%)                | 2.360(61%)                                                                                          | 2.080(59%)                                                            |
| Clock Skew                |                    -0.052 |                                                                                              -0.124 |                                                                -0.090 |
| Slack                     |                       inf |                                                                                              -0.388 |                                                                 0.003 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                     |                                                                       |
| Bounding Box Size         | 0% x 2%                   | 3% x 0%                                                                                             | 4% x 1%                                                               |
| Clock Region Distance     | (0, 1)                    | (0, 0)                                                                                              | (0, 0)                                                                |
| Cumulative Fanout         |                         3 |                                                                                                 103 |                                                                   124 |
| Fixed Loc                 |                         0 |                                                                                                   0 |                                                                     0 |
| Fixed Route               |                         0 |                                                                                                   0 |                                                                     0 |
| Hold Fix Detour           |                         0 |                                                                                                   0 |                                                                     0 |
| Combined LUT Pairs        |                         0 |                                                                                                   0 |                                                                     0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                        | Safely Timed                                                          |
| Logic Levels              |                         0 |                                                                                                  18 |                                                                    12 |
| Routes                    |                         1 |                                                                                                  18 |                                                                    12 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                                 | clk                                                                   |
| End Point Clock           | clk                       | clk                                                                                                 | clk                                                                   |
| DSP Block                 | None                      | None                                                                                                | None                                                                  |
| BRAM                      | None                      | None                                                                                                | None                                                                  |
| IO Crossings              |                         0 |                                                                                                   0 |                                                                     0 |
| SLR Crossings             |                         0 |                                                                                                   0 |                                                                     0 |
| PBlocks                   |                         0 |                                                                                                   0 |                                                                     0 |
| High Fanout               |                         3 |                                                                                                  20 |                                                                    24 |
| Dont Touch                |                         0 |                                                                                                   0 |                                                                     0 |
| Mark Debug                |                         0 |                                                                                                   0 |                                                                     0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                              | FDRE/C                                                                |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                              | FDRE/D                                                                |
| Start Point Pin           | shiftreg_vector[183]/C    | sr_p.sr_1_fast[182]/C                                                                               | ret_array_1_15.idx_ret_1/C                                            |
| End Point Pin             | sr_p.sr_1_fast[182]/D     | ret_array_1_15.idx_ret_1/D                                                                          | sr_p.sr_1[137]/D                                                      |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                         Path #3                        |     WorstPath from Dst    |
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------+
| Requirement               |                                                                           3.572 |                                                  3.572 |                     0.000 |
| Path Delay                |                                                                           3.177 |                                                  3.868 |                     0.749 |
| Logic Delay               | 1.100(35%)                                                                      | 1.156(30%)                                             | 0.093(13%)                |
| Net Delay                 | 2.077(65%)                                                                      | 2.712(70%)                                             | 0.656(87%)                |
| Clock Skew                |                                                                          -0.136 |                                                 -0.080 |                    -1.115 |
| Slack                     |                                                                           0.250 |                                                 -0.384 |                       inf |
| Timing Exception          |                                                                                 |                                                        | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                                                                         | 4% x 3%                                                | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                                                                          | (0, 0)                                                 | (0, 0)                    |
| Cumulative Fanout         |                                                                              94 |                                                     53 |                         1 |
| Fixed Loc                 |                                                                               0 |                                                      0 |                         0 |
| Fixed Route               |                                                                               0 |                                                      0 |                         0 |
| Hold Fix Detour           |                                                                               0 |                                                      0 |                         0 |
| Combined LUT Pairs        |                                                                               0 |                                                      0 |                         0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                           | No Common Primary Clock   |
| Logic Levels              |                                                                              14 |                                                      9 |                         0 |
| Routes                    |                                                                              15 |                                                      9 |                         1 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 FDRE | FDRE LUT4 LUT6 LUT6 LUT3 LUT5 LUT3 LUT5 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk                                                                             | clk                                                    | clk                       |
| End Point Clock           | clk                                                                             | clk                                                    | clk_wrapper               |
| DSP Block                 | None                                                                            | None                                                   | None                      |
| BRAM                      | None                                                                            | None                                                   | None                      |
| IO Crossings              |                                                                               0 |                                                      0 |                         0 |
| SLR Crossings             |                                                                               0 |                                                      0 |                         0 |
| PBlocks                   |                                                                               0 |                                                      0 |                         0 |
| High Fanout               |                                                                              20 |                                                     27 |                         1 |
| Dont Touch                |                                                                               0 |                                                      0 |                         0 |
| Mark Debug                |                                                                               0 |                                                      0 |                         0 |
| Start Point Pin Primitive | FDRE/C                                                                          | FDRE/C                                                 | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                                                                          | FDRE/D                                                 | FDRE/D                    |
| Start Point Pin           | sr_p.sr_1_fast[182]/C                                                           | ret_array_1_11.idx_ret_35/C                            | sr_p.sr_1[82]/C           |
| End Point Pin             | ret_array_1_11.idx_ret_35/D                                                     | sr_p.sr_1[82]/D                                        | delay_block[0][82]/D      |
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                  Path #4                                                 |                           WorstPath from Dst                          |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                                    3.572 |                                                                 3.572 |
| Path Delay                |                     0.372 |                                                                                                    3.854 |                                                                 3.344 |
| Logic Delay               | 0.096(26%)                | 1.453(38%)                                                                                               | 1.323(40%)                                                            |
| Net Delay                 | 0.276(74%)                | 2.401(62%)                                                                                               | 2.021(60%)                                                            |
| Clock Skew                |                    -0.057 |                                                                                                   -0.091 |                                                                -0.093 |
| Slack                     |                       inf |                                                                                                   -0.381 |                                                                 0.127 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                          |                                                                       |
| Bounding Box Size         | 0% x 0%                   | 1% x 0%                                                                                                  | 2% x 1%                                                               |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                   | (0, 0)                                                                |
| Cumulative Fanout         |                         2 |                                                                                                       88 |                                                                   148 |
| Fixed Loc                 |                         0 |                                                                                                        0 |                                                                     0 |
| Fixed Route               |                         0 |                                                                                                        0 |                                                                     0 |
| Hold Fix Detour           |                         0 |                                                                                                        0 |                                                                     0 |
| Combined LUT Pairs        |                         0 |                                                                                                        0 |                                                                     0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                             | Safely Timed                                                          |
| Logic Levels              |                         0 |                                                                                                       19 |                                                                    12 |
| Routes                    |                         1 |                                                                                                       19 |                                                                    12 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                                      | clk                                                                   |
| End Point Clock           | clk                       | clk                                                                                                      | clk                                                                   |
| DSP Block                 | None                      | None                                                                                                     | None                                                                  |
| BRAM                      | None                      | None                                                                                                     | None                                                                  |
| IO Crossings              |                         0 |                                                                                                        0 |                                                                     0 |
| SLR Crossings             |                         0 |                                                                                                        0 |                                                                     0 |
| PBlocks                   |                         0 |                                                                                                        0 |                                                                     0 |
| High Fanout               |                         2 |                                                                                                       20 |                                                                    31 |
| Dont Touch                |                         0 |                                                                                                        0 |                                                                     0 |
| Mark Debug                |                         0 |                                                                                                        0 |                                                                     0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                   | FDRE/C                                                                |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                   | FDRE/D                                                                |
| Start Point Pin           | shiftreg_vector[106]/C    | sr_p.sr_1[105]/C                                                                                         | ret_array_1_7.idx_ret_26_ret_1/C                                      |
| End Point Pin             | sr_p.sr_1[105]/D          | ret_array_1_7.idx_ret_26_ret_1/D                                                                         | sr_p.sr_1[98]/D                                                       |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |                                        WorstPath to Src                                        |                                     Path #5                                     |     WorstPath from Dst    |
+---------------------------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------+
| Requirement               |                                                                                          3.572 |                                                                           3.572 |                     0.000 |
| Path Delay                |                                                                                          3.731 |                                                                           3.819 |                     0.338 |
| Logic Delay               | 1.531(42%)                                                                                     | 1.476(39%)                                                                      | 0.096(29%)                |
| Net Delay                 | 2.200(58%)                                                                                     | 2.343(61%)                                                                      | 0.242(71%)                |
| Clock Skew                |                                                                                         -0.063 |                                                                          -0.116 |                    -1.123 |
| Slack                     |                                                                                         -0.230 |                                                                          -0.372 |                       inf |
| Timing Exception          |                                                                                                |                                                                                 | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                                                                                        | 3% x 1%                                                                         | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                                                                                         | (0, 0)                                                                          | (0, 0)                    |
| Cumulative Fanout         |                                                                                             90 |                                                                             143 |                         1 |
| Fixed Loc                 |                                                                                              0 |                                                                               0 |                         0 |
| Fixed Route               |                                                                                              0 |                                                                               0 |                         0 |
| Hold Fix Detour           |                                                                                              0 |                                                                               0 |                         0 |
| Combined LUT Pairs        |                                                                                              0 |                                                                               0 |                         0 |
| Clock Relationship        | Safely Timed                                                                                   | Safely Timed                                                                    | No Common Primary Clock   |
| Logic Levels              |                                                                                             17 |                                                                              14 |                         0 |
| Routes                    |                                                                                             18 |                                                                              14 |                         1 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk                                                                                            | clk                                                                             | clk                       |
| End Point Clock           | clk                                                                                            | clk                                                                             | clk_wrapper               |
| DSP Block                 | None                                                                                           | None                                                                            | None                      |
| BRAM                      | None                                                                                           | None                                                                            | None                      |
| IO Crossings              |                                                                                              0 |                                                                               0 |                         0 |
| SLR Crossings             |                                                                                              0 |                                                                               0 |                         0 |
| PBlocks                   |                                                                                              0 |                                                                               0 |                         0 |
| High Fanout               |                                                                                             13 |                                                                              23 |                         1 |
| Dont Touch                |                                                                                              0 |                                                                               0 |                         0 |
| Mark Debug                |                                                                                              0 |                                                                               0 |                         0 |
| Start Point Pin Primitive | FDRE/C                                                                                         | FDRE/C                                                                          | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                                                                                         | FDRE/D                                                                          | FDRE/D                    |
| Start Point Pin           | sr_p.sr_1[157]/C                                                                               | ret_array_1_17.idx_ret_70_fast/C                                                | sr_p.sr_1[137]/C          |
| End Point Pin             | ret_array_1_17.idx_ret_70_fast/D                                                               | sr_p.sr_1[137]/D                                                                | delay_block[0][137]/D     |
+---------------------------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                         Path #6                        |     WorstPath from Dst    |
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------+
| Requirement               |                                                                           3.572 |                                                  3.572 |                     0.000 |
| Path Delay                |                                                                           3.177 |                                                  3.854 |                     0.593 |
| Logic Delay               | 1.100(35%)                                                                      | 1.140(30%)                                             | 0.095(17%)                |
| Net Delay                 | 2.077(65%)                                                                      | 2.714(70%)                                             | 0.498(83%)                |
| Clock Skew                |                                                                          -0.136 |                                                 -0.080 |                    -1.115 |
| Slack                     |                                                                           0.250 |                                                 -0.370 |                       inf |
| Timing Exception          |                                                                                 |                                                        | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                                                                         | 4% x 3%                                                | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                                                                          | (0, 0)                                                 | (0, 0)                    |
| Cumulative Fanout         |                                                                              94 |                                                     53 |                         1 |
| Fixed Loc                 |                                                                               0 |                                                      0 |                         0 |
| Fixed Route               |                                                                               0 |                                                      0 |                         0 |
| Hold Fix Detour           |                                                                               0 |                                                      0 |                         0 |
| Combined LUT Pairs        |                                                                               0 |                                                      0 |                         0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                           | No Common Primary Clock   |
| Logic Levels              |                                                                              14 |                                                      9 |                         0 |
| Routes                    |                                                                              15 |                                                      9 |                         1 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 FDRE | FDRE LUT4 LUT6 LUT6 LUT3 LUT5 LUT3 LUT5 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk                                                                             | clk                                                    | clk                       |
| End Point Clock           | clk                                                                             | clk                                                    | clk_wrapper               |
| DSP Block                 | None                                                                            | None                                                   | None                      |
| BRAM                      | None                                                                            | None                                                   | None                      |
| IO Crossings              |                                                                               0 |                                                      0 |                         0 |
| SLR Crossings             |                                                                               0 |                                                      0 |                         0 |
| PBlocks                   |                                                                               0 |                                                      0 |                         0 |
| High Fanout               |                                                                              20 |                                                     27 |                         1 |
| Dont Touch                |                                                                               0 |                                                      0 |                         0 |
| Mark Debug                |                                                                               0 |                                                      0 |                         0 |
| Start Point Pin Primitive | FDRE/C                                                                          | FDRE/C                                                 | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                                                                          | FDRE/D                                                 | FDRE/D                    |
| Start Point Pin           | sr_p.sr_1_fast[182]/C                                                           | ret_array_1_11.idx_ret_35/C                            | sr_p.sr_1[95]/C           |
| End Point Pin             | ret_array_1_11.idx_ret_35/D                                                     | sr_p.sr_1[95]/D                                        | delay_block[0][95]/D      |
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------+
|      Characteristics      |                                        WorstPath to Src                                        |                                Path #7                                |     WorstPath from Dst    |
+---------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------+
| Requirement               |                                                                                          3.572 |                                                                 3.572 |                     0.000 |
| Path Delay                |                                                                                          3.731 |                                                                 3.838 |                     0.401 |
| Logic Delay               | 1.531(42%)                                                                                     | 1.451(38%)                                                            | 0.095(24%)                |
| Net Delay                 | 2.200(58%)                                                                                     | 2.387(62%)                                                            | 0.306(76%)                |
| Clock Skew                |                                                                                         -0.063 |                                                                -0.094 |                    -1.150 |
| Slack                     |                                                                                         -0.230 |                                                                -0.369 |                       inf |
| Timing Exception          |                                                                                                |                                                                       | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                                                                                        | 4% x 0%                                                               | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                                                                                         | (0, 0)                                                                | (0, 0)                    |
| Cumulative Fanout         |                                                                                             90 |                                                                   121 |                         1 |
| Fixed Loc                 |                                                                                              0 |                                                                     0 |                         0 |
| Fixed Route               |                                                                                              0 |                                                                     0 |                         0 |
| Hold Fix Detour           |                                                                                              0 |                                                                     0 |                         0 |
| Combined LUT Pairs        |                                                                                              0 |                                                                     0 |                         0 |
| Clock Relationship        | Safely Timed                                                                                   | Safely Timed                                                          | No Common Primary Clock   |
| Logic Levels              |                                                                                             17 |                                                                    12 |                         0 |
| Routes                    |                                                                                             18 |                                                                    12 |                         1 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk                                                                                            | clk                                                                   | clk                       |
| End Point Clock           | clk                                                                                            | clk                                                                   | clk_wrapper               |
| DSP Block                 | None                                                                                           | None                                                                  | None                      |
| BRAM                      | None                                                                                           | None                                                                  | None                      |
| IO Crossings              |                                                                                              0 |                                                                     0 |                         0 |
| SLR Crossings             |                                                                                              0 |                                                                     0 |                         0 |
| PBlocks                   |                                                                                              0 |                                                                     0 |                         0 |
| High Fanout               |                                                                                             13 |                                                                    23 |                         1 |
| Dont Touch                |                                                                                              0 |                                                                     0 |                         0 |
| Mark Debug                |                                                                                              0 |                                                                     0 |                         0 |
| Start Point Pin Primitive | FDRE/C                                                                                         | FDRE/C                                                                | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                                                                                         | FDRE/D                                                                | FDRE/D                    |
| Start Point Pin           | sr_p.sr_1[157]/C                                                                               | ret_array_1_17.idx_ret_70_fast/C                                      | sr_p.sr_1[180]/C          |
| End Point Pin             | ret_array_1_17.idx_ret_70_fast/D                                                               | sr_p.sr_1[180]/D                                                      | delay_block[0][180]/D     |
+---------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |                                        WorstPath to Src                                        |                                          Path #8                                          |     WorstPath from Dst    |
+---------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                                                                                          3.572 |                                                                                     3.572 |                     0.000 |
| Path Delay                |                                                                                          3.731 |                                                                                     3.800 |                     0.729 |
| Logic Delay               | 1.531(42%)                                                                                     | 1.402(37%)                                                                                | 0.093(13%)                |
| Net Delay                 | 2.200(58%)                                                                                     | 2.398(63%)                                                                                | 0.636(87%)                |
| Clock Skew                |                                                                                         -0.063 |                                                                                    -0.127 |                    -1.093 |
| Slack                     |                                                                                         -0.230 |                                                                                    -0.364 |                       inf |
| Timing Exception          |                                                                                                |                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                                                                                        | 1% x 0%                                                                                   | 3% x 0%                   |
| Clock Region Distance     | (0, 0)                                                                                         | (0, 0)                                                                                    | (0, 0)                    |
| Cumulative Fanout         |                                                                                             90 |                                                                                       206 |                         1 |
| Fixed Loc                 |                                                                                              0 |                                                                                         0 |                         0 |
| Fixed Route               |                                                                                              0 |                                                                                         0 |                         0 |
| Hold Fix Detour           |                                                                                              0 |                                                                                         0 |                         0 |
| Combined LUT Pairs        |                                                                                              0 |                                                                                         0 |                         0 |
| Clock Relationship        | Safely Timed                                                                                   | Safely Timed                                                                              | No Common Primary Clock   |
| Logic Levels              |                                                                                             17 |                                                                                        16 |                         0 |
| Routes                    |                                                                                             18 |                                                                                        16 |                         1 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk                                                                                            | clk                                                                                       | clk                       |
| End Point Clock           | clk                                                                                            | clk                                                                                       | clk_wrapper               |
| DSP Block                 | None                                                                                           | None                                                                                      | None                      |
| BRAM                      | None                                                                                           | None                                                                                      | None                      |
| IO Crossings              |                                                                                              0 |                                                                                         0 |                         0 |
| SLR Crossings             |                                                                                              0 |                                                                                         0 |                         0 |
| PBlocks                   |                                                                                              0 |                                                                                         0 |                         0 |
| High Fanout               |                                                                                             13 |                                                                                        37 |                         1 |
| Dont Touch                |                                                                                              0 |                                                                                         0 |                         0 |
| Mark Debug                |                                                                                              0 |                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                                                                                         | FDRE/C                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                                                                                         | FDRE/D                                                                                    | FDRE/D                    |
| Start Point Pin           | sr_p.sr_1[157]/C                                                                               | ret_array_1_17.idx_ret_70_fast/C                                                          | sr_p.sr_1[202]/C          |
| End Point Pin             | ret_array_1_17.idx_ret_70_fast/D                                                               | sr_p.sr_1[202]/D                                                                          | delay_block[0][202]/D     |
+---------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                  Path #9                                                 |                             WorstPath from Dst                             |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                                    3.572 |                                                                      3.572 |
| Path Delay                |                     0.940 |                                                                                                    3.789 |                                                                      3.616 |
| Logic Delay               | 0.093(10%)                | 1.397(37%)                                                                                               | 1.612(45%)                                                                 |
| Net Delay                 | 0.847(90%)                | 2.392(63%)                                                                                               | 2.004(55%)                                                                 |
| Clock Skew                |                    -0.052 |                                                                                                   -0.137 |                                                                     -0.107 |
| Slack                     |                       inf |                                                                                                   -0.363 |                                                                     -0.159 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                          |                                                                            |
| Bounding Box Size         | 0% x 2%                   | 2% x 0%                                                                                                  | 2% x 1%                                                                    |
| Clock Region Distance     | (0, 1)                    | (0, 0)                                                                                                   | (0, 0)                                                                     |
| Cumulative Fanout         |                         3 |                                                                                                      108 |                                                                        172 |
| Fixed Loc                 |                         0 |                                                                                                        0 |                                                                          0 |
| Fixed Route               |                         0 |                                                                                                        0 |                                                                          0 |
| Hold Fix Detour           |                         0 |                                                                                                        0 |                                                                          0 |
| Combined LUT Pairs        |                         0 |                                                                                                        0 |                                                                          0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                             | Safely Timed                                                               |
| Logic Levels              |                         0 |                                                                                                       19 |                                                                         13 |
| Routes                    |                         1 |                                                                                                       19 |                                                                         13 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                                      | clk                                                                        |
| End Point Clock           | clk                       | clk                                                                                                      | clk                                                                        |
| DSP Block                 | None                      | None                                                                                                     | None                                                                       |
| BRAM                      | None                      | None                                                                                                     | None                                                                       |
| IO Crossings              |                         0 |                                                                                                        0 |                                                                          0 |
| SLR Crossings             |                         0 |                                                                                                        0 |                                                                          0 |
| PBlocks                   |                         0 |                                                                                                        0 |                                                                          0 |
| High Fanout               |                         3 |                                                                                                       20 |                                                                         30 |
| Dont Touch                |                         0 |                                                                                                        0 |                                                                          0 |
| Mark Debug                |                         0 |                                                                                                        0 |                                                                          0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                   | FDRE/C                                                                     |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                   | FDRE/D                                                                     |
| Start Point Pin           | shiftreg_vector[183]/C    | sr_p.sr_1_fast[182]/C                                                                                    | ret_array_1_11.idx_ret_1/C                                                 |
| End Point Pin             | sr_p.sr_1_fast[182]/D     | ret_array_1_11.idx_ret_1/D                                                                               | sr_p.sr_1[58]/D                                                            |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |                                        WorstPath to Src                                        |                                       Path #10                                       |     WorstPath from Dst    |
+---------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                                                                                          3.572 |                                                                                3.572 |                     0.000 |
| Path Delay                |                                                                                          3.731 |                                                                                3.817 |                     0.577 |
| Logic Delay               | 1.531(42%)                                                                                     | 1.288(34%)                                                                           | 0.096(17%)                |
| Net Delay                 | 2.200(58%)                                                                                     | 2.529(66%)                                                                           | 0.481(83%)                |
| Clock Skew                |                                                                                         -0.063 |                                                                               -0.104 |                    -1.134 |
| Slack                     |                                                                                         -0.230 |                                                                               -0.358 |                       inf |
| Timing Exception          |                                                                                                |                                                                                      | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                                                                                        | 3% x 0%                                                                              | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                                                                                         | (0, 0)                                                                               | (0, 0)                    |
| Cumulative Fanout         |                                                                                             90 |                                                                                  205 |                         1 |
| Fixed Loc                 |                                                                                              0 |                                                                                    0 |                         0 |
| Fixed Route               |                                                                                              0 |                                                                                    0 |                         0 |
| Hold Fix Detour           |                                                                                              0 |                                                                                    0 |                         0 |
| Combined LUT Pairs        |                                                                                              0 |                                                                                    0 |                         0 |
| Clock Relationship        | Safely Timed                                                                                   | Safely Timed                                                                         | No Common Primary Clock   |
| Logic Levels              |                                                                                             17 |                                                                                   15 |                         0 |
| Routes                    |                                                                                             18 |                                                                                   15 |                         1 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk                                                                                            | clk                                                                                  | clk                       |
| End Point Clock           | clk                                                                                            | clk                                                                                  | clk_wrapper               |
| DSP Block                 | None                                                                                           | None                                                                                 | None                      |
| BRAM                      | None                                                                                           | None                                                                                 | None                      |
| IO Crossings              |                                                                                              0 |                                                                                    0 |                         0 |
| SLR Crossings             |                                                                                              0 |                                                                                    0 |                         0 |
| PBlocks                   |                                                                                              0 |                                                                                    0 |                         0 |
| High Fanout               |                                                                                             13 |                                                                                   37 |                         1 |
| Dont Touch                |                                                                                              0 |                                                                                    0 |                         0 |
| Mark Debug                |                                                                                              0 |                                                                                    0 |                         0 |
| Start Point Pin Primitive | FDRE/C                                                                                         | FDRE/C                                                                               | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                                                                                         | FDRE/D                                                                               | FDRE/D                    |
| Start Point Pin           | sr_p.sr_1[157]/C                                                                               | ret_array_1_17.idx_ret_70_fast/C                                                     | sr_p.sr_1[186]/C          |
| End Point Pin             | ret_array_1_17.idx_ret_70_fast/D                                                               | sr_p.sr_1[186]/D                                                                     | delay_block[0][186]/D     |
+---------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1 |  2 |  3  |  4 |  5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
+-----------------+-------------+-----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.572ns     | 146 | 23 | 29 | 105 | 56 | 37 | 42 | 19 | 36 | 29 | 34 | 27 | 11 | 33 | 58 | 47 | 32 | 18 | 27 |  3 |
+-----------------+-------------+-----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 812 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+-----------+------------------------------------------------------------------+------+----------------+-----------------+---------+----------+------------+------------+-------------+-------------+------------+-----+------+------+------+
|  Instance |                              Module                              | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3    |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+-----------+------------------------------------------------------------------+------+----------------+-----------------+---------+----------+------------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)     |                                                      wrapper_csn | 0.72 |           3.63 |            5673 | 0(0.0%) | 27(0.7%) |  375(9.7%) | 896(23.2%) | 1333(34.5%) | 1231(31.9%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst | muon_sorter_I022_O022_D001_CSN_VHDL-freq280x320retfan10000_rev_1 | 0.77 |           4.24 |            4279 | 0(0.0%) | 23(0.6%) | 375(10.0%) | 802(21.3%) | 1333(35.4%) | 1231(32.7%) |          0 |   0 |    0 |    0 |    0 |
+-----------+------------------------------------------------------------------+------+----------------+-----------------+---------+----------+------------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       112% | (CLEL_R_X62Y477,CLEM_X63Y478)   | wrapper_csn(100%) |            0% |       5.15625 | 96%          | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |       101% | (CLEL_R_X62Y477,CLEM_X63Y478)   | wrapper_csn(100%) |            0% |       5.15625 | 96%          | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        89% | (CLEL_R_X57Y487,CLEL_R_X57Y487) | wrapper_csn(100%) |            0% |          4.75 | 100%         | NA         |  62% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                0 |        88% | (CLEL_R_X60Y490,CLEL_R_X60Y490) | wrapper_csn(100%) |            0% |          4.75 | 87%          | NA         |  56% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     | Global |                2 |           0.029% | (CLEM_X58Y470,CLEM_X61Y477) | wrapper_csn(100%) |            0% |       4.40104 | 88%          | 0%         |  18% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Global |                3 |           0.031% | (CLEM_X58Y472,CLEM_X61Y483) | wrapper_csn(100%) |            0% |       4.60243 | 88%          | 0%         |   8% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Global |                1 |           0.001% | (CLEM_X58Y476,CLEM_X58Y477) | wrapper_csn(100%) |            0% |        5.0625 | 100%         | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                1 |           0.006% | (CLEM_X60Y470,CLEM_X61Y471) | wrapper_csn(100%) |            0% |       3.47917 | 79%          | 0%         |  42% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                2 |           0.023% | (CLEM_X58Y473,CLEM_X60Y481) | wrapper_csn(100%) |            0% |       4.70139 | 89%          | 0%         |   7% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Short  |                2 |           0.020% | (CLEM_X58Y476,CLEM_X61Y479) | wrapper_csn(100%) |            0% |       4.79688 | 93%          | 0%         |  11% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Short  |                4 |           0.091% | (CLEM_X56Y468,CLEM_X63Y483) | wrapper_csn(100%) |            0% |       3.99929 | 77%          | 0%         |  14% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.084% | (CLEM_X56Y471,CLEM_X63Y486) | wrapper_csn(100%) |            0% |       4.32244 | 83%          | 0%         |   9% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                2 |           0.032% | (CLEM_X58Y472,CLEM_X61Y479) | wrapper_csn(100%) |            0% |       4.70052 | 91%          | 0%         |  11% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEL_R_X63Y480 | 379             | 434          | 33%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y479 | 379             | 436          | 32%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y477   | 377             | 438          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y478 | 379             | 437          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y481 | 379             | 433          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y476   | 377             | 439          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y477 | 379             | 438          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y478   | 377             | 437          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y474   | 377             | 441          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y473   | 377             | 442          | 29%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEM_X63Y476   | 377             | 439          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X62Y476 | 374             | 439          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y477   | 377             | 438          | 28%                  | wrapper_csn(100%) | Y                   |
| CLEM_X61Y476   | 368             | 439          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEM_X59Y476   | 359             | 439          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y476 | 379             | 439          | 26%                  | wrapper_csn(100%) | Y                   |
| CLEM_X61Y474   | 368             | 441          | 26%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X60Y476 | 365             | 439          | 26%                  | wrapper_csn(100%) | Y                   |
| CLEM_X61Y475   | 368             | 440          | 25%                  | wrapper_csn(100%) | Y                   |
| CLEM_X61Y477   | 368             | 438          | 25%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


