#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jul 23 01:16:12 2024
# Process ID: 14688
# Current directory: C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.runs/synth_1/top.vds
# Journal file: C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.runs/synth_1\vivado.jou
# Running On: donaufeld, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 34016 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1352.504 ; gain = 438.984
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'oCs0_ID220', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/AccCuentas.v:46]
INFO: [Synth 8-11241] undeclared symbol 'os_trigger_in_APD', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/ID220.v:40]
INFO: [Synth 8-11241] undeclared symbol 'otick', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_Rx.v:32]
INFO: [Synth 8-11241] undeclared symbol 'Write_En_Tx16', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_TX_control.v:70]
INFO: [Synth 8-11241] undeclared symbol 'ControlMemTx16', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_TX_control.v:71]
INFO: [Synth 8-11241] undeclared symbol 'readyCode16', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_TX_control.v:72]
INFO: [Synth 8-11241] undeclared symbol 'Write_En_Tx32', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_TX_control.v:83]
INFO: [Synth 8-11241] undeclared symbol 'ControlMemTx32', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_TX_control.v:84]
INFO: [Synth 8-11241] undeclared symbol 'readyCode32', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_TX_control.v:85]
INFO: [Synth 8-11241] undeclared symbol 'Write_En_Tx', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_TX_control.v:92]
INFO: [Synth 8-11241] undeclared symbol 'ControlMemTx', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_TX_control.v:93]
INFO: [Synth 8-11241] undeclared symbol 'word_sent', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_TX_control.v:106]
INFO: [Synth 8-11241] undeclared symbol 'otick', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_Tx.v:34]
INFO: [Synth 8-11241] undeclared symbol 'os_start_trigger', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/controlPhase_Trigger.v:57]
INFO: [Synth 8-11241] undeclared symbol 'os_end_trigger', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/controlPhase_Trigger.v:63]
INFO: [Synth 8-11241] undeclared symbol 'os_signal_alignment', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/controlPhase_Trigger.v:69]
INFO: [Synth 8-11241] undeclared symbol 'readyTx_OneShoot', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/control_Tx.v:38]
INFO: [Synth 8-11241] undeclared symbol 'os_readyRx', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/control_parametros.v:51]
INFO: [Synth 8-11241] undeclared symbol 'readyTx', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/modulo_Tx.v:53]
INFO: [Synth 8-11241] undeclared symbol 'CtrlStartTx', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/modulo_Tx.v:58]
INFO: [Synth 8-11241] undeclared symbol 'clk100MHz', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:99]
INFO: [Synth 8-11241] undeclared symbol 'clk400MHz', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:100]
INFO: [Synth 8-11241] undeclared symbol 'clk25MHz', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:101]
INFO: [Synth 8-11241] undeclared symbol 'signal_alignment', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:118]
INFO: [Synth 8-11241] undeclared symbol 'sclrAcc', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:188]
INFO: [Synth 8-11241] undeclared symbol 'EnAcc', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:189]
INFO: [Synth 8-11241] undeclared symbol 'EnACCCtrl', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:190]
INFO: [Synth 8-11241] undeclared symbol 'gate_ID220', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:210]
INFO: [Synth 8-11241] undeclared symbol 'align_button', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:256]
INFO: [Synth 8-11241] undeclared symbol 'acknowledged', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:263]
INFO: [Synth 8-11241] undeclared symbol 'ReadyTx', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:310]
INFO: [Synth 8-11241] undeclared symbol 'meas_monitor', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:312]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.runs/synth_1/.Xil/Vivado-14688-donaufeld/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.runs/synth_1/.Xil/Vivado-14688-donaufeld/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pulse_gen' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/pulse_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pulse_gen' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/pulse_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'AccCuentas' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/AccCuentas.v:21]
INFO: [Synth 8-6157] synthesizing module 'PreProc_Cs' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/PreProc_Cs.v:21]
INFO: [Synth 8-6157] synthesizing module 'SimpleOneShot' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/SimpleOneShot.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpleOneShot' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/SimpleOneShot.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PreProc_Cs' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/PreProc_Cs.v:21]
INFO: [Synth 8-6157] synthesizing module 'PreProc_Cs_ID220' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/PreProc_Cs_ID220.v:23]
INFO: [Synth 8-6157] synthesizing module 'SimpleOneShot_ID220' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/SimpleOneShot_ID220.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpleOneShot_ID220' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/SimpleOneShot_ID220.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PreProc_Cs_ID220' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/PreProc_Cs_ID220.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_ADP' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/counter_ADP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_ADP' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/counter_ADP.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID220' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/ID220.v:23]
INFO: [Synth 8-6157] synthesizing module 'OneShot' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/OneShot.v:21]
INFO: [Synth 8-6155] done synthesizing module 'OneShot' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/OneShot.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/ID220.v:44]
INFO: [Synth 8-6155] done synthesizing module 'ID220' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/ID220.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AccCuentas' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/AccCuentas.v:21]
INFO: [Synth 8-6157] synthesizing module 'control_parametros' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/control_parametros.v:21]
INFO: [Synth 8-6155] done synthesizing module 'control_parametros' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/control_parametros.v:21]
INFO: [Synth 8-6157] synthesizing module 'controlPhase_Trigger' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/controlPhase_Trigger.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/controlPhase_Trigger.v:88]
INFO: [Synth 8-6155] done synthesizing module 'controlPhase_Trigger' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/controlPhase_Trigger.v:23]
INFO: [Synth 8-6157] synthesizing module 'DAC_control' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/DAC_control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/DAC_control.v:36]
INFO: [Synth 8-6155] done synthesizing module 'DAC_control' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/DAC_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/tick_generator.v:21]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/tick_generator.v:21]
INFO: [Synth 8-6157] synthesizing module 'UART_Rx' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_Rx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'UART_Rx' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_Rx.v:21]
INFO: [Synth 8-6157] synthesizing module 'UART_TX_control' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_TX_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'dcode16to8' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/dcode16to8.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/dcode16to8.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dcode16to8' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/dcode16to8.v:21]
INFO: [Synth 8-6157] synthesizing module 'dcode32to8' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/dcode32to8.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/dcode32to8.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dcode32to8' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/dcode32to8.v:21]
INFO: [Synth 8-6157] synthesizing module 'modulo_Tx' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/modulo_Tx.v:21]
INFO: [Synth 8-6157] synthesizing module 'MemTx_8x1024' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.runs/synth_1/.Xil/Vivado-14688-donaufeld/realtime/MemTx_8x1024_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemTx_8x1024' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.runs/synth_1/.Xil/Vivado-14688-donaufeld/realtime/MemTx_8x1024_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'control_Tx' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/control_Tx.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/control_Tx.v:44]
INFO: [Synth 8-6155] done synthesizing module 'control_Tx' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/control_Tx.v:21]
INFO: [Synth 8-6157] synthesizing module 'UART_Tx' [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_Tx.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_Tx.v:49]
INFO: [Synth 8-6155] done synthesizing module 'UART_Tx' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_Tx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'modulo_Tx' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/modulo_Tx.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_TX_control.v:110]
INFO: [Synth 8-6155] done synthesizing module 'UART_TX_control' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/UART_TX_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element d8_reg was removed.  [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/control_parametros.v:80]
WARNING: [Synth 8-6014] Unused sequential element d7_reg was removed.  [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/control_parametros.v:87]
WARNING: [Synth 8-6014] Unused sequential element d6_reg was removed.  [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/control_parametros.v:94]
WARNING: [Synth 8-6014] Unused sequential element d5_reg was removed.  [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/control_parametros.v:101]
WARNING: [Synth 8-7129] Port APD_sum[31] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[30] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[29] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[28] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[27] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[26] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[25] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[24] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[23] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[22] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[21] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[20] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[19] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[18] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[17] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[16] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[15] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[14] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[13] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[12] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[11] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[10] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[9] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[8] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[7] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[6] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[5] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[4] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[3] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[2] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[1] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[0] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port dead_time_APD[7] in module SimpleOneShot_ID220 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dead_time_APD[6] in module SimpleOneShot_ID220 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1491.000 ; gain = 577.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1491.000 ; gain = 577.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1491.000 ; gain = 577.480
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1491.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLOCK_MASTER'
Finished Parsing XDC File [c:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLOCK_MASTER'
Parsing XDC File [c:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.gen/sources_1/ip/MemTx_8x1024/MemTx_8x1024/MemTx_8x1024_in_context.xdc] for cell 'UART_TX_control_1/modulo_Tx_1/MemTx_1'
Finished Parsing XDC File [c:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.gen/sources_1/ip/MemTx_8x1024/MemTx_8x1024/MemTx_8x1024_in_context.xdc] for cell 'UART_TX_control_1/modulo_Tx_1/MemTx_1'
Parsing XDC File [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/srcs/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1586.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1586.273 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UART_TX_control_1/modulo_Tx_1/MemTx_1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for CLOCK_MASTER. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_TX_control_1/modulo_Tx_1/MemTx_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ID220'
INFO: [Synth 8-802] inferred FSM for state register 'control_reg' in module 'controlPhase_Trigger'
INFO: [Synth 8-802] inferred FSM for state register 'control_reg' in module 'DAC_control'
INFO: [Synth 8-802] inferred FSM for state register 'ctrlRx_reg' in module 'UART_Rx'
INFO: [Synth 8-802] inferred FSM for state register 'controlCode_reg' in module 'dcode16to8'
INFO: [Synth 8-802] inferred FSM for state register 'controlCode_reg' in module 'dcode32to8'
INFO: [Synth 8-802] inferred FSM for state register 'regControl_reg' in module 'control_Tx'
INFO: [Synth 8-802] inferred FSM for state register 'controlTx_reg' in module 'UART_Tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_TX_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ID220'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE10 |                            00000 |                            00000
                 iSTATE8 |                            00001 |                            00001
                iSTATE16 |                            00010 |                            00101
                iSTATE15 |                            00011 |                            01000
                 iSTATE6 |                            00100 |                            00010
                iSTATE13 |                            00101 |                            00110
                 iSTATE4 |                            00110 |                            00011
                iSTATE17 |                            00111 |                            00100
                iSTATE12 |                            01000 |                            00111
                 iSTATE2 |                            01001 |                            10011
                iSTATE11 |                            01010 |                            01010
                 iSTATE9 |                            01011 |                            01011
                 iSTATE1 |                            01100 |                            01100
                 iSTATE0 |                            01101 |                            01101
                  iSTATE |                            01110 |                            01110
                iSTATE18 |                            01111 |                            01111
                 iSTATE7 |                            10000 |                            10000
                iSTATE14 |                            10001 |                            01001
                 iSTATE5 |                            10010 |                            10001
                 iSTATE3 |                            10011 |                            10010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_reg' using encoding 'sequential' in module 'controlPhase_Trigger'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                             0000
                 iSTATE6 |                             0001 |                             0001
                 iSTATE2 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                iSTATE12 |                             0101 |                             0101
                iSTATE11 |                             0110 |                             0110
                 iSTATE9 |                             0111 |                             0111
                iSTATE10 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE5 |                             1010 |                             1010
                 iSTATE3 |                             1011 |                             1011
                 iSTATE4 |                             1100 |                             1100
                 iSTATE1 |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_reg' using encoding 'sequential' in module 'DAC_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
                 iSTATE0 |                           000010 |                              001
                 iSTATE1 |                           000100 |                              010
                 iSTATE2 |                           001000 |                              011
                 iSTATE3 |                           010000 |                              100
                 iSTATE4 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrlRx_reg' using encoding 'one-hot' in module 'UART_Rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              101
                 iSTATE3 |                              100 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'controlCode_reg' using encoding 'sequential' in module 'dcode16to8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'controlCode_reg' using encoding 'sequential' in module 'dcode32to8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'regControl_reg' using encoding 'sequential' in module 'control_Tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'controlTx_reg' using encoding 'sequential' in module 'UART_Tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                             0000
                 iSTATE6 |                             0001 |                             0001
                 iSTATE2 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0011
                  iSTATE |                             0100 |                             0100
                iSTATE13 |                             0101 |                             0101
                iSTATE11 |                             0110 |                             0110
                 iSTATE9 |                             0111 |                             0111
                iSTATE10 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE5 |                             1010 |                             1010
                 iSTATE3 |                             1011 |                             1011
                 iSTATE4 |                             1100 |                             1100
                 iSTATE1 |                             1101 |                             1101
                iSTATE12 |                             1110 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_TX_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 5     
	   7 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 29    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 38    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 19    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 55    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   3 Input   32 Bit        Muxes := 1     
	  20 Input   32 Bit        Muxes := 1     
	  15 Input   32 Bit        Muxes := 1     
	  14 Input   24 Bit        Muxes := 1     
	  57 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 12    
	   6 Input   16 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 1     
	  20 Input   16 Bit        Muxes := 9     
	  15 Input   16 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 2     
	   7 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 7     
	   6 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	  15 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	  14 Input    6 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	  14 Input    4 Bit        Muxes := 1     
	  15 Input    4 Bit        Muxes := 1     
	  20 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 119   
	   3 Input    1 Bit        Muxes := 4     
	  57 Input    1 Bit        Muxes := 49    
	   6 Input    1 Bit        Muxes := 9     
	  20 Input    1 Bit        Muxes := 23    
	  14 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 22    
	   7 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 2     
	  15 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port APD_sum[31] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[30] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[29] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[28] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[27] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[26] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[25] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[24] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[23] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[22] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[21] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[20] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[19] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[18] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[17] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[16] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[15] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[14] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[13] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[12] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[11] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[10] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[9] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[8] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[7] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[6] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[5] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[4] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[3] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[2] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[1] in module controlPhase_Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port APD_sum[0] in module controlPhase_Trigger is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |MemTx_8x1024  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |MemTx_8x1024 |     1|
|2     |clk_wiz      |     1|
|3     |CARRY4       |   189|
|4     |LUT1         |    14|
|5     |LUT2         |   241|
|6     |LUT3         |   109|
|7     |LUT4         |   523|
|8     |LUT5         |   142|
|9     |LUT6         |   405|
|10    |FDRE         |  1948|
|11    |IBUF         |    10|
|12    |OBUF         |     7|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1586.754 ; gain = 673.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.754 ; gain = 577.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1586.754 ; gain = 673.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1586.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1586.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c0df6d01
INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1586.754 ; gain = 1082.789
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1586.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/GitHub/FPGA_UDEC_MCF/FPGA/FPGA2_measurement/nexysA7_driver_PM.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 23 01:16:51 2024...
