<snippet>
	<name>Task SystemVerilog</name>
	<content><![CDATA[task ${1}($2);
	$0
endtask : ${1}]]></content>
	<tabTrigger>task</tabTrigger>
	<scope>source.systemverilog</scope>
</snippet>