<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>
defines: 
time_elapsed: 0.112s
ram usage: 11632 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>
module spu_maexp (
	spu_maexp_e_rd_oprnd_sel,
	spu_maexp_shift_e,
	spu_maexp_e_data_wen,
	spu_maexp_incr_es_ptr,
	spu_maexp_es_max_init,
	spu_maexp_es_e_ptr_rst,
	spu_maexp_done_set,
	spu_maexp_memren,
	spu_maexp_start_mulred_aequb,
	spu_maexp_start_mulred_anoteqb,
	spu_mactl_stxa_force_abort,
	spu_maaddr_esmax,
	spu_maaddr_esmod64,
	spu_madp_e_eq_one,
	spu_mared_red_done,
	spu_mactl_iss_pulse_dly,
	spu_mactl_expop,
	spu_mactl_kill_op,
	se,
	reset,
	rclk
);
	input reset;
	input rclk;
	input se;
	input spu_maaddr_esmax;
	input spu_maaddr_esmod64;
	input spu_madp_e_eq_one;
	input spu_mared_red_done;
	input spu_mactl_iss_pulse_dly;
	input spu_mactl_expop;
	input spu_mactl_kill_op;
	input spu_mactl_stxa_force_abort;
	output spu_maexp_e_rd_oprnd_sel;
	output spu_maexp_shift_e;
	output spu_maexp_e_data_wen;
	output spu_maexp_incr_es_ptr;
	output spu_maexp_es_max_init;
	output spu_maexp_es_e_ptr_rst;
	output spu_maexp_done_set;
	output spu_maexp_memren;
	output spu_maexp_start_mulred_aequb;
	output spu_maexp_start_mulred_anoteqb;
	wire spu_maexp_exp_done;
	wire tr2idle_frm_esmax;
	wire tr2rde_frm_idle;
	wire tr2rde_frm_esmax;
	wire tr2gotomulred1_frm_rde;
	wire tr2gotomulred1_frm_esmax;
	wire tr2echk_frm_gotomulred1;
	wire tr2gotomulred2_frm_echk;
	wire tr2esmax_frm_gotomulred2;
	wire tr2esmax_frm_echk;
	wire cur_rde_state;
	wire local_stxa_abort;
	wire spu_maexp_done_wen = ((spu_maexp_exp_done | spu_mactl_kill_op) | local_stxa_abort) &amp; spu_mactl_expop;
	wire spu_maexp_done_rst = reset | spu_mactl_iss_pulse_dly;
	dffre_s #(1) spu_maexp_done_ff(
		.din(1&#39;b1),
		.q(spu_maexp_done_set),
		.en(spu_maexp_done_wen),
		.rst(spu_maexp_done_rst),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign local_stxa_abort = spu_mared_red_done &amp; spu_mactl_stxa_force_abort;
	wire state_reset = ((reset | spu_maexp_exp_done) | spu_mactl_kill_op) | local_stxa_abort;
	wire expop_start = spu_mactl_iss_pulse_dly &amp; spu_mactl_expop;
	wire nxt_idle_state;
	wire cur_idle_state;
	dff_s #(1) idle_state_ff(
		.din(nxt_idle_state),
		.q(cur_idle_state),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	wire nxt_rde_state;
	dffr_s #(1) rde_state_ff(
		.din(nxt_rde_state),
		.q(cur_rde_state),
		.rst(state_reset),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	wire nxt_gotomulred1_state;
	wire cur_gotomulred1_state;
	dffr_s #(1) gotomulred1_state_ff(
		.din(nxt_gotomulred1_state),
		.q(cur_gotomulred1_state),
		.rst(state_reset),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	wire nxt_echk_state;
	wire cur_echk_state;
	dffr_s #(1) echk_state_ff(
		.din(nxt_echk_state),
		.q(cur_echk_state),
		.rst(state_reset),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	wire nxt_gotomulred2_state;
	wire cur_gotomulred2_state;
	dffr_s #(1) gotomulred2_state_ff(
		.din(nxt_gotomulred2_state),
		.q(cur_gotomulred2_state),
		.rst(state_reset),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	wire nxt_esmax_state;
	wire cur_esmax_state;
	dffr_s #(1) esmax_state_ff(
		.din(nxt_esmax_state),
		.q(cur_esmax_state),
		.rst(state_reset),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign tr2idle_frm_esmax = spu_maaddr_esmax &amp; cur_esmax_state;
	assign spu_maexp_exp_done = tr2idle_frm_esmax;
	assign nxt_idle_state = (state_reset | tr2idle_frm_esmax) | (cur_idle_state &amp; ~expop_start);
	assign tr2rde_frm_idle = cur_idle_state &amp; expop_start;
	assign tr2rde_frm_esmax = (cur_esmax_state &amp; ~spu_maaddr_esmax) &amp; spu_maaddr_esmod64;
	assign nxt_rde_state = tr2rde_frm_idle | tr2rde_frm_esmax;
	assign tr2gotomulred1_frm_rde = cur_rde_state;
	assign tr2gotomulred1_frm_esmax = (cur_esmax_state &amp; ~spu_maaddr_esmax) &amp; ~spu_maaddr_esmod64;
	assign nxt_gotomulred1_state = (tr2gotomulred1_frm_rde | tr2gotomulred1_frm_esmax) | (cur_gotomulred1_state &amp; ~spu_mared_red_done);
	assign tr2echk_frm_gotomulred1 = cur_gotomulred1_state &amp; spu_mared_red_done;
	assign nxt_echk_state = tr2echk_frm_gotomulred1;
	assign tr2gotomulred2_frm_echk = cur_echk_state &amp; spu_madp_e_eq_one;
	assign nxt_gotomulred2_state = tr2gotomulred2_frm_echk | (cur_gotomulred2_state &amp; ~spu_mared_red_done);
	assign tr2esmax_frm_gotomulred2 = cur_gotomulred2_state &amp; spu_mared_red_done;
	assign tr2esmax_frm_echk = cur_echk_state &amp; ~spu_madp_e_eq_one;
	assign nxt_esmax_state = tr2esmax_frm_gotomulred2 | tr2esmax_frm_echk;
	assign spu_maexp_e_rd_oprnd_sel = tr2rde_frm_idle | tr2rde_frm_esmax;
	assign spu_maexp_memren = spu_maexp_e_rd_oprnd_sel;
	assign spu_maexp_shift_e = nxt_esmax_state;
	assign spu_maexp_e_data_wen = cur_rde_state | nxt_esmax_state;
	assign spu_maexp_incr_es_ptr = tr2rde_frm_esmax | tr2gotomulred1_frm_esmax;
	assign spu_maexp_es_max_init = tr2rde_frm_idle;
	assign spu_maexp_es_e_ptr_rst = state_reset;
	assign spu_maexp_start_mulred_aequb = tr2gotomulred1_frm_rde | tr2gotomulred1_frm_esmax;
	assign spu_maexp_start_mulred_anoteqb = tr2gotomulred2_frm_echk;
endmodule

</pre>
</body>