\hypertarget{union__hw__dma__tcdn__citer__elinkno}{}\section{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+citer\+\_\+elinkno Union Reference}
\label{union__hw__dma__tcdn__citer__elinkno}\index{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+citer\+\_\+elinkno@{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+citer\+\_\+elinkno}}


H\+W\+\_\+\+D\+M\+A\+\_\+\+T\+C\+Dn\+\_\+\+C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO -\/ T\+CD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+dma.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__dma__tcdn__citer__elinkno_1_1__hw__dma__tcdn__citer__elinkno__bitfields}{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+citer\+\_\+elinkno\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t {\bfseries U}\hypertarget{union__hw__dma__tcdn__citer__elinkno_a3288f6b7c730f44058cccd93eb53bacf}{}\label{union__hw__dma__tcdn__citer__elinkno_a3288f6b7c730f44058cccd93eb53bacf}

\item 
struct \hyperlink{struct__hw__dma__tcdn__citer__elinkno_1_1__hw__dma__tcdn__citer__elinkno__bitfields}{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+citer\+\_\+elinkno\+::\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+citer\+\_\+elinkno\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__dma__tcdn__citer__elinkno_a137de53095423917e83237d4a1314920}{}\label{union__hw__dma__tcdn__citer__elinkno_a137de53095423917e83237d4a1314920}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+D\+M\+A\+\_\+\+T\+C\+Dn\+\_\+\+C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO -\/ T\+CD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (RW) 

Reset value\+: 0x0000U

If T\+C\+Dn\+\_\+\+C\+I\+T\+ER\mbox{[}E\+L\+I\+NK\mbox{]} is cleared, the T\+C\+Dn\+\_\+\+C\+I\+T\+ER register is defined as follows. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dma.\+h\end{DoxyCompactItemize}
