# do ripplecounter2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:45:29 on Apr 15,2021
# vlog -work work ripplecounter2.vo 
# -- Compiling module ripplecounterdecod7segment
# -- Compiling module hard_block
# 
# Top level modules:
# 	ripplecounterdecod7segment
# End time: 14:45:29 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:45:29 on Apr 15,2021
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module ripplecounterdecod7segment_vlg_vec_tst
# 
# Top level modules:
# 	ripplecounterdecod7segment_vlg_vec_tst
# End time: 14:45:29 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ripplecounterdecod7segment_vlg_vec_tst 
# Start time: 14:45:29 on Apr 15,2021
# Loading work.ripplecounterdecod7segment_vlg_vec_tst
# Loading work.ripplecounterdecod7segment
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from ripplecounter2_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from ripplecounter2_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /ripplecounterdecod7segment_vlg_vec_tst File: Waveform1.vwf.vt
# after#26
# ** Note: $finish    : Waveform1.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /ripplecounterdecod7segment_vlg_vec_tst
# End time: 14:45:30 on Apr 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
