
*** Running vivado
    with args -log vga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vga.tcl -notrace
Command: synth_design -top vga -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43892 
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/receive.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 445.020 ; gain = 111.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/vga.v:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/clkdiv.v:25]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/clkdiv.v:25]
INFO: [Synth 8-638] synthesizing module 'vgaSync' [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/vgaSync.v:23]
INFO: [Synth 8-256] done synthesizing module 'vgaSync' (2#1) [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/vgaSync.v:23]
INFO: [Synth 8-638] synthesizing module 'vgaRGB' [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/vgaRGB.v:23]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/receive.v:23]
	Parameter buad_rate bound to: 100 - type: integer 
	Parameter bit_samp bound to: 2603 - type: integer 
WARNING: [Synth 8-308] ignoring empty port [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/receive.v:31]
WARNING: [Synth 8-5788] Register tick_reg in module uart is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/receive.v:208]
INFO: [Synth 8-256] done synthesizing module 'uart' (3#1) [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/receive.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'rx_data' does not match port width (8) of module 'uart' [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/vgaRGB.v:31]
WARNING: [Synth 8-350] instance 'in' of module 'uart' requires 5 connections, but only 4 given [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/vgaRGB.v:27]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Users/lovec/VGA2/VGA2.runs/synth_1/.Xil/Vivado-36148-DESKTOP-TQ1A79H/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (4#1) [C:/Users/lovec/VGA2/VGA2.runs/synth_1/.Xil/Vivado-36148-DESKTOP-TQ1A79H/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vgaRGB' (5#1) [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/vgaRGB.v:23]
WARNING: [Synth 8-3848] Net rx_data in module/entity vga does not have driver. [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/vga.v:30]
INFO: [Synth 8-256] done synthesizing module 'vga' (6#1) [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/vga.v:23]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port rev[11]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port rev[10]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port rev[9]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port rev[8]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port rev[7]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port rev[6]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port rev[5]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port rev[4]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port rev[3]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port rev[2]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port rev[1]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port rev[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 698.902 ; gain = 365.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 698.902 ; gain = 365.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lovec/VGA2/VGA2.runs/synth_1/.Xil/Vivado-36148-DESKTOP-TQ1A79H/dcp1/uart_in_in_context.xdc] for cell 'rgb/ROM1'
Finished Parsing XDC File [C:/Users/lovec/VGA2/VGA2.runs/synth_1/.Xil/Vivado-36148-DESKTOP-TQ1A79H/dcp1/uart_in_in_context.xdc] for cell 'rgb/ROM1'
Parsing XDC File [C:/Users/lovec/VGA2/VGA2.srcs/constrs_1/new/vga_con.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart'. [C:/Users/lovec/VGA2/VGA2.srcs/constrs_1/new/vga_con.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'uart'. [C:/Users/lovec/VGA2/VGA2.srcs/constrs_1/new/vga_con.xdc:39]
Finished Parsing XDC File [C:/Users/lovec/VGA2/VGA2.srcs/constrs_1/new/vga_con.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/lovec/VGA2/VGA2.srcs/constrs_1/new/vga_con.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vga_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lovec/VGA2/VGA2.srcs/constrs_1/new/vga_con.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/lovec/VGA2/VGA2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lovec/VGA2/VGA2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 831.492 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 831.492 ; gain = 498.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 831.492 ; gain = 498.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for rgb/ROM1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 831.492 ; gain = 498.141
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vsenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_data_temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_stop" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element addri_reg was removed.  [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/vgaRGB.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 831.492 ; gain = 498.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 6     
	   7 Input     13 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module vgaSync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 6     
	   7 Input     13 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module vgaRGB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "syn/vsenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb/in/bit_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rgb/addri_reg was removed.  [C:/Users/lovec/VGA2/VGA2.srcs/sources_1/new/vgaRGB.v:40]
DSP Report: Generating DSP rgb/addr2, operation Mode is: A*(B:0x180).
DSP Report: operator rgb/addr2 is absorbed into DSP rgb/addr2.
DSP Report: Generating DSP rgb/addr_reg, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff37).
DSP Report: register syn/hc_reg is absorbed into DSP rgb/addr_reg.
DSP Report: register rgb/addr_reg is absorbed into DSP rgb/addr_reg.
DSP Report: operator rgb/addr0 is absorbed into DSP rgb/addr_reg.
WARNING: [Synth 8-3332] Sequential element (rgb/in/rx_data_temp_reg[12]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (rgb/in/rx_data_temp_reg[11]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (rgb/in/rx_data_temp_reg[10]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (rgb/in/rx_data_temp_reg[9]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (rgb/in/rx_data_temp_reg[0]) is unused and will be removed from module vga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 831.492 ; gain = 498.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vgaRGB      | A*(B:0x180)                        | 18     | 9      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga         | PCIN+(A:0x0):B2+(C:0xffffffffff37) | 30     | 10     | 9      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 875.254 ; gain = 541.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 875.477 ; gain = 542.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 895.813 ; gain = 562.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 895.813 ; gain = 562.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 895.813 ; gain = 562.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 895.813 ; gain = 562.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 895.813 ; gain = 562.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 895.813 ; gain = 562.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 895.813 ; gain = 562.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_1 |     1|
|2     |BUFG          |     2|
|3     |CARRY4        |     8|
|4     |DSP48E1       |     1|
|5     |DSP48E1_1     |     1|
|6     |LUT1          |     5|
|7     |LUT2          |     8|
|8     |LUT3          |    12|
|9     |LUT4          |    15|
|10    |LUT5          |    36|
|11    |LUT6          |    39|
|12    |FDCE          |    23|
|13    |FDPE          |     8|
|14    |FDRE          |    52|
|15    |FDSE          |    12|
|16    |IBUF          |     3|
|17    |OBUF          |    14|
+------+--------------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   251|
|2     |  clock  |clkdiv  |     6|
|3     |  rgb    |vgaRGB  |   129|
|4     |    in   |uart    |    79|
|5     |  syn    |vgaSync |    97|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 895.813 ; gain = 562.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:51 . Memory (MB): peak = 895.813 ; gain = 429.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 895.813 ; gain = 562.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 895.813 ; gain = 573.934
INFO: [Common 17-1381] The checkpoint 'C:/Users/lovec/VGA2/VGA2.runs/synth_1/vga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_utilization_synth.rpt -pb vga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 895.813 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 00:14:22 2019...
