
*** Running vivado
    with args -log DebUART_xlslice_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DebUART_xlslice_2_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source DebUART_xlslice_2_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 292.445 ; gain = 82.793
INFO: [Synth 8-638] synthesizing module 'DebUART_xlslice_2_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_2_0/synth/DebUART_xlslice_2_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlslice_2_0' (2#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_2_0/synth/DebUART_xlslice_2_0.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 329.809 ; gain = 120.156
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 329.809 ; gain = 120.156
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 536.066 ; gain = 0.004
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 536.066 ; gain = 326.414
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 536.066 ; gain = 326.414
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 536.066 ; gain = 326.414
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 536.066 ; gain = 326.414
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 536.066 ; gain = 326.414
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:59 . Memory (MB): peak = 566.910 ; gain = 357.258
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:59 . Memory (MB): peak = 566.910 ; gain = 357.258
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:59 . Memory (MB): peak = 576.582 ; gain = 366.930
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 576.582 ; gain = 366.930
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 576.582 ; gain = 366.930
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 576.582 ; gain = 366.930
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 576.582 ; gain = 366.930
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 576.582 ; gain = 366.930
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 576.582 ; gain = 366.930

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 576.582 ; gain = 366.930
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 592.660 ; gain = 378.047
