xmverilog(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xmverilog	22.03-s003: Started on May 29, 2023 at 23:59:39 CST
ncverilog
	LSTMpe.sv
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
file: LSTMpe.sv
	module worklib.B_matrix_times_vector_genED_M_100_400_V_100:sv
		errors: 0, warnings: 0
	module worklib.matrix_times_vector_genED_M_100_400_V_100:sv
		errors: 0, warnings: 0
	module worklib.vector_add_vector_genED_M_100_400_X_400:sv
		errors: 0, warnings: 0
	module worklib.vmvmb:sv
		errors: 0, warnings: 0
`define adj_t 10
                |
xmvlog: *W,MACRDF (sigmoid.sv,26|16): text macro 'adj_t' redefined - replaced with new definition, Previous definition was found here ('./sigmoid.sv',1|13 ).
	module worklib.sigmoid:sv
		errors: 0, warnings: 0
	module worklib.long_non_linear_shape_100_400_sigmoid:sv
		errors: 0, warnings: 0
`define adj_t 21
                |
xmvlog: *W,MACRDF (tanh.sv,1|16): text macro 'adj_t' redefined - replaced with new definition, Previous definition was found here ('./sigmoid.sv',26|13 ).
	module worklib.tanh:sv
		errors: 0, warnings: 0
	module worklib.long_non_linear_shape_100_400_tanh:sv
		errors: 0, warnings: 0
	module worklib.vector_add_vector_genED_X_100_400_V_100:sv
		errors: 0, warnings: 0
	module worklib.vector_mul_vector_genED_M_100_400_V_100:sv
		errors: 0, warnings: 0
	module worklib.fgio:sv
		errors: 0, warnings: 0
	module worklib.LSTMpe:sv
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.vector_add_vector_genED_X_100_400_V_100:sv <0x03fb179c>
			streams:   0, words:     0
		worklib.vector_mul_vector_genED_M_100_400_V_100:sv <0x4d039202>
			streams:   0, words:     0
		worklib.tanh:sv <0x149062f8>
			streams:   0, words:     0
		worklib.long_non_linear_shape_100_400_tanh:sv <0x5fa35402>
			streams:   0, words:     0
		worklib.sigmoid:sv <0x03bca95b>
			streams:   0, words:     0
		worklib.long_non_linear_shape_100_400_sigmoid:sv <0x4a78446b>
			streams:   0, words:     0
		worklib.fgio:sv <0x3758f969>
			streams:   0, words:     0
		worklib.vector_add_vector_genED_M_100_400_X_400:sv <0x622c8450>
			streams:   0, words:     0
		worklib.B_matrix_times_vector_genED_M_100_400_V_100:sv <0x23c04884>
			streams:   0, words:     0
		worklib.matrix_times_vector_genED_M_100_400_V_100:sv <0x7e9a13c3>
			streams:   0, words:     0
		worklib.vmvmb:sv <0x37e0ae51>
			streams:   0, words:     0
		worklib.LSTMpe:sv <0x3170df15>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		               Instances  Unique
		Modules:             515      12
		Registers:           760      51
		Vectored wires:     2642       -
		Always blocks:       500       2
		Cont. assignments:     0    1400
	Writing initial simulation snapshot: worklib.LSTMpe:sv
Loading snapshot worklib.LSTMpe:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_xcelium171.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:	xmverilog	22.03-s003: Exiting on May 29, 2023 at 23:59:43 CST  (total: 00:00:04)
