Source Block: oh/mio/dv/dut_mio.v@63:73@HdlIdDef
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			tx_empty;		// From mio of mio.v
   wire			tx_en;			// From mio_regs of mio_regs.v
   wire			tx_full;		// From mio of mio.v
   wire [NMIO-1:0]	tx_packet;		// From mio of mio.v
   wire			tx_prog_full;		// From mio of mio.v
   // End of automatics
      
   assign dut_active       = 1'b1;

Diff Content:
- 68    wire			tx_full;		// From mio of mio.v
+ 68    wire			tx_clk;			// From mio of mio.v

Clone Blocks:
Clone Blocks 1:
oh/mio/hdl/mio.v@81:91
   wire			rx_wait_c2io;		// From mio_if of mio_if.v
   wire			tx_access_c2io;		// From mio_if of mio_if.v
   wire			tx_empty;		// From mio_dp of mio_dp.v
   wire			tx_en;			// From mio_regs of mio_regs.v
   wire			tx_full;		// From mio_dp of mio_dp.v
   wire [MPW-1:0]	tx_packet_c2io;		// From mio_if of mio_if.v
   wire			tx_prog_full;		// From mio_dp of mio_dp.v
   wire			tx_wait_io2c;		// From mio_dp of mio_dp.v
   // End of automatics

   //################################

Clone Blocks 2:
oh/mio/dv/dut_mio.v@64:74
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			tx_empty;		// From mio of mio.v
   wire			tx_en;			// From mio_regs of mio_regs.v
   wire			tx_full;		// From mio of mio.v
   wire [NMIO-1:0]	tx_packet;		// From mio of mio.v
   wire			tx_prog_full;		// From mio of mio.v
   // End of automatics
      
   assign dut_active       = 1'b1;
   assign datasize[CW-1:0] = PW/(2*NMIO);

Clone Blocks 3:
oh/mio/dv/dut_mio.v@62:72
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			tx_empty;		// From mio of mio.v
   wire			tx_en;			// From mio_regs of mio_regs.v
   wire			tx_full;		// From mio of mio.v
   wire [NMIO-1:0]	tx_packet;		// From mio of mio.v
   wire			tx_prog_full;		// From mio of mio.v
   // End of automatics
      

Clone Blocks 4:
oh/mio/dv/dut_mio.v@59:69
   wire			rx_empty;		// From mio of mio.v
   wire			rx_en;			// From mio_regs of mio_regs.v
   wire			rx_full;		// From mio of mio.v
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			tx_empty;		// From mio of mio.v
   wire			tx_en;			// From mio_regs of mio_regs.v
   wire			tx_full;		// From mio of mio.v
   wire [NMIO-1:0]	tx_packet;		// From mio of mio.v

Clone Blocks 5:
oh/mio/dv/dut_mio.v@60:70
   wire			rx_en;			// From mio_regs of mio_regs.v
   wire			rx_full;		// From mio of mio.v
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			tx_empty;		// From mio of mio.v
   wire			tx_en;			// From mio_regs of mio_regs.v
   wire			tx_full;		// From mio of mio.v
   wire [NMIO-1:0]	tx_packet;		// From mio of mio.v
   wire			tx_prog_full;		// From mio of mio.v

Clone Blocks 6:
oh/mio/dv/dut_mio.v@61:71
   wire			rx_full;		// From mio of mio.v
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			tx_empty;		// From mio of mio.v
   wire			tx_en;			// From mio_regs of mio_regs.v
   wire			tx_full;		// From mio of mio.v
   wire [NMIO-1:0]	tx_packet;		// From mio of mio.v
   wire			tx_prog_full;		// From mio of mio.v
   // End of automatics

