-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Thu Dec  8 00:04:02 2022
-- Host        : Ika-musume running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/kiki1/Desktop/assignments/Zynq_termprj/Zynq_termprj.srcs/sources_1/bd/termprj_top/ip/termprj_top_gfx_top_0_0/termprj_top_gfx_top_0_0_sim_netlist.vhdl
-- Design      : termprj_top_gfx_top_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_DRAM is
  port (
    charram_ras_n : out STD_LOGIC;
    ROW_ADDR0 : out STD_LOGIC;
    prev_cas_reg_0 : out STD_LOGIC;
    COL_ADDR0 : out STD_LOGIC;
    prev_cas_reg_1 : out STD_LOGIC;
    o_DOUT1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    prev_cas_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    prev_cas_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    prev_cas_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    prev_cas_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    prev_cas_reg_6 : out STD_LOGIC;
    o_DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    charram_cas_n : in STD_LOGIC;
    i_EMU_MCLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_1_0 : in STD_LOGIC;
    RAM_reg_1_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_DRAM : entity is "DRAM";
end termprj_top_gfx_top_0_0_DRAM;

architecture STRUCTURE of termprj_top_gfx_top_0_0_DRAM is
  signal \CHARRAM_PX7/prev_cas\ : STD_LOGIC;
  signal \CHARRAM_PX7/prev_ras\ : STD_LOGIC;
  signal \RAM_reg_0_i_1__1_n_0\ : STD_LOGIC;
  signal \^charram_ras_n\ : STD_LOGIC;
  signal NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0 : label is "inst/video_main/CHARRAM_PX0/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0 : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RAM_reg_0_i_4 : label is "soft_lutpair59";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of RAM_reg_1 : label is "inst/video_main/CHARRAM_PX0/RAM";
  attribute bram_addr_begin of RAM_reg_1 : label is 0;
  attribute bram_addr_end of RAM_reg_1 : label is 16383;
  attribute bram_slice_begin of RAM_reg_1 : label is 2;
  attribute bram_slice_end of RAM_reg_1 : label is 3;
  attribute ram_addr_begin of RAM_reg_1 : label is 0;
  attribute ram_addr_end of RAM_reg_1 : label is 16383;
  attribute ram_offset of RAM_reg_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_1 : label is 2;
  attribute ram_slice_end of RAM_reg_1 : label is 3;
  attribute SOFT_HLUTNM of \ROW_ADDR[0]_rep_i_1\ : label is "soft_lutpair59";
begin
  charram_ras_n <= \^charram_ras_n\;
\COL_ADDR[0]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CHARRAM_PX7/prev_cas\,
      I1 => charram_cas_n,
      O => COL_ADDR0
    );
RAM_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000100001555000014550000055500001405000015450000000000001555",
      INIT_01 => X"B7770000BDF70550AAAA00150000000040000550800055550000105500001555",
      INIT_02 => X"B5571555B5571555AAAA1555B7FF1555B7771555B5571555AAAA1000B7FF0000",
      INIT_03 => X"B7F71555B5571555AAAA1555B5571555B5771555BFFF1001AAAA0000B5571555",
      INIT_04 => X"555515553FFF155500001555BFFF0001B7771055BFFF1555AAAA1555B5571555",
      INIT_05 => X"0000501454005000500055554551000000000000005010014104000100501001",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF00004000000040000000400000000000500000000000000050000000",
      INIT_08 => X"CCC8444C4CC00000CCC8444C48C00000CCC8444C48C00000CCC8444C48C00000",
      INIT_09 => X"CCC488C48C000000CCC488C48C000000CCC488C48C000000CCC488C48CC8C000",
      INIT_0A => X"CCC488C48CC44CC0CCC888C48CC8CCCC888884C48CC8C000888844C48C800000",
      INIT_0B => X"00000000000000000000000800000000000000080048C000CCC488C48CC8C000",
      INIT_0C => X"CC40000000000000CC400000000000000000000B223000000000000800100000",
      INIT_0D => X"0000000000000000520C00480000000000000000000000000000000000000000",
      INIT_0E => X"00C0000030082488E8D81810E4741484F47458DCACBC343C392F000020303023",
      INIT_0F => X"0000001000102030004080D0E020109804002010203020201000000000000000",
      INIT_10 => X"000000000000000080808CC44C048C800C4088CC4C8C80C008CA40CCCC4480C8",
      INIT_11 => X"00CECCCCCCCCDC000440404C8404044000C0CC8888CC0C000000084000400000",
      INIT_12 => X"00CECDFCCFDCDC000CCECDEEEEDCDCC0088A899999989800008A888888889800",
      INIT_13 => X"00A440CCDCC5000000000140448C00000044444607448000400086D44D444000",
      INIT_14 => X"15C48CD7BBEC200015C48C57BBECE0000000040800800000CC8C86D44D588484",
      INIT_15 => X"10C000008008000022C00CC08008000015C48CDFFF20200015C48CDFBBE02000",
      INIT_16 => X"00408000C4D82000183C0C3858A0F0C88080B0601CC8E02858F0800000010200",
      INIT_17 => X"00000000000000000000A0F030303020E01020300C3020100000000000000000",
      INIT_18 => X"000899CCC419800000CCC10CC42CCC00000CC0100B0C00000000088888800000",
      INIT_19 => X"000400004CC0440000004010444411000008403942143000000080CFFC480000",
      INIT_1A => X"040C8C468048404000C08C4E04C444000DFFFFFECCDECCC04000006C400C048C",
      INIT_1B => X"4CC08CCC04C800C4CCCC888A54444C000CCC888AC808C000840CC88640800000",
      INIT_1C => X"00001D11C40048C000004CCC04C044000000CC10C47110800000004004D04000",
      INIT_1D => X"0840C844448C04800840C000000C04800840000000000480D8746E4A841031B3",
      INIT_1E => X"000000000000000000000000000000000C2537CCCC7352C0840006ABAA600048",
      INIT_1F => X"00000000000000008BC667575E44003000000444CCC0000000000CCC88800000",
      INIT_20 => X"000000848000000000015A44C230000000000008480000000000001E5D810000",
      INIT_21 => X"0004C400004C400000004880088400000000008480000000211A74E9AFE63311",
      INIT_22 => X"00004C40C4000000000000C80C0000000000000084000000004C40111104C400",
      INIT_23 => X"0000C0CEC01000020004000030210000000888888C8C8C00000C4008CC000000",
      INIT_24 => X"00000080C0C000000000C800C8000000000000004CCC04000000C0CC8C800C00",
      INIT_25 => X"00000008A800000000000848E848000000000080E08000000000000888000000",
      INIT_26 => X"31116519C9D3A112000000040000000000000C849D0C88000000000000000000",
      INIT_27 => X"00000004400000000000008480000000030D655D8DD010000000008480000000",
      INIT_28 => X"6FCDFB773B37D4F66FCD3F773BF3D4F66FCD33F73F33D4F66FCD337BB733D4F6",
      INIT_29 => X"01048C0A90C840100108C8021C4C401001C840CA9C0480106FCDFB773FF398F6",
      INIT_2A => X"04C4484888888C400004CC4C84CC800000044C44C0CC40000108C4C2108C8010",
      INIT_2B => X"0000000C00000000000004000040000004C4000444004C40000C4C4884C4C000",
      INIT_2C => X"008C880EE08CC8008C48A83CC38644C8008CC80EE088C8008C44683CC38ECCC8",
      INIT_2D => X"9D9D8FF57DCF75FF44CCC00001D5B77D003223365FDEE4770000721A2D3AA988",
      INIT_2E => X"5111C03CC2000220A300004CC00000000000000000080080F571A6A612320001",
      INIT_2F => X"4201C03CC200022080C0404CC00000004601203CC20002204440004CC0000000",
      INIT_30 => X"1000002331133050000000C0000040000023002731333050C000000000004000",
      INIT_31 => X"0000004404000000000000000000000011020033333330500000000000004000",
      INIT_32 => X"122023377B3011000000000000000000300002233333305000000C0000004000",
      INIT_33 => X"00000040040000000004C4F10F4C40001123377F330200000000000000000000",
      INIT_34 => X"0C88844000000000EEC88CDDDDDDCCCC00000000000000000000005005000000",
      INIT_35 => X"00000000000C0448004488CC04800000004488CC048000000C88844000000000",
      INIT_36 => X"00000000000C000000000000000CC00000000000000CC00000000000000C0400",
      INIT_37 => X"0000000CC00000000000000FF00000000000000CC000000000000C48C8C00000",
      INIT_38 => X"AAFE0288A23D0000000000080200080000000AF000000000AAAAF7EE7FEBEABA",
      INIT_39 => X"2F1A090F9566540A6046A45902CA8B66A6A95712A50000001EEF76BC5B7EFC43",
      INIT_3A => X"50C0000000002A950A95000005AEAA9555AF55559AAA300079B6000040000000",
      INIT_3B => X"A6A96BA0550000001FEAE66B294E55A66A6AF7A556AA95120000569E5B7E0C40",
      INIT_3C => X"01754E5A1650555F56AA5A69A596A5556FEB1A40A55A55AA500000000000F400",
      INIT_3D => X"5503F1415AA59505503D0000A7A956555555F1A95A16A9599555FC001EE006BF",
      INIT_3E => X"5EA9955B6E955555A55456D79A6555D5C3A89556C035AAAA4569955F00005500",
      INIT_3F => X"D655AAAD99ADFFA55555A66955555655200F8155554300FD5A55555A5541C000",
      INIT_40 => X"F70055460004F005AF05F415E900AA6AF6A56AFFEAF0AAF0F46954F0D5500000",
      INIT_41 => X"90000000F5BEAAFA0000000015A60A6A6FA506AA0F5500000000000000000000",
      INIT_42 => X"00000000000000005540A66855A45654200C8150554000FC5A705F0075003000",
      INIT_43 => X"000000000000D555F0554005F0000005F700455405A555AAF55941A5FC250000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"000000000000000000000000AA95A5556FEA1A40A55A55AA5000000000000000",
      INIT_46 => X"00000000000000000000E900AA6AF6A56AFFEAF0AAF0F46954F0D55000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"D42C542CD42CD42C142CD42CD42CD42CD42CD42C542C542C542C142C00CC0000",
      INIT_4B => X"0010042C542C542C542CD42CD42CD42CD42CD42CD42CD42C542C542CD42CD41C",
      INIT_4C => X"0FFD0FFF0FFDDFFD0000DFFDDFFDDFFDDFFD4DFD5555C555C55500E000000000",
      INIT_4D => X"00000038C555C5551555537DDFFDDFFDDFFD5FFDFFFFFFFF555575D50FFDDFFD",
      INIT_4E => X"EA50EA507350EA5F00146A54EA51555455545555555580520002000000000000",
      INIT_4F => X"000000000002E0125557555555545554EA5CEA55FFFFFFFFEA57EA5CEA50EA54",
      INIT_50 => X"13B093B001B0FFFD0000935593B055551555151C382C00030000000000000000",
      INIT_51 => X"00000000000000000EAC153C1555555501B09341FFFF937F938093B093B095CC",
      INIT_52 => X"855085068555853F8500850685068555854B03AB000000000000000000000000",
      INIT_53 => X"000000000000000000000038854B855585558506850F8506850E850385018506",
      INIT_54 => X"0003550301031003100300030003000300030000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000003000300030003100300030003550300030003",
      INIT_56 => X"0000000100010000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"235015108C45208110CF5044111335050844CD418111335050444CD414160820",
      INIT_69 => X"3444CD414111334050844CD41411133507CD51108104C2845336115108D11554",
      INIT_6A => X"1209114421014CD8108110914CD844204820108505336114CD5048284410441B",
      INIT_6B => X"C1113344442106CD418111335050444CFFD418111334050844CD504428443354",
      INIT_6C => X"7C455520B204175417505C454CD9414CD504428443354120A11334050844CD41",
      INIT_6D => X"110CD404428443354120A110CD504334115334C455337D5055442D8841554CD7",
      INIT_6E => X"0000000400208000000020000000002002002000000000000000000100000000",
      INIT_6F => X"0000000000000000002000000002200220802800000000000020200000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000882880A00000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"D504428443354120A11334050844CD41C1113344442106CD418111335050444C",
      INIT_75 => X"115334C455337D5055442D8841554CD77C455520B204175417505C454CD9414C",
      INIT_76 => X"443354120A110CD404C28412CD54410A110CD404428443354120A110CD504334",
      INIT_77 => X"8443354110A110CD504828443350110A110CD504828443354110A110CD504428",
      INIT_78 => X"4111334060444CD014111335050444CD418111335060444CFFFFFFFC4CD40442",
      INIT_79 => X"89D111D88111D881122744427111811211335050444CD418211335050444CD41",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => o_DOUT(1 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_0,
      ENBWREN => RAM_reg_1_1,
      INJECTDBITERR => NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_0_i_1__1_n_0\,
      WEA(2) => \RAM_reg_0_i_1__1_n_0\,
      WEA(1) => \RAM_reg_0_i_1__1_n_0\,
      WEA(0) => \RAM_reg_0_i_1__1_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\RAM_reg_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \CHARRAM_PX7/prev_cas\,
      I1 => Q(0),
      I2 => Q(1),
      O => \RAM_reg_0_i_1__1_n_0\
    );
\RAM_reg_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \CHARRAM_PX7/prev_cas\,
      I1 => Q(0),
      I2 => Q(1),
      O => o_DOUT1
    );
\RAM_reg_0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \CHARRAM_PX7/prev_cas\,
      I1 => Q(0),
      I2 => Q(1),
      O => prev_cas_reg_2(0)
    );
\RAM_reg_0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \CHARRAM_PX7/prev_cas\,
      I1 => Q(0),
      I2 => Q(1),
      O => prev_cas_reg_3(0)
    );
\RAM_reg_0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \CHARRAM_PX7/prev_cas\,
      I1 => Q(0),
      I2 => Q(1),
      O => prev_cas_reg_4(0)
    );
\RAM_reg_0_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \CHARRAM_PX7/prev_cas\,
      I1 => Q(0),
      I2 => Q(1),
      O => prev_cas_reg_6
    );
RAM_reg_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \CHARRAM_PX7/prev_cas\,
      I1 => Q(0),
      I2 => Q(1),
      O => WEA(0)
    );
\RAM_reg_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \CHARRAM_PX7/prev_cas\,
      I1 => Q(0),
      I2 => Q(1),
      O => prev_cas_reg_5(0)
    );
RAM_reg_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \CHARRAM_PX7/prev_cas\,
      I1 => Q(0),
      I2 => Q(1),
      O => prev_cas_reg_0
    );
\RAM_reg_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \CHARRAM_PX7/prev_cas\,
      I1 => Q(0),
      I2 => Q(1),
      O => prev_cas_reg_1
    );
RAM_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000100001555000014550000055500001405000015450000000000001555",
      INIT_01 => X"033000000CF00550000000150000000080000550400055550000105500001555",
      INIT_02 => X"00001555000015550000155503FC155503301555000015550000500003FC0000",
      INIT_03 => X"03F01555000015550000155500001555003015550FFC10010000000000001555",
      INIT_04 => X"000015550FFC1555000015550FFC0001033010550FFC15550000155500001555",
      INIT_05 => X"0000501454005000500055554551000000000000005010014104000100501001",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF00004000000040000000400000000000500000000000000050000000",
      INIT_08 => X"8884888C444000008884888C444000008884888C444000008884888C44400000",
      INIT_09 => X"888488C444800000888488C444800000888488C444800000888488C444C44000",
      INIT_0A => X"888488C444C44440888488C444C44444888488C444C44000888488C444400000",
      INIT_0B => X"000000000000000000008884000000000000888488888000888488C444C44000",
      INIT_0C => X"CCCC000000000000CCCC000000000000000088B6222000000000888433300000",
      INIT_0D => X"0000444444440000BFCC00C800000000888C000000000000888C000000000000",
      INIT_0E => X"0040000000105454545494981454945414545454545414101515080000000001",
      INIT_0F => X"0000001000101010206050505010105464201010101018101000000000000000",
      INIT_10 => X"0000088888800000CC8888C44C8888C0088888C44C88CC800C8B88C44CCC888C",
      INIT_11 => X"00CECCCCCCCCEC000C888444444888C000CCC888888CCC000000088888800000",
      INIT_12 => X"00CEDDDEEDDDEC000CCEDDDDDDDDECC00CCEDDDDDDDDEC0000CEDDDDDDDDEC00",
      INIT_13 => X"00ECCFCCA88A8000000002C88A88000000C8888BAFF88000CCCC8EFCCFE88888",
      INIT_14 => X"BB488CF676673000BB488C767667700000000CC88880000088C88EFCCFE88C88",
      INIT_15 => X"B8C8C99C88880000BBC8CDDC88880000BB488CFEF6233000BB488CFE76633000",
      INIT_16 => X"0040408044541828141424145454546464645858541414145448484000010100",
      INIT_17 => X"0000000000000000001050509090101050101010241010101000000000000000",
      INIT_18 => X"000CEB8CC8BEC00000CCCECCC8ACCC00000CCCECCA8C000000000CCEECC00000",
      INIT_19 => X"000CCCC88C8C88800000CCFBBBFBAA88000CCCFBB2E898800CCC8CCDDC888880",
      INIT_1A => X"0CC8C886684C88C0CCCC8C46A4C88C887FFFFFFEFFFFCCC088BBBBBC888C4444",
      INIT_1B => X"CCCC8C8888C88CC888C8888AA8888C88CC88888AE8848000CCC88C8AA848C800",
      INIT_1C => X"0000BFBBC88844400000C88C88CC888000008833BFBAA880000000CC88EC8888",
      INIT_1D => X"0CCC88888888CCC00CCC80000008CCC00CC0000000000CC0D5766E9999DDFDF3",
      INIT_1E => X"00000000000000000000000000000000083B76444467B380CC0C47767774C0CC",
      INIT_1F => X"000000000000000046EAAB9BBF44432000000CCC4440000000000444CCC00000",
      INIT_20 => X"00000000000000000003FFBB722000000000000000000000000003EAA6223000",
      INIT_21 => X"000004888840000000000048840000000000000000000000333FFFA22BABE223",
      INIT_22 => X"0000C8888C000000000000888C000000000000C88C0000000000488888840000",
      INIT_23 => X"00004C474C3000C3000800113323000000C888888C8C8800000888888C000000",
      INIT_24 => X"000000C04080000000004C0C4C00000000C0000CC4440C00000C4C88C4C00400",
      INIT_25 => X"000000086800000000000884E488000000000088E88000000000000848000000",
      INIT_26 => X"222EAAA662AEF333000000000000000000000C8CBECC8C000000000000000000",
      INIT_27 => X"00000444444000000000000000000C00022AAAA62AA330000000000000000000",
      INIT_28 => X"8FBE777777B7EBF88FBAFF7777FFABF88FBAFFF77FFFABF88FBAFFFFFFFFABF8",
      INIT_29 => X"020C448EF844C020020C048AB440C02002CC044EF440C0208F767777777723F8",
      INIT_2A => X"004888888884440000000084484400000000048848440000020C044AB840C020",
      INIT_2B => X"0000000000000000000004000040000084000082000000480084400000044800",
      INIT_2C => X"044CC0555508C4404C8DD144441998C4044C8055550CC4404C899144441998C4",
      INIT_2D => X"EEEEFFAAEABFAAEF8CCCC00003EAAFDD0033333D9BEE67770000FEFBEFBAAABB",
      INIT_2E => X"A222A02AA2112332A2C000C88C0000000000000000080080D9BAAEEA22230002",
      INIT_2F => X"8102A02AA2112332808080C88C0000008903E02AA2112332888000C88C000000",
      INIT_30 => X"300001D3311332A000000040000C800000110067711332A080000000000C8000",
      INIT_31 => X"0000008FB80000000000000000000000110100E3311332A000000000000C8000",
      INIT_32 => X"1110233D9F3232000000000000000C8010000323311332A000000800000C8000",
      INIT_33 => X"000000448400000000CC88AAAA88CC0011123F99332200000000000000000000",
      INIT_34 => X"8444444440000000BBC88CFFFFFF8C8C000000000000000000000055A5000000",
      INIT_35 => X"00000000000C888888888888CCC0000088888888CCC000008444444440000000",
      INIT_36 => X"00000000000C000000000000000CC00000000000000CC00000000000000C8800",
      INIT_37 => X"BBBBC88CC88000008888C88DD88000008888C88CC88000008888CC4444C00000",
      INIT_38 => X"00000288A22B0000000000080200080000005000000000000000A80080000000",
      INIT_39 => X"2A2A0A0A0000015015105500001010000000005455500000AAA0AAABAAAA0BFC",
      INIT_3A => X"5500000000004000055400000000000000000000555540000000540080000000",
      INIT_3B => X"00000000555000000000000015500000000000005555555400000000AAAAABFC",
      INIT_3C => X"554550005555555055550000000000000000555555555555550000000000A800",
      INIT_3D => X"55540555555555555541000000000000400005555055555555550000AAAAAAAA",
      INIT_3E => X"0000000000000000000000000000000014010000154555555555555050000000",
      INIT_3F => X"0000000000000000000000000000000045501400555455015555555555550000",
      INIT_40 => X"A8559555555505550055A95500000000A800800000050005A955A905AAA00000",
      INIT_41 => X"A0000000A8000000000000000000000000005555005500000000000000000000",
      INIT_42 => X"0000000000000000000000000000000045501400555455005540500040004000",
      INIT_43 => X"000000000000AA80A555955505555555A855955555555555A955955501550000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000005555555555555500000000000000",
      INIT_46 => X"0000000000000000000000000000A800800000050005A955A905AAA000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"14B854B814B814B894B814B814B814B814B814B854B854B854B814B800B80000",
      INIT_4B => X"002884B854B854B854B814B814B814B814B814B814B814B854B854B814B814B8",
      INIT_4C => X"AFFCAFF4AFFC0FFCAAAA0FFC0FFC0FFC0FFC40FC55558555855500BE00000000",
      INIT_4D => X"0000002F855585551555503C0FFC0FFC0FFC8FFC0000000055554015AFFC0FFC",
      INIT_4E => X"5AAA5AAA002A5A80AA141A845AA85554555455555555F85B0003000000000000",
      INIT_4F => X"000000000003BE1B55575555555455545A805A8A000000005AA05A805AAA5AA0",
      INIT_50 => X"4E08FE0824080000AAAAFE00FE085555155515B82FB800020000000000000000",
      INIT_51 => X"00000000000000000BF81598155555552408FE040000FE00FE28FE08FE08FFA0",
      INIT_52 => X"E552E513E555E500E52AE513E513E555E56E02FE000000000000000000000000",
      INIT_53 => X"0000000000000000000000EFE56EE555E555E513E510E513E517E525E524E513",
      INIT_54 => X"0002000200020002000200020002000200020000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000002000200020002000200020002000200020002",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"08002000204C002020000080012000080008000200020010C000C00030040000",
      INIT_69 => X"00080003000300008000C000300130000C00030010080004C000030002003000",
      INIT_6A => X"30020200000300080000002000080008000800200C0020200100C00048000020",
      INIT_6B => X"00020004C00008000200120000C00480FF00200020000800080100C000480040",
      INIT_6C => X"404C0000254431402000C44C0000420001080000C004020000300008000C0043",
      INIT_6D => X"1200100C0004C004030001300010C0010300024080001510C000095043000005",
      INIT_6E => X"0000154555555555555555555555555555555555555555555555555400050000",
      INIT_6F => X"0040040040040005101054555514404100010400545054000015140015005054",
      INIT_70 => X"0000000000000000000001455000000140001150005555100451045000015400",
      INIT_71 => X"0000000000000000000000000540014155555550000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"01080000C004020000300008000C004300020004C00008000200120000C00480",
      INIT_75 => X"0300024080001510C000095043000005404C0000254431402000C44C00004200",
      INIT_76 => X"4C004030000200100C0000300100C0001200100C0004C004030001300010C001",
      INIT_77 => X"04C00402000130010080000C004020001200100C0000C004030001200100C000",
      INIT_78 => X"0002000080008000200030010C000C000200020000800080FFFFFFFC80100C00",
      INIT_79 => X"15002015013015013054008540315121130010C000C000200020010C00080002",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(3 downto 2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => o_DOUT(3 downto 2),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_0,
      ENBWREN => RAM_reg_1_1,
      INJECTDBITERR => NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_0_i_1__1_n_0\,
      WEA(2) => \RAM_reg_0_i_1__1_n_0\,
      WEA(1) => \RAM_reg_0_i_1__1_n_0\,
      WEA(0) => \RAM_reg_0_i_1__1_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ROW_ADDR[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \CHARRAM_PX7/prev_ras\,
      I1 => Q(0),
      I2 => Q(1),
      O => ROW_ADDR0
    );
charram_cas_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \^charram_ras_n\
    );
prev_cas_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => charram_cas_n,
      Q => \CHARRAM_PX7/prev_cas\,
      R => '0'
    );
prev_ras_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^charram_ras_n\,
      Q => \CHARRAM_PX7/prev_ras\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_DRAM__parameterized0\ is
  port (
    o_DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    RAM_reg_1_0 : in STD_LOGIC;
    RAM_reg_1_1 : in STD_LOGIC;
    ADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RAM_reg_1_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_DRAM__parameterized0\ : entity is "DRAM";
end \termprj_top_gfx_top_0_0_DRAM__parameterized0\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_DRAM__parameterized0\ is
  signal NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0 : label is "inst/video_main/CHARRAM_PX1/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of RAM_reg_1 : label is "inst/video_main/CHARRAM_PX1/RAM";
  attribute bram_addr_begin of RAM_reg_1 : label is 0;
  attribute bram_addr_end of RAM_reg_1 : label is 16383;
  attribute bram_slice_begin of RAM_reg_1 : label is 2;
  attribute bram_slice_end of RAM_reg_1 : label is 3;
  attribute ram_addr_begin of RAM_reg_1 : label is 0;
  attribute ram_addr_end of RAM_reg_1 : label is 16383;
  attribute ram_offset of RAM_reg_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_1 : label is 2;
  attribute ram_slice_end of RAM_reg_1 : label is 3;
begin
RAM_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000100001041000010410000040000001001000010410000000000301401",
      INIT_01 => X"B7770000BD571004BFFF00012A00000000001004000040000000104100001041",
      INIT_02 => X"B7771001B7F70041BFFF1041B7FF1001B5771001B7F71041BFFF0400B5570000",
      INIT_03 => X"B5571001BF770004BFFF0004BF771000BFFF0000B5571001BFFF0000B7770040",
      INIT_04 => X"555505003FFF04003FFF1000BFFF0001BFD71041BFFF0001BFFF1001BF5F0001",
      INIT_05 => X"0000400414005000500055554111000000000140001414014104000400140404",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF00104100000040000000400000000000500000000000000050000000",
      INIT_08 => X"0CC48844C4C000000CC48844C4800000CCC48844C48000000CC48844D7800000",
      INIT_09 => X"CCC088C48C000000CCC088C8C8000000CCC088C488C00000CCC088C488C00CC0",
      INIT_0A => X"CCC08AF440000440CCC488C48C000000CCC484C48CC00000CCC4C48C48C00000",
      INIT_0B => X"00000000000000000000CCC42248C0000000CCC40448C000CCC08ED59AC00CC0",
      INIT_0C => X"CC4000000000000000000000000000000000CFF6122200000000CCC433300000",
      INIT_0D => X"000000000000000043C0004000000000CCC0000000000000CC40000000000000",
      INIT_0E => X"00000C301424A84484DAEFB7F77A285878B4F8C82838043C3F2C8040B0000128",
      INIT_0F => X"000020082C0010203050C82C3030B01000302014243000001000000000000000",
      INIT_10 => X"000004000040000004C802CFFF348C8000800AAEEE8C000008C8840CF44C4888",
      INIT_11 => X"200A808044041001004C40000004C40000C84CCCCCC48C00000008CCCC400000",
      INIT_12 => X"20C68974CB58D0012002052FF69010012042C91595149841200E848044041481",
      INIT_13 => X"00A450A6DEA500000000024448E4000000644540D748800083284EE872C54110",
      INIT_14 => X"0484CCF2BAD910000484CCF6BADD100000000408048000008AE87EE872E58964",
      INIT_15 => X"55C50CC01848000055C50110184800000484CCFEFE1110000484CCFEBAD11000",
      INIT_16 => X"00408000C4C820201E33003C1864B848043470ECD80C14183808F0B0050A0303",
      INIT_17 => X"0000000000000000000008F81818280020102030003020100000000000000000",
      INIT_18 => X"0CC8598BB891400000C8418888A48C00000484548B8C0000000000CD50000000",
      INIT_19 => X"000010044CD5000000010004488113230004010061773340800080726F180000",
      INIT_1A => X"040C8C437400404000C08C0770C4440063E6BBA884020040044444CC46CCCCC0",
      INIT_1B => X"4C0020CF340100404CCC888B74444C0440CC888BF8448000840CC8877404C400",
      INIT_1C => X"00004F77C44E44000000180C4C0400000001308000D00000000000EC85F05004",
      INIT_1D => X"088888A66A88888008888022220888800CC0003223000CC0DCB466F4851330B3",
      INIT_1E => X"0000000C8000000000000004C00000000207320FF02370208C865579975568C8",
      INIT_1F => X"0000000000000000BD546757C9C4401300000044CC000000000000CC88000000",
      INIT_20 => X"000000CCC000000000019A44920000000000000CCC000000000000D25D820000",
      INIT_21 => X"0004C4D11D4C40000000480CC0840000000000CCC00000002112B4F9BF6E3313",
      INIT_22 => X"0004C40C40000000000004C04C0000000000000084000000004C5D3003D5C400",
      INIT_23 => X"80000808080000000008000321100000000444444C4C4000008008C400000000",
      INIT_24 => X"000000000080000000000000800000000000CC004CCC40000300C0C48CC20000",
      INIT_25 => X"00000004E40000000000808CEC80800000000048E840000000000004C4000000",
      INIT_26 => X"30152519C9E3A112000000000C80000000000CCCBFCC84C00000000080000000",
      INIT_27 => X"0000008008000000000000CCC00004000301E1598DF01000000000CCC0000C00",
      INIT_28 => X"7FCDBB73337BD4F77FCDFFF33FFFD4F77FCDF37FF73FD4F77FCDF377773FD4F7",
      INIT_29 => X"00304C0330C403000030C8C0C4C4030000F04C4FF4C403007F8DBB73337B98F7",
      INIT_2A => X"0484DD554C488840004848804C08000000048C88CCCC400000304C4C0C8C0300",
      INIT_2B => X"000000000C400000010000000000001000000045044000000000000400000000",
      INIT_2C => X"C8CC80EFFE0CCC8C08FEB2ECCE27EF80C8CCC0EFFE08CC8C08FE72ECCE2FEF80",
      INIT_2D => X"EFEFDFF1654FDFF444C0CC0C41D9F7750003213254FDEE4700043673693AA988",
      INIT_2E => X"5191200D120100239230C048804000000000000000008484F53D6B2613200001",
      INIT_2F => X"4191000D1201002380000048804000004000000D120100237444004880400000",
      INIT_30 => X"1100012313323010000000C0000040000023002313333010CC00000000008000",
      INIT_31 => X"000000470400000000000000000000001201203032233010C0000000000C4000",
      INIT_32 => X"1122232A63301100C000000000008480230000232223301000000C0000004000",
      INIT_33 => X"00000040040000000004C4F10F4C4000111236E2330210000000000000000000",
      INIT_34 => X"0C88844000000000AAC88CFFFFFF8FEF00000000000000000000005005000000",
      INIT_35 => X"00000000000C448C0000000000000000004488CC04800000CCCCCCCCC0000000",
      INIT_36 => X"00000000000C000000000000000CC00000000000000C400000000000000C448C",
      INIT_37 => X"5555055FF55000004444045EE54000004444055FF5500000444401DBBD100000",
      INIT_38 => X"5FAB0008609602000000000800000000000039900000A0005FAA95FA557FCEFA",
      INIT_39 => X"56A908205556682B413E91270206B31956945B39A540000005053FD61660A315",
      INIT_3A => X"44F000000000FEA52A95000228F3A95456BEA555556A03C0DC2540005540E000",
      INIT_3B => X"569455A09540000007EA6599094695B669AF3FF90556A51700009A7B1660A315",
      INIT_3C => X"C15F039584945557156A5A69A5969566AE950454D550815A57C0000050009500",
      INIT_3D => X"4007305041A915411503000057A59555569585A40581AA56A5550FC005057FD6",
      INIT_3E => X"5E95957BB955556555545B9B9A655755BCF86577FFBCAAAA415A557C30005400",
      INIT_3F => X"EA55BEB596A5F395555456D955555555FC3A5A95F003540F96A545554541C000",
      INIT_40 => X"95C0555AA015CE145FC59505C40055AA95A7557DCEFE5FAB955A554C55405000",
      INIT_41 => X"A000000055685FAB0000000016B6295F63F9055A0D5500000000000000000000",
      INIT_42 => X"0000000000000000554056D856585554FC3A5A94500C540C96E04E0049003000",
      INIT_43 => X"000000000000565495F15555CC54500095D45554C56A55AA955A5559CEC95000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"000000000000000000000000A9549566BA950458D550815A5400000000000000",
      INIT_46 => X"00000000000000000000C40055AA95A7557DCEFE5FAB955A554C554050000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"D42CD42CD42CD42CD42CD42CD42CD42CD42CD42C142C542C542C542C03AC0000",
      INIT_4B => X"0000002C542C542C542CD42CD42CD42CD42CD42CD42CD42C542C542CD42CD42C",
      INIT_4C => X"0FFD5FFE5555DFFDD55EDFFDDFFDDFFDDFFD37FD5555C555C555038000000000",
      INIT_4D => X"0000000E8155C555C55554DEDFFDDFFDDFFDDFFDD55E555ED55537750FFDDFFD",
      INIT_4E => X"EA50EA55C0D5EA505544EA54EA50555455545555555501520002000000000000",
      INIT_4F => X"00000000000338025551555550045554555CEA5C55455555EA51EA57EA50EA54",
      INIT_50 => X"07B0555500550001555593B093B05555155515C1E02C000E0000000000000000",
      INIT_51 => X"000000000000000000EC152C155555554055934155419355938053B053B093B0",
      INIT_52 => X"8554850585008500850B850D85068555854B0E0B000000000000000000000000",
      INIT_53 => X"000000000000000000000008854B855585558506850B85068506854085408506",
      INIT_54 => X"5403110311031003100300030003000300030000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000003000300030003100300030503000300030003",
      INIT_56 => X"0001000000010000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000001000100000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"06986A2831AA0816A0DEA18616A3721981A8DC86216A3721289A8DC866281041",
      INIT_69 => X"7EA8DC86626A3721A81A8DC86626A3721BDFAA082618A09AA3716AA98306AA86",
      INIT_6A => X"60826AAA01868DD5A81EA81E8DF9860F820B18161A3796A8DEA18A09A8285863",
      INIT_6B => X"A26A37CA86061BDC86A16A3721989A8DFFC84216A3721A81A8DEA18609A837A8",
      INIT_6C => X"A9AAAA0800386BC868A1A5AA8DEC868DCA18605A8376860816A3721A81A8DC86",
      INIT_6D => X"6A0DEA18A09A837A860826A0DFA183776AA37C1AAA376A21AA86000186AA8DDA",
      INIT_6E => X"02A800016A84A561696056828612125212882895A96A59682212112052815694",
      INIT_6F => X"00AAA8281552AA001555552AAA0000550AAA055554AAA8140002A0002AA05554",
      INIT_70 => X"000000000000000000000AA0054000004AAA855554AAAA85555500AA80055400",
      INIT_71 => X"00000000000000000000000AA028015400000010000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"CA18605A8376860816A3721A81A8DC86A26A37CA86061BDC86A16A3721989A8D",
      INIT_75 => X"6AA37C1AAA376A21AA86000186AA8DDAA9AAAA0800386BC868A1A5AA8DEC868D",
      INIT_76 => X"A837A860826A0DEA18E09861DE6A83826A0DEA18A09A837A860826A0DFA18377",
      INIT_77 => X"9A837A861826A0DEA18209A837A862826A0DEA18209A837A062826A0DE818A09",
      INIT_78 => X"616A3721089A8DC86A16A3721A85A8DC86216A3721085A8DFFFFFFFE8DEA18A0",
      INIT_79 => X"0006A3FFF6A2AAA6A1555A8006A3F6A26A3721A89A8DC86206A3721A89A8DC86",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDR(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDR(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => o_DOUT(1 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_0,
      ENBWREN => RAM_reg_1_1,
      INJECTDBITERR => NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_2(0),
      WEA(2) => RAM_reg_1_2(0),
      WEA(1) => RAM_reg_1_2(0),
      WEA(0) => RAM_reg_1_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000500C05555000051550000155400005015000055550000000000305555",
      INIT_01 => X"033000000C001004000000150000000000001004000040000000515500005555",
      INIT_02 => X"0330555503F055550000555503FC55550030555503F055550000140000000000",
      INIT_03 => X"000055550F305554000055540F3055540FFC5554000050050000000003305554",
      INIT_04 => X"000055000FFC5554000055540FFC00050FC051550FFC5555000055550F0C5555",
      INIT_05 => X"0000400414005000500055554111000000000540001454054104000400144404",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF00104100000040000000400000000000500000000000000050000000",
      INIT_08 => X"2A848888C44000002A848888C4400000EA848888C44000002A848888D5400000",
      INIT_09 => X"EA8488C444800000EA8488C444000000EA8488C444C00000EA8488C444C44440",
      INIT_0A => X"EA848BE770000440EA8488C444800000EA8488C444400000EA84888C44400000",
      INIT_0B => X"00000000000000000000CCC4BB8880000000CCC488888000EA848BF777C44440",
      INIT_0C => X"DDDC000000000000999C0000000000000000CEE6222200000000CCC422230000",
      INIT_0D => X"0000000000000000BFC000CC00000000555C000000000000DDDC000000000000",
      INIT_0E => X"0000000414141454545454541454945454545454949424101516004000202114",
      INIT_0F => X"0000102010041410105050909414509020101414141420201000000000000000",
      INIT_10 => X"000C08000080C0000C888BBEEAAB88C00C888BBFFB88C0C00C88888FEB88C88C",
      INIT_11 => X"ECCACCCC8C8CA88A00C88C0000C88C000088C8CCCC8C8800000008CCCC80C000",
      INIT_12 => X"208ED9DEA999A00220021DD99991200220CE99999D9DA8C220CA99DD9D9DA882",
      INIT_13 => X"00ECFF99EABA8000000002C8AAAC000000E88BAAA9F88000CEF8FE9A99EE8BAC",
      INIT_14 => X"BB58CFF6766A3000BB58CFF67666300000000CC8888000008EB8EE9A99EE8BE8",
      INIT_15 => X"BBCBC55CF8880000BBCBC99CF8880000BB58CFFEF6223000BB58CFFE76623000",
      INIT_16 => X"0040408044441818151928141454546464545414141014140414404005050101",
      INIT_17 => X"0000000000000000000000409010102010101010201010101000000000000000",
      INIT_18 => X"0888EFCDDCFE888000888ACCCCE88800000C88A88EC8C0000000CC8AA8880000",
      INIT_19 => X"000CFFBBBFBB88800003FFBBBBBAAB9D000CCFFBA2B99980CCCC83FD9B28888C",
      INIT_1A => X"0CC8C887744088C0CCCC8C4774C88C8877FABBABBBFFCCC0088BBBBFBBCCCCC0",
      INIT_1B => X"C800208998020088C8C8888BB8888C8CCC88888BF88C8000CCC88C8BB84C8800",
      INIT_1C => X"00008EABFBBF440000003B8FBFF8888000033BB333A998C0000000FFBAFD9888",
      INIT_1D => X"0CCCCCFBBFCCCCC00CCCC033330CCCC00CC0003333000CC0DD7666F999DFFDF3",
      INIT_1E => X"00000004000000000000000040000000033A32066023A330C88BBBA77ABBB88C",
      INIT_1F => X"00000000000000006EAAAB9BF7444032000000CC4400000000000044CC000000",
      INIT_20 => X"000000CCC00000000003FFBB220000000000000CCC0000C0000032AAA6620000",
      INIT_21 => X"00000448844000000000004444000000000000CCC00000003333FFA22BAB2222",
      INIT_22 => X"000C8888C000000000000C8888000000000000C88C0000000000448998440000",
      INIT_23 => X"C0300CCCCCC000000008000333300000000CCCCCCCCCC00000C8888C00000000",
      INIT_24 => X"0000000000C0000000000000C00000000000880CC444C0000100808CC4730000",
      INIT_25 => X"00000008E80000000000884C6C48800000000084E480000000000008C8000000",
      INIT_26 => X"222EAAA662AEF333000000000800000000000CCCBFCC8CC00000000080000000",
      INIT_27 => X"0000044884400000000000CCC000C8000222AAA26AA33000000000CCC0000800",
      INIT_28 => X"BFBC77777773CBFBBFB8BFF77FFB8BFBBFB8BFFFFFFB8BFBBFB8BFFFFFFB8BFB",
      INIT_29 => X"002C448BB844C200002C04484400C20000EC00477400C200BF747777777303FB",
      INIT_2A => X"000840000488840000048088848000000000040044440000002C00448440C200",
      INIT_2B => X"0000000008000000000000800800000000008001824800000000008008000000",
      INIT_2C => X"04CCC1577518CC4044CDF155551BDC4404CC8157751CCC4044CDB155551BDC44",
      INIT_2D => X"FFFFEFAAEB8AEEF48CCCCC4443EAEF9D00111131D9BEE677000CFABFEFBAAABB",
      INIT_2E => X"A2E2203A22111131AE2080C88C4000000000000000008C8CD9BAEF2A22300002",
      INIT_2F => X"82E2203A221111318C0000C88C4000008000003A22111131A88800C88C400000",
      INIT_30 => X"330001131111322000000440000C8080001100271111322088000000000C8080",
      INIT_31 => X"000000BEBB000000000000000000000013011021111132204000000000088080",
      INIT_32 => X"1111231D91322200800000000000C880110000231111322000000800000C8080",
      INIT_33 => X"000000459400000000CC88AAAA88CC001111399113223200C000000000000000",
      INIT_34 => X"8444444440000000BBC88CFFFFFF8FBF000000000000000000000055A5000000",
      INIT_35 => X"00000000000C8888000000000000000088888888CCC00000CCCCCCCCC0000000",
      INIT_36 => X"00000000000C000000000000000CC00000000000000C800000000000000C8888",
      INIT_37 => X"AAAACBBFFBB000008888C89DD98000008888CBBFFBB00000BBBBCBF77FB00000",
      INIT_38 => X"A0000008A0BE02000000030800000000000040000000AC00A000AA00AA80B000",
      INIT_39 => X"AAAB08200000014014405440005004400000004055540000AAFAAAAAAAAAAEFF",
      INIT_3A => X"55000000000000001554000101040000000000005555540011405500AA80A000",
      INIT_3B => X"00000000555400000000000005500000000040005555555400000000AAAAAEFF",
      INIT_3C => X"15505400555555545555000000000000000055551555555554000000A000AA00",
      INIT_3D => X"55544555555555555554000000000000400015555515555555555000AAFAAAAA",
      INIT_3E => X"0000000000000000000000000000000001010000000155555555554144000000",
      INIT_3F => X"0000000000000400000000000000000001400000055455505555555555550000",
      INIT_40 => X"AA15AA95A555B055A015AA55B000A000AA00AA80B000A000AA55AA91A800A000",
      INIT_41 => X"A0000000AA00A000000000000000000004005555015500000000000000000000",
      INIT_42 => X"0000000000000000000000000000000001400000555155505500500050004000",
      INIT_43 => X"000000000000A000AA05AA95B155A555AA15AA95B555A555AA55AA95B015A000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000005555155555555540000000000000",
      INIT_46 => X"00000000000000000000B000A000AA00AA80B000A000AA55AA91A800A0000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"14B814B814B814B814B814B814B814B814B814B814B854B854B854B802F80000",
      INIT_4B => X"0000E0B854B854B854B814B814B814B814B814B814B814B854B854B814B814B8",
      INIT_4C => X"AFFC0FFD00000FFC00050FFC0FFC0FFC0FFC03FC55558555855502F800000000",
      INIT_4D => X"0000000BF15585558555540F0FFC0FFC0FFC0FFC0005000515550305AFFC0FFC",
      INIT_4E => X"5AAA5A8000005A8000045A845AAA5554555455555555E15B000B000000000000",
      INIT_4F => X"0000000000022F8B555B55555AA4555400005A80000500005AA85AA05AAA5AA0",
      INIT_50 => X"92080000090000000000FE08FE085555155515F1BEB8000B0000000000000000",
      INIT_51 => X"000000000000000003B815B8155555554900FE040004FE00FE283E083E08FE08",
      INIT_52 => X"E554E510E500E500E515E520E513E555E56E0BEE000000000000000000000000",
      INIT_53 => X"00000000000000000000002FE56EE555E555E513E515E513E513E549E549E513",
      INIT_54 => X"0002000200020002000200020002000200020000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000002000200020002000200020002000200020002",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"154C3F6044CF1043300070C823300B0E04CC02C3423300B0208CC02C382C0000",
      INIT_69 => X"04CC02C3823300B0E04CC02C3823300B0E01F330430C810CF00633F605A33FC8",
      INIT_6A => X"310733D815C3C00860436073C004D81CD41C60770F00033C0070C810CC308C3C",
      INIT_6B => X"8233006CCC130E02C3823300B0E08CC0FF2C0423300B0E04CC0070C810CC001C",
      INIT_6C => X"5CCFFF506D7C3C0C3C30F0CFC001C3C0170C810CC001C31043300B0E04CC02C3",
      INIT_6D => X"3300070C810CC001C31043300070C00233F000CCFF003A30FFC81CABC3FFC00D",
      INIT_6E => X"5402802A5AA816A1A5A08528104848284A12A15AAA5962548484844A92A055A4",
      INIT_6F => X"55400A81000000A0500054000AAAA81540000000AAA0AA155555015540AAA055",
      INIT_70 => X"00000000000000000000A815400000282000040AA80000AAA0055540AAA81555",
      INIT_71 => X"00000000000000000000002AAAAAAA8155555550000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"170C810CC001C31043300B0E04CC02C38233006CCC130E02C3823300B0E08CC0",
      INIT_75 => X"33F000CCFF003A30FFC81CABC3FFC00D5CCFFF506D7C3C0C3C30F0CFC001C3C0",
      INIT_76 => X"CC001C31043300070C810C33007CC2043300070C810CC001C31043300070C002",
      INIT_77 => X"0CC001C32043300070C410CC001C32043300070C410CC001032043300040C810",
      INIT_78 => X"823300B0108CC02C3823300B0E08CC02C3423300B0108CC0FFFFFFFCC0070C81",
      INIT_79 => X"AAA331555331555331554CC5533003303300B0E08CC02C3413300B0E08CC02C3",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDR(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDR(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(3 downto 2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => o_DOUT(3 downto 2),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_0,
      ENBWREN => RAM_reg_1_1,
      INJECTDBITERR => NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_2(0),
      WEA(2) => RAM_reg_1_2(0),
      WEA(1) => RAM_reg_1_2(0),
      WEA(0) => RAM_reg_1_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_DRAM__parameterized1\ is
  port (
    o_DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    RAM_reg_1_0 : in STD_LOGIC;
    RAM_reg_1_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    o_DOUT1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_DRAM__parameterized1\ : entity is "DRAM";
end \termprj_top_gfx_top_0_0_DRAM__parameterized1\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_DRAM__parameterized1\ is
  signal NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0 : label is "inst/video_main/CHARRAM_PX2/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of RAM_reg_1 : label is "inst/video_main/CHARRAM_PX2/RAM";
  attribute bram_addr_begin of RAM_reg_1 : label is 0;
  attribute bram_addr_end of RAM_reg_1 : label is 16383;
  attribute bram_slice_begin of RAM_reg_1 : label is 2;
  attribute bram_slice_end of RAM_reg_1 : label is 3;
  attribute ram_addr_begin of RAM_reg_1 : label is 0;
  attribute ram_addr_end of RAM_reg_1 : label is 16383;
  attribute ram_offset of RAM_reg_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_1 : label is 2;
  attribute ram_slice_end of RAM_reg_1 : label is 3;
begin
RAM_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000100100001041080010410000040000C01041000010410002000400001101",
      INIT_01 => X"BFFF0000BFFF4551BFFF00012AA0000000004141000040000000104100001041",
      INIT_02 => X"BD571001B5570041BFFF1041BFFF1001BFFF1001BFFF1041BFFF0100BFFF0000",
      INIT_03 => X"B7F71001BF570010BFFF0010BD771000BFFF0000BF771001BFFF0000B7770040",
      INIT_04 => X"555500503FFF01003FFF1000BFFF0001BFFF1041BFFF0001BFFF1001B5FF0001",
      INIT_05 => X"5000501404005550500055554111040055540140555411011104001000140110",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF00104100000040000000400000000000500000000000000050000000",
      INIT_08 => X"0CC0C8844C4000000CC0C8844C400000FCC0C8844C4130000CC0C8845F400000",
      INIT_09 => X"FCC08F10CC000000FCC08F2000C80000FCC08B20004C0000FCC08B2000000000",
      INIT_0A => X"FCC0EFE110000000FCC00CCC48C00000FCC0084C48400000FCC00C48C4400000",
      INIT_0B => X"00000000000000000000FFF40748C0000000FFF466884000FCC0EC3311000000",
      INIT_0C => X"DDD4000000000000FFF40000000000000000DDD5011000000000FFF411221000",
      INIT_0D => X"0000000000000000BEC00CC000000000DD54000000000000DD54000000000000",
      INIT_0E => X"000C00721538080C4A50A439CD7E3E2C4FBB3708142C34313420C00040340810",
      INIT_0F => X"00000830040418243018F0243404042030201404283C38201000000000000000",
      INIT_10 => X"0000409769040000000CABA99159A00008C700B7F38E0000080CAC2E4004C888",
      INIT_11 => X"202AB3B37737000100000C4004C0000000C884CCCC488C000008CC0000CC8000",
      INIT_12 => X"20E6BB737737C001202237FBB37300012062FB37B7378841202EB7B377370481",
      INIT_13 => X"00A654DCEF614000000002444D400000002854514578400003284E5665C57110",
      INIT_14 => X"FF89F23D98D02000FF89F23D98D0200000000080880000000EEA7E5665E5A960",
      INIT_15 => X"44F44994238C000044C44FF423800000FF89F23DDC102000FF89F23D58902000",
      INIT_16 => X"000080C0C00408091E10333C1824380CF8F8E4323F012E20242010043A0F0C03",
      INIT_17 => X"000000000000000010080C3C1020301020201020202010100000000000000000",
      INIT_18 => X"00C869FC4711408000C841CD54248C00000484048B080000000000CD50000000",
      INIT_19 => X"000000444C001100010080448E9101120005080753412310000020311711C000",
      INIT_1A => X"040CC4CECDC84000010880CECDC8400073E7B988840120400044400444464440",
      INIT_1B => X"4C0020122101004004CC88894744004004CC898A45480000040CD8864D444000",
      INIT_1C => X"0000000F44C420000003224CC0401100000230401131320000002408E301FEC0",
      INIT_1D => X"0080EEA99AEE08000080EE2112EE08000088223113220800DCF8667F443303B0",
      INIT_1E => X"0000000C8000000000000004C0000000E87231044013278E8464756446574648",
      INIT_1F => X"0000000000000000D985776FA98C40C200000004C00000000000000C80000000",
      INIT_20 => X"000000C70004000000019A40920000000000000C700000400000305259030000",
      INIT_21 => X"0004C19DD91C40000000448008440000000000C700000000211397FABF623100",
      INIT_22 => X"000C40C40000000000000C80C400000000000003B4000000004D5F0110F5D400",
      INIT_23 => X"00B82082802B00001000800000000000000000000000000000048C8000000000",
      INIT_24 => X"0000000C0C0000000000008000000000000C0F4C0440000022800EC048233C00",
      INIT_25 => X"00000000E0000000000808CCDCC8080000000048D840000000000000C0000000",
      INIT_26 => X"0011E51D8293211000000000044800000000088C8E0400800000000080000000",
      INIT_27 => X"0000000CC0000000000000C700044800000121595ED01000000000C70000C400",
      INIT_28 => X"7F5FF5511DDF75F77F5FF1DDDD1F75F77F5FF111111F75F77F5FF111111F75F7",
      INIT_29 => X"000C08DEEF808000000CC49A6F4C8000000CC7D22F7C80007F5BB4433EEBB9F7",
      INIT_2A => X"00493C7FD55CCC40004044915508000000048CCCC4C44000000CC4D6AB4C8000",
      INIT_2B => X"00000000084C000000300C0000C00300004C44434100400000004C0C00C40000",
      INIT_2C => X"0BC8863DF36CCCB0008EFB3EE37FE8000BCCCE3DD3A88CB0008EF73EE3FFE800",
      INIT_2D => X"1FDBDFF55775FF47CCC8C00C4DD1FF75003333321DCFCEE400007A06DF3AA988",
      INIT_2E => X"08004001120010308D2B40488C8480000000000000000888EDF5A32263200000",
      INIT_2F => X"1911100112001030AC0840488C8480000800100112001030874440488C848000",
      INIT_30 => X"0100122203213010000008C0004440000022303322213110CC00000000444C00",
      INIT_31 => X"000000542500000000000000000000002200122011223010C000000000444000",
      INIT_32 => X"1102232512301000C000000000080400230000331113301000000C0000444000",
      INIT_33 => X"00000040140000000004C4F33F4C400011027E11230113000000000000000000",
      INIT_34 => X"CDECCCCCC000000099C88C3333338FDF000000000000000000000050C5000000",
      INIT_35 => X"00000000000F98C40120000000000000016488CC04800000016888CC04800000",
      INIT_36 => X"00000000000C310000000000000C500000000000000C94C000000000000C98C4",
      INIT_37 => X"0CCC477FF7700000CCCC457DD75000000CCC4BBFFBB000002EEE477FF7700000",
      INIT_38 => X"1579A2A89558100800000C2000002308000EF9400000CF00157A056A556A11BA",
      INIT_39 => X"3E8EFEE3556A905B654E4197001125E5554068B5AA50000034553DC110006734",
      INIT_3A => X"553C00000000FAA92AA50009612EA5546BFAA9A5941600FCFA99500054001180",
      INIT_3B => X"55406550A953000007FA196A0936AAEBA5AD40FE00056A45000056AF10006734",
      INIT_3C => X"FF1540E56518A95571565668A59555AB6655B1057000A0155540000015400550",
      INIT_3D => X"043F3C1500068165054000005E9596555655C69CE14AAA55AA95CFF034555DC1",
      INIT_3E => X"9E5A557FF55555A555405B5BA5A55F55BFCC557FE569FAAA5015AA5F3C005000",
      INIT_3F => X"EA65AAF55AA5CBE555405B9B556A55551FCF55A9FFFF79566556541551503000",
      INIT_40 => X"05505715CF0511BC15750551118015690556556511BA1579055E5680EFD01540",
      INIT_41 => X"2820000005501575000000000AE9256D803E80050A5500000000000000000000",
      INIT_42 => X"000000000000000055405B90596D5550100F55A800BD795065C0490053400C00",
      INIT_43 => X"000000000000EF600554571011B51550055557051186155A0555541611841540",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"000000000000000000000000A55455AB565511017000A0155500000000000000",
      INIT_46 => X"00000000000000000000118015690556556511BA1579055E5680EFD015400000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"D42CD42CD42CD42CD42CD42CD42CD42CD42CD42C142C542C542C542C0E2C0000",
      INIT_4B => X"0000802C542C542C542CD42CD42CD42CD42CD42CD42CD42C542C542CD42CD42C",
      INIT_4C => X"0FFDDFFFFFFFDFFDDFFFDFFD1FFDDFFDDFFDDFFD5554C555C5550E0100000000",
      INIT_4D => X"000000038055C555C555553ADFFDDFFDDFFDDFFDDFFF0FFF7555F7DD0FFDDFFD",
      INIT_4E => X"EA50EA5FFFFFEA54EA50EA54EA5055545554555455550552003E000000000000",
      INIT_4F => X"0000000000000E025553555555145554555CEA5CEA51EA50EA50EA51EA50EA54",
      INIT_50 => X"01B00001FFFF555193B053B093B0555515551555802C00380000000000000000",
      INIT_51 => X"0000000000000000002C152C155555555055937D934193B0938013B013B093B0",
      INIT_52 => X"85558500853F8555850E854385068555854F380B000300000000000000000000",
      INIT_53 => X"000000000000000000000008814B855585558506850E85018506855085508506",
      INIT_54 => X"1103110311031003100300030003000300030000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000003000300030003100310031103000300035503",
      INIT_56 => X"0000000000010000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000001000100000001",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"1544234450CD0453354110A11335060844CD014111335050444CD01411148208",
      INIT_69 => X"06CD418111335050444CD418111335070441B3544108110CD505334845533481",
      INIT_6A => X"20453361154210148455445540148115511544550850533541308110CF444411",
      INIT_6B => X"1133507CD5110841C211335060444CD4FF18111334050844CD41208110CF5044",
      INIT_6C => X"54CD774455442D442D20B4CDD41442D4150A110CD50482844335050844CD4141",
      INIT_6D => X"33D41108110CF5044204433D411084053344054CDF5055108A21155442C88415",
      INIT_6E => X"00000000C02804008000D208103045031C49030000440900C99BC97C000004A6",
      INIT_6F => X"0000000000000000000000000000000000000000100000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000100000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"150A110CD50482844335050844CD41411133507CD5110841C211335060444CD4",
      INIT_75 => X"3344054CDF5055108A21155442C8841554CD774455442D442D20B4CDD41442D4",
      INIT_76 => X"CF5048204433D01108110428412CD44433D41108110CF5044204433D41108405",
      INIT_77 => X"0CF5048204433D41108110CF4044204433D01108110CF5044204433D41108110",
      INIT_78 => X"11334050444CD414211335050444CD014211335050444CD0FFFFFFFFD0110811",
      INIT_79 => X"155330555331555330550CC143304330335050444CD418211335050444CD4182",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => o_DOUT(1 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_0,
      ENBWREN => RAM_reg_1_1,
      INJECTDBITERR => NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => o_DOUT1,
      WEA(2) => o_DOUT1,
      WEA(1) => o_DOUT1,
      WEA(0) => o_DOUT1,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000100500005145000051450000140000805045000051450001000400005105",
      INIT_01 => X"0FFC00000FFC45510FFC00050000000000304141000040000000514500005145",
      INIT_02 => X"0C005005000001450FFC51450FFC50050FFC50050FFC51450FFC05000FFC0000",
      INIT_03 => X"03F050050F0000500FFC00100C3050000FFC00000F3050050FFC000003300140",
      INIT_04 => X"000015500FFC11000FFC50000FFC00050FFC51450FFC00050FFC500500FC0005",
      INIT_05 => X"5000501404005550500055554111140055540540555451051104001000141110",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF00104100000040000000400000000000500000000000000050000000",
      INIT_08 => X"0AA488888C4000000AA488888C400000FAA488888C4110000AA488889D400000",
      INIT_09 => X"FAA08A22EC000000FAA08A2220440000FAA08A2220440000FAA08A2220000440",
      INIT_0A => X"FAA0BAAE22000000FAA4C88C44800000FAA4C88C44400000FAA4C888C4400000",
      INIT_0B => X"00000000000000000000EEE4BAB880000000EEE4BB88C000FAA0BB2222000440",
      INIT_0C => X"555C000000000000777C0000000000000000FFE6222000000000EEE422223000",
      INIT_0D => X"0000000000000000BFC00CC000000000DDDC000000000000DDDC000000000000",
      INIT_0E => X"0000054515142454545955152555951464549494941515151410408050142410",
      INIT_0F => X"0000001404041414101044941424249010141414141414101000000000000000",
      INIT_10 => X"00C8819999188C0000C8BAAAEAAAAC000C8A8BAEAABBC0000CC8BBEAB8888C8C",
      INIT_11 => X"2CFAFFFFBFBFAB82000008888880000000888C8888C8880000C88C8888C88C00",
      INIT_12 => X"20BEFBFFBBBBA30220323FBBBBB3230220FEBBBBBFBFABC220FABBFFBFBFAB82",
      INIT_13 => X"00EFFFDDEAAAC000000002CBAAE000000028BAAAEDE8C0000EFBFEDDDDEEABA0",
      INIT_14 => X"FF5BFABE66633000FF5BFABE66633000000000CC880000000ABBEEDDDDEEBBA0",
      INIT_15 => X"BBFBC55CAE880000BBCBC77CAE8C0000FF5BFABEE6233000FF5BFABE66A33000",
      INIT_16 => X"0000404040040405151A19141414142414141410101111141410101405050601",
      INIT_17 => X"0000000000000000200000001414140410141414101010101000000000000000",
      INIT_18 => X"0C88EB9AA9BE888000888A9999A88800000C88A99A88C00000000C8AA8800000",
      INIT_19 => X"003FBBBBBFBBAA000333BBBBBAAA9991000FFBBAA3999B20CCCC23FD9B22C888",
      INIT_1A => X"0CF888FEEE8C8880CFC8CCFEEE8C888877FBBABBBBFFFCC00088B33BBBBB8880",
      INIT_1B => X"C8002011110200880C8888BAAA8888C00C88BABAAAC800000CC8A8BAAECC8000",
      INIT_1C => X"0000000FBBFF7000000223BFFFBBAA00003233F32231110000003FFBE311DDC0",
      INIT_1D => X"00CCBBFBBFBBCC0000CCBB3333BBCC0000CC333333330C009DF6667F99FFDFF0",
      INIT_1E => X"00000004000000000000000040000000BBAABA0440ABAABBCCFFEFA44AFEFFCC",
      INIT_1F => X"0000000000000000EAAABB9F674444C30000000C4000000000000004C0000000",
      INIT_20 => X"00000089800C00000003FFBB620000000000000898000C80000022EAA2220000",
      INIT_21 => X"0000044444400000000000044000000000000089800000003333FFA67AAF2230",
      INIT_22 => X"0008888C00000000000008888C000000000000CAAC0000000000449999440000",
      INIT_23 => X"00DC30F3CC3D000020008000000000000000000000000000000C88C000000000",
      INIT_24 => X"0000000408000000000000C00C0000000008C6C8CCCC000033F0C78CCF312800",
      INIT_25 => X"00000008E8000000000884CC6CC48800000000846480000000000008C8000000",
      INIT_26 => X"3222AAAE6EBE333000000000000000000000088CBE88CCC00000000080000000",
      INIT_27 => X"000000444400000000000089800C88000322EAA6EBB330000000008980008800",
      INIT_28 => X"BFAFF666622FBAFBBFABBEEEEEEBBAFBBFABBEEEEEEBBAFBBFABBEEEEEEBBAFB",
      INIT_29 => X"000B44677644B000000B0467720CB000000BC327723CB000BF677554400332FB",
      INIT_2A => X"000096910084000000088888088000000000044448400000000BC0277640B000",
      INIT_2B => X"000000000004000000000400004000000860204041004A000000440200440000",
      INIT_2C => X"44DDD93663999D44045DFF3553BFD54044D9993663DDDD44045DFB3553BFD540",
      INIT_2D => X"6FEBEFAAFBAAAF46CCC8C0444FEEEB9D003333311DDFEE67000CBBFFFFBAAABB",
      INIT_2E => X"1D008032221111108A2A80C888C440000000000000000888D9BEE322A2300000",
      INIT_2F => X"2E22203222111110A80880C888C440001D00E032221111108A8880C888C44000",
      INIT_30 => X"33001111111132200000044000C4408000111023111132208800000000C44C80",
      INIT_31 => X"000000AFAA000000000000000000000033001111111132204000000000C44080",
      INIT_32 => X"111123191132200080000000000CC80011000023111132200000C80000C44080",
      INIT_33 => X"000000559500000000CC88BBBB88CC001111B91113232200C0000000000000C8",
      INIT_34 => X"FFFCCCCCC0000000BBC88C7777778FBF00000000000000000000005565000000",
      INIT_35 => X"00000000000FB88C3330000000000000BBB88888CCC00000BBB88888CCC00000",
      INIT_36 => X"00000000000C220000000000000CB00000000000000CB88000000000000CB88C",
      INIT_37 => X"0FFCCAAFFAA00000CCCCCBBDDBB000003FFFCAAFFAA000002EEECAAFFAA00000",
      INIT_38 => X"AA80A2A8BFA820080000082000002208000A00000000BAC0AA80AA80A800FF80",
      INIT_39 => X"2A8AAAA20000050010105400004405000000010055550000AFFFABBEAAAAAAEF",
      INIT_3A => X"55400000000000001555000505400000000000005555550000005540A800FF80",
      INIT_3B => X"00000000555400000000000005400000000055005555555500000000AAAAAAEF",
      INIT_3C => X"00555500555555554555000000000000000005550555555555500000AA80AAA0",
      INIT_3D => X"55404155555555555555000000000000000015510550555555551000AFFFBBBE",
      INIT_3E => X"0000000000000000000000000000000000110000000005555555555041000000",
      INIT_3F => X"0000000000001000000000000000000050100000000045555555555555554000",
      INIT_40 => X"AAA5A855BAD5FF81AA85AAA5FF80AA80AAA0A800FF80AA80AAA1A815AA00AA80",
      INIT_41 => X"E8200000AAA0AA80000000000000000015401555055500000000000000000000",
      INIT_42 => X"0000000000000000000000000000000055500000550045505500500054005000",
      INIT_43 => X"000000000000AA00AAA5A855FF85AA55AAA5A855FF95AA95AAA5A855FF95AA80",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000005555055555555550000000000000",
      INIT_46 => X"00000000000000000000FF80AA80AAA0A800FF80AA80AAA1A815AA00AA800000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"14B814B814B814B814B814B814B814B814B814B894B854B854B854B80BB80000",
      INIT_4B => X"0000F8B854B854B854B814B814B814B814B814B814B814B854B854B814B814B8",
      INIT_4C => X"AFFC0FFD00000FFC0FFD0FFC8FFC0FFC0FFC0FFC5554855585550BE100000000",
      INIT_4D => X"00000002F85585558555550D0FFC0FFC0FFC0FFC0FFDAFFD055503C1AFFC0FFC",
      INIT_4E => X"5AAA5A8000005A845A805A845AAA5554555455545555855B002B000000000000",
      INIT_4F => X"0000000000030BEB5559555555945554AAA05A805A815AAA5AAA5AA85AAA5AA0",
      INIT_50 => X"2408555400005550FE083E08FE08555515551555F8B8002F0000000000000000",
      INIT_51 => X"000000000000000000B815B81555555552AAFE00FE04FE08FE284E084E08FE08",
      INIT_52 => X"E555E515E500E555E517E548E513E555E5662FAE000000000000000000000000",
      INIT_53 => X"00000000000000000000000FE16EE555E555E513E517E524E513E552E552E513",
      INIT_54 => X"0002000200020002000200020002000200020000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000002000200020002000200020002000200020002",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"20000800800040C00442000020000800080002000200008000C0002000300000",
      INIT_69 => X"0C00020012001080048000200020000800020000C0011200000C001048000100",
      INIT_6A => X"040C00203000002000C200C200300030802080C00200C0004200103000048000",
      INIT_6B => X"130000C0002000020002000080008000FF2000300008004C00020010200010C0",
      INIT_6C => X"0000540080000800080020004030008020001200100C00048001080008000200",
      INIT_6D => X"0000200102000108004480000300000800100800050080000541300000950020",
      INIT_6E => X"0000000000000000000000000000000044200000000000400410000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"20001200100C00048001080008000200130000C0002000020002000080008000",
      INIT_75 => X"0010080005008000054130000095002000005400800008000800200040300080",
      INIT_76 => X"0000C0044C000020011300000200100800002001020001080044800003000008",
      INIT_77 => X"00000C0044C000430010200000C0040C000020010300000C0040C00042001030",
      INIT_78 => X"0300008004C004200020000800480002000200108000C000FFFFFFFF00200103",
      INIT_79 => X"A80002A80002A80002A0000A000280020000800080002000200008000C000200",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(3 downto 2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => o_DOUT(3 downto 2),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_0,
      ENBWREN => RAM_reg_1_1,
      INJECTDBITERR => NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => o_DOUT1,
      WEA(2) => o_DOUT1,
      WEA(1) => o_DOUT1,
      WEA(0) => o_DOUT1,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_DRAM__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    RAM_reg_0_0 : in STD_LOGIC;
    RAM_reg_1_0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_DRAM__parameterized2\ : entity is "DRAM";
end \termprj_top_gfx_top_0_0_DRAM__parameterized2\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_DRAM__parameterized2\ is
  signal NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0 : label is "inst/video_main/CHARRAM_PX3/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of RAM_reg_1 : label is "inst/video_main/CHARRAM_PX3/RAM";
  attribute bram_addr_begin of RAM_reg_1 : label is 0;
  attribute bram_addr_end of RAM_reg_1 : label is 16383;
  attribute bram_slice_begin of RAM_reg_1 : label is 2;
  attribute bram_slice_end of RAM_reg_1 : label is 3;
  attribute ram_addr_begin of RAM_reg_1 : label is 0;
  attribute ram_addr_end of RAM_reg_1 : label is 16383;
  attribute ram_offset of RAM_reg_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_1 : label is 2;
  attribute ram_slice_end of RAM_reg_1 : label is 3;
begin
RAM_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0400040100001041000010410000040000001041010010410800155500001041",
      INIT_01 => X"B5570000B5574111B75711017FFF000000004411000040000200104100001041",
      INIT_02 => X"BFFF1041BFFF0041BFFF1041B5571001B7F71001B7571041B5570140B5570000",
      INIT_03 => X"BFFF1001BFFF0040BFFF0040B7571000B5570040B5571001BFFF1555BFFF0040",
      INIT_04 => X"555500043FFF00403FFF1000BFFF1555BFFF1041BFFF0041BFFF1101B5570041",
      INIT_05 => X"5000155000001550000001504441150055540140555010415554154055540040",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF00000000000040000000400000000000500000000000000050000000",
      INIT_08 => X"00000C8844C0000000000C8844C013000000CC8844C3200000000C8857000000",
      INIT_09 => X"0000FE114C0000000000FE21004C00000000BE200004C0000000BE2000000000",
      INIT_0A => X"0000FE211000000000000DDDDDC0000011002084C0000000100000C480C00000",
      INIT_0B => X"00000000000000000000777077B8400000007770CFC000000000C32100200000",
      INIT_0C => X"BBB40000000000009994000000000000000077710000000000007770015AF000",
      INIT_0D => X"0000000000000000CDECCC04CC000000EE64000000000000DDD4000000000000",
      INIT_0E => X"080C8604580C00180011263B0F730F2D3C79F4170D122F24000080C3A02C1020",
      INIT_0F => X"00000C0408080C1C040C241428083828102434280C101C100000000000000000",
      INIT_10 => X"004910DFED0194000102FDCC8ABBEB0000AE47E6A2AF6002000EF2E72005C8C0",
      INIT_11 => X"3608A080550600420000000000000000000DD2CCCC29D000004980DFED089400",
      INIT_12 => X"32C4A84055068002320024C8914200023200E804950648C2328CA48055060442",
      INIT_13 => X"00255084FF700000000003584D12000000355551905A00000B084EE841C55110",
      INIT_14 => X"AA5CF571CB000000AA5CF571CB00000000000000000000000AEB7FE843E69960",
      INIT_15 => X"AAFA699651340000AAFA499651380000AA5CF571CF000000AA5CF571CB000000",
      INIT_16 => X"00000000000000102A2C2F2424182B3F0C3C243172330022003030080C030F00",
      INIT_17 => X"0000000000000000080C0C341424341404240404000000000000000000000000",
      INIT_18 => X"00CB61EC4611704000C871DE65E78400000484048AC80000000004CE60000000",
      INIT_19 => X"020044440C0113131000044ADC8301100014004573703310000024300751C000",
      INIT_1A => X"040F933B378081004398403B3780810043F399CCC484ECC00004008888844400",
      INIT_1B => X"402020DD15011008000489AA54504000004DAA97B3800000000FA57B37780000",
      INIT_1C => X"000000088888444000012200005101000021301100741300000000005333E601",
      INIT_1D => X"008A2CACCAC2A800008A2CACCAC2A800000A00000002A8009C30A677F52133B0",
      INIT_1E => X"0000000EB000000000000007F0000000DFEEF011110FEEFD06CBA550055ABC60",
      INIT_1F => X"0000000000000000509B76EB98A8CC0000000000000000000000000000000000",
      INIT_20 => X"000000CFC048000000011A00120000000000000CFCC004800000305A19200000",
      INIT_21 => X"00005E3443E500000000044994400000000000CFC0000000021216CBBF623100",
      INIT_22 => X"00080C400100000000004804E030000000000000A50000000045F8E33E8F5400",
      INIT_23 => X"10003028020C0004100080000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000304D3CC013000000020008003BC000",
      INIT_25 => X"00000000D000000000008CCECECC80000000080CCC08000000000080C0800000",
      INIT_26 => X"03012519A19721200000000000CC000000000C4C8E34004C0000000040000000",
      INIT_27 => X"000000000000000000000CCFCC444000002129096F101000000008CFCC084800",
      INIT_28 => X"F5F5DD333FDD5F9FF5F5DDF33FDD5F5FF5F5DDF33FDD5F5FF5F5DDF33FDD5F5F",
      INIT_29 => X"0008D37BB73D400000085FFDD5DD40000008DF7777FD4000F5FB95003FAA9F5F",
      INIT_2A => X"005BA30CFBBDC840000419E229910000000048CC484000000008DD5DDFF54000",
      INIT_2B => X"00000000008C00000000800C000800000001C101010C10000000040700400000",
      INIT_2C => X"8EEEEF7677FEEEE8000AFBBBBBBFA0008EEEEFFD9BFEEEE8000AFEFFFFEFA000",
      INIT_2D => X"53D7DFF95757FC3D4444C00C4DDDFF75000113321514FCE6000073EFFF0AAA9B",
      INIT_2E => X"0104A00113000230081230488C0888000000000000000000E479232282000000",
      INIT_2F => X"1111A001130002302A0000488C0888000101000113000230084040488C088800",
      INIT_30 => X"0110011101113010000008C000C4004000212003011031100C00000000040C40",
      INIT_31 => X"00000055C5000000000000000000000011200113011131108C00000000440040",
      INIT_32 => X"1002331111302000CC00000000844800123000331112301000000C0000440040",
      INIT_33 => X"0000005025000000000CC6D00D6CC0001002311113013000C000000000000080",
      INIT_34 => X"2349A8CC0480000099FAAF5555559F9F000000000000000000000050C5000000",
      INIT_35 => X"00000000000FBD40230120000000000023012000000000002345A8CC04800000",
      INIT_36 => X"00000000000F100000000000000F794000000000000FBD4000000000000FBD40",
      INIT_37 => X"055F5BBFFBB0000088885FFFFFF00000266E5FF77FF00000044F5AAFFAA00000",
      INIT_38 => X"556FAA6255DE038000082000000070440000E6402000F100556615AA16BA201D",
      INIT_39 => X"DCE4405C9566D16BA53B059D00C72A1A54006BE5C065800081D1A65019725562",
      INIT_3A => X"654300000000BEA92805002595AB55007FEAAA95A55F403F70A655000000201C",
      INIT_3B => X"54006A54C003800003FA1ADA04FABF9A956950FFFF0356A100006AFE19725562",
      INIT_3C => X"CFC54039595F6A955C05566466A99AB9A955140596AFAA051950000054004000",
      INIT_3D => X"5430053540B1945A415000005E555A556656D47EB964AAA56AA9FEFF81D16651",
      INIT_3E => X"9E6A55EBE55655AA55006E5CA5A55D56ABFE555F395AA6AA94016A971FC04000",
      INIT_3F => X"AA56BEE5699BCFD555009B5B56AF95557FFE556AFFEB97E55A95654594140000",
      INIT_40 => X"15683C29F101201D557D1BC0201C5566155A16A6201C55431C162F5555745400",
      INIT_41 => X"FAC0000016805555000000000B951569D50F6FF002A600000000000000000000",
      INIT_42 => X"000000000000000055009B40A6AD55504FFC55AA3FE897E05300390094200000",
      INIT_43 => X"00000000000055501F003C01201C57511F053C01201D541610053C55201D5640",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000005500AAF95955140096AFAA051900000000000000",
      INIT_46 => X"00000000000000000000201C5566155A16A6201C55431C162F55557454000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"D42CD42C142CD42CD42CD42CD42CD42CD42CD42CD42C542C542C542C382C0000",
      INIT_4B => X"0000E02C542C542C542CD42CD42CD42CD42CD42CD42CD42C542C542CD42CD42C",
      INIT_4C => X"55551FFD5C005FFDDFFDDFFD5FFDDFFDDFFDDFFD5553C555C555380500000000",
      INIT_4D => X"00000000E015C555C555554FDFFDDFFDDFFDDFFDDFFD0FFD1D5577FF0FFDDFFD",
      INIT_4E => X"5555EA5C5555EA55EA54EA5455550154555455545555155200EA000000000000",
      INIT_4F => X"000000000000038255525555545455440000EA5CEA54EA50EA50EA50EA505554",
      INIT_50 => X"005500015555555593B0D3B09355000015551555012C00200000000000000000",
      INIT_51 => X"0000000000000000002C052C1555555554009355934153B0938007B007B09355",
      INIT_52 => X"85008500850F851585068550850685008547E00B000E00000000000000000000",
      INIT_53 => X"000000000000000000000008804B855085558506850685408506855485548506",
      INIT_54 => X"1103510351030003100300030003000300030000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000003000300030003100310031103000355030103",
      INIT_56 => X"0000000000010000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000001000100010001",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"AA8A015AA8DDDAA376861816A3721881A8DC84616A3721189A8DC86616A50410",
      INIT_69 => X"1BDC86A16A3721285A8DC86216A3721B858477EA83816A0DDA1A37D5AAA377F6",
      INIT_6A => X"05AA3746AAA0D8685AA91AA8E868A6AA96AA5AA98061A37E862816A0DD4A8616",
      INIT_6B => X"6A3721BDFAA08186A06A3721885A8DC8FF4226A3721A81A8DC860816A0DDA186",
      INIT_6C => X"A8DC555AAA860F860B081CDF8868609869826A0DEA18209A83721A81A8DC8661",
      INIT_6D => X"376862816A0DDA18605A83768618261A37221A8DEFA1AA180556AAAA60FFD86A",
      INIT_6E => X"64742607479CB4853680AE7A02FCBF5BE5415829D649ED5C8928F70D465FD94E",
      INIT_6F => X"E9DA7B4869705503583FB93607826746D5FDA15FB42441503F6DDAA9C4118F0B",
      INIT_70 => X"A6AAAAADAA9AABBEAA980FA2A67A9A175B3CE4F260CC027CEB94E87905553FAB",
      INIT_71 => X"0000000000000000000002A910D7A4490310C02D645495A909A16A98E94EA5EA",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"69826A0DEA18209A83721A81A8DC86616A3721BDFAA08186A06A3721885A8DC8",
      INIT_75 => X"37221A8DEFA1AA180556AAAA60FFD86AA8DC555AAA860F860B081CDF88686098",
      INIT_76 => X"DDA18205A8376862816A0A05860DD6A8376862816A0DDA18605A83768618261A",
      INIT_77 => X"0DDA18205A8376861816A0DDA18A05A8376861816A0DD818A05A8376862816A0",
      INIT_78 => X"6A3721289A8DC86A06A3721985A8DC86606A3721189A8DC8FFFFFFFFC862816A",
      INIT_79 => X"2AA37EAAA37EAAA370AA8DEAA37CA3763721985A8DC86206A3721985A8DC8620",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => D(1 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_0,
      ENBWREN => RAM_reg_1_0,
      INJECTDBITERR => NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0400440500005145000051450000140000005145020051450800155530005445",
      INIT_01 => X"0000000000004111030011053555000000004411000040000200514500005145",
      INIT_02 => X"0FFC51450FFC01450FFC51450000500503F05005030051450000054000000000",
      INIT_03 => X"0FFC50050FFC01400FFC00400300500000000140000050050FFC15550FFC0140",
      INIT_04 => X"000001540FFC04400FFC50000FFC15550FFC51450FFC00450FFC510500000045",
      INIT_05 => X"5000155000001550000001504441550055540540555054455554154055540440",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF00000000000040000000400000000000500000000000000050000000",
      INIT_08 => X"EEE0E88888C00000EEE0E88888C01100EEE0A88888C11000EEE0E88899000000",
      INIT_09 => X"EEE0AA2266000000EEE0AA2222440000EEE0AA2222044000EEE0AA2222000000",
      INIT_0A => X"EEE0AAE222200000EEE0FAAAAA800000EEE0EF88C8000000EEE0CC8888C00000",
      INIT_0B => X"00000000000000000000BBB4AAABC0000000BBB4BABC0000EEE0B22222300000",
      INIT_0C => X"777C000000000000555C0000000000000000BBB6A20000000000BBB4AAAAA000",
      INIT_0D => X"0000000000000000FFFCCC44CC000000DDDC000000000000555C000000000000",
      INIT_0E => X"0000459656242814191915152559A51515555594151915161000004100141400",
      INIT_0F => X"0000000404040414040004141424141410141414141814100000000000000000",
      INIT_10 => X"00CBADDDDDDABC00030FAAAAEAABBE0000EBBAAEAAAAF003000FEEAABBBB8C80",
      INIT_11 => X"2FFBEFFFAEAEAAF20000000000000000000BAFCCCCFAB00000CBADDDDDDABC00",
      INIT_12 => X"23BFEBFFAAAAA23223332FBBAAA22232233FABBBAEAEAA3223FBABFFAEAEAAF2",
      INIT_13 => X"002FFF99EAAA0000000002FAAAA20000002FAAAAAADA00000EFBFEA99AEEABE0",
      INIT_14 => X"AA5BFAFAE7000000AA5BFAFAE700000000000000000000000ABAEEA99AEEABA0",
      INIT_15 => X"AAFAF55FAAEC0000AAFAC55FAAEC0000AA5BFAFAE7000000AA5BFAFAE7000000",
      INIT_16 => X"0000000000000015151615141414141425151511511112111000000404090500",
      INIT_17 => X"0000000000000000000000041414140424141404141010100000000000000000",
      INIT_18 => X"0C8AE39AA93EA8C00088AA9999EA8C00000C88A99AC8C00000000C8AA8800000",
      INIT_19 => X"023FBBBB3FBAAB1133333BBAAFBB9910003FFBBAB3B9BB20CCC02FFD9BA28888",
      INIT_1A => X"0CFABFFBBB8CCBA0CEBCCCFBBB8CCBA077FBAAFFFFBBFCC0000803BBBBBB8800",
      INIT_1B => X"C033219999122308000C8BAAAAB8C00000CBAAABBF80000000CAAABBBBE80000",
      INIT_1C => X"0000000BBBBBB8800032233333AA99000322332233F991100000333BA333D982",
      INIT_1D => X"00CFFBFBBFBFFC0000CFFBFBBFBFFC00000F00000003FC009DF26677FBEEFFF0",
      INIT_1E => X"00000004200000000000000240000000FEEEFA2663AFEEEF0FBAAFA77AFAABF0",
      INIT_1F => X"0000000000000000EEABB9D767744C0000000000000000000000000000000000",
      INIT_20 => X"000000CDC0C8000000033FFB220000000000000CDCC0C880000022EAA6200000",
      INIT_21 => X"00000045540000000000000000000000000000CDC000000003333FB67AA32200",
      INIT_22 => X"000C88C0033300000000C888B3200000000000FAAF0000000000055995500000",
      INIT_23 => X"30031C3C03C7000C200080000000000000000000000000000000000000000000",
      INIT_24 => X"000000000000000000000000000000000010F7188CF1C00003030CCCC02E8C00",
      INIT_25 => X"00000008E800000000084CC666CC48000000088C6C88000000000088C8800000",
      INIT_26 => X"0222EAAEEFBE3330000000000044000000000C8CBEB8CCCC0000000080000000",
      INIT_27 => X"000000000000000000000CCDCCC88C0000222AA6F933300000000CCDCCC88800",
      INIT_28 => X"FAFAEE7773EEAFAFFAFAAAAEEAAAAFAFFAFAAAAEEAAAAFAFFAFAAAAEEAAAAFAF",
      INIT_29 => X"00083444444380000008333000CF80000008FF3333FF8000FAF4555540000FAF",
      INIT_2A => X"0000A9A659144000000080599800000000000044000000000008FC0003338000",
      INIT_2B => X"0000000000040000000140040004100000010180080010000000840500480000",
      INIT_2C => X"5DDDDFBBABFDDDD50055FEFFFFEF55005DDDDFBAEFFDDDD50055FBBBBBBF5500",
      INIT_2D => X"67EBAFAAFAAABC6E8888C0444FEEEB9D000322311D99BE66000CBFEFFFAAAAAB",
      INIT_2E => X"0208A03222111310082220C8884CC4000000000000000000DDFE2322B3000000",
      INIT_2F => X"2222A032221113102A0000C8884CC400020E20322211131008B880C8884CC400",
      INIT_30 => X"333011111111322000004440008480800011103311113220C8C0000000C48C80",
      INIT_31 => X"000000AF6A000000000000000000000033300113111132204400000000C48080",
      INIT_32 => X"10012311113220004800000000CC880011100023111132200000C80000C48080",
      INIT_33 => X"000000559500000000CCBAEAAEABCC0010113111132220004C00000000000C88",
      INIT_34 => X"AABBB888CCC00000BBFBBF777777BFBF00000000000000000000005565000000",
      INIT_35 => X"00000000000FABC022333000000000002233300000000000AABBB888CCC00000",
      INIT_36 => X"00000000000F200000000000000FABC000000000000FABC000000000000FABC0",
      INIT_37 => X"033FFAAFFAA00000BBBBFAAFFAA000002EEEFAE77EA000000FFFFAAFFAA00000",
      INIT_38 => X"FC00AAAEFFBA0280000820000000A088000000004000AF00FC00F0008000EFF8",
      INIT_39 => X"B8AF8CA80000040050405100001000400000000015550000BFBFAEFFABEEAAAE",
      INIT_3A => X"555400000000000015550015150000000000000055505540450055508000EFF8",
      INIT_3B => X"00000000155440000000000005000000000055000054555500000000ABEEAAAE",
      INIT_3C => X"10155540555055555155000000000000000055550000555555550000FC00C000",
      INIT_3D => X"55455545550555555555000000000000000015400155555555550000BFBFEEFF",
      INIT_3E => X"0000000000000000000000010000000000000000400055555555555450140000",
      INIT_3F => X"0000000000001000000000000000000040000000000054155555555555555000",
      INIT_40 => X"F0018155AF55EFF9FC01F015EFF8FC00F0008000EFF9FC14F1558055FFC0FC00",
      INIT_41 => X"AA800000F000FC00000000000000000015500005055500000000000000000000",
      INIT_42 => X"0000000000000000000000000000000050000000400054105400400055405400",
      INIT_43 => X"000000000000FFC0F0558155EFF9FC55F0558155EFF9FD55F5558155EFF9FC00",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000005555000055555555000000000000",
      INIT_46 => X"00000000000000000000EFF8FC00F0008000EFF9FC14F1558055FFC0FC000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"14B814B814B814B814B814B814B814B814B814B814B854B854B854B82FB80000",
      INIT_4B => X"0000BEB854B854B854B814B814B814B814B814B814B814B854B854B814B814B8",
      INIT_4C => X"00000FFC00000FFC0FFC0FFC0FFC0FFC0FFC0FFC5550855585552F8500000000",
      INIT_4D => X"00000000BE158555855555410FFC0FFC0FFC0FFC0FFCAFFC815503F4AFFC0FFC",
      INIT_4E => X"00005A8000005A805AA05A8400000154555455545555155B00BF000000000000",
      INIT_4F => X"00000000000002FB555B55555654556400005A805AA05AAA5AAA5AAA5AAA0000",
      INIT_50 => X"0900000400000000FE080E08FE00000015551555E1B8003E0000000000000000",
      INIT_51 => X"0000000000000000003885B8155555555400FE00FE043E08FE2892089208FE00",
      INIT_52 => X"E500E500E515E500E513E552E513E500E56EBE2E000B00000000000000000000",
      INIT_53 => X"00000000000000000000000FF86EE55CE555E513E513E549E513E554E554E513",
      INIT_54 => X"0002000200020002000200020002000200020000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000002000200020002000200020002000200020002",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"3FD8154CF8000CF001C32043300B0D04CC02C0823300B0208CC02C3823380000",
      INIT_69 => X"0E02C3823300B0208CC02C3423300B0E08C0C07CC2043300070F0028CFF00153",
      INIT_6A => X"10CF00333F811C3C8CFE8CFE7C3C533F533F4CFE0770F001C3204330006CCC23",
      INIT_6B => X"3300B0E01F3304C3813300B0D08CC02CFF0423300B0E04CC02C31043300070C8",
      INIT_6C => X"FC01D54CFFD817C817505C001C3C811C3E043300070C410CC00B0E04CC02C382",
      INIT_6D => X"001C32043300070C810CC001C320470F00670FC00E30FF205EA33FFD81B57C3F",
      INIT_6E => X"5541446E11812F9747A9C08ED9AA675ED81E0848A82CFACE5A95ABDEA3401085",
      INIT_6F => X"55155133154554541140004054240414059005500145140540002155155D1050",
      INIT_70 => X"5555555555555555555550040555555000410105451155025091120055594155",
      INIT_71 => X"0000000000000000000001554515511154551545555555555555555555515555",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"3E043300070C410CC00B0E04CC02C3823300B0E01F3304C3813300B0D08CC02C",
      INIT_75 => X"00670FC00E30FF205EA33FFD81B57C3FFC01D54CFFD817C817505C001C3C811C",
      INIT_76 => X"0070C410CC001C3204330C10C33004CC001C32043300070C810CC001C320470F",
      INIT_77 => X"00070C410CC001C32043300070C810CC001C32043300040C810CC001C3204330",
      INIT_78 => X"3300B0208CC02C3813300B0E08CC02C3813300B0208CC02CFFFFFFFF2C320433",
      INIT_79 => X"BFF007FFF007FFF009FF8023E008E00E00B0E08CC02C3413300B0E08CC02C341",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(3 downto 2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => D(3 downto 2),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_0,
      ENBWREN => RAM_reg_1_0,
      INJECTDBITERR => NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_DRAM__parameterized3\ is
  port (
    ADDR : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \COL_ADDR_reg[5]_rep__1_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \COL_ADDR_reg[5]_rep__2_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \COL_ADDR_reg[5]_rep__5_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \COL_ADDR_reg[5]_rep__6_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    o_DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ROW_ADDR0 : in STD_LOGIC;
    \ROW_ADDR_reg[0]_rep_0\ : in STD_LOGIC;
    i_EMU_MCLK : in STD_LOGIC;
    \ROW_ADDR_reg[0]_rep__0_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[0]_rep__1_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[0]_rep__2_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[0]_rep__3_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[0]_rep__4_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[0]_rep__5_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[0]_rep__6_0\ : in STD_LOGIC;
    charram_addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ROW_ADDR_reg[7]_rep_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[7]_rep__0_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[7]_rep__1_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[7]_rep__2_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[7]_rep__3_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[7]_rep__4_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[7]_rep__5_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[7]_rep__6_0\ : in STD_LOGIC;
    COL_ADDR0 : in STD_LOGIC;
    RAM_reg_1_0 : in STD_LOGIC;
    o_DOUT0 : in STD_LOGIC;
    CPU_DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RAM_reg_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_DRAM__parameterized3\ : entity is "DRAM";
end \termprj_top_gfx_top_0_0_DRAM__parameterized3\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_DRAM__parameterized3\ is
  signal \COL_ADDR_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \COL_ADDR_reg[1]_rep__4_n_0\ : STD_LOGIC;
  signal \COL_ADDR_reg[2]_rep__4_n_0\ : STD_LOGIC;
  signal \COL_ADDR_reg[3]_rep__4_n_0\ : STD_LOGIC;
  signal \COL_ADDR_reg[4]_rep__4_n_0\ : STD_LOGIC;
  signal \COL_ADDR_reg[5]_rep__4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR_reg[1]_rep__4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR_reg[2]_rep__4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR_reg[3]_rep__4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR_reg[4]_rep__4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR_reg[5]_rep__4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR_reg[6]_rep__4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR_reg[7]_rep__4_n_0\ : STD_LOGIC;
  signal NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[0]_rep\ : label is "COL_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[0]_rep__0\ : label is "COL_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[0]_rep__1\ : label is "COL_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[0]_rep__2\ : label is "COL_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[0]_rep__3\ : label is "COL_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[0]_rep__4\ : label is "COL_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[0]_rep__5\ : label is "COL_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[0]_rep__6\ : label is "COL_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[1]_rep\ : label is "COL_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[1]_rep__0\ : label is "COL_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[1]_rep__1\ : label is "COL_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[1]_rep__2\ : label is "COL_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[1]_rep__3\ : label is "COL_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[1]_rep__4\ : label is "COL_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[1]_rep__5\ : label is "COL_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[1]_rep__6\ : label is "COL_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[2]_rep\ : label is "COL_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[2]_rep__0\ : label is "COL_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[2]_rep__1\ : label is "COL_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[2]_rep__2\ : label is "COL_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[2]_rep__3\ : label is "COL_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[2]_rep__4\ : label is "COL_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[2]_rep__5\ : label is "COL_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[2]_rep__6\ : label is "COL_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[3]_rep\ : label is "COL_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[3]_rep__0\ : label is "COL_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[3]_rep__1\ : label is "COL_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[3]_rep__2\ : label is "COL_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[3]_rep__3\ : label is "COL_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[3]_rep__4\ : label is "COL_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[3]_rep__5\ : label is "COL_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[3]_rep__6\ : label is "COL_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[4]_rep\ : label is "COL_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[4]_rep__0\ : label is "COL_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[4]_rep__1\ : label is "COL_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[4]_rep__2\ : label is "COL_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[4]_rep__3\ : label is "COL_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[4]_rep__4\ : label is "COL_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[4]_rep__5\ : label is "COL_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[4]_rep__6\ : label is "COL_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[5]_rep\ : label is "COL_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[5]_rep__0\ : label is "COL_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[5]_rep__1\ : label is "COL_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[5]_rep__2\ : label is "COL_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[5]_rep__3\ : label is "COL_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[5]_rep__4\ : label is "COL_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[5]_rep__5\ : label is "COL_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[5]_rep__6\ : label is "COL_ADDR_reg[5]";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0 : label is "inst/video_main/CHARRAM_PX4/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of RAM_reg_1 : label is "inst/video_main/CHARRAM_PX4/RAM";
  attribute bram_addr_begin of RAM_reg_1 : label is 0;
  attribute bram_addr_end of RAM_reg_1 : label is 16383;
  attribute bram_slice_begin of RAM_reg_1 : label is 2;
  attribute bram_slice_end of RAM_reg_1 : label is 3;
  attribute ram_addr_begin of RAM_reg_1 : label is 0;
  attribute ram_addr_end of RAM_reg_1 : label is 16383;
  attribute ram_offset of RAM_reg_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_1 : label is 2;
  attribute ram_slice_end of RAM_reg_1 : label is 3;
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[0]_rep\ : label is "ROW_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[0]_rep__0\ : label is "ROW_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[0]_rep__1\ : label is "ROW_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[0]_rep__2\ : label is "ROW_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[0]_rep__3\ : label is "ROW_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[0]_rep__4\ : label is "ROW_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[0]_rep__5\ : label is "ROW_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[0]_rep__6\ : label is "ROW_ADDR_reg[0]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[1]_rep\ : label is "ROW_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[1]_rep__0\ : label is "ROW_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[1]_rep__1\ : label is "ROW_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[1]_rep__2\ : label is "ROW_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[1]_rep__3\ : label is "ROW_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[1]_rep__4\ : label is "ROW_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[1]_rep__5\ : label is "ROW_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[1]_rep__6\ : label is "ROW_ADDR_reg[1]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[2]_rep\ : label is "ROW_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[2]_rep__0\ : label is "ROW_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[2]_rep__1\ : label is "ROW_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[2]_rep__2\ : label is "ROW_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[2]_rep__3\ : label is "ROW_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[2]_rep__4\ : label is "ROW_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[2]_rep__5\ : label is "ROW_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[2]_rep__6\ : label is "ROW_ADDR_reg[2]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[3]_rep\ : label is "ROW_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[3]_rep__0\ : label is "ROW_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[3]_rep__1\ : label is "ROW_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[3]_rep__2\ : label is "ROW_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[3]_rep__3\ : label is "ROW_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[3]_rep__4\ : label is "ROW_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[3]_rep__5\ : label is "ROW_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[3]_rep__6\ : label is "ROW_ADDR_reg[3]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[4]_rep\ : label is "ROW_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[4]_rep__0\ : label is "ROW_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[4]_rep__1\ : label is "ROW_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[4]_rep__2\ : label is "ROW_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[4]_rep__3\ : label is "ROW_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[4]_rep__4\ : label is "ROW_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[4]_rep__5\ : label is "ROW_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[4]_rep__6\ : label is "ROW_ADDR_reg[4]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[5]_rep\ : label is "ROW_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[5]_rep__0\ : label is "ROW_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[5]_rep__1\ : label is "ROW_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[5]_rep__2\ : label is "ROW_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[5]_rep__3\ : label is "ROW_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[5]_rep__4\ : label is "ROW_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[5]_rep__5\ : label is "ROW_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[5]_rep__6\ : label is "ROW_ADDR_reg[5]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[6]_rep\ : label is "ROW_ADDR_reg[6]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[6]_rep__0\ : label is "ROW_ADDR_reg[6]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[6]_rep__1\ : label is "ROW_ADDR_reg[6]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[6]_rep__2\ : label is "ROW_ADDR_reg[6]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[6]_rep__3\ : label is "ROW_ADDR_reg[6]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[6]_rep__4\ : label is "ROW_ADDR_reg[6]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[6]_rep__5\ : label is "ROW_ADDR_reg[6]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[6]_rep__6\ : label is "ROW_ADDR_reg[6]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[7]_rep\ : label is "ROW_ADDR_reg[7]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[7]_rep__0\ : label is "ROW_ADDR_reg[7]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[7]_rep__1\ : label is "ROW_ADDR_reg[7]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[7]_rep__2\ : label is "ROW_ADDR_reg[7]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[7]_rep__3\ : label is "ROW_ADDR_reg[7]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[7]_rep__4\ : label is "ROW_ADDR_reg[7]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[7]_rep__5\ : label is "ROW_ADDR_reg[7]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[7]_rep__6\ : label is "ROW_ADDR_reg[7]";
begin
\COL_ADDR_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(0),
      Q => ADDR(8),
      R => '0'
    );
\COL_ADDR_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(0),
      Q => ADDRBWRADDR(8),
      R => '0'
    );
\COL_ADDR_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(0),
      Q => \COL_ADDR_reg[5]_rep__1_0\(8),
      R => '0'
    );
\COL_ADDR_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(0),
      Q => \COL_ADDR_reg[5]_rep__2_0\(8),
      R => '0'
    );
\COL_ADDR_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(0),
      Q => ADDRARDADDR(8),
      R => '0'
    );
\COL_ADDR_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(0),
      Q => \COL_ADDR_reg[0]_rep__4_n_0\,
      R => '0'
    );
\COL_ADDR_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(0),
      Q => \COL_ADDR_reg[5]_rep__5_0\(8),
      R => '0'
    );
\COL_ADDR_reg[0]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(0),
      Q => \COL_ADDR_reg[5]_rep__6_0\(8),
      R => '0'
    );
\COL_ADDR_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(1),
      Q => ADDR(9),
      R => '0'
    );
\COL_ADDR_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(1),
      Q => ADDRBWRADDR(9),
      R => '0'
    );
\COL_ADDR_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(1),
      Q => \COL_ADDR_reg[5]_rep__1_0\(9),
      R => '0'
    );
\COL_ADDR_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(1),
      Q => \COL_ADDR_reg[5]_rep__2_0\(9),
      R => '0'
    );
\COL_ADDR_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(1),
      Q => ADDRARDADDR(9),
      R => '0'
    );
\COL_ADDR_reg[1]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(1),
      Q => \COL_ADDR_reg[1]_rep__4_n_0\,
      R => '0'
    );
\COL_ADDR_reg[1]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(1),
      Q => \COL_ADDR_reg[5]_rep__5_0\(9),
      R => '0'
    );
\COL_ADDR_reg[1]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(1),
      Q => \COL_ADDR_reg[5]_rep__6_0\(9),
      R => '0'
    );
\COL_ADDR_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(2),
      Q => ADDR(10),
      R => '0'
    );
\COL_ADDR_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(2),
      Q => ADDRBWRADDR(10),
      R => '0'
    );
\COL_ADDR_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(2),
      Q => \COL_ADDR_reg[5]_rep__1_0\(10),
      R => '0'
    );
\COL_ADDR_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(2),
      Q => \COL_ADDR_reg[5]_rep__2_0\(10),
      R => '0'
    );
\COL_ADDR_reg[2]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(2),
      Q => ADDRARDADDR(10),
      R => '0'
    );
\COL_ADDR_reg[2]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(2),
      Q => \COL_ADDR_reg[2]_rep__4_n_0\,
      R => '0'
    );
\COL_ADDR_reg[2]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(2),
      Q => \COL_ADDR_reg[5]_rep__5_0\(10),
      R => '0'
    );
\COL_ADDR_reg[2]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(2),
      Q => \COL_ADDR_reg[5]_rep__6_0\(10),
      R => '0'
    );
\COL_ADDR_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(3),
      Q => ADDR(11),
      R => '0'
    );
\COL_ADDR_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(3),
      Q => ADDRBWRADDR(11),
      R => '0'
    );
\COL_ADDR_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(3),
      Q => \COL_ADDR_reg[5]_rep__1_0\(11),
      R => '0'
    );
\COL_ADDR_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(3),
      Q => \COL_ADDR_reg[5]_rep__2_0\(11),
      R => '0'
    );
\COL_ADDR_reg[3]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(3),
      Q => ADDRARDADDR(11),
      R => '0'
    );
\COL_ADDR_reg[3]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(3),
      Q => \COL_ADDR_reg[3]_rep__4_n_0\,
      R => '0'
    );
\COL_ADDR_reg[3]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(3),
      Q => \COL_ADDR_reg[5]_rep__5_0\(11),
      R => '0'
    );
\COL_ADDR_reg[3]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(3),
      Q => \COL_ADDR_reg[5]_rep__6_0\(11),
      R => '0'
    );
\COL_ADDR_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(4),
      Q => ADDR(12),
      R => '0'
    );
\COL_ADDR_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(4),
      Q => ADDRBWRADDR(12),
      R => '0'
    );
\COL_ADDR_reg[4]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(4),
      Q => \COL_ADDR_reg[5]_rep__1_0\(12),
      R => '0'
    );
\COL_ADDR_reg[4]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(4),
      Q => \COL_ADDR_reg[5]_rep__2_0\(12),
      R => '0'
    );
\COL_ADDR_reg[4]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(4),
      Q => ADDRARDADDR(12),
      R => '0'
    );
\COL_ADDR_reg[4]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(4),
      Q => \COL_ADDR_reg[4]_rep__4_n_0\,
      R => '0'
    );
\COL_ADDR_reg[4]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(4),
      Q => \COL_ADDR_reg[5]_rep__5_0\(12),
      R => '0'
    );
\COL_ADDR_reg[4]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(4),
      Q => \COL_ADDR_reg[5]_rep__6_0\(12),
      R => '0'
    );
\COL_ADDR_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(5),
      Q => ADDR(13),
      R => '0'
    );
\COL_ADDR_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(5),
      Q => ADDRBWRADDR(13),
      R => '0'
    );
\COL_ADDR_reg[5]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(5),
      Q => \COL_ADDR_reg[5]_rep__1_0\(13),
      R => '0'
    );
\COL_ADDR_reg[5]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(5),
      Q => \COL_ADDR_reg[5]_rep__2_0\(13),
      R => '0'
    );
\COL_ADDR_reg[5]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(5),
      Q => ADDRARDADDR(13),
      R => '0'
    );
\COL_ADDR_reg[5]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(5),
      Q => \COL_ADDR_reg[5]_rep__4_n_0\,
      R => '0'
    );
\COL_ADDR_reg[5]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(5),
      Q => \COL_ADDR_reg[5]_rep__5_0\(13),
      R => '0'
    );
\COL_ADDR_reg[5]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => COL_ADDR0,
      D => charram_addr(5),
      Q => \COL_ADDR_reg[5]_rep__6_0\(13),
      R => '0'
    );
RAM_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000010100031041000010410000555000001041000010410000000000001011",
      INIT_01 => X"B7F70000B7774111B7770041FC53000000004411000040000000104101001041",
      INIT_02 => X"B5571041B5570041B5571041B7770404B5571001B7771041BFDF0110BDF70000",
      INIT_03 => X"B5571001BFF70100B5570010BFFF1000B7770110BFFF1555B5570000BFFF0040",
      INIT_04 => X"555515553FFF00103FFF1000BFFF0001BFFF1041BFFF0141BFFF1401BFFF0041",
      INIT_05 => X"0000054000000000000005541004040000000140005010115550001055500110",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF05040414000040000000400000000000500000000000000050000000",
      INIT_08 => X"000042C884000000000042C88401300000004EC888130000000042C89B000000",
      INIT_09 => X"0000F2114C0000000000F221103C80000000F22111304C000000F22110300000",
      INIT_0A => X"0000221133000000000051122220000011004208000000001100400C40800000",
      INIT_0B => X"00000000000000000000DDD0DDE210000000DDD03F3000000000322011300000",
      INIT_0C => X"555100000000000066610000000000000000DDD4000000000000DDD0045AF000",
      INIT_0D => X"0000000000000000C020CCCC00000000BB91000000000000BB91000000000000",
      INIT_0E => X"0800050A0C00001CCCD1E6FB0C400C222E291402062FF4020008010000000000",
      INIT_0F => X"00000C04080C000C08000438182C3C3C34343438200008000000000000000000",
      INIT_10 => X"0016407FB704600003235008DB8F8000002BCF6919E2320000EFEEA2337F0040",
      INIT_11 => X"1048A08044060403000000000000000000100013210000000016805FA5086000",
      INIT_12 => X"10C4A84044064003100024C8804200031004E804840648031004A48044060403",
      INIT_13 => X"003154FFFB3410000000031C5D510000003255515465000001884E6665C55000",
      INIT_14 => X"AA53F5D43E000000AA53F5D43E000000000000000000000002AB7F6567E6A520",
      INIT_15 => X"AAFA966954C10000AAFA166958C20000AA53F5D43F000000AA53F5D43E000000",
      INIT_16 => X"000000000000001C2435040836291D21010D298203F43414080000000C0C0000",
      INIT_17 => X"0000000000000000080C000438182828082C0C08000000000000000000000000",
      INIT_18 => X"00DA12BAAB024B00000FB09991CAF000000055498ADB0000000002CF71100000",
      INIT_19 => X"00322C00011301232222222002A0300101048064824305200020A43337550000",
      INIT_1A => X"010F6CCECD2024001C6210CECD20240060F1AADC00CC1EC000020C2222222200",
      INIT_1B => X"0200213303120100000126AA515010000017AA6DEC200000000FA5DECDD20000",
      INIT_1C => X"00000002222262200120000011FCD2100300003322C30101000300010021F510",
      INIT_1D => X"002A83A33A38A200002A83A33A38A200000A00000008A2005C35EA666D8000A0",
      INIT_1E => X"000000000000000000000000000000007FBBF044440FBBF7093EA55C855AE390",
      INIT_1F => X"0000000000000000853BAEB99A980C0000000000000000000000000000000000",
      INIT_20 => X"00000476748C000000011A011000000000000007270044000000001612300000",
      INIT_21 => X"00005BC11CB500000000011661100000000004FAF0040000021214E33F621300",
      INIT_22 => X"00008400132000000000048CB203000000000033B70000000015F2BCCB2F5100",
      INIT_23 => X"0000C2000000000001000C000000000000000000000000000000000000201000",
      INIT_24 => X"0000000000000000000000002000000000001333003DC0000800830A380CAC80",
      INIT_25 => X"00000088C88000000088CCCEEECCC8800000048EEE84000000000048E8400000",
      INIT_26 => X"0001691213A7212000000000000000000000040C8E2B40080000000000000000",
      INIT_27 => X"0000000000000000000040FE3444400000302D1E7F10100000040C3A34444C00",
      INIT_28 => X"F5F577CCCF775F9FF5F577FCCF775F5FF5F577FCCF775F5FF6F577FCCF775F5F",
      INIT_29 => X"00027CDEEDC71000000277577FF5100000027FDDDDF71000F5FE6500CFAA6F5F",
      INIT_2A => X"0127AAAAA889940000017A226A221000000049DD5320000000025FF775771000",
      INIT_2B => X"0000000000000000000020020002000000043404040340000000010D00100000",
      INIT_2C => X"2BBBBFE67FFBBBB2000AFBFFFFBFA0002BBBBFDD9DFBBBB2000AFEEEEEEFA000",
      INIT_2D => X"53D7DFBD5755C3194444CC0C4CBFFF65000103333555CFC6000073F32FF3BBBC",
      INIT_2E => X"0248C012230222000401A0044C0008C00000000000000000D8B122201A000000",
      INIT_2F => X"1118001223022200162080044C0008C00210101223022200040400044C0008C0",
      INIT_30 => X"00100023311311100000488000CCC04000111213000311100000000000CCCC40",
      INIT_31 => X"00000055C5000000000000000000000011110033300312108C00000000CCC040",
      INIT_32 => X"0000230113010000CC00000004440000112200330113011000040C00000CC040",
      INIT_33 => X"0000005035000000000DBBBBBBBBD0000002301130130000C000000000880840",
      INIT_34 => X"12749ACC0480000088F55F8888888F8F00000000000000000000005085000000",
      INIT_35 => X"00000000000FE7103333300000000000123012000000000012749ACC04800000",
      INIT_36 => X"00000000000F400000000000000FD61000000000000FE71000000000000FE710",
      INIT_37 => X"055F5EEFFEE0000022225FFFFFF00000899B5E6BB6E00000011F5AAFFAA00000",
      INIT_38 => X"5579A3084558300000000000020000003000E500500015405559F1AE1AFA5875",
      INIT_39 => X"55028328956A5105906B05A7007A09B54000AF96FFCAE000B8B3A930799C0159",
      INIT_3A => X"5A5000000000BEA9204100A424BF4000BFA9A55A16975400C69AA54010005870",
      INIT_3B => X"4000AA94FFCCA80000FA06BF00D7FA5556A91403AAFF1541F000A59B799C0159",
      INIT_3C => X"FFF3150E164F56955FC0555066955AE659554020E956AA80155400005540D000",
      INIT_3D => X"40FF7D40142C6515A554000075546A575556D0E5BE656AAA56AA70B0B8B3A930",
      INIT_3E => X"9E6A55EAA55955BA5400996CA5955959A6AE555EAE55A96AAA4056A9CFFC4000",
      INIT_3F => X"A656BAE5AA9B3ED55400AE6A6AFA9555FFAAA555FAAAA57A55AA5AA065454C00",
      INIT_40 => X"F1A210461B055878555DF1B158705556F1AA1A9658705540F1CA1C0456865540",
      INIT_41 => X"0E000000F100555600000000065506A9B4406AF00C2A00000000000000000000",
      INIT_42 => X"00000000000000005400AE406AF555403FA8A555FAA0A5405F004E4065707800",
      INIT_43 => X"0000000000005540F105180558705550F1051C4158715555F1011AC158715550",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000004000ABE659554020E956AA801540000000000000",
      INIT_46 => X"0000000000000000000058705556F1AA1A9658705540F1CA1C04568655400000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"D42CD42C542CD42CD42CD42CD42CD42CD42CD42CD42C542C542C542CE02C0000",
      INIT_4B => X"0000382C542C542C542CD42CD42CD42CD42CD42CD42CD42C542CD42CD42CD42C",
      INIT_4C => X"FFFF1FFD07550FFDDFFDDFFDDFFDDFFDDFFDDFFD554FC555C555E01500000000",
      INIT_4D => X"000000003805C555C5555553DFFDDFFDDFFDDFFDDFFD0FFD075517FE0FFDDFFD",
      INIT_4E => X"FFFFEA5DEA50EA50EA52EA540003005455545554555555520382000000000000",
      INIT_4F => X"00000000000000EA15525555551455445554EA5CEA51EA50EA50EA50EA50FFFC",
      INIT_50 => X"FFFFFFF193B093B093B037B0937F000055551555052C002C0000000000000000",
      INIT_51 => X"00000000000000000020012C15551555555593B0934113B0938001B001B0937F",
      INIT_52 => X"853F853F850E850185068554850685108570804B000800000000000000000000",
      INIT_53 => X"00000000000000000000000EE00B854785558501850685508506855585558506",
      INIT_54 => X"1103150300030003100300030003000300030003000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000300030003100310031103550300030103",
      INIT_56 => X"0000000100000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000001000000000001",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"3481150CD1414CD50442844335060844CD014111335050444CD0141113102082",
      INIT_69 => X"0441C111335050444CD01421133506084441106CD44433D415085050CD250553",
      INIT_6A => X"10CD5053361154200CD84CD85424533603360CD8456085054204433D413CD511",
      INIT_6B => X"335070441B35444211335060444CD418FF111335050444CD014204433D411081",
      INIT_6C => X"8841550CD771178117C45D41482D11542C4433D41108110CF5050844CD014111",
      INIT_6D => X"5048204433D41108110CF50482C44108405108D415208A84554336DD1155542C",
      INIT_6E => X"000000010000A080000208888000002002002881080000000000000000000000",
      INIT_6F => X"00000000000000000020000200208802A8A22800000000000000200000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000882A80200000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"2C4433D41108110CF5050844CD014111335070441B35444211335060444CD418",
      INIT_75 => X"405108D415208A84554336DD1155542C8841550CD771178117C45D41482D1154",
      INIT_76 => X"41208110CF5044204433D110420412CF5048204433D41108110CF50482C44108",
      INIT_77 => X"D41208110CF5044204433D41108110CF4044204433D41108110CF5044204433D",
      INIT_78 => X"334050444CD414111334050844CD014211335050444CD414FFFFFFFF14204433",
      INIT_79 => X"76200489D10489D105D8841D810490061060844CD014111335060844CD014211",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \COL_ADDR_reg[5]_rep__4_n_0\,
      ADDRARDADDR(13) => \COL_ADDR_reg[4]_rep__4_n_0\,
      ADDRARDADDR(12) => \COL_ADDR_reg[3]_rep__4_n_0\,
      ADDRARDADDR(11) => \COL_ADDR_reg[2]_rep__4_n_0\,
      ADDRARDADDR(10) => \COL_ADDR_reg[1]_rep__4_n_0\,
      ADDRARDADDR(9) => \COL_ADDR_reg[0]_rep__4_n_0\,
      ADDRARDADDR(8) => \ROW_ADDR_reg[7]_rep__4_n_0\,
      ADDRARDADDR(7) => \ROW_ADDR_reg[6]_rep__4_n_0\,
      ADDRARDADDR(6) => \ROW_ADDR_reg[5]_rep__4_n_0\,
      ADDRARDADDR(5) => \ROW_ADDR_reg[4]_rep__4_n_0\,
      ADDRARDADDR(4) => \ROW_ADDR_reg[3]_rep__4_n_0\,
      ADDRARDADDR(3) => \ROW_ADDR_reg[2]_rep__4_n_0\,
      ADDRARDADDR(2) => \ROW_ADDR_reg[1]_rep__4_n_0\,
      ADDRARDADDR(1) => \ROW_ADDR_reg[0]_rep__4_n_0\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \COL_ADDR_reg[5]_rep__4_n_0\,
      ADDRBWRADDR(13) => \COL_ADDR_reg[4]_rep__4_n_0\,
      ADDRBWRADDR(12) => \COL_ADDR_reg[3]_rep__4_n_0\,
      ADDRBWRADDR(11) => \COL_ADDR_reg[2]_rep__4_n_0\,
      ADDRBWRADDR(10) => \COL_ADDR_reg[1]_rep__4_n_0\,
      ADDRBWRADDR(9) => \COL_ADDR_reg[0]_rep__4_n_0\,
      ADDRBWRADDR(8) => \ROW_ADDR_reg[7]_rep__4_n_0\,
      ADDRBWRADDR(7) => \ROW_ADDR_reg[6]_rep__4_n_0\,
      ADDRBWRADDR(6) => \ROW_ADDR_reg[5]_rep__4_n_0\,
      ADDRBWRADDR(5) => \ROW_ADDR_reg[4]_rep__4_n_0\,
      ADDRBWRADDR(4) => \ROW_ADDR_reg[3]_rep__4_n_0\,
      ADDRBWRADDR(3) => \ROW_ADDR_reg[2]_rep__4_n_0\,
      ADDRBWRADDR(2) => \ROW_ADDR_reg[1]_rep__4_n_0\,
      ADDRBWRADDR(1) => \ROW_ADDR_reg[0]_rep__4_n_0\,
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => o_DOUT(1 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_0,
      ENBWREN => o_DOUT0,
      INJECTDBITERR => NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_0(0),
      WEA(2) => RAM_reg_0_0(0),
      WEA(1) => RAM_reg_0_0(0),
      WEA(0) => RAM_reg_0_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00001105C0025145000051450000555000005145000051450000555400005115",
      INIT_01 => X"03F0000003304111033011453D57000000004411000040000000514501005145",
      INIT_02 => X"0000514500000145000051450330141400005005033051450FCC05100CF00000",
      INIT_03 => X"000050050FF00500000001100FFC5000033005500FFC5555000055540FFC0140",
      INIT_04 => X"000015550FFC01100FFC50000FFC55550FFC51450FFC01450FFC54050FFC0145",
      INIT_05 => X"0000054000000000000005541004140000000540005051155550551055500110",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF05040414000040000000400000000000500000000000000050000000",
      INIT_08 => X"EEE0EE8888000000EEE0EE8888011000EEE0EA8888110000EEE0EE8899000000",
      INIT_09 => X"EEE0A22266000000EEE0A22222344000EEE0A22222304400EEE0A22222300000",
      INIT_0A => X"EEE0EE2233200000EEE0EEEEEE200000EEE0EEF888000000EEE0ECC888C00000",
      INIT_0B => X"00000000000000000000EEE1AAAE30000000EEE1EAE30000EEE0222222300000",
      INIT_0C => X"555300000000000055530000000000000000EEE9A80000000000EEE1AAAAA000",
      INIT_0D => X"0000000000000000FFFCCCCC0000000077730000000000007773000000000000",
      INIT_0E => X"000405851518281415595515266AA61915151515251516410000050000000000",
      INIT_0F => X"0000000404040804040404041414141414141414180804000404000000000000",
      INIT_10 => X"003EA777777AE3000232EEEEAABAF000032FBAEAAAAE230000BAAAABAAAAF0C0",
      INIT_11 => X"33FBEFCC8CAEAA2200000000000000000032211111122300003EA555555AE300",
      INIT_12 => X"33BFEBCC88AAE22233332F8888A22222333FAB888CAEAA22333FABCC8CAEAE22",
      INIT_13 => X"0023FFFFEAAE30000000023AAAE200000022EAAAEEFE000003FBFEEFFEEEAE20",
      INIT_14 => X"AA5EFAFABD000000AA5EFAFABD000000000000000000000002BAEEEDDEEEAB20",
      INIT_15 => X"AAFAF55FAAB30000AAFA355FAAB30000AA5EFAFABD000000AA5EFAFABD000000",
      INIT_16 => X"0000000000000010151524241415151929251551A15616141400000004040000",
      INIT_17 => X"0000000000000000000004040414141424141404040000000000000000000000",
      INIT_18 => X"00BA32FDDF22AA00000AAADDD1EAA0000000FAAADEEA0000000002BBBA200000",
      INIT_19 => X"00222F333AAB91112222222332AAB912033FBBABB2ABBA20CC33EFFFBBAA2388",
      INIT_1A => X"03FAEFFEEE233EA03BE333FEEE233EA067FAAAEF77FF7FC0000308AAAAAA2200",
      INIT_1B => X"033323322332223000032EAAAAE23000003EAAAEEF200000003AAAEEEEB20000",
      INIT_1C => X"0000000AAAAAA2200323003322FDD1100230003322AB1112003333323322F9A0",
      INIT_1D => X"003FFEFEEFEFF300003FFEFEEFEFF300000F0000000CF3009DFEE6666EBFFFF0",
      INIT_1E => X"00000000000000000000000000000000FBBBFA899CAFBBBF0FEAAFA99AFAAEF0",
      INIT_1F => X"0000000000000000EEFB9D766674080000000000000000000000000000000000",
      INIT_20 => X"00004CD55C88000000033FFA2000000000000045598C88C00000322EA2300000",
      INIT_21 => X"0000001551000000000000000000000000044C99D484000003333FB33AA32200",
      INIT_22 => X"0000CC003322300000000C88E2220000000000FBBF0000000000055665500000",
      INIT_23 => X"000C430303000030020008000000000000000000000000000000000000333000",
      INIT_24 => X"0000000000000000000003003000000000033111002B40000C00C23F2C08F4C0",
      INIT_25 => X"00000084E48000000084CC46564CC4800000084E5E4800000000008464800000",
      INIT_26 => X"0322EAA23C8E3330000000000000000000000CCCBEBB8CCC0000000080000000",
      INIT_27 => X"0000000000000000000444D99888800000222AAFD833300000448CD998888800",
      INIT_28 => X"FAFABBDDDCBBAFAFFAFAAAABBAAAAFAFFAFAAAABBAAAAFAFFAFAAAABBAAAAFAF",
      INIT_29 => X"0002C111111C20000002F3000CCC20000002FFCCCCFF2000FAF1555510000FAF",
      INIT_2A => X"00002119AA200000000011A99120000000000044012000000002CCC0003F2000",
      INIT_2B => X"0000000000000000000410010001400000040420060040000000210500120000",
      INIT_2C => X"57777FFBAEF777750055FEEEEEEF550057777FEAEEF777750055FBFFFFBF5500",
      INIT_2D => X"67EBAFEAFAAB822E8888CC444CBFFB9D000322331D999F66000CAFF76FFBBBBF",
      INIT_2E => X"02888032221331000802A0C888444C400000000000004444DDF222233B000000",
      INIT_2F => X"22280032221331002A2080C888444C4002E2203222133100080B80C888444C40",
      INIT_30 => X"3330002331132320000044400C8CC0800011113311132320CCC000000C8CCC80",
      INIT_31 => X"000000AF6A00000000000000000000003333002331132320440000000C8CC080",
      INIT_32 => X"0001131113220000480000000CC480001111002311132320000CC8000CCCC080",
      INIT_33 => X"0000005595000000000FFFFFFFFFF00000113111322200004C00000000CCC880",
      INIT_34 => X"AAABBB88CCC00000BBFBBF777777BFBF00000000000000000000005565000000",
      INIT_35 => X"00000000000FAE3033333000000000002223330000000000AAABBB88CCC00000",
      INIT_36 => X"00000000000F800000000000000FAE3000000000000FAE3000000000000FAE30",
      INIT_37 => X"0CCFFAADDAA00000EEEEFAAFFAA000008BBBFE6776E000000FFFFAAFFAA00000",
      INIT_38 => X"FFC0AEFBFFA820000000000002000000200000005400F000FFC0AF00F000ABA0",
      INIT_39 => X"FFFEBE2B0000045045005100000001000000000000150000ABAEABEFAABBAAAA",
      INIT_3A => X"55550000000000001515005555000000000000005554555510005554F000ABA0",
      INIT_3B => X"00000000001054000000000001000000000055540000555500000000AABBAAAA",
      INIT_3C => X"00045550555055555015000000000000000055450000555555550000FFC0BC00",
      INIT_3D => X"55004155554155555555000000000000000015000055555555554505ABAEABEF",
      INIT_3E => X"0000000000000000000000000000000000000000000055555555555510010000",
      INIT_3F => X"0000000000004000000000000000000000000000000055455555555555555000",
      INIT_40 => X"AF04F555F055ABA1FFC1AF05ABA0FFC0AF00F000ABA5FFD5AF15F155FC14FFC0",
      INIT_41 => X"0A000000AF00FFC0000000000000000005550005015500000000000000000000",
      INIT_42 => X"0000000000000000000000000000000040000000000055405000500055404000",
      INIT_43 => X"000000000000FC00AF55F155ABA5FFD5AF55F155ABA5FFD5AF55F015ABA5FFC0",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000005545000055555555000000000000",
      INIT_46 => X"00000000000000000000ABA0FFC0AF00F000ABA5FFD5AF15F155FC14FFC00000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"14B814B854B814B814B814B814B814B814B814B814B854B854B854B8BEB80000",
      INIT_4B => X"00002FB854B854B854B814B814B814B814B814B814B814B854B814B814B814B8",
      INIT_4C => X"00000FFCA055AFFC0FFC0FFC0FFC0FFC0FFC0FFC554185558555BE1500000000",
      INIT_4D => X"000000002F858555855555500FFC0FFC0FFC0FFC0FFCAFFCA05583FDAFFC0FFC",
      INIT_4E => X"00005A815AAA5AAA5AAA5A84AAA85554555455545555555B02FB000000000000",
      INIT_4F => X"00000000000000BF155B55555594556455545A805AA85AAA5AAA5AAA5AAA0000",
      INIT_50 => X"00000004FE08FE08FE088208FE0055555555155585B800380000000000000000",
      INIT_51 => X"0000000000000000003EE1B8155515555555FE08FE044E08FE2824082408FE00",
      INIT_52 => X"E500E500E517E524E513E554E513E525E57CF86E000F00000000000000000000",
      INIT_53 => X"00000000000000000000000BBE2EE56EE555E524E513E552E513E555E555E513",
      INIT_54 => X"0002000200020002000200020002000200020002000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000200020002000200020002000200020002",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0100200004020000080004800008000C00030013001080008000200120000000",
      INIT_69 => X"0002000200008000C00020002000080048000080100C00002002108000400800",
      INIT_6A => X"200010C0020200000008000800080002000200084800200C0044C00003000130",
      INIT_6B => X"00008000200008001300008000800020FF0120010C0008000300408000030011",
      INIT_6C => X"50030000054021503100840200090300080C0004200103000008000800030002",
      INIT_6D => X"00C0040C00002001120000080080800000C00040300005008000015002000009",
      INIT_6E => X"5554500555555555555555555555555555555555555555555555555400501400",
      INIT_6F => X"5505514455505510414541010010451445551155414540455550455540154100",
      INIT_70 => X"5555555555555555555554100555555411554001540000115500114115540155",
      INIT_71 => X"0000000000000000000001555015541400000005555555555555555555555555",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"080C000420010300000800080003000200008000200008001300008000800020",
      INIT_75 => X"00C0004030000500800001500200000950030000054021503100840200090300",
      INIT_76 => X"020011200010C0040C0001200040300000C0040C000020011200000800808000",
      INIT_77 => X"002001020000080044C000420011300000C00448000420010200000C00408000",
      INIT_78 => X"0000800080002000200008000C0002001300008004800420FFFFFFFF30044800",
      INIT_79 => X"05400C150008150008150021510D500900800080002000300008000C00020012",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \COL_ADDR_reg[5]_rep__4_n_0\,
      ADDRARDADDR(13) => \COL_ADDR_reg[4]_rep__4_n_0\,
      ADDRARDADDR(12) => \COL_ADDR_reg[3]_rep__4_n_0\,
      ADDRARDADDR(11) => \COL_ADDR_reg[2]_rep__4_n_0\,
      ADDRARDADDR(10) => \COL_ADDR_reg[1]_rep__4_n_0\,
      ADDRARDADDR(9) => \COL_ADDR_reg[0]_rep__4_n_0\,
      ADDRARDADDR(8) => \ROW_ADDR_reg[7]_rep__4_n_0\,
      ADDRARDADDR(7) => \ROW_ADDR_reg[6]_rep__4_n_0\,
      ADDRARDADDR(6) => \ROW_ADDR_reg[5]_rep__4_n_0\,
      ADDRARDADDR(5) => \ROW_ADDR_reg[4]_rep__4_n_0\,
      ADDRARDADDR(4) => \ROW_ADDR_reg[3]_rep__4_n_0\,
      ADDRARDADDR(3) => \ROW_ADDR_reg[2]_rep__4_n_0\,
      ADDRARDADDR(2) => \ROW_ADDR_reg[1]_rep__4_n_0\,
      ADDRARDADDR(1) => \ROW_ADDR_reg[0]_rep__4_n_0\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \COL_ADDR_reg[5]_rep__4_n_0\,
      ADDRBWRADDR(13) => \COL_ADDR_reg[4]_rep__4_n_0\,
      ADDRBWRADDR(12) => \COL_ADDR_reg[3]_rep__4_n_0\,
      ADDRBWRADDR(11) => \COL_ADDR_reg[2]_rep__4_n_0\,
      ADDRBWRADDR(10) => \COL_ADDR_reg[1]_rep__4_n_0\,
      ADDRBWRADDR(9) => \COL_ADDR_reg[0]_rep__4_n_0\,
      ADDRBWRADDR(8) => \ROW_ADDR_reg[7]_rep__4_n_0\,
      ADDRBWRADDR(7) => \ROW_ADDR_reg[6]_rep__4_n_0\,
      ADDRBWRADDR(6) => \ROW_ADDR_reg[5]_rep__4_n_0\,
      ADDRBWRADDR(5) => \ROW_ADDR_reg[4]_rep__4_n_0\,
      ADDRBWRADDR(4) => \ROW_ADDR_reg[3]_rep__4_n_0\,
      ADDRBWRADDR(3) => \ROW_ADDR_reg[2]_rep__4_n_0\,
      ADDRBWRADDR(2) => \ROW_ADDR_reg[1]_rep__4_n_0\,
      ADDRBWRADDR(1) => \ROW_ADDR_reg[0]_rep__4_n_0\,
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(3 downto 2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => o_DOUT(3 downto 2),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_0,
      ENBWREN => o_DOUT0,
      INJECTDBITERR => NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_0(0),
      WEA(2) => RAM_reg_0_0(0),
      WEA(1) => RAM_reg_0_0(0),
      WEA(0) => RAM_reg_0_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ROW_ADDR_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[0]_rep_0\,
      Q => ADDR(0),
      R => '0'
    );
\ROW_ADDR_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[0]_rep__0_0\,
      Q => ADDRBWRADDR(0),
      R => '0'
    );
\ROW_ADDR_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[0]_rep__1_0\,
      Q => \COL_ADDR_reg[5]_rep__1_0\(0),
      R => '0'
    );
\ROW_ADDR_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[0]_rep__2_0\,
      Q => \COL_ADDR_reg[5]_rep__2_0\(0),
      R => '0'
    );
\ROW_ADDR_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[0]_rep__3_0\,
      Q => ADDRARDADDR(0),
      R => '0'
    );
\ROW_ADDR_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[0]_rep__4_0\,
      Q => \ROW_ADDR_reg[0]_rep__4_n_0\,
      R => '0'
    );
\ROW_ADDR_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[0]_rep__5_0\,
      Q => \COL_ADDR_reg[5]_rep__5_0\(0),
      R => '0'
    );
\ROW_ADDR_reg[0]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[0]_rep__6_0\,
      Q => \COL_ADDR_reg[5]_rep__6_0\(0),
      R => '0'
    );
\ROW_ADDR_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(0),
      Q => ADDR(1),
      R => '0'
    );
\ROW_ADDR_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(0),
      Q => ADDRBWRADDR(1),
      R => '0'
    );
\ROW_ADDR_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(0),
      Q => \COL_ADDR_reg[5]_rep__1_0\(1),
      R => '0'
    );
\ROW_ADDR_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(0),
      Q => \COL_ADDR_reg[5]_rep__2_0\(1),
      R => '0'
    );
\ROW_ADDR_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(0),
      Q => ADDRARDADDR(1),
      R => '0'
    );
\ROW_ADDR_reg[1]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(0),
      Q => \ROW_ADDR_reg[1]_rep__4_n_0\,
      R => '0'
    );
\ROW_ADDR_reg[1]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(0),
      Q => \COL_ADDR_reg[5]_rep__5_0\(1),
      R => '0'
    );
\ROW_ADDR_reg[1]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(0),
      Q => \COL_ADDR_reg[5]_rep__6_0\(1),
      R => '0'
    );
\ROW_ADDR_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(1),
      Q => ADDR(2),
      R => '0'
    );
\ROW_ADDR_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(1),
      Q => ADDRBWRADDR(2),
      R => '0'
    );
\ROW_ADDR_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(1),
      Q => \COL_ADDR_reg[5]_rep__1_0\(2),
      R => '0'
    );
\ROW_ADDR_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(1),
      Q => \COL_ADDR_reg[5]_rep__2_0\(2),
      R => '0'
    );
\ROW_ADDR_reg[2]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(1),
      Q => ADDRARDADDR(2),
      R => '0'
    );
\ROW_ADDR_reg[2]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(1),
      Q => \ROW_ADDR_reg[2]_rep__4_n_0\,
      R => '0'
    );
\ROW_ADDR_reg[2]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(1),
      Q => \COL_ADDR_reg[5]_rep__5_0\(2),
      R => '0'
    );
\ROW_ADDR_reg[2]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(1),
      Q => \COL_ADDR_reg[5]_rep__6_0\(2),
      R => '0'
    );
\ROW_ADDR_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(2),
      Q => ADDR(3),
      R => '0'
    );
\ROW_ADDR_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(2),
      Q => ADDRBWRADDR(3),
      R => '0'
    );
\ROW_ADDR_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(2),
      Q => \COL_ADDR_reg[5]_rep__1_0\(3),
      R => '0'
    );
\ROW_ADDR_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(2),
      Q => \COL_ADDR_reg[5]_rep__2_0\(3),
      R => '0'
    );
\ROW_ADDR_reg[3]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(2),
      Q => ADDRARDADDR(3),
      R => '0'
    );
\ROW_ADDR_reg[3]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(2),
      Q => \ROW_ADDR_reg[3]_rep__4_n_0\,
      R => '0'
    );
\ROW_ADDR_reg[3]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(2),
      Q => \COL_ADDR_reg[5]_rep__5_0\(3),
      R => '0'
    );
\ROW_ADDR_reg[3]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(2),
      Q => \COL_ADDR_reg[5]_rep__6_0\(3),
      R => '0'
    );
\ROW_ADDR_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(3),
      Q => ADDR(4),
      R => '0'
    );
\ROW_ADDR_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(3),
      Q => ADDRBWRADDR(4),
      R => '0'
    );
\ROW_ADDR_reg[4]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(3),
      Q => \COL_ADDR_reg[5]_rep__1_0\(4),
      R => '0'
    );
\ROW_ADDR_reg[4]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(3),
      Q => \COL_ADDR_reg[5]_rep__2_0\(4),
      R => '0'
    );
\ROW_ADDR_reg[4]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(3),
      Q => ADDRARDADDR(4),
      R => '0'
    );
\ROW_ADDR_reg[4]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(3),
      Q => \ROW_ADDR_reg[4]_rep__4_n_0\,
      R => '0'
    );
\ROW_ADDR_reg[4]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(3),
      Q => \COL_ADDR_reg[5]_rep__5_0\(4),
      R => '0'
    );
\ROW_ADDR_reg[4]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(3),
      Q => \COL_ADDR_reg[5]_rep__6_0\(4),
      R => '0'
    );
\ROW_ADDR_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(4),
      Q => ADDR(5),
      R => '0'
    );
\ROW_ADDR_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(4),
      Q => ADDRBWRADDR(5),
      R => '0'
    );
\ROW_ADDR_reg[5]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(4),
      Q => \COL_ADDR_reg[5]_rep__1_0\(5),
      R => '0'
    );
\ROW_ADDR_reg[5]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(4),
      Q => \COL_ADDR_reg[5]_rep__2_0\(5),
      R => '0'
    );
\ROW_ADDR_reg[5]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(4),
      Q => ADDRARDADDR(5),
      R => '0'
    );
\ROW_ADDR_reg[5]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(4),
      Q => \ROW_ADDR_reg[5]_rep__4_n_0\,
      R => '0'
    );
\ROW_ADDR_reg[5]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(4),
      Q => \COL_ADDR_reg[5]_rep__5_0\(5),
      R => '0'
    );
\ROW_ADDR_reg[5]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(4),
      Q => \COL_ADDR_reg[5]_rep__6_0\(5),
      R => '0'
    );
\ROW_ADDR_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(5),
      Q => ADDR(6),
      R => '0'
    );
\ROW_ADDR_reg[6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(5),
      Q => ADDRBWRADDR(6),
      R => '0'
    );
\ROW_ADDR_reg[6]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(5),
      Q => \COL_ADDR_reg[5]_rep__1_0\(6),
      R => '0'
    );
\ROW_ADDR_reg[6]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(5),
      Q => \COL_ADDR_reg[5]_rep__2_0\(6),
      R => '0'
    );
\ROW_ADDR_reg[6]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(5),
      Q => ADDRARDADDR(6),
      R => '0'
    );
\ROW_ADDR_reg[6]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(5),
      Q => \ROW_ADDR_reg[6]_rep__4_n_0\,
      R => '0'
    );
\ROW_ADDR_reg[6]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(5),
      Q => \COL_ADDR_reg[5]_rep__5_0\(6),
      R => '0'
    );
\ROW_ADDR_reg[6]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => charram_addr(5),
      Q => \COL_ADDR_reg[5]_rep__6_0\(6),
      R => '0'
    );
\ROW_ADDR_reg[7]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[7]_rep_0\,
      Q => ADDR(7),
      R => '0'
    );
\ROW_ADDR_reg[7]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[7]_rep__0_0\,
      Q => ADDRBWRADDR(7),
      R => '0'
    );
\ROW_ADDR_reg[7]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[7]_rep__1_0\,
      Q => \COL_ADDR_reg[5]_rep__1_0\(7),
      R => '0'
    );
\ROW_ADDR_reg[7]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[7]_rep__2_0\,
      Q => \COL_ADDR_reg[5]_rep__2_0\(7),
      R => '0'
    );
\ROW_ADDR_reg[7]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[7]_rep__3_0\,
      Q => ADDRARDADDR(7),
      R => '0'
    );
\ROW_ADDR_reg[7]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[7]_rep__4_0\,
      Q => \ROW_ADDR_reg[7]_rep__4_n_0\,
      R => '0'
    );
\ROW_ADDR_reg[7]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[7]_rep__5_0\,
      Q => \COL_ADDR_reg[5]_rep__5_0\(7),
      R => '0'
    );
\ROW_ADDR_reg[7]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => ROW_ADDR0,
      D => \ROW_ADDR_reg[7]_rep__6_0\,
      Q => \COL_ADDR_reg[5]_rep__6_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_DRAM__parameterized4\ is
  port (
    o_DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    RAM_reg_1_0 : in STD_LOGIC;
    o_DOUT0 : in STD_LOGIC;
    ADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    o_DOUT1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_DRAM__parameterized4\ : entity is "DRAM";
end \termprj_top_gfx_top_0_0_DRAM__parameterized4\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_DRAM__parameterized4\ is
  signal NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0 : label is "inst/video_main/CHARRAM_PX5/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of RAM_reg_1 : label is "inst/video_main/CHARRAM_PX5/RAM";
  attribute bram_addr_begin of RAM_reg_1 : label is 0;
  attribute bram_addr_end of RAM_reg_1 : label is 16383;
  attribute bram_slice_begin of RAM_reg_1 : label is 2;
  attribute bram_slice_end of RAM_reg_1 : label is 3;
  attribute ram_addr_begin of RAM_reg_1 : label is 0;
  attribute ram_addr_end of RAM_reg_1 : label is 16383;
  attribute ram_offset of RAM_reg_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_1 : label is 2;
  attribute ram_slice_end of RAM_reg_1 : label is 3;
begin
RAM_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000041000010410040104100080400C0001041000010410000000000001005",
      INIT_01 => X"BD5F0000B7774441B5770041FFFF000000004001000840000000104100001041",
      INIT_02 => X"B7FF1041B7FF0041B7F71041B7770110B7F71001B5771144B5570104BD570000",
      INIT_03 => X"B7F71001B5570400B7F70004BFFF1000B7770404BFFF0001B7FF0000BFFF0040",
      INIT_04 => X"555505003FFF00043FFF1000BFFF0001BFFF1041BFD70441BFFF0001BFFF0041",
      INIT_05 => X"0000000000000000000015150550000000000140001410050000000400000404",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF05037014000040000000400000000000500000000000000050000000",
      INIT_08 => X"0540140CC00000000540140CC0130000F5401400003200000540140CC0000000",
      INIT_09 => X"F54022115F100000F54022111314C000F5402211131000003540221113100000",
      INIT_0A => X"F540211322100000F540112312200000F5501460C0000000F550940008000000",
      INIT_0B => X"00000000000000000000FFF10D1230000000FFF199221000F540221131100000",
      INIT_0C => X"EEE1000000000000FFF100000000000000007775044000000000FFF144884000",
      INIT_0D => X"00000000000000008CDECC04CC0000007751000000000000EEE1000000000000",
      INIT_0E => X"080004080C0003929C1926B8BC3023031E1902141BCA79A7C300000800000000",
      INIT_0F => X"00000804080C0000080404082C3C1C2C0A201418200800000404040000000000",
      INIT_10 => X"0000106D9601010022231001B83A302003238B908C122000004A65466EE23000",
      INIT_11 => X"0008200491020000000003211230000000000013210000000000100000010100",
      INIT_12 => X"0000E00495060000000020089102000000002804510E80000000A00491020000",
      INIT_13 => X"003310B5F3710000000000105D110000001115519021100010088EEA51C11001",
      INIT_14 => X"FF26F8C762708000FF26F8C7627080000000002112000000122BBFEB73E66121",
      INIT_15 => X"11F116618C23000011311FF18C200000FF26F8C773408000FF26F8C752608000",
      INIT_16 => X"0000000000000C14283C0C0F27193E32023C3B22C6043A0F0F08000040000000",
      INIT_17 => X"0000000000000000080C04080C3C1C2C1C100C0C080000000000000000000000",
      INIT_18 => X"013A12F9130250000033E8F913C923000001154902C30000000002CF50100000",
      INIT_19 => X"00000222130001300000000013B1131000002200206211000000243307520000",
      INIT_1A => X"0103313B373210000402203B3732100062C3AAE5040CC2C00011100000000000",
      INIT_1B => X"0000233301320010013322261D1100100133262A151200000103722917111000",
      INIT_1C => X"0000000300350000000000111473031000000013329133100023000102026313",
      INIT_1D => X"0020BBA66AB302000020BB8448B30200002288C44C880200DD396EA665C804A0",
      INIT_1E => X"00000002300000000000000320000000B2D8C401104C8D2B2191D599995D1912",
      INIT_1F => X"00000000000000009B73FFD99982B0C000000001200000000000000110000000",
      INIT_20 => X"0000087274800000000212012000000000000043E70448000000021613300000",
      INIT_21 => X"00013467764310000000112002110000000000B2F0004000002215F33F621000",
      INIT_22 => X"00000001323310000000004633200000000000046100000000175F0440F57100",
      INIT_23 => X"00C3808820002000010000000000000000000000000000000000000003310200",
      INIT_24 => X"000000003000000000000320000000000003137F000C003000C03833E30E8C80",
      INIT_25 => X"00000048C84000000008CCCEEECCC800000080CEEEC080000000080CDC080000",
      INIT_26 => X"00302D1233A32100000000300000000000003CCCFF2B70080000000888000000",
      INIT_27 => X"0000000000000000000404FA3444800000002D1E7C30000000400C3A34448000",
      INIT_28 => X"DF5FF554477FD5FDDF5FF477774FD5FDEF5FF444444FD5FDEF5FF444444FD5FD",
      INIT_29 => X"0003027BBF20200000033179AE13200000033D788FD32000DF5EE11CCBBEE6FD",
      INIT_2A => X"01316B69B44551000003321222321100000015BB333000000003316A9F132000",
      INIT_2B => X"000000300000000000C0030000300C000013011C101310000000130300310000",
      INIT_2C => X"0E322AC66CB333E0002BFFCAACDFB2000E3339CE6C9223E0002BFDCAACEFB200",
      INIT_2D => X"97D79FF9535DB1104444CC0C4D5EFF65000011333755DCF4000072F76F8E2ADC",
      INIT_2E => X"278E10122321200002001004480040C000000000C8088884033122212C000000",
      INIT_2F => X"2392101223212000012A8004480040C02D1110122321200002004004480040C0",
      INIT_30 => X"333100123331111000004480844440400010013120220010444400000444C040",
      INIT_31 => X"00000051850000000000000000000000100010223331111048C0000004448040",
      INIT_32 => X"00001200301000008CC00004CCC440001110200010310010000400008884C440",
      INIT_33 => X"0000005035000000840986511568904800011033013000008C40008844404400",
      INIT_34 => X"3377BBCC0480000044F55FFFFFFF4F8F00000000000000000000001041000000",
      INIT_35 => X"00000000000F6231001222330120000033333300000000003377BBCC04800000",
      INIT_36 => X"000000000003C400000000000003500000000000000361300000000000036231",
      INIT_37 => X"03331FDEFEF00000333315D77D50000003331EEFFEE0000047771DDFFDD00000",
      INIT_38 => X"EFA40FF005509CE2008000000000AC020000E900E4000550EF59CF3D055AF55A",
      INIT_39 => X"1837333CA56A5417016B199A004704710000EEAA803F39006252960C16609D7A",
      INIT_3A => X"555800000000AFEA01500090A28C0000BE99A55AC0555500F29555500540B500",
      INIT_3B => X"400095A5C03CAA80003A06AA035FD95056A500FF666A0055CF00567B16609D7A",
      INIT_3C => X"AAFF0140016555AA553C9550AA556FA659950EBF0F95AAAA4657C000EF00CD00",
      INIT_3D => X"00FE5C40150A654159150000F540A55E555A1397686A5AAA155A542D6252960E",
      INIT_3E => X"9A6555FA955A56FA50006564959569699559A56E5BA9AA966AA8154A50004000",
      INIT_3F => X"A556BBD5BA6BEAF550006D69AEE95555FA95A955E9566A5E0556555859554300",
      INIT_40 => X"CF0F05460550F5ADEF54CF35F500EF59CF2A055AF550EFF4CF2A05411543EF00",
      INIT_41 => X"02000000CF00EF5E00000000015006A52F301A6A0B0502400000000000000000",
      INIT_42 => X"000000000000000050006D40AEE455403A90A954E9506A5005C0408059F0E000",
      INIT_43 => X"0000000000001540CF150555F5F4EF05CF150554F505EF15CF050165F5E8EFF0",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000AFA659950EBF0F95AAAA4655C00000000000",
      INIT_46 => X"00000000000000000000F500EF59CF2A055AF550EFF4CF2A05411543EF000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"D42CD42C542CD42CD42CD42CD42CD42CD42CD42CD42C542C542C542C802C0000",
      INIT_4B => X"00000E2C542C542C542CD42CD42CD42CD42CD42CD42CD42C542CD42CD42CD42C",
      INIT_4C => X"15FF5FFD0DD50FFDDFFDDFFDDFFDDFFDDFFDDFFD553AC555C555805500030000",
      INIT_4D => X"000000000E01C555C5555554DFFDDFFDDFFDDFFDDFFD0FFD575555575555DFFD",
      INIT_4E => X"5545EA55EA50EA50EA50EA545550555455545554555555530E02000300000000",
      INIT_4F => X"000000000000000EC5525555500450045554EA5CEA50EA505555555555550000",
      INIT_50 => X"5555555593B053B093B00DB09370555555551555152C002C0000000000000000",
      INIT_51 => X"00000000000000000038802C15551555555553B0934107B09355005500559370",
      INIT_52 => X"850F850585068540850685558506850B8555814B000800000000000000000000",
      INIT_53 => X"000000000000000000000003380B854F85558540850685548506850085008506",
      INIT_54 => X"5403000300030003100300030003000300030003000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000300030003100310034103000300034403",
      INIT_56 => X"0001000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000001000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"72A6AA8DE0868DCA18609A83721881A8DC86A26A3721189A8DC86A16A3544104",
      INIT_69 => X"8584A16A3721189A8DC86606A3721A81A8A2610DE6A837A8698161A8DE0A1AA3",
      INIT_6A => X"A0DFA1A3736AAA0B8DD18DCD8A03A37963744DCDAA88361A609A837A860DFAA0",
      INIT_6B => X"3721B858677EA8E06A3721085A8DC842FF26A3721A85A8DC86609A837A861826",
      INIT_6C => X"A986AA8DF006AAF6AA1AAB86A20F6A8605A8376861816A0DDA1981A8DC86616A",
      INIT_6D => X"A18A09A837A861826A0DEA18205A828161A283386A081A5AAA837C006AAAA60A",
      INIT_6E => X"02A8000148802148484814A2A4169416948A4A85084A104A6294956812A05484",
      INIT_6F => X"00AAA82A1550AA001555550AAA80005502AA8555542AAA150000A8002AA01555",
      INIT_70 => X"0000000000000000000002A00540000042AA815554AAAAA15555402AA0055400",
      INIT_71 => X"00000000000000000000000AA02A015500000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"05A8376861816A0DDA1981A8DC86616A3721B858677EA8E06A3721085A8DC842",
      INIT_75 => X"61A283386A081A5AAA837C006AAAA60AA986AA8DF006AAF6AA1AAB86A20F6A86",
      INIT_76 => X"860826A0DEA18A09A83792A0609863DEA18A09A837A861826A0DEA18205A8281",
      INIT_77 => X"A860826A0DEA18609A837A862826A0DEA18A09A837A862826A0DEA18609A837A",
      INIT_78 => X"3721289A8DC84616A3721981A8DC86A06A3721189A8DC86AFFFFFFFF6A09A837",
      INIT_79 => X"00021BFFFE1AAAAE195548600A1BFE1261881A8DC84616A3721881A8DC86606A",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDR(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDR(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => o_DOUT(1 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_0,
      ENBWREN => o_DOUT0,
      INJECTDBITERR => NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => o_DOUT1,
      WEA(2) => o_DOUT1,
      WEA(1) => o_DOUT1,
      WEA(0) => o_DOUT1,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000404450000514500805145000C5540C0005145000051450000000000005045",
      INIT_01 => X"0C0C000003304441003001457555000000004001000440000000514500005145",
      INIT_02 => X"03FC514503FC014503F051450330055003F0500500305554000005040C000000",
      INIT_03 => X"03F050050000140003F000440FFC5000033014140FFC555503FC00000FFC0140",
      INIT_04 => X"000055000FFC00440FFC50000FFC00050FFC51450FC005450FFC50050FFC0145",
      INIT_05 => X"0000000000000000000015150550000000000540001450450000004400000444",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF05015014000040000000400000000000500000000000000050000000",
      INIT_08 => X"0EE02EC8800001100EE02EC880110000FEE02ECCC01100000EE02EC880000000",
      INIT_09 => X"FEE1222267100000FEE1222223144000FEE12222231000003EE1222223100000",
      INIT_0A => X"FEE1222311100000FEE0222311200000FEE02EEF80000000FEE0EECCCC000110",
      INIT_0B => X"00000000000000000000BBB1EAE220000000BBB1EE223000FEE1222231100000",
      INIT_0C => X"DDD3000000000000DDD30000000000000000FFB9888000000000BBB18888C000",
      INIT_0D => X"0000000000000000FFFFCC44CC0000007773000000000000DDD3000000000000",
      INIT_0E => X"000404040418181855959556161A192915151516152555545004080400000000",
      INIT_0F => X"0000000404040808040404040404141525141414182400040404040000000000",
      INIT_10 => X"00322466664223003232222EABEE23300222FEAAAAE2230000FAAAABAAAE2300",
      INIT_11 => X"333B23776622A223000002222220000000222111111222000032233333322300",
      INIT_12 => X"333FA3776AAE2223333323FBAA2222233333EBBF662AA2233333A3776622A223",
      INIT_13 => X"00223FABEAE2200000000032AAA2000000322EAAAA323000333FFEAAAAEEE223",
      INIT_14 => X"FF5EFAEB999CC000FF5EFAEB999CC0000000003333000000323AAEAAAAEAA323",
      INIT_15 => X"EEFE3553AB220000EE3E3DD3AB230000FF5EFAEBB98CC000FF5EFAEB99ACC000",
      INIT_16 => X"0000000000000014141424241415151929161511552615141404000040000000",
      INIT_17 => X"0000000000000000000004040404141414180404040000000000000000000000",
      INIT_18 => X"032A32B99B22A2300022AAB99BEA220000032EEA9AE23000000002BAA2200000",
      INIT_19 => X"000002222BB991300000000033BAA3220333220322ABA220C0332FFEABA22208",
      INIT_1A => X"03F222FBBB2322203F3233FBBB23222266FBAAE6777FF7C00033B88BBBBF3330",
      INIT_1B => X"0333232222322220032222EAAA2222300322EAEAAA3200000332A2EAAB332000",
      INIT_1C => X"0000000FBBBBD000000000323FAB91100000003232A23320032333323222FA22",
      INIT_1D => X"0033EEFEEFE233000033EECCCCE233000033CCCCCCCC0300DDFAEE6666FBFFF0",
      INIT_1E => X"00000000000000000000000000000000EEAAEA0110AEAAEE33FFBFADDAFBFF33",
      INIT_1F => X"0000000000000000EFFDD7666673BCC000000000300000000000000300000000",
      INIT_20 => X"00044CD5548C0000000333FA1000000000000449D98888000000022EA3000000",
      INIT_21 => X"0000011111100000000000011000000000444C99D448400000333FA11AA32300",
      INIT_22 => X"0000000322323000000000CF332300000000003EE30000000000116666110000",
      INIT_23 => X"0041F0FC3003300002000C000000000000000000000000000000000002322300",
      INIT_24 => X"00000000200000000000313000000000000231D500C403100C402F11720BC4C0",
      INIT_25 => X"00000084648000000084C4465644C480000088CE5EC880000000088C6C880000",
      INIT_26 => X"00222AA11C8233000000000000000000000028CCFFABBCCC0000000848000000",
      INIT_27 => X"0000000000000000004484D99888800000322AACCA23000004484CD998888000",
      INIT_28 => X"EFAEF999988FEAFEEFAEEBBBBBBEEAFEEFAEEBBBBBBEEAFEEFAEEBBBBBBEEAFE",
      INIT_29 => X"000E119DD911E000000E308DD910E000000E3C8DD8C3E000EF9DD551100CC8FE",
      INIT_2A => X"001221288AA0000000011200211220000000021111100000000E019DD803E000",
      INIT_2B => X"000000000000000000000100201000000290081010801A000000110800110000",
      INIT_2C => X"117777C88C6667110157FEC44CEF7510117666C88C6777110157FEC44CFF7510",
      INIT_2D => X"67EBABEEBAABE2228888CC444FAEFB9D000032233D999D76000CBEF76FAEAAEF",
      INIT_2E => X"2A8A203222311000470020C88844444000000000880444441332222338000000",
      INIT_2F => X"2282203222311000462A80C8884444402A222032223110004700B0C888444440",
      INIT_30 => X"222300323332232000044440888BEC800011013311223320CCCC0000C88BAC80",
      INIT_31 => X"000000AFAA0000000000000000000000333330323332332044400000C88BAC80",
      INIT_32 => X"00011111322000004480000C888440001111100311323320000CCC00888BAC80",
      INIT_33 => X"0000005595000000CCCBBAAAAAABBCCC001111332220000044C000CCCCCC8800",
      INIT_34 => X"BBBBBB88CCC00000BBFBBFEEEEEEBFBF00000000000000000000005565000000",
      INIT_35 => X"00000000000FE22322222222333000003333330000000000BBBBBB88CCC00000",
      INIT_36 => X"0000000000038800000000000003E000000000000003E220000000000003E223",
      INIT_37 => X"0FF33B9DD9B0000033333EE77EE00000CFFF3AE77EA000008BBB3AAFFAA00000",
      INIT_38 => X"AA00FAAFFAAFA8A2008000000000A802000000001500AAA0AA00BAC0AA80AA00",
      INIT_39 => X"FBEEEEEB0000014054004500001001440000000055404000AEFEAEFBAAAABBEA",
      INIT_3A => X"55550000000000005405005554110000000000001555555504005555AA80AA00",
      INIT_3B => X"00000000154055400000000000000000000055000000555510000000AAAABBEA",
      INIT_3C => X"00005555555555555541000000000000000050005000555555540000AA00BB00",
      INIT_3D => X"55005155555055555555000000000000000054000155555555555541AEFEAEFA",
      INIT_3E => X"0000000000000000000000000000000000000000000055555555555555550000",
      INIT_3F => X"0000000000000000000000000000000000000000000055515555555555555400",
      INIT_40 => X"BAD0AA95AAA5AA01AA05BAC5AA00AA00BAC0AA80AA05AA05BAD5EA95AA94AA00",
      INIT_41 => X"02000000BAC0AA00000000000000000000450000005500000000000000000000",
      INIT_42 => X"0000000000000000000000000000000040000000000055505500550055000000",
      INIT_43 => X"000000000000AA80BAD5AA95AA05AA55BAD5AA95AA55AA55BAD5A295AA15AA00",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000005000500055555555000000000000",
      INIT_46 => X"00000000000000000000AA00AA00BAC0AA80AA05AA05BAD5EA95AA94AA000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"14B814B854B814B814B814B814B814B814B814B814B854B854B854B8F8B80000",
      INIT_4B => X"00000BB854B854B854B814B814B814B814B814B814B814B854B814B814B814B8",
      INIT_4C => X"00550FFCAC15AFFC0FFC0FFC0FFC0FFC0FFC0FFC550D85558555F85500020000",
      INIT_4D => X"000000000BE18555855555540FFC0FFC0FFC0FFC0FFCAFFC0055000100000FFC",
      INIT_4E => X"00055A805AAA5AAA5AAA5A840000001455545554555555590BEB000200000000",
      INIT_4F => X"000000000000003B055B55555AA45AA455545A805AAA5AAA0000000000000000",
      INIT_50 => X"00000000FE083E08FE082008FE0000005555155515B800B80000000000000000",
      INIT_51 => X"0000000000000000002FF8B81555155555553E08FE049208FE0009000900FE00",
      INIT_52 => X"E515E510E513E549E513E555E513E515E555E16E000F00000000000000000000",
      INIT_53 => X"0000000000000000000000022FAEE566E555E549E513E554E513E500E500E513",
      INIT_54 => X"0002000200020002000200020002000200020002000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000200020002000200020002000200020002",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"05533F8005C3C0170C810CC00B0D04CC02C3823300B0208CC02C382330200000",
      INIT_69 => X"08C0823300B0208CC02C3813300B0E04CCC2303004CC001C3E0670F400A30FF0",
      INIT_6A => X"300070F00633F8104008C014C810F00120010010CFD0670F810CC001C3301F33",
      INIT_6B => X"00B0E08C3C07CC813300B0108CC02C04FF23300B0E08CC02C3810CC001C32043",
      INIT_6C => X"57C3FF800D533C033C4CF0C3E41233D810CC001C32043300070E04CC02C38233",
      INIT_6D => X"70C810CC001C32043300070C41CCC20470F2040C3F104E8CFFC000AA33FFF81B",
      INIT_6E => X"5400A00A122A14A12120852A141A580A5A86A152AA104810A1A4A55A84A01521",
      INIT_6F => X"55500AA1400000205400140002AAAA15500000002AA02A0555550155502AA855",
      INIT_70 => X"00000000000000000000A8154000002820000402AA00002AA80155502AA80555",
      INIT_71 => X"00000000000000000000000AAAAAAA8155555554000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"10CC001C32043300070E04CC02C3823300B0E08C3C07CC813300B0108CC02C04",
      INIT_75 => X"70F2040C3F104E8CFFC000AA33FFF81B57C3FF800D533C033C4CF0C3E41233D8",
      INIT_76 => X"C31043300070C810CC001B30C10C320070C810CC001C32043300070C41CCC204",
      INIT_77 => X"1C31043300070C810CC001C32043300070C810CC001C32043300070C810CC001",
      INIT_78 => X"00B0208CC02C0823300B0E04CC02C3813300B0208CC02C38FFFFFFFF3810CC00",
      INIT_79 => X"AAA70D55530D55530D555C35570C0700B0D04CC02C0823300B0D04CC02C38133",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDR(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDR(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(3 downto 2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => o_DOUT(3 downto 2),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_0,
      ENBWREN => o_DOUT0,
      INJECTDBITERR => NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => o_DOUT1,
      WEA(2) => o_DOUT1,
      WEA(1) => o_DOUT1,
      WEA(0) => o_DOUT1,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_DRAM__parameterized5\ is
  port (
    o_DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    RAM_reg_1_0 : in STD_LOGIC;
    o_DOUT0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RAM_reg_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_DRAM__parameterized5\ : entity is "DRAM";
end \termprj_top_gfx_top_0_0_DRAM__parameterized5\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_DRAM__parameterized5\ is
  signal NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0 : label is "inst/video_main/CHARRAM_PX6/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of RAM_reg_1 : label is "inst/video_main/CHARRAM_PX6/RAM";
  attribute bram_addr_begin of RAM_reg_1 : label is 0;
  attribute bram_addr_end of RAM_reg_1 : label is 16383;
  attribute bram_slice_begin of RAM_reg_1 : label is 2;
  attribute bram_slice_end of RAM_reg_1 : label is 3;
  attribute ram_addr_begin of RAM_reg_1 : label is 0;
  attribute ram_addr_end of RAM_reg_1 : label is 16383;
  attribute ram_offset of RAM_reg_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_1 : label is 2;
  attribute ram_slice_end of RAM_reg_1 : label is 3;
begin
RAM_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000001500001541000015410000040000001555000010550000000000001555",
      INIT_01 => X"BFFF0000BFFF1004BFFF00153FF0000000001004000040000000155500001555",
      INIT_02 => X"B7FF1541B5570001BD5F1001BFFF0040BFFF1001BFFF0410BFFF1555BFFF0000",
      INIT_03 => X"B5571555BFF71555B5571555BFFF1000BFFF1001B7570001B7FF0000BFFF1555",
      INIT_04 => X"555500503FFF00013FFF1555BFFF0001BFFF1541BFF71055BFFF1555BFFF0055",
      INIT_05 => X"0000555400000540400014050000000005500140555410015554000114101001",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF0011D100000040000000400000000000500000000000000050000000",
      INIT_08 => X"4510113122300330451011312230000075101131310000004510113123000000",
      INIT_09 => X"751121117D200000751121113120000075112111312000007511211131300000",
      INIT_0A => X"75111131233000007510103123200000751011745000011075109975A3300330",
      INIT_0B => X"8000000000000000000033318812300000003331011230007511211312300000",
      INIT_0C => X"3330000000000000000000000000000000003FF94888000000003331CCC00000",
      INIT_0D => X"0000000000000000C8C6CC4CC400000022200000000000007770000000000000",
      INIT_0E => X"001C0408080F209EAF33C6AAAE2F00320A212628381F8D0C340B0E01000000C0",
      INIT_0F => X"00000000040C0008000804080C000C0D281A0004140001040C0C080000000000",
      INIT_10 => X"00000100001000002221311F301223200316D88F3702220002321CFFF3002310",
      INIT_11 => X"0000240040020000001310000001310000222233332222000000033333300000",
      INIT_12 => X"0000240044C2000000002004800200000000240004C200000000240004C20000",
      INIT_13 => X"002110FD33310000000000101111000000111119542120001000022661011000",
      INIT_14 => X"01213FF8EA76400001213FF9EA77400000000200220000003323332563222121",
      INIT_15 => X"5535033042120000553504404212000001213FFBFB44400001213FFBEA744000",
      INIT_16 => X"00000010200C0004142C202F18390F03333C2B23170A0E2C0003008000C00000",
      INIT_17 => X"00000000000000000800080C1C00000008000C0C080000000000000000000000",
      INIT_18 => X"1332123881021000033210088101221000031008820300000000003B90000000",
      INIT_19 => X"00021100330103110000221031B1220010220000025150000200203305120000",
      INIT_1A => X"0103231CD10210100030230DD031110042E0BA210040C6CC0000001333333330",
      INIT_1B => X"00002033111200101333222ED11113011033222EF21120002103322DD1013100",
      INIT_1C => X"0000377F77731100000000337720010100000033131022100020001330221201",
      INIT_1D => X"022222A99A2222200222208888022220033000C88C000330BF3BBFFB777FB7B0",
      INIT_1E => X"00000000000000000000000000000000080DC80FE08CD080232955DEAD559232",
      INIT_1F => X"00000000000000003BBF355DD9E7840000000011220000000000001111000000",
      INIT_20 => X"0000CB6F2780000000021245300000000000003E763440000000030653000000",
      INIT_21 => X"000131744713100000001203302100000000C3A7A3000400000219F337602000",
      INIT_22 => X"000000133033000000000003203000000000003333000000001357C00C753100",
      INIT_23 => X"0030002033900C00001000400000000000000000030300000000003331033200",
      INIT_24 => X"0000003302000000000002000302000000030114000000000020313323000000",
      INIT_25 => X"0000000CEC000000088CCCECFDECCC88000048CDFDC840000000008CCC800000",
      INIT_26 => X"0000251233A32100000002000000000000000E8CDDEB600400000088C0800000",
      INIT_27 => X"000000011000000000404FA7274400000000255E7E3000000040CFA727440000",
      INIT_28 => X"DFF76EDCCCD67DFDDFF77FFCCFF77DFDEFF77CDFFDC77DFDEFF77CDDDDC77DFD",
      INIT_29 => X"00C0130CC0310C0000C0131303230C0000F0131FF1310C00DFE76EDCCCD66EFD",
      INIT_2A => X"01312767677033100003132222332100000011300330000000C0323031310C00",
      INIT_2B => X"0000030000000000040000000000004000000114110000000000000100000000",
      INIT_2C => X"323320AFEA03032302FBF8A02A8DBF20323330ACEA02332302FBD8A02A8EBF20",
      INIT_2D => X"A7E7A7FD529F91114444CCCCD16FFF77000001133775DDC7CCC8CEF86F82EEED",
      INIT_2E => X"68C0301220100000546480074804008C00000C00010CCCD03321221200000000",
      INIT_2F => X"2800301220100000101220074804008CD111001220100000100000074804008C",
      INIT_30 => X"3300001122210110000444880000404000000023200002104484400040004040",
      INIT_31 => X"0000001D010000000000000000000000000001122212011048C0000040004040",
      INIT_32 => X"00000112112000008CC000840048000011000222111000100044400800004440",
      INIT_33 => X"0000005005000000840BA662266AB04800001111130000008C40840008444000",
      INIT_34 => X"0366A9DC0480000077F55F7777777F7F00000000000000000000001001000000",
      INIT_35 => X"0000000000031123001122330120000003222110000000000322211000000000",
      INIT_36 => X"0000000000030000000000000003300000000000000310000000000000031123",
      INIT_37 => X"5555075EE57000001111015BB51000001111055FF55000001111047DD7400000",
      INIT_38 => X"55401754A8FF0188202000200002E0850000A400A92055645575A179015B41E9",
      INIT_39 => X"DD00F7F6A96A546B0577661200AA027B0000AAFED5574340169FE6812B71E415",
      INIT_3A => X"9655000000002FEA1544024391130000FA99956BAAFF9550E866559401504000",
      INIT_3B => X"00005AA5D538AA80000E01AF0B6F94005665F3FF55AAA405FFF05AAA2B71E415",
      INIT_3C => X"5AC0FC50A01655A9953F6540AA56BD9A69953EAA50E9AAAA819530005000A000",
      INIT_3D => X"0FEA5757054359551A450000D400A57A55594E9FAF5A56AA05AA9540169F268A",
      INIT_3E => X"A96557BA956656E54000958095956A655959AAAC9BE5FD695955016A55300000",
      INIT_3F => X"A95AFB95F9ABA6B540006D56BA695555E965FAAAFA555695C005969556A50700",
      INIT_40 => X"A17F015155FC42355551A03540005550A16A015A41C155F1A3D6015955055000",
      INIT_41 => X"00000000A00055BA000000000000026518E316EA0AC10BF00000000000000000",
      INIT_42 => X"000000000000000040006D50BA605540E960FAA0FA405694C030941057408000",
      INIT_43 => X"0000000000005000A155015442C55F00A3C5015540555055A095015943295600",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000BF9A69953EAA50E9AAAA8195300000000000",
      INIT_46 => X"0000000000000000000040005550A16A015A41C155F1A3D60159550550000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"D42CD42C542CD42CD42CD42CD42CD42CD42CD42CD42C542C542C542C002C0000",
      INIT_4B => X"000003A0542C542C542C142CD42CD42CD42CD42CD42CD42C542CD42CD42CD42C",
      INIT_4C => X"1FFF0FFD0F750FFD1FFDD555DFFDDFFDDFFDDFFD54DEC555C555B155000E0000",
      INIT_4D => X"000000000380C555C555555537FDDFFDDFFDDFFD1FFD0FFDFF55FFFFFFFFDFFD",
      INIT_4E => X"EA51EA50EA50E650EA5055546A54EA5455545554555555513802000300000000",
      INIT_4F => X"000000000000000231525555555555445554EA5CEA50EA50FFFFFFFFFFFFFFFF",
      INIT_50 => X"93B093B093B013B093B04355937593B055551555152C03EC0000000000000000",
      INIT_51 => X"0000000000000000000EE02C15411555555513B0934101B0937FFFFFFCFF937F",
      INIT_52 => X"850E850585068550850685558506850E8555854B000800000000000000000000",
      INIT_53 => X"0000000000000000000000000E0B854B85558550850685558506850F850F8506",
      INIT_54 => X"0003000300030003100300030003000300030003000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000300030003000310030003000300031003",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"055334901442141608110CF5050444CD414111335050444CD014111335000820",
      INIT_69 => X"444111335060444CD014211335070444CD11104412CD50482045108D415208D5",
      INIT_6A => X"3541508405336115501480148115510521051414CD845608110CD504C2841B35",
      INIT_6B => X"506044441106CD11335050444CD41411FF1335050444CD0142110CD504428443",
      INIT_6C => X"5582C88415433443344CD182E114337114CF5044204433D4120844CD01411133",
      INIT_6D => X"30A110CD404428443354120A110CD845108845442284550CDF710555335DF115",
      INIT_6E => X"0000000094E4065A991D0201000030042140002110A58010C084100044000340",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"14CF5044204433D4120844CD01411133506044441106CD11335050444CD41411",
      INIT_75 => X"108845442284550CDF710555335DF1155582C88415433443344CD182E1143371",
      INIT_76 => X"428443354110A110CD504F3D5104204130A110CD404428443354120A110CD845",
      INIT_77 => X"4428443354110A110CD504428443350110A110CD504428443354110A110CD504",
      INIT_78 => X"5050444CD418111334050444CD014211335060444CD41421FFFFFFFF2110CD40",
      INIT_79 => X"1551045555045552081548204104110410444CD414111335060844CD01411133",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => o_DOUT(1 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_0,
      ENBWREN => o_DOUT0,
      INJECTDBITERR => NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_0(0),
      WEA(2) => RAM_reg_0_0(0),
      WEA(1) => RAM_reg_0_0(0),
      WEA(0) => RAM_reg_0_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000001150C005545000055450000140000305555000051550000000000005555",
      INIT_01 => X"0FFC00000FFC10040FFC00550000000000001004000040000000555500005555",
      INIT_02 => X"03FC5545000001050C0C5105000001400FFC50050FFC14500FFC155500000000",
      INIT_03 => X"000055550FF0155500001555000050000FFC50050300000503FC000000001555",
      INIT_04 => X"000015500FFC00110FFC5555000000050FFC55450FF015550FFC155500000155",
      INIT_05 => X"0000555400000540400014050000000005500540555450155554001114101011",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF00115100000040000000400000000000500000000000000050000000",
      INIT_08 => X"CE21223111311110CE21223111300000FE21223111000000CE21223111200000",
      INIT_09 => X"FE21222275100000FE21222231100000FE21222231100000FE21222231100000",
      INIT_0A => X"FE21223111100000FE21223111200000FE2122FDD0000110FE21EEFDD1311110",
      INIT_0B => X"C00000000000000000003331EE2220000000333122222000FE21222311100000",
      INIT_0C => X"5553000000000000666300000000000000003BB98888000000003331888C0000",
      INIT_0D => X"0000000000000000FFFFCCCCCC00000055530000000000005553000000000000",
      INIT_0E => X"10100404040409155599655515152A1915050506065565A59514050100004040",
      INIT_0F => X"0000000404040804080404040408050516150404142001040404040000000000",
      INIT_10 => X"0003020000203000322322EBF2222230022EBBABFE2222000322EAABBEE22230",
      INIT_11 => X"33332FCC88E22222003223000032230000222233332222000000023333203000",
      INIT_12 => X"33332FCC88A22222333323444422222233332FCC88A2222233332FCC88A22222",
      INIT_13 => X"003333EF2222200000000032222200000032222EEE3220003333322FF2222222",
      INIT_14 => X"EE523BF9D99AC000EE523BF9D999C00000000333223000002232222DD2222322",
      INIT_15 => X"EE3E3553F2220000EE3E3663F2220000EE523BFBF988C000EE523BFBD998C000",
      INIT_16 => X"0000101010000404141418141515252919161515151515051910004080400000",
      INIT_17 => X"0000000000000000000404141408080804080404040000000000000000000000",
      INIT_18 => X"3222322DD22222230222223DD22222300002222ED22230000000032EE2200000",
      INIT_19 => X"000333333AAA13220000333322BA22223322000032AAA220033323EEAA222230",
      INIT_1A => X"0332322DD11322303333231DD132232266EBBA667777F7CC033BBBBBAE333330",
      INIT_1B => X"03332322222222203232222EE22223233322222EF22320003332232EE2132200",
      INIT_1C => X"00002BAEBAAF110000000033EBA2110200000022232322200320032333223222",
      INIT_1D => X"033333FEEF333330033330CCCC033330033000CCCC000330BFFBBFF7777FBFF0",
      INIT_1E => X"000000000000000000000000000000000CCBC809908CBCC0322EEEA99AEEE223",
      INIT_1F => X"00000000000000003FDD766666EB8C0000000000330000000000003300000000",
      INIT_20 => X"0004CDDC55800000000333FA000000000000049D89988C000000022EA0200000",
      INIT_21 => X"000001122110000000000011110000000444CD989144840000033FA11EA33000",
      INIT_22 => X"0000003232230000000000032230000000000033330000000000112662110000",
      INIT_23 => X"00D0033312F00400002000C00000000000033333333330000000002232232300",
      INIT_24 => X"00000021030000000000033001030000000233FF0000000000F0231132000C00",
      INIT_25 => X"0000008C5C800000084CC4667664CC48000084C676C480000000084464480000",
      INIT_26 => X"00322EA10D823300000000000000000000000E8CFFEBBCCC00000084C8800000",
      INIT_27 => X"000000111100000004484D989988400000322EACC82300000444C99899884000",
      INIT_28 => X"EFEB9DDDDDD8BEFEEFEAAFFDDFFAAEFEEFEAAFFFFFFAAEFEEFEAAFFFFFFAAEFE",
      INIT_29 => X"0083112EE2113800008300112110380000B3001DD1003800EFD99DDDDDD88CFE",
      INIT_2A => X"0012212021121000000101001111200000000212211000000083011211003800",
      INIT_2B => X"0000020000000000000000200200000000002106000200000000002002000000",
      INIT_2C => X"0133344DC44203101137E446444E73110133244EC44333101137E446444F7311",
      INIT_2D => X"67EBABAABBABE2228888CCCCF2AFFBBF000003223F999D57CCCCCEE46FAEEEEE",
      INIT_2E => X"AB80203223100000A8B880CA884444C400000800020444603322223300C00000",
      INIT_2F => X"2B00203223100000202220CA884444C4A222003223100000200000CA884444C4",
      INIT_30 => X"220030332222032000044448888BAC800010001311000220CC4CC00C888BAC80",
      INIT_31 => X"000000EBEE000000000000000000000033003333222303204440000C888BAC80",
      INIT_32 => X"00001112222000004480008888880000110011111220032000CCCC08888BAC80",
      INIT_33 => X"00000055A5000000CCCBBBBBBBBBBCCC000111222200000044C0C88888448000",
      INIT_34 => X"A9999999CCC00000AAFBBFAAAAAAAFAF00000000000000000000001561000000",
      INIT_35 => X"0000000000032222222222223330000021111111000000002111111100000000",
      INIT_36 => X"0000000000030000000000000003300000000000000320000000000000032222",
      INIT_37 => X"AAAA3FDDDDF00000222232677620000022223EEFFEE00000EEEE3EFDDFE00000",
      INIT_38 => X"A000FEFCABAA0288202000200002A08A000000000540AA00A000AC00EAA0A800",
      INIT_39 => X"BBFFAAAE0000010050001444000000400000000015545400AAAAAABEAAEFAFFE",
      INIT_3A => X"55550000000000004011015454540000000000000000555501005555EAA0A800",
      INIT_3B => X"00000000154055400000000004000000000004000000555500000000AAEFAFFE",
      INIT_3C => X"00150155055555555540000000000000000040005500555555554000A000A000",
      INIT_3D => X"50005454555455555555400000000000000050000055555555555555AAAAAABA",
      INIT_3E => X"0000000000000000000000000000000000000001000001555555555555450000",
      INIT_3F => X"0000000000000000000000000000000000000000000055551555555555555400",
      INIT_40 => X"AC00EAA5AA01A845A015AD45A800A000AC00EAA0A814A005AC15EAA1A555A000",
      INIT_41 => X"00000000AC00A000000000000000000001040000001500000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000055541540555054000000",
      INIT_43 => X"000000000000A000AC15EAA5A815A055AC15EAA5A955A555AD55EAA5A855A054",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000004000550055555555400000000000",
      INIT_46 => X"00000000000000000000A800A000AC00EAA0A814A005AC15EAA1A555A0000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"14B814B854B814B814B814B814B814B814B814B814B854B854B854B8E0B80000",
      INIT_4B => X"000002FC54B854B854B814B814B814B814B814B814B814B854B814B814B814B8",
      INIT_4C => X"0FFDAFFCAF05AFFC8FFC00000FFC0FFC0FFC0FFC540F85558555C155000B0000",
      INIT_4D => X"0000000002F885558555555503FC0FFC0FFC0FFC8FFCAFFC0055000000000FFC",
      INIT_4E => X"5A815AAA5AAA52AA5AAA00041A845A84555455545555555B2F8B000200000000",
      INIT_4F => X"000000000000000BC15B55555555556455545A805AAA5AAA0000000000000000",
      INIT_50 => X"FE08FE08FE084E08FE084800FE05FE085555155515B802B80000000000000000",
      INIT_51 => X"0000000000000000000BBEB81571155555554E08FE042408FE0000000200FE00",
      INIT_52 => X"E517E528E513E552E513E555E513E517E555E56E002F00000000000000000000",
      INIT_53 => X"0000000000000000000000000BEEE56EE555E552E513E555E513E510E510E513",
      INIT_54 => X"0002000200020002000200020002000200020002000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000200020002000200020002000200020002",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0C00010030008020010300010C004C004200020000C004C00020002001000000",
      INIT_69 => X"0800130000800080042001200108000800120000200100C00848002003000201",
      INIT_6A => X"040200000C002130803000200020800C000C04200080C0020300100800003000",
      INIT_6B => X"00800480000800020000C000C0042000FF2000080008000200130011080000C0",
      INIT_6C => X"00009500200000000000000090200011200000C0044800002000080002001200",
      INIT_6D => X"0000300100C0004C004020000200040C00040C000144C00005400C0000150130",
      INIT_6E => X"0000000000000004010000000000000000004000000004040000000000000015",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"200000C004480000200008000200120000800480000800020000C000C0042000",
      INIT_75 => X"00040C000144C00005400C000015013000009500200000000000000090200011",
      INIT_76 => X"0000C0040200013001008000120004030000300100C0004C004020000200040C",
      INIT_77 => X"C0000C004420000200100C00008004020000300100C0004C0040200003001008",
      INIT_78 => X"10C0008000200120000C0048000200020000C000C0002000FFFFFFFF00300100",
      INIT_79 => X"2A0000A80000A80000A800028000800000008000200130000800480002001200",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(3 downto 2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => o_DOUT(3 downto 2),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_0,
      ENBWREN => o_DOUT0,
      INJECTDBITERR => NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_0(0),
      WEA(2) => RAM_reg_0_0(0),
      WEA(1) => RAM_reg_0_0(0),
      WEA(0) => RAM_reg_0_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_DRAM__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    RAM_reg_0_0 : in STD_LOGIC;
    o_DOUT0 : in STD_LOGIC;
    RAM_reg_0_1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RAM_reg_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_DRAM__parameterized6\ : entity is "DRAM";
end \termprj_top_gfx_top_0_0_DRAM__parameterized6\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_DRAM__parameterized6\ is
  signal NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0 : label is "inst/video_main/CHARRAM_PX7/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of RAM_reg_1 : label is "inst/video_main/CHARRAM_PX7/RAM";
  attribute bram_addr_begin of RAM_reg_1 : label is 0;
  attribute bram_addr_end of RAM_reg_1 : label is 16383;
  attribute bram_slice_begin of RAM_reg_1 : label is 2;
  attribute bram_slice_end of RAM_reg_1 : label is 3;
  attribute ram_addr_begin of RAM_reg_1 : label is 0;
  attribute ram_addr_end of RAM_reg_1 : label is 16383;
  attribute ram_offset of RAM_reg_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_1 : label is 2;
  attribute ram_slice_end of RAM_reg_1 : label is 3;
begin
RAM_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"B5570000B5570550B55700000000000000010550000040000000000000000000",
      INIT_02 => X"BFFF0000BFFF0000BFFF0000AAAA0000B5570000B7570000B7F70000AAAA0000",
      INIT_03 => X"BFFF0000BFFF0000BFFF0000AAAA0000BFFF0000B7770000BFFF0000AAAA0000",
      INIT_04 => X"555500053FFF00003FFF0000AAAA0000BFFF0000B7770000BFFF0000AAAA0000",
      INIT_05 => X"0000555400001550500050010000000010040000555000005554000055140000",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF00004000000040000000400000000000500000000000000050000000",
      INIT_08 => X"1111113123323000111111312300000011111131230000001111113123000000",
      INIT_09 => X"1112111312300000111211131230000011121113123000001112111313300000",
      INIT_0A => X"1112113123323000111100312331111111111131233113301111113123323000",
      INIT_0B => X"8000000000000000000000020000000000000002001230001112123123200000",
      INIT_0C => X"000000000000000033100000000000000000000E88C000000000000200400000",
      INIT_0D => X"0000122222210000488D4C888080000033300000000000000000000000000000",
      INIT_0E => X"00000C040A0B042A384C4E07085D0C3C22351A181CB3D1018F360300000000C0",
      INIT_0F => X"0000000000040800000014180C0000011C0E0828040103020C00000000000000",
      INIT_10 => X"0000000000000000230211333301A320031229BB932232000232103113320202",
      INIT_11 => X"0000240051020000011010132101011000333211112333000000021000200000",
      INIT_12 => X"0000240055C200000000240055C200000000240015C200000000240015C20000",
      INIT_13 => X"002110B533310000000000101D11000000111111902120001000022951011000",
      INIT_14 => X"4531237DEEB380004531235DEEB3B00000000102212000003323322913222121",
      INIT_15 => X"403000002002000088300330200200004531237FFF8080004531237FEEB08000",
      INIT_16 => X"00001020303D0708041D111D183B0D013F2F2B24183F0E013A320000C0000000",
      INIT_17 => X"00000000000000000804082C003C0C0000080C0C040000000000000000000000",
      INIT_18 => X"3332123F710210000321100F7101221000031000720300000000003F50000000",
      INIT_19 => X"0001100303713110000021000192200022000000005110000000203351120000",
      INIT_1A => X"01032319321210100030231B2131110071E28B3F3773FFFC0000000333330123",
      INIT_1B => X"00002033331200103333222A511113000333222A320130002103322910330000",
      INIT_1C => X"0000B33733331230000001333031331000003000130200200200000103022100",
      INIT_1D => X"0210321111230120021030000003012002100000000001206D19BDEEE5400CA0",
      INIT_1E => X"000000032000000000000002100000000385CD3333DC5830210009AAAA900012",
      INIT_1F => X"000000000000000032FF11159D70400000000111222000000000011111100000",
      INIT_20 => X"000C4B76FB0000000000128900000000000000FB673480000000000A93300000",
      INIT_21 => X"0001310000131000000012200221000000CC4FB67FCCCCC0000219F22B712000",
      INIT_22 => X"0000013123100000000000233320000000000000210000000013104444013100",
      INIT_23 => X"0010023B32033000001000800000000000000000030303000000031023310000",
      INIT_24 => X"0000000000000000000000000000000000003000013000000003001232000000",
      INIT_25 => X"0000088EEE880000088CCCEEFEECCC8800080CCCFCCC0800000080CCECC08000",
      INIT_26 => X"0003298233F020000000000020000000000003DE31EBA7000008408CCC048000",
      INIT_27 => X"000000111100000000CCCB76374800000000399F723000000CCCCB763748CCC0",
      INIT_28 => X"9FFFF655477DFDF99FFFC755477CFDF9AFFFC475474CFDF9AFFFC456654CFDF1",
      INIT_29 => X"0401230A6032104004023138402320400432103A630110409FFFF655466CEEF9",
      INIT_2A => X"0131223332233210000133333333200000002313033110000402320843131040",
      INIT_2B => X"0000000020000000000030000000000000000011101000000000000200000000",
      INIT_2C => X"00232228822302002333B2E00E2911320023322882223200231192E00E2A2132",
      INIT_2D => X"C7C78B7557F911534444CCC55E8FFB44000000113777DDD4CC0C84C86F4A2EED",
      INIT_2E => X"AC00001330000000544430C33800088008840088842000103111232200400000",
      INIT_2F => X"A0300013300000001809A0C3380008801110001330000000190480C338000880",
      INIT_30 => X"300001000000001040000480CCCC1040000000131000001070804408CCCC1040",
      INIT_31 => X"000000110100000000000000000000000000001122200010448C0044CCCC1040",
      INIT_32 => X"000000111100000088C008CCCC040000100000110000001080888400CCCC1440",
      INIT_33 => X"0000005005000000840BB570075BB048000001113000000048C48CCCC0400000",
      INIT_34 => X"476665500000000033F66F1111113F7F00000000000000000000001001000000",
      INIT_35 => X"0000000000030112001122330120000000122233012000000322211000000000",
      INIT_36 => X"0000000000030000000000000003300000000000000330000000000000030100",
      INIT_37 => X"00000031130000000000000FF000000000000003300000000000031332300000",
      INIT_38 => X"D5405151A0F06320E00000C020005051008054000030F699D55657A6155F05A7",
      INIT_39 => X"003F470EA95A506B553FA845008A01850000BFFAAA5550900155F657E21FBF35",
      INIT_3A => X"655A000000002BFA1555090E25530000EA9955AB56AA65557BBDA55515000500",
      INIT_3B => X"0000AA995578AAA0000201AB2B5F50005D67FEB25565AAA094CF7DEFE21FBF35",
      INIT_3C => X"56AF5415EA01A555A50F6540AA56B9996555FFEB543FAAAA5A697C0000000000",
      INIT_3D => X"3FA55555C000995582410000C00065EA5555265C7D5A955A405AAA5401550654",
      INIT_3E => X"A96957BA959A5A99400058005595AA65656502A955AA07559559A405557F0000",
      INIT_3F => X"A996D695E9AF96B500005565F6695555A595FFFAA5555560FFF0655A55695180",
      INIT_40 => X"57C015A1F76805F9D554575D0500D54056AB155A0527D57C051515A5FF545000",
      INIT_41 => X"000000000000D55B000000000000056725A2AFF905A4003F0000000000000000",
      INIT_42 => X"000000000000000000005560B6405550A590FFF0A5405569FFF865405F400000",
      INIT_43 => X"00000000000000005F0015050500D555FC0115F50505D5690169156905E2D540",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000BB996555FFEA543FAAAA5A697C0000000000",
      INIT_46 => X"000000000000000000000500D54056AB155A0527D57C051515A5FF5450000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"D42CD42C542CD42CD42CD42CD42CD42CD42CD42CD42C542C542C542C042C000C",
      INIT_4B => X"000000C0142C542C542C542CD42CD42CD42CD42CD42CD42C542C142C142CD42C",
      INIT_4C => X"1FFF0FFD0FDD0FFD5FFDFFFFDFFDDFFDDFFDDFFD537D1555C555C55500380000",
      INIT_4D => X"0000000000E0C555C55555554DFDDFFDDFFDDFFD5FFD55550055000077005FFD",
      INIT_4E => X"EA54EA50EA50DD50EA55FFF46A54EA545554555455555554E012000200000000",
      INIT_4F => X"00000000000000028C525555555555445554EA5CEA5555550000555C55715555",
      INIT_50 => X"93B053B093B007B0555500FF937F93B055551555153C0EAC0000000000000000",
      INIT_51 => X"00000000000000000003382C151C1555555507B0934140559370555555559355",
      INIT_52 => X"850685408506855485058500850685068555854B00F800000000000000000000",
      INIT_53 => X"00000000000000000000000003AB854B85558554850685558506850B850B8506",
      INIT_54 => X"0003000300035503100310030003000300030003000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000300030003000310030003000300030003",
      INIT_56 => X"0000000000000001000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"1AA37D6868609868816A0DDA1985A8DC86A16A3721989A8DC84A16A372121041",
      INIT_69 => X"A8E26A3721089A8DC86A06A3721285A8DF2A189863DDA18A09AA980786A882F6",
      INIT_6A => X"768698161A37E6AA88683868F6AAEA1A1E1A1868DF9AA0826A0DDA18E058677E",
      INIT_6B => X"21285A8A1618DFAA3721989A8DC84626FFA3721985A8DC86A06A0DDA18605A83",
      INIT_6C => X"AA2055586AA37AA3768DC82026A83756A8DEA18609A837A86081A8DC86A16A37",
      INIT_6D => X"2816A0DDA18605A8376860816A0DE5AA2801AA860BDAAA0DC55A1AAA37BFF6AA",
      INIT_6E => X"3C0D2D5AAF20FDCB88FB8B5A699A8E81E42DBF0C952036DA7A7290D9EFF07144",
      INIT_6F => X"30505D3260090045B918FD5659D8F89D503E7EFA7FC3E630FF1ED5CD60419497",
      INIT_70 => X"000C0C3EF3C3F3FFC803AD1567FFB338E6F2D6A32EEBA752C69DB5EA854F2900",
      INIT_71 => X"00000000000000000000020F76903EA0999198954284C03C3BFF4C00C01730C0",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"A8DEA18609A837A86081A8DC86A16A3721285A8A1618DFAA3721989A8DC84626",
      INIT_75 => X"2801AA860BDAAA0DC55A1AAA37BFF6AAAA2055586AA37AA3768DC82026A83756",
      INIT_76 => X"605A8376861816A0DDA18F75AA0205862816A0DDA18605A8376860816A0DE5AA",
      INIT_77 => X"8605A8376861816A0DDA18605A8376862816A0DDA18605A8376061816A0DD818",
      INIT_78 => X"21A89A8DC84226A3721A85A8DC86A06A3721889A8DC86606FFFFFFFF06A0DDA1",
      INIT_79 => X"6AAA85AAA185AAA081AA8206A185A289985A8DC84A26A3721881A8DC84A16A37",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => RAM_reg_0_1(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => RAM_reg_0_1(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => D(1 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_0,
      ENBWREN => o_DOUT0,
      INJECTDBITERR => NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_2(0),
      WEA(2) => RAM_reg_0_2(0),
      WEA(1) => RAM_reg_0_2(0),
      WEA(0) => RAM_reg_0_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000005400005504000055040000100000005554000041540000000000005554",
      INIT_01 => X"0000000000000550000000142A000000800205500C0040000000555400005554",
      INIT_02 => X"0FFC55040FFC00040FFC400400000000000040040300000003F0555400000000",
      INIT_03 => X"0FFC55540FFC55540FFC5554000040000FFC0000033000040FFC000000005554",
      INIT_04 => X"000001550FFC00040FFC5554000000040FFC5504033011540FFC555400000154",
      INIT_05 => X"0000555400001550500050010000000010040500555040045554000455144004",
      INIT_06 => X"0000000000000000550000000000000000000000000000005500000000000000",
      INIT_07 => X"FFFFFFFF00004000000040000000400000000000500000000000000050000000",
      INIT_08 => X"2221223111311000222122311120000022212231112000002221223111200000",
      INIT_09 => X"2221222311100000222122231110000022212223111000002221222311100000",
      INIT_0A => X"2221223111311000222122311131111122212231113111102221223111311000",
      INIT_0B => X"C000000000000000000022210000000000002221222220002221223111100000",
      INIT_0C => X"22230000000000003333000000000000000022E98880000000002221CCC00000",
      INIT_0D => X"0000111111110000FBFFCCCC8CC0000011130000000000002223000000000000",
      INIT_0E => X"2010000404041515166665251655A51505051516160959A92405010200004040",
      INIT_0F => X"0000000004040408080814140408090916150414240505010408000000000000",
      INIT_10 => X"0000022222200000322233311322E23002222FFDD33322300322223113222233",
      INIT_11 => X"33332FFFAAE22222032221111112223000333222222333000000022222200000",
      INIT_12 => X"33332FFFAAA2222233332FFFAAA2222233332FFFAAA2222233332FFFAAA22222",
      INIT_13 => X"003333AB22222000000000322AA200000032222EAA3220003333322BB2222222",
      INIT_14 => X"EE1223F9D99DC000EE1223D9D99DD00000000332222000002232222BB2222322",
      INIT_15 => X"E232366322220000EE32377322220000EE1223FBF98CC000EE1223FBD99CC000",
      INIT_16 => X"0010101010110504051519151515252915151516160515191511120040000000",
      INIT_17 => X"0000000000000000000414142814040804040404040404040000000000000000",
      INIT_18 => X"2222322BB22222220222223BB22222300002222AB22230000000332AA2220000",
      INIT_19 => X"000333322BA232200000333322B222222200033303A222200333232EA2222220",
      INIT_1A => X"0332322991132230333323199132232276EABB777777F7FC33BBBBF322231111",
      INIT_1B => X"03332333332222202232222AA22223223322222AB22120003332232AA2113200",
      INIT_1C => X"0000ABAA32221110000003322232332000002002233222200200000333322222",
      INIT_1D => X"0333222222223330033320000002333003300000000003309DD9BEEE66773BF0",
      INIT_1E => X"0000000100000000000000000000000002CED911119DEC2033031DDDDDD13033",
      INIT_1F => X"000000000000000031DF66666EB9C00000000000333000000000033300000000",
      INIT_20 => X"000CCDCCCDC00000000033FA20000000000004D8889880000000032EA0100000",
      INIT_21 => X"0000012222100000000000122100000000CCC98889CCCCC000033FA00EA22000",
      INIT_22 => X"0000032223300000000000323220000000000032230000000000122222210000",
      INIT_23 => X"0030331D13321030002000C00000000000322222232322000000322223230000",
      INIT_24 => X"0000000000000000000000003000000000002330331000000001033323000000",
      INIT_25 => X"0000084656480000084C446575644C4800088C46764C88000000884454488000",
      INIT_26 => X"00022EA11DA33000000000000000000000000FEAFFEBBBCC000888444C888000",
      INIT_27 => X"000001111110000000CCC9888988400000032EADDD2300000CCC89888988CCC0",
      INIT_28 => X"2FEFD999999DFEF22FEEFB9999BFEEF22FEEFBB99BBFEEF22FEEFBBBBBBFEEF2",
      INIT_29 => X"0803112BF21130800803011AE21030800833011BF11030802FDDD99999BDCCF2",
      INIT_2A => X"0012211111111200000000111111000000000121211000000803012AE1103080",
      INIT_2B => X"0000000000000000000010002002000000000008021000000000000020000000",
      INIT_2C => X"0113304554020110132664011046623101132045540331101326640110477231",
      INIT_2D => X"77FBBBAABBBE22A38888CC8BEE8FFB8C000000322FB99D55CC4444C46FAAEEEE",
      INIT_2E => X"A830003223000000A888A08AA8448CC8C8880088882000203222223300C00000",
      INIT_2F => X"A020003223000000240AA08AA8448CC82220003223000000260CB08AA8448CC8",
      INIT_30 => X"2000033300000020C0000448CCCFAC800000001310000020E040CC08CCCFAC80",
      INIT_31 => X"0000002FE200000000000000000000003000033333300020444400C8CCCFAC80",
      INIT_32 => X"0000003332000000444C08CCCC8800801000011100000020C0CCCC08CCCFAC80",
      INIT_33 => X"00000055A5000000CCFBAABAABAABFCC0000033220000000444C8CCCC8480000",
      INIT_34 => X"EDDDDDD110000000AAFAAFAAAAAAAFAF00000000000000000000001121000000",
      INIT_35 => X"0000000000032222222222223330000022222222333000002111111110000000",
      INIT_36 => X"0000000000030000000000000003300000000000000330000000000000032200",
      INIT_37 => X"EEEE323113200000222232277220000022223223322000002222331111300000",
      INIT_38 => X"AA80FFFFA3AFA220A00000802000A0A2008000005540A800AA800000FA00AA00",
      INIT_39 => X"FFEACEFA0000050000405510001001100000000000555500AAAAAAAAAEFAAAEF",
      INIT_3A => X"55550000000000004000055044540000000000000000555500005555FA00AA00",
      INIT_3B => X"00000000004055500000000014000000000000040000555555100000AEFAAAEF",
      INIT_3C => X"0000555500555555555000000000000000000000554055555555400000000000",
      INIT_3D => X"40005555155555555555500000000000000040010155555555555555AAAAAAAA",
      INIT_3E => X"0000000000000000000000000000000000005401000054555555555555400000",
      INIT_3F => X"0000000000000000000000000000000000000000000055550005555555555500",
      INIT_40 => X"0015FA05A855AA01AA810051AA00AA800000FA00AA40AA815555FA0500550000",
      INIT_41 => X"000000000000AA80000000000000000000040000055505400000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000055550000555050000000",
      INIT_43 => X"00000000000000000055FA55AA55AA950155FA05AA55AA955555FA55AA05AA95",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000554055555555400000000000",
      INIT_46 => X"00000000000000000000AA00AA800000FA00AA40AA815555FA05005500000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"14B814B854B814B814B814B814B814B814B814B814B854B854B854B884B8002C",
      INIT_4B => X"000000BC14B854B854B854B814B814B814B814B814B814B854B814B814B814B8",
      INIT_4C => X"0FFDAFFCAFC1AFFC0FFC00000FFC0FFC0FFC0FFC503C155585558555002F0000",
      INIT_4D => X"0000000000BE85558555555540FC0FFC0FFC0FFC0FFC00000055000040000FFC",
      INIT_4E => X"5AA05AAA5AAA40AA5A8000041A845AA05554555455555557BE1B000300000000",
      INIT_4F => X"0000000000000003F05B55555555556455545A805A8000000000000000010000",
      INIT_50 => X"FE083E08FE08920800000200FE00FE085555155515980BF80000000000000000",
      INIT_51 => X"000000000000000000022FB815B8155555559208FE044900FE0000000000FE00",
      INIT_52 => X"E513E549E513E554E510E500E513E513E555E56E00AF00000000000000000000",
      INIT_53 => X"00000000000000000000000002FEE56EE555E554E513E555E513E515E515E513",
      INIT_54 => X"0002000200020002000200020002000200020002000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000200020002000200020002000200020002",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0FF0014C3D811C3D043300070E08CC02C3823300B0E08CC02C0823300B000000",
      INIT_69 => X"CC823300B0108CC02C3813300B0208CC01B3308C320070C818CF6068C3F50553",
      INIT_6A => X"01C3E0470F00233F8C3CBC3C533F5F0F1F0F0C3C000CF5043300070C810C3C07",
      INIT_6B => X"B0208CCC230F013300B0E08CC02C0823FF300B0E08CC02C3813300070C810CC0",
      INIT_6C => X"FF41B57C3FE000E000C01141433D00033C0070C810CC001C3104CC02C3823300",
      INIT_6D => X"2043300070C810CC001C3104330000CF205CCFC8138CFF001EAF0FFF0035733F",
      INIT_6E => X"4150414CF3372702AAE4A0CCC534257478A114A86DE736E480F8971611050725",
      INIT_6F => X"450550440550551101418054551501000540010000D414450040021145151114",
      INIT_70 => X"5551514004140400115400415000044100040354411554441010001C15515455",
      INIT_71 => X"0000000000000000000000504545414555555551541515414000515515544595",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"3C0070C810CC001C3104CC02C3823300B0208CCC230F013300B0E08CC02C0823",
      INIT_75 => X"205CCFC8138CFF001EAF0FFF0035733FFF41B57C3FE000E000C01141433D0003",
      INIT_76 => X"810CC001C32043300070C801F30C10C32043300070C810CC001C3104330000CF",
      INIT_77 => X"C810CC001C32043300070C810CC001C32043300070C810CC001032043300040C",
      INIT_78 => X"B0E08CC02C0423300B0E08CC02C3813300B0D08CC02C3813FFFFFFFF13300070",
      INIT_79 => X"3FF608FFF208FFF504BFD412E608B208A08CC02C0823300B0D04CC02C0823300",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => RAM_reg_0_1(13 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => RAM_reg_0_1(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => CPU_DOUT(3 downto 2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_reg_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => D(3 downto 2),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_0,
      ENBWREN => o_DOUT0,
      INJECTDBITERR => NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_2(0),
      WEA(2) => RAM_reg_0_2(0),
      WEA(1) => RAM_reg_0_2(0),
      WEA(0) => RAM_reg_0_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_DRAM__parameterized7\ is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    prev_cas_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prev_cas_reg_1 : out STD_LOGIC;
    o_DOUT1 : out STD_LOGIC;
    o_DOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    i_ADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ROW_ADDR_reg[7]_0\ : in STD_LOGIC;
    FBTIMING_B : in STD_LOGIC;
    FBTIMING_A : in STD_LOGIC;
    OBJHL : in STD_LOGIC;
    FBTIMING_C : in STD_LOGIC;
    RAM_reg_1_6_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_DIN : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_DRAM__parameterized7\ : entity is "DRAM";
end \termprj_top_gfx_top_0_0_DRAM__parameterized7\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_DRAM__parameterized7\ is
  signal \^addr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \COL_ADDR_reg_n_0_[0]\ : STD_LOGIC;
  signal \COL_ADDR_reg_n_0_[1]\ : STD_LOGIC;
  signal \COL_ADDR_reg_n_0_[2]\ : STD_LOGIC;
  signal \COL_ADDR_reg_n_0_[3]\ : STD_LOGIC;
  signal \COL_ADDR_reg_n_0_[4]\ : STD_LOGIC;
  signal \COL_ADDR_reg_n_0_[5]\ : STD_LOGIC;
  signal \COL_ADDR_reg_n_0_[6]\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ODDBUF/prev_cas\ : STD_LOGIC;
  signal \ODDBUF/prev_ras\ : STD_LOGIC;
  signal RAM_reg_0_0_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_0_i_3_n_0 : STD_LOGIC;
  signal RAM_reg_0_0_n_0 : STD_LOGIC;
  signal RAM_reg_0_1_n_0 : STD_LOGIC;
  signal RAM_reg_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_3_n_0 : STD_LOGIC;
  signal RAM_reg_0_4_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_4_i_3_n_0 : STD_LOGIC;
  signal RAM_reg_0_4_n_0 : STD_LOGIC;
  signal RAM_reg_0_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_0_7_n_0 : STD_LOGIC;
  signal RAM_reg_1_1_i_1_n_0 : STD_LOGIC;
  signal RAM_reg_1_2_i_1_n_0 : STD_LOGIC;
  signal RAM_reg_1_5_i_1_n_0 : STD_LOGIC;
  signal RAM_reg_1_6_i_1_n_0 : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[0]\ : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[1]\ : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[2]\ : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[3]\ : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[4]\ : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[5]\ : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[6]\ : STD_LOGIC;
  signal \^o_dout1\ : STD_LOGIC;
  signal objbuf_ras_n : STD_LOGIC;
  signal prev_cas_i_1_n_0 : STD_LOGIC;
  signal \^prev_cas_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^prev_cas_reg_1\ : STD_LOGIC;
  signal NLW_RAM_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[7]\ : label is "COL_ADDR_reg[7]";
  attribute ORIG_CELL_NAME of \COL_ADDR_reg[7]_rep\ : label is "COL_ADDR_reg[7]";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_0 : label is 524288;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_0 : label is "EVENBUF/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg_0_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg_0_0 : label is 32767;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg_0_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg_0_0 : label is 0;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_1 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_1 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_1 : label is 0;
  attribute bram_addr_end of RAM_reg_0_1 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_1 : label is 1;
  attribute bram_slice_end of RAM_reg_0_1 : label is 1;
  attribute ram_addr_begin of RAM_reg_0_1 : label is 0;
  attribute ram_addr_end of RAM_reg_0_1 : label is 32767;
  attribute ram_offset of RAM_reg_0_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_1 : label is 1;
  attribute ram_slice_end of RAM_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_2 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_2 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_2 : label is 0;
  attribute bram_addr_end of RAM_reg_0_2 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_2 : label is 2;
  attribute bram_slice_end of RAM_reg_0_2 : label is 2;
  attribute ram_addr_begin of RAM_reg_0_2 : label is 0;
  attribute ram_addr_end of RAM_reg_0_2 : label is 32767;
  attribute ram_offset of RAM_reg_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_2 : label is 2;
  attribute ram_slice_end of RAM_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_3 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_3 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_3 : label is 0;
  attribute bram_addr_end of RAM_reg_0_3 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_3 : label is 3;
  attribute bram_slice_end of RAM_reg_0_3 : label is 3;
  attribute ram_addr_begin of RAM_reg_0_3 : label is 0;
  attribute ram_addr_end of RAM_reg_0_3 : label is 32767;
  attribute ram_offset of RAM_reg_0_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_3 : label is 3;
  attribute ram_slice_end of RAM_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_4 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_4 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_4 : label is 0;
  attribute bram_addr_end of RAM_reg_0_4 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_4 : label is 4;
  attribute bram_slice_end of RAM_reg_0_4 : label is 4;
  attribute ram_addr_begin of RAM_reg_0_4 : label is 0;
  attribute ram_addr_end of RAM_reg_0_4 : label is 32767;
  attribute ram_offset of RAM_reg_0_4 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_4 : label is 4;
  attribute ram_slice_end of RAM_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_5 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_5 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_5 : label is 0;
  attribute bram_addr_end of RAM_reg_0_5 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_5 : label is 5;
  attribute bram_slice_end of RAM_reg_0_5 : label is 5;
  attribute ram_addr_begin of RAM_reg_0_5 : label is 0;
  attribute ram_addr_end of RAM_reg_0_5 : label is 32767;
  attribute ram_offset of RAM_reg_0_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_5 : label is 5;
  attribute ram_slice_end of RAM_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_6 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_6 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_6 : label is 0;
  attribute bram_addr_end of RAM_reg_0_6 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_6 : label is 6;
  attribute bram_slice_end of RAM_reg_0_6 : label is 6;
  attribute ram_addr_begin of RAM_reg_0_6 : label is 0;
  attribute ram_addr_end of RAM_reg_0_6 : label is 32767;
  attribute ram_offset of RAM_reg_0_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_6 : label is 6;
  attribute ram_slice_end of RAM_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_7 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_7 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_7 : label is 0;
  attribute bram_addr_end of RAM_reg_0_7 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_7 : label is 7;
  attribute bram_slice_end of RAM_reg_0_7 : label is 7;
  attribute ram_addr_begin of RAM_reg_0_7 : label is 0;
  attribute ram_addr_end of RAM_reg_0_7 : label is 32767;
  attribute ram_offset of RAM_reg_0_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_7 : label is 7;
  attribute ram_slice_end of RAM_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_0 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_0 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_0 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_0 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_0 : label is 0;
  attribute bram_slice_end of RAM_reg_1_0 : label is 0;
  attribute ram_addr_begin of RAM_reg_1_0 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_0 : label is 65535;
  attribute ram_offset of RAM_reg_1_0 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_0 : label is 0;
  attribute ram_slice_end of RAM_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_1 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_1 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_1 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_1 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_1 : label is 1;
  attribute bram_slice_end of RAM_reg_1_1 : label is 1;
  attribute ram_addr_begin of RAM_reg_1_1 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_1 : label is 65535;
  attribute ram_offset of RAM_reg_1_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_1 : label is 1;
  attribute ram_slice_end of RAM_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_2 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_2 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_2 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_2 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_2 : label is 2;
  attribute bram_slice_end of RAM_reg_1_2 : label is 2;
  attribute ram_addr_begin of RAM_reg_1_2 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_2 : label is 65535;
  attribute ram_offset of RAM_reg_1_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_2 : label is 2;
  attribute ram_slice_end of RAM_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_3 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_3 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_3 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_3 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_3 : label is 3;
  attribute bram_slice_end of RAM_reg_1_3 : label is 3;
  attribute ram_addr_begin of RAM_reg_1_3 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_3 : label is 65535;
  attribute ram_offset of RAM_reg_1_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_3 : label is 3;
  attribute ram_slice_end of RAM_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_4 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_4 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_4 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_4 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_4 : label is 4;
  attribute bram_slice_end of RAM_reg_1_4 : label is 4;
  attribute ram_addr_begin of RAM_reg_1_4 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_4 : label is 65535;
  attribute ram_offset of RAM_reg_1_4 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_4 : label is 4;
  attribute ram_slice_end of RAM_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_5 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_5 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_5 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_5 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_5 : label is 5;
  attribute bram_slice_end of RAM_reg_1_5 : label is 5;
  attribute ram_addr_begin of RAM_reg_1_5 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_5 : label is 65535;
  attribute ram_offset of RAM_reg_1_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_5 : label is 5;
  attribute ram_slice_end of RAM_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_6 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_6 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_6 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_6 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_6 : label is 6;
  attribute bram_slice_end of RAM_reg_1_6 : label is 6;
  attribute ram_addr_begin of RAM_reg_1_6 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_6 : label is 65535;
  attribute ram_offset of RAM_reg_1_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_7 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_7 : label is "EVENBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_7 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_7 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_7 : label is 7;
  attribute bram_slice_end of RAM_reg_1_7 : label is 7;
  attribute ram_addr_begin of RAM_reg_1_7 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_7 : label is 65535;
  attribute ram_offset of RAM_reg_1_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1_7 : label is 7;
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[7]\ : label is "ROW_ADDR_reg[7]";
  attribute ORIG_CELL_NAME of \ROW_ADDR_reg[7]_rep\ : label is "ROW_ADDR_reg[7]";
begin
  ADDR(1 downto 0) <= \^addr\(1 downto 0);
  ADDRARDADDR(1 downto 0) <= \^addrardaddr\(1 downto 0);
  E(0) <= \^e\(0);
  o_DOUT1 <= \^o_dout1\;
  prev_cas_reg_0(0) <= \^prev_cas_reg_0\(0);
  prev_cas_reg_1 <= \^prev_cas_reg_1\;
\COL_ADDR[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ODDBUF/prev_cas\,
      I1 => OBJHL,
      O => \^prev_cas_reg_0\(0)
    );
\COL_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^prev_cas_reg_0\(0),
      D => i_ADDR(0),
      Q => \COL_ADDR_reg_n_0_[0]\,
      R => '0'
    );
\COL_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^prev_cas_reg_0\(0),
      D => i_ADDR(1),
      Q => \COL_ADDR_reg_n_0_[1]\,
      R => '0'
    );
\COL_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^prev_cas_reg_0\(0),
      D => i_ADDR(2),
      Q => \COL_ADDR_reg_n_0_[2]\,
      R => '0'
    );
\COL_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^prev_cas_reg_0\(0),
      D => i_ADDR(3),
      Q => \COL_ADDR_reg_n_0_[3]\,
      R => '0'
    );
\COL_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^prev_cas_reg_0\(0),
      D => i_ADDR(4),
      Q => \COL_ADDR_reg_n_0_[4]\,
      R => '0'
    );
\COL_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^prev_cas_reg_0\(0),
      D => i_ADDR(5),
      Q => \COL_ADDR_reg_n_0_[5]\,
      R => '0'
    );
\COL_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^prev_cas_reg_0\(0),
      D => i_ADDR(6),
      Q => \COL_ADDR_reg_n_0_[6]\,
      R => '0'
    );
\COL_ADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^prev_cas_reg_0\(0),
      D => i_ADDR(7),
      Q => \^addrardaddr\(1),
      R => '0'
    );
\COL_ADDR_reg[7]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^prev_cas_reg_0\(0),
      D => i_ADDR(7),
      Q => \^addr\(1),
      R => '0'
    );
RAM_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addrardaddr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addrardaddr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_0_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^prev_cas_reg_1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_0_i_2_n_0,
      WEA(2) => RAM_reg_0_0_i_2_n_0,
      WEA(1) => RAM_reg_0_0_i_3_n_0,
      WEA(0) => RAM_reg_0_0_i_3_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554005455545554"
    )
        port map (
      I0 => \ODDBUF/prev_cas\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \ROW_ADDR_reg[7]_0\,
      I4 => FBTIMING_B,
      I5 => FBTIMING_A,
      O => \^prev_cas_reg_1\
    );
RAM_reg_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \ROW_ADDR_reg[7]_0\,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_0(0),
      O => RAM_reg_0_0_i_2_n_0
    );
RAM_reg_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \ROW_ADDR_reg[7]_0\,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_0(0),
      O => RAM_reg_0_0_i_3_n_0
    );
RAM_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addrardaddr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addrardaddr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_1_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^prev_cas_reg_1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_0_i_2_n_0,
      WEA(2) => RAM_reg_0_0_i_2_n_0,
      WEA(1) => RAM_reg_0_0_i_2_n_0,
      WEA(0) => RAM_reg_0_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addrardaddr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addrardaddr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_2_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^prev_cas_reg_1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_1_i_1_n_0,
      WEA(2) => RAM_reg_1_1_i_1_n_0,
      WEA(1) => RAM_reg_1_1_i_1_n_0,
      WEA(0) => RAM_reg_1_1_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addrardaddr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addrardaddr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_3_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^prev_cas_reg_1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_2_i_1_n_0,
      WEA(2) => RAM_reg_1_2_i_1_n_0,
      WEA(1) => RAM_reg_1_2_i_1_n_0,
      WEA(0) => RAM_reg_1_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_4_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^o_dout1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_4_i_2_n_0,
      WEA(2) => RAM_reg_0_4_i_2_n_0,
      WEA(1) => RAM_reg_0_4_i_3_n_0,
      WEA(0) => RAM_reg_0_4_i_3_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
\RAM_reg_0_4_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554005455545554"
    )
        port map (
      I0 => \ODDBUF/prev_cas\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \ROW_ADDR_reg[7]_0\,
      I4 => FBTIMING_B,
      I5 => FBTIMING_A,
      O => \^o_dout1\
    );
RAM_reg_0_4_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \ROW_ADDR_reg[7]_0\,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_0(0),
      O => RAM_reg_0_4_i_2_n_0
    );
RAM_reg_0_4_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \ROW_ADDR_reg[7]_0\,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_0(0),
      O => RAM_reg_0_4_i_3_n_0
    );
RAM_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_5_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^o_dout1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_4_i_3_n_0,
      WEA(2) => RAM_reg_0_4_i_3_n_0,
      WEA(1) => RAM_reg_0_4_i_3_n_0,
      WEA(0) => RAM_reg_0_4_i_3_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_6_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^o_dout1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_5_i_1_n_0,
      WEA(2) => RAM_reg_1_5_i_1_n_0,
      WEA(1) => RAM_reg_1_5_i_1_n_0,
      WEA(0) => RAM_reg_1_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_7_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^o_dout1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_6_i_1_n_0,
      WEA(2) => RAM_reg_1_6_i_1_n_0,
      WEA(1) => RAM_reg_1_6_i_1_n_0,
      WEA(0) => RAM_reg_1_6_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addrardaddr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addrardaddr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => o_DOUT(0),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^prev_cas_reg_1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_0_i_2_n_0,
      WEA(2) => RAM_reg_0_0_i_2_n_0,
      WEA(1) => RAM_reg_0_0_i_2_n_0,
      WEA(0) => RAM_reg_0_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addrardaddr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addrardaddr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => o_DOUT(1),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^prev_cas_reg_1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_1_i_1_n_0,
      WEA(2) => RAM_reg_1_1_i_1_n_0,
      WEA(1) => RAM_reg_1_1_i_1_n_0,
      WEA(0) => RAM_reg_1_1_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \ROW_ADDR_reg[7]_0\,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_0(0),
      O => RAM_reg_1_1_i_1_n_0
    );
RAM_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addrardaddr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addrardaddr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => o_DOUT(2),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^prev_cas_reg_1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_2_i_1_n_0,
      WEA(2) => RAM_reg_1_2_i_1_n_0,
      WEA(1) => RAM_reg_1_1_i_1_n_0,
      WEA(0) => RAM_reg_1_1_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \ROW_ADDR_reg[7]_0\,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_0(0),
      O => RAM_reg_1_2_i_1_n_0
    );
RAM_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addrardaddr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addrardaddr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => o_DOUT(3),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^prev_cas_reg_1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_2_i_1_n_0,
      WEA(2) => RAM_reg_1_2_i_1_n_0,
      WEA(1) => RAM_reg_1_2_i_1_n_0,
      WEA(0) => RAM_reg_1_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => o_DOUT(4),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^o_dout1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_4_i_3_n_0,
      WEA(2) => RAM_reg_0_4_i_3_n_0,
      WEA(1) => RAM_reg_0_4_i_3_n_0,
      WEA(0) => RAM_reg_0_4_i_3_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => o_DOUT(5),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^o_dout1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_5_i_1_n_0,
      WEA(2) => RAM_reg_1_5_i_1_n_0,
      WEA(1) => RAM_reg_1_5_i_1_n_0,
      WEA(0) => RAM_reg_1_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \ROW_ADDR_reg[7]_0\,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_0(0),
      O => RAM_reg_1_5_i_1_n_0
    );
RAM_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => o_DOUT(6),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^o_dout1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_5_i_1_n_0,
      WEA(2) => RAM_reg_1_5_i_1_n_0,
      WEA(1) => RAM_reg_1_6_i_1_n_0,
      WEA(0) => RAM_reg_1_6_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \ROW_ADDR_reg[7]_0\,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_0(0),
      O => RAM_reg_1_6_i_1_n_0
    );
RAM_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \^addr\(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => \^addr\(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => o_DOUT(7),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^o_dout1\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_6_i_1_n_0,
      WEA(2) => RAM_reg_1_6_i_1_n_0,
      WEA(1) => RAM_reg_1_6_i_1_n_0,
      WEA(0) => RAM_reg_1_6_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
\ROW_ADDR[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA800A8AAA8AAA8"
    )
        port map (
      I0 => \ODDBUF/prev_ras\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \ROW_ADDR_reg[7]_0\,
      I4 => FBTIMING_B,
      I5 => FBTIMING_A,
      O => \^e\(0)
    );
\ROW_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^e\(0),
      D => i_ADDR(0),
      Q => \ROW_ADDR_reg_n_0_[0]\,
      R => '0'
    );
\ROW_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^e\(0),
      D => i_ADDR(1),
      Q => \ROW_ADDR_reg_n_0_[1]\,
      R => '0'
    );
\ROW_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^e\(0),
      D => i_ADDR(2),
      Q => \ROW_ADDR_reg_n_0_[2]\,
      R => '0'
    );
\ROW_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^e\(0),
      D => i_ADDR(3),
      Q => \ROW_ADDR_reg_n_0_[3]\,
      R => '0'
    );
\ROW_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^e\(0),
      D => i_ADDR(4),
      Q => \ROW_ADDR_reg_n_0_[4]\,
      R => '0'
    );
\ROW_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^e\(0),
      D => i_ADDR(5),
      Q => \ROW_ADDR_reg_n_0_[5]\,
      R => '0'
    );
\ROW_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^e\(0),
      D => i_ADDR(6),
      Q => \ROW_ADDR_reg_n_0_[6]\,
      R => '0'
    );
\ROW_ADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^e\(0),
      D => i_ADDR(7),
      Q => \^addrardaddr\(0),
      R => '0'
    );
\ROW_ADDR_reg[7]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^e\(0),
      D => i_ADDR(7),
      Q => \^addr\(0),
      R => '0'
    );
prev_cas_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OBJHL,
      O => prev_cas_i_1_n_0
    );
prev_cas_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => prev_cas_i_1_n_0,
      Q => \ODDBUF/prev_cas\,
      R => '0'
    );
prev_ras_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020202F"
    )
        port map (
      I0 => FBTIMING_A,
      I1 => FBTIMING_B,
      I2 => \ROW_ADDR_reg[7]_0\,
      I3 => Q(1),
      I4 => Q(0),
      O => objbuf_ras_n
    );
prev_ras_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => objbuf_ras_n,
      Q => \ODDBUF/prev_ras\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_DRAM__parameterized7_0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    RAM_reg_0_0_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_1_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_1_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_1_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_DOUT1 : in STD_LOGIC;
    ADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_1_4_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_1_5_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_1_6_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_1_7_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_1_6_1 : in STD_LOGIC;
    FBTIMING_C : in STD_LOGIC;
    RAM_reg_1_6_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROW_ADDR_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \COL_ADDR_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_DRAM__parameterized7_0\ : entity is "DRAM";
end \termprj_top_gfx_top_0_0_DRAM__parameterized7_0\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_DRAM__parameterized7_0\ is
  signal \COL_ADDR_reg_n_0_[0]\ : STD_LOGIC;
  signal \COL_ADDR_reg_n_0_[1]\ : STD_LOGIC;
  signal \COL_ADDR_reg_n_0_[2]\ : STD_LOGIC;
  signal \COL_ADDR_reg_n_0_[3]\ : STD_LOGIC;
  signal \COL_ADDR_reg_n_0_[4]\ : STD_LOGIC;
  signal \COL_ADDR_reg_n_0_[5]\ : STD_LOGIC;
  signal \COL_ADDR_reg_n_0_[6]\ : STD_LOGIC;
  signal \RAM_reg_0_0_i_3__0_n_0\ : STD_LOGIC;
  signal RAM_reg_0_0_n_0 : STD_LOGIC;
  signal RAM_reg_0_1_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_1_n_0 : STD_LOGIC;
  signal RAM_reg_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_3_n_0 : STD_LOGIC;
  signal \RAM_reg_0_4_i_3__0_n_0\ : STD_LOGIC;
  signal RAM_reg_0_4_i_4_n_0 : STD_LOGIC;
  signal RAM_reg_0_4_n_0 : STD_LOGIC;
  signal RAM_reg_0_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_0_7_n_0 : STD_LOGIC;
  signal \RAM_reg_1_2_i_1__0_n_0\ : STD_LOGIC;
  signal RAM_reg_1_3_i_1_n_0 : STD_LOGIC;
  signal \RAM_reg_1_5_i_1__0_n_0\ : STD_LOGIC;
  signal \RAM_reg_1_6_i_1__0_n_0\ : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[0]\ : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[1]\ : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[2]\ : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[3]\ : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[4]\ : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[5]\ : STD_LOGIC;
  signal \ROW_ADDR_reg_n_0_[6]\ : STD_LOGIC;
  signal NLW_RAM_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_0 : label is 524288;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_0 : label is "ODDBUF/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg_0_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg_0_0 : label is 32767;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg_0_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg_0_0 : label is 0;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_1 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_1 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_1 : label is 0;
  attribute bram_addr_end of RAM_reg_0_1 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_1 : label is 1;
  attribute bram_slice_end of RAM_reg_0_1 : label is 1;
  attribute ram_addr_begin of RAM_reg_0_1 : label is 0;
  attribute ram_addr_end of RAM_reg_0_1 : label is 32767;
  attribute ram_offset of RAM_reg_0_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_1 : label is 1;
  attribute ram_slice_end of RAM_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_2 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_2 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_2 : label is 0;
  attribute bram_addr_end of RAM_reg_0_2 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_2 : label is 2;
  attribute bram_slice_end of RAM_reg_0_2 : label is 2;
  attribute ram_addr_begin of RAM_reg_0_2 : label is 0;
  attribute ram_addr_end of RAM_reg_0_2 : label is 32767;
  attribute ram_offset of RAM_reg_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_2 : label is 2;
  attribute ram_slice_end of RAM_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_3 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_3 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_3 : label is 0;
  attribute bram_addr_end of RAM_reg_0_3 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_3 : label is 3;
  attribute bram_slice_end of RAM_reg_0_3 : label is 3;
  attribute ram_addr_begin of RAM_reg_0_3 : label is 0;
  attribute ram_addr_end of RAM_reg_0_3 : label is 32767;
  attribute ram_offset of RAM_reg_0_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_3 : label is 3;
  attribute ram_slice_end of RAM_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_4 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_4 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_4 : label is 0;
  attribute bram_addr_end of RAM_reg_0_4 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_4 : label is 4;
  attribute bram_slice_end of RAM_reg_0_4 : label is 4;
  attribute ram_addr_begin of RAM_reg_0_4 : label is 0;
  attribute ram_addr_end of RAM_reg_0_4 : label is 32767;
  attribute ram_offset of RAM_reg_0_4 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_4 : label is 4;
  attribute ram_slice_end of RAM_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_5 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_5 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_5 : label is 0;
  attribute bram_addr_end of RAM_reg_0_5 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_5 : label is 5;
  attribute bram_slice_end of RAM_reg_0_5 : label is 5;
  attribute ram_addr_begin of RAM_reg_0_5 : label is 0;
  attribute ram_addr_end of RAM_reg_0_5 : label is 32767;
  attribute ram_offset of RAM_reg_0_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_5 : label is 5;
  attribute ram_slice_end of RAM_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_6 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_6 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_6 : label is 0;
  attribute bram_addr_end of RAM_reg_0_6 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_6 : label is 6;
  attribute bram_slice_end of RAM_reg_0_6 : label is 6;
  attribute ram_addr_begin of RAM_reg_0_6 : label is 0;
  attribute ram_addr_end of RAM_reg_0_6 : label is 32767;
  attribute ram_offset of RAM_reg_0_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_6 : label is 6;
  attribute ram_slice_end of RAM_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_7 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_0_7 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_0_7 : label is 0;
  attribute bram_addr_end of RAM_reg_0_7 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_7 : label is 7;
  attribute bram_slice_end of RAM_reg_0_7 : label is 7;
  attribute ram_addr_begin of RAM_reg_0_7 : label is 0;
  attribute ram_addr_end of RAM_reg_0_7 : label is 32767;
  attribute ram_offset of RAM_reg_0_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_7 : label is 7;
  attribute ram_slice_end of RAM_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_0 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_0 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_0 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_0 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_0 : label is 0;
  attribute bram_slice_end of RAM_reg_1_0 : label is 0;
  attribute ram_addr_begin of RAM_reg_1_0 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_0 : label is 65535;
  attribute ram_offset of RAM_reg_1_0 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_0 : label is 0;
  attribute ram_slice_end of RAM_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_1 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_1 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_1 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_1 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_1 : label is 1;
  attribute bram_slice_end of RAM_reg_1_1 : label is 1;
  attribute ram_addr_begin of RAM_reg_1_1 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_1 : label is 65535;
  attribute ram_offset of RAM_reg_1_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_1 : label is 1;
  attribute ram_slice_end of RAM_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_2 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_2 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_2 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_2 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_2 : label is 2;
  attribute bram_slice_end of RAM_reg_1_2 : label is 2;
  attribute ram_addr_begin of RAM_reg_1_2 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_2 : label is 65535;
  attribute ram_offset of RAM_reg_1_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_2 : label is 2;
  attribute ram_slice_end of RAM_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_3 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_3 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_3 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_3 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_3 : label is 3;
  attribute bram_slice_end of RAM_reg_1_3 : label is 3;
  attribute ram_addr_begin of RAM_reg_1_3 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_3 : label is 65535;
  attribute ram_offset of RAM_reg_1_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_3 : label is 3;
  attribute ram_slice_end of RAM_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_4 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_4 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_4 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_4 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_4 : label is 4;
  attribute bram_slice_end of RAM_reg_1_4 : label is 4;
  attribute ram_addr_begin of RAM_reg_1_4 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_4 : label is 65535;
  attribute ram_offset of RAM_reg_1_4 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_4 : label is 4;
  attribute ram_slice_end of RAM_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_5 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_5 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_5 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_5 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_5 : label is 5;
  attribute bram_slice_end of RAM_reg_1_5 : label is 5;
  attribute ram_addr_begin of RAM_reg_1_5 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_5 : label is 65535;
  attribute ram_offset of RAM_reg_1_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_5 : label is 5;
  attribute ram_slice_end of RAM_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_6 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_6 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_6 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_6 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_6 : label is 6;
  attribute bram_slice_end of RAM_reg_1_6 : label is 6;
  attribute ram_addr_begin of RAM_reg_1_6 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_6 : label is 65535;
  attribute ram_offset of RAM_reg_1_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_7 : label is 524288;
  attribute RTL_RAM_NAME of RAM_reg_1_7 : label is "ODDBUF/RAM";
  attribute bram_addr_begin of RAM_reg_1_7 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_7 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_7 : label is 7;
  attribute bram_slice_end of RAM_reg_1_7 : label is 7;
  attribute ram_addr_begin of RAM_reg_1_7 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_7 : label is 65535;
  attribute ram_offset of RAM_reg_1_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1_7 : label is 7;
begin
\COL_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \COL_ADDR_reg[0]_0\(0),
      D => \ROW_ADDR_reg[6]_0\(0),
      Q => \COL_ADDR_reg_n_0_[0]\,
      R => '0'
    );
\COL_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \COL_ADDR_reg[0]_0\(0),
      D => \ROW_ADDR_reg[6]_0\(1),
      Q => \COL_ADDR_reg_n_0_[1]\,
      R => '0'
    );
\COL_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \COL_ADDR_reg[0]_0\(0),
      D => \ROW_ADDR_reg[6]_0\(2),
      Q => \COL_ADDR_reg_n_0_[2]\,
      R => '0'
    );
\COL_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \COL_ADDR_reg[0]_0\(0),
      D => \ROW_ADDR_reg[6]_0\(3),
      Q => \COL_ADDR_reg_n_0_[3]\,
      R => '0'
    );
\COL_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \COL_ADDR_reg[0]_0\(0),
      D => \ROW_ADDR_reg[6]_0\(4),
      Q => \COL_ADDR_reg_n_0_[4]\,
      R => '0'
    );
\COL_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \COL_ADDR_reg[0]_0\(0),
      D => \ROW_ADDR_reg[6]_0\(5),
      Q => \COL_ADDR_reg_n_0_[5]\,
      R => '0'
    );
\COL_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \COL_ADDR_reg[0]_0\(0),
      D => \ROW_ADDR_reg[6]_0\(6),
      Q => \COL_ADDR_reg_n_0_[6]\,
      R => '0'
    );
RAM_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDRARDADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDRARDADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_0_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => DIADI(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_0_0_i_3__0_n_0\,
      WEA(2) => \RAM_reg_0_0_i_3__0_n_0\,
      WEA(1) => \RAM_reg_0_0_i_3__0_n_0\,
      WEA(0) => \RAM_reg_0_0_i_3__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\RAM_reg_0_0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => RAM_reg_1_6_1,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_2(0),
      O => \RAM_reg_0_0_i_3__0_n_0\
    );
RAM_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDRARDADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDRARDADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_1_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_1_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_1_i_2_n_0,
      WEA(2) => RAM_reg_0_1_i_2_n_0,
      WEA(1) => \RAM_reg_0_0_i_3__0_n_0\,
      WEA(0) => \RAM_reg_0_0_i_3__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => RAM_reg_1_6_1,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_2(0),
      O => RAM_reg_0_1_i_2_n_0
    );
RAM_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDRARDADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDRARDADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_2_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_2_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_1_i_2_n_0,
      WEA(2) => RAM_reg_0_1_i_2_n_0,
      WEA(1) => RAM_reg_0_1_i_2_n_0,
      WEA(0) => RAM_reg_0_1_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDRARDADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDRARDADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_3_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_3_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_1_2_i_1__0_n_0\,
      WEA(2) => \RAM_reg_1_2_i_1__0_n_0\,
      WEA(1) => \RAM_reg_1_2_i_1__0_n_0\,
      WEA(0) => \RAM_reg_1_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_4_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_4_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => o_DOUT1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_0_4_i_3__0_n_0\,
      WEA(2) => \RAM_reg_0_4_i_3__0_n_0\,
      WEA(1) => RAM_reg_0_4_i_4_n_0,
      WEA(0) => RAM_reg_0_4_i_4_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
\RAM_reg_0_4_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => RAM_reg_1_6_1,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_2(0),
      O => \RAM_reg_0_4_i_3__0_n_0\
    );
RAM_reg_0_4_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => RAM_reg_1_6_1,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_2(0),
      O => RAM_reg_0_4_i_4_n_0
    );
RAM_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_5_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_5_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => o_DOUT1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_0_4_i_3__0_n_0\,
      WEA(2) => \RAM_reg_0_4_i_3__0_n_0\,
      WEA(1) => \RAM_reg_0_4_i_3__0_n_0\,
      WEA(0) => \RAM_reg_0_4_i_3__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_6_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_6_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => o_DOUT1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_1_5_i_1__0_n_0\,
      WEA(2) => \RAM_reg_1_5_i_1__0_n_0\,
      WEA(1) => \RAM_reg_1_5_i_1__0_n_0\,
      WEA(0) => \RAM_reg_1_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => RAM_reg_0_7_n_0,
      CASCADEOUTB => NLW_RAM_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_RAM_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => o_DOUT1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_1_6_i_1__0_n_0\,
      WEA(2) => \RAM_reg_1_6_i_1__0_n_0\,
      WEA(1) => \RAM_reg_1_6_i_1__0_n_0\,
      WEA(0) => \RAM_reg_1_6_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDRARDADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDRARDADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => DIADI(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => D(0),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_0_0_i_3__0_n_0\,
      WEA(2) => \RAM_reg_0_0_i_3__0_n_0\,
      WEA(1) => \RAM_reg_0_0_i_3__0_n_0\,
      WEA(0) => \RAM_reg_0_0_i_3__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDRARDADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDRARDADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_1_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => D(1),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_1_i_2_n_0,
      WEA(2) => RAM_reg_0_1_i_2_n_0,
      WEA(1) => RAM_reg_0_1_i_2_n_0,
      WEA(0) => RAM_reg_0_1_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDRARDADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDRARDADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_2_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => D(2),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_1_2_i_1__0_n_0\,
      WEA(2) => \RAM_reg_1_2_i_1__0_n_0\,
      WEA(1) => \RAM_reg_1_2_i_1__0_n_0\,
      WEA(0) => \RAM_reg_1_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\RAM_reg_1_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => RAM_reg_1_6_1,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_2(0),
      O => \RAM_reg_1_2_i_1__0_n_0\
    );
RAM_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDRARDADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDRARDADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_3_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => D(3),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_3_i_1_n_0,
      WEA(2) => RAM_reg_1_3_i_1_n_0,
      WEA(1) => \RAM_reg_1_2_i_1__0_n_0\,
      WEA(0) => \RAM_reg_1_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => RAM_reg_1_6_1,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_2(0),
      O => RAM_reg_1_3_i_1_n_0
    );
RAM_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_4_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => D(4),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => o_DOUT1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_0_4_i_3__0_n_0\,
      WEA(2) => \RAM_reg_0_4_i_3__0_n_0\,
      WEA(1) => \RAM_reg_0_4_i_3__0_n_0\,
      WEA(0) => \RAM_reg_0_4_i_3__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_5_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => D(5),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => o_DOUT1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_1_5_i_1__0_n_0\,
      WEA(2) => \RAM_reg_1_5_i_1__0_n_0\,
      WEA(1) => \RAM_reg_1_5_i_1__0_n_0\,
      WEA(0) => \RAM_reg_1_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\RAM_reg_1_5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => RAM_reg_1_6_1,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_2(0),
      O => \RAM_reg_1_5_i_1__0_n_0\
    );
RAM_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_6_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => D(6),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => o_DOUT1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_1_6_i_1__0_n_0\,
      WEA(2) => \RAM_reg_1_6_i_1__0_n_0\,
      WEA(1) => \RAM_reg_1_5_i_1__0_n_0\,
      WEA(0) => \RAM_reg_1_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\RAM_reg_1_6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => RAM_reg_1_6_1,
      I3 => FBTIMING_C,
      I4 => RAM_reg_1_6_2(0),
      O => \RAM_reg_1_6_i_1__0_n_0\
    );
RAM_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => ADDR(1),
      ADDRARDADDR(14) => \COL_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(13) => \COL_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(12) => \COL_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(11) => \COL_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(10) => \COL_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(9) => \COL_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(8) => \COL_ADDR_reg_n_0_[0]\,
      ADDRARDADDR(7) => ADDR(0),
      ADDRARDADDR(6) => \ROW_ADDR_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ROW_ADDR_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ROW_ADDR_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ROW_ADDR_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ROW_ADDR_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ROW_ADDR_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ROW_ADDR_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => RAM_reg_0_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_RAM_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => RAM_reg_1_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_RAM_reg_1_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => D(7),
      DOBDO(31 downto 0) => NLW_RAM_reg_1_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => o_DOUT1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3) => \RAM_reg_1_6_i_1__0_n_0\,
      WEA(2) => \RAM_reg_1_6_i_1__0_n_0\,
      WEA(1) => \RAM_reg_1_6_i_1__0_n_0\,
      WEA(0) => \RAM_reg_1_6_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ROW_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \ROW_ADDR_reg[6]_0\(0),
      Q => \ROW_ADDR_reg_n_0_[0]\,
      R => '0'
    );
\ROW_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \ROW_ADDR_reg[6]_0\(1),
      Q => \ROW_ADDR_reg_n_0_[1]\,
      R => '0'
    );
\ROW_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \ROW_ADDR_reg[6]_0\(2),
      Q => \ROW_ADDR_reg_n_0_[2]\,
      R => '0'
    );
\ROW_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \ROW_ADDR_reg[6]_0\(3),
      Q => \ROW_ADDR_reg_n_0_[3]\,
      R => '0'
    );
\ROW_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \ROW_ADDR_reg[6]_0\(4),
      Q => \ROW_ADDR_reg_n_0_[4]\,
      R => '0'
    );
\ROW_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \ROW_ADDR_reg[6]_0\(5),
      Q => \ROW_ADDR_reg_n_0_[5]\,
      R => '0'
    );
\ROW_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \ROW_ADDR_reg[6]_0\(6),
      Q => \ROW_ADDR_reg_n_0_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_SRAM is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    RAM_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \async_din_reg[15]\ : in STD_LOGIC;
    \async_din_reg[15]_0\ : in STD_LOGIC;
    \async_din_reg[15]_1\ : in STD_LOGIC;
    \async_din_reg[14]\ : in STD_LOGIC;
    \async_din_reg[14]_0\ : in STD_LOGIC;
    \async_din_reg[13]\ : in STD_LOGIC;
    \async_din_reg[13]_0\ : in STD_LOGIC;
    \async_din_reg[12]\ : in STD_LOGIC;
    \async_din_reg[12]_0\ : in STD_LOGIC;
    \async_din_reg[11]\ : in STD_LOGIC;
    \async_din_reg[11]_0\ : in STD_LOGIC;
    \async_din_reg[10]\ : in STD_LOGIC;
    \async_din_reg[10]_0\ : in STD_LOGIC;
    \async_din_reg[9]\ : in STD_LOGIC;
    \async_din_reg[9]_0\ : in STD_LOGIC;
    \async_din_reg[8]\ : in STD_LOGIC;
    \async_din_reg[8]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_SRAM : entity is "SRAM";
end termprj_top_gfx_top_0_0_SRAM;

architecture STRUCTURE of termprj_top_gfx_top_0_0_SRAM is
  signal \^d\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal colorram_dout : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_RAM_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_RAM_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg : label is 7;
begin
  D(6 downto 0) <= \^d\(6 downto 0);
RAM_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"044E5E6A6E77777F6F5B0202000000000049525E6B6F737F6F5B020200000000",
      INIT_01 => X"0477736F6763567F7F7F776E665C54006B6B62564A293A4A7B5B735342576700",
      INIT_02 => X"00424E525A67737F5F3A7F6E6B4A03000477736F67635E03675B3A3222000000",
      INIT_03 => X"003945524E4E4B7F7F7B76640000000004424E525A67737F00007F6E727F7F00",
      INIT_04 => X"044A775A6303027F6B476F770202020004424A565F676F7F6F5B020202000000",
      INIT_05 => X"006F6A5E524E00736303775E7F6E0300044E525E6A6F737F6F5B020202000000",
      INIT_06 => X"0000000000007773007B0302726646007877736B625A524A605F03034E564600",
      INIT_07 => X"0000000000004B4300462A02000000000077777A7B766E7B7B77726E6A666100",
      INIT_08 => X"42212D6D5C644473676E642B03021200030202746C6050720044777970604200",
      INIT_09 => X"7B6F6F5E4E421432007B6F6F62523D00776B635657433A320001030302020200",
      INIT_0A => X"00005F4B02020100000000000303020002020303030202010003030202020200",
      INIT_0B => X"776F5E454335325F6B6352574A464200675F56524E4A42046B5B534B423A3200",
      INIT_0C => X"67010001010101010000000073523C00777B776B665E627B5E0000776F6F4000",
      INIT_0D => X"56000400683A0A03676A567F776F6F000003030303030303020200007F6E0300",
      INIT_0E => X"6B56524E4A4642316F03020003030200196F6A625E573E0D736B737235666B00",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0202030303020201002C301034301800",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0202030303020201000303020202020002020303030202010003030202020200",
      INIT_21 => X"0202030303020201000303020202020002020303030202010003030202020200",
      INIT_22 => X"0202030303020201000303020202020002020303030202010003030202020200",
      INIT_23 => X"0202030303020201000303020202020002020303030202010003030202020200",
      INIT_24 => X"0202030303020201000303020202020002020303030202010003030202020200",
      INIT_25 => X"0202030303020201000303020202020002020303030202010003030202020200",
      INIT_26 => X"0202030303020201000303020202020002020303030202010003030202020200",
      INIT_27 => X"0202030303020201000303020202020002020303030202010003030202020200",
      INIT_28 => X"00005F4B02020100000000000303020000005F4B020201000000000003030200",
      INIT_29 => X"00005F4B02020100000000000303020000005F4B020201000000000003030200",
      INIT_2A => X"00005F4B02020100000000000303020000005F4B020201000000000003030200",
      INIT_2B => X"00005F4B02020100000000000303020000005F4B020201000000000003030200",
      INIT_2C => X"00005F4B02020100000000000303020000005F4B020201000000000003030200",
      INIT_2D => X"00005F4B02020100000000000303020000005F4B020201000000000003030200",
      INIT_2E => X"00005F4B02020100000000000303020000005F4B020201000000000003030200",
      INIT_2F => X"00005F4B02020100000000000303020000005F4B020201000000000003030200",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => CPU_DOUT(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_RAM_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_RAM_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7) => colorram_dout(15),
      DOBDO(6 downto 0) => \^d\(6 downto 0),
      DOPADOP(1 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
\async_din[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \async_din_reg[15]\,
      I1 => \^d\(2),
      I2 => \async_din_reg[10]\,
      I3 => \async_din_reg[10]_0\,
      O => RAM_reg_0(2)
    );
\async_din[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \async_din_reg[15]\,
      I1 => \^d\(3),
      I2 => \async_din_reg[11]\,
      I3 => \async_din_reg[11]_0\,
      O => RAM_reg_0(3)
    );
\async_din[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \async_din_reg[15]\,
      I1 => \^d\(4),
      I2 => \async_din_reg[12]\,
      I3 => \async_din_reg[12]_0\,
      O => RAM_reg_0(4)
    );
\async_din[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \async_din_reg[15]\,
      I1 => \^d\(5),
      I2 => \async_din_reg[13]\,
      I3 => \async_din_reg[13]_0\,
      O => RAM_reg_0(5)
    );
\async_din[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \async_din_reg[15]\,
      I1 => \^d\(6),
      I2 => \async_din_reg[14]\,
      I3 => \async_din_reg[14]_0\,
      O => RAM_reg_0(6)
    );
\async_din[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \async_din_reg[15]\,
      I1 => colorram_dout(15),
      I2 => \async_din_reg[15]_0\,
      I3 => \async_din_reg[15]_1\,
      O => RAM_reg_0(7)
    );
\async_din[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \async_din_reg[15]\,
      I1 => \^d\(0),
      I2 => \async_din_reg[8]\,
      I3 => \async_din_reg[8]_0\,
      O => RAM_reg_0(0)
    );
\async_din[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \async_din_reg[15]\,
      I1 => \^d\(1),
      I2 => \async_din_reg[9]\,
      I3 => \async_din_reg[9]_0\,
      O => RAM_reg_0(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_SRAM__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    RAM_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    CPU_DOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \async_din_reg[0]\ : in STD_LOGIC;
    \async_din_reg[0]_0\ : in STD_LOGIC;
    \async_din_reg[1]\ : in STD_LOGIC;
    \async_din_reg[2]\ : in STD_LOGIC;
    \async_din_reg[3]\ : in STD_LOGIC;
    \async_din_reg[4]\ : in STD_LOGIC;
    \async_din_reg[5]\ : in STD_LOGIC;
    \async_din_reg[6]\ : in STD_LOGIC;
    \async_din_reg[7]\ : in STD_LOGIC;
    RAM_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    RAM_reg_2 : in STD_LOGIC;
    RAM_reg_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CPU_RW : in STD_LOGIC;
    RAM_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_SRAM__parameterized0\ : entity is "SRAM";
end \termprj_top_gfx_top_0_0_SRAM__parameterized0\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_SRAM__parameterized0\ is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_RAM_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \async_din[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \async_din[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \async_din[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \async_din[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \async_din[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \async_din[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \async_din[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \async_din[7]_i_1\ : label is "soft_lutpair3";
begin
  ADDRARDADDR(10 downto 0) <= \^addrardaddr\(10 downto 0);
  D(7 downto 0) <= \^d\(7 downto 0);
  WEA(0) <= \^wea\(0);
RAM_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00133698D878B9FFBE7DFC790000000001A74ACE54B8DCFFBEBDFC7900000000",
      INIT_01 => X"00BD9C7B3918B5DCB9760ECC68000000BE5DFD7B19F65ABDDE3FB30F9A3DBE00",
      INIT_02 => X"013396B7F95BBDFF5D19BAD3BEDBBE0000BD9C7B3918F7BE7F3FDD9B39171500",
      INIT_03 => X"0175F75A7CFD9FFDDB97D20000000000003396B7F95BBDFF0000BAD2EDB9FD00",
      INIT_04 => X"00527AD6181EDDFFBF7F7BBD9C7A1800003072D517599BFFBE7DFC7915000000",
      INIT_05 => X"015EFD9A573501BE9D3D1E7CBAD3BE000035579AFD5E9FFFBE7DFC7915000000",
      INIT_06 => X"0000000000009E5E00DE9EFCFEDC7B00009C7B39F7B593311C20DE7CA0E06000",
      INIT_07 => X"0000000000007E3F00DF9D3C1B191700007B35BC7FF957373513F2D1B06AC900",
      INIT_08 => X"DBFBBA1FDDBBFC0F3933E75A54E7B0003CDB5A1E1E1D1B6000113BDC1A173200",
      INIT_09 => X"DE7B7AD75310007600BE1D1D9A37D400FFBD7AF8BD5BD87600AF7E3DDB9A5700",
      INIT_0A => X"0000DF7F9E1C1A00000000007E1D9B00DBB99A5918D7B680009F3EFCBA781600",
      INIT_0B => X"9D59D4FCDA98937EBE9E5B5EFD18BB004000C0A080602021807B5A18D6945200",
      INIT_0C => X"5BC0008060402000E0C00000BDB70000BDA06000E0A0C060F70000B856200000",
      INIT_0D => X"4F00211400C2585B39EEBB79BDBD7D0001C0A08060402000E0C00000BAD3BE00",
      INIT_0E => X"20C0A080604020807B9FFC16E0806000D43FFF9E5E5F7F5B9FFFBE9EDC1E5E00",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBB99A7A39F8D7A0001F1E1B19171400",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"DBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600",
      INIT_21 => X"DBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600",
      INIT_22 => X"DBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600",
      INIT_23 => X"DBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600",
      INIT_24 => X"DBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600",
      INIT_25 => X"DBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600",
      INIT_26 => X"DBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600",
      INIT_27 => X"DBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600",
      INIT_28 => X"0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00",
      INIT_29 => X"0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00",
      INIT_2A => X"0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00",
      INIT_2B => X"0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00",
      INIT_2C => X"0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00",
      INIT_2D => X"0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00",
      INIT_2E => X"0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00",
      INIT_2F => X"0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => \^addrardaddr\(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => \^addrardaddr\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => CPU_DOUT(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_RAM_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_RAM_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^d\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
RAM_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => CPU_RW,
      I1 => RAM_reg_4,
      I2 => RAM_reg_2,
      O => \^wea\(0)
    );
\RAM_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_1(2),
      I1 => RAM_reg_2,
      I2 => RAM_reg_3(2),
      O => \^addrardaddr\(2)
    );
\RAM_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_1(1),
      I1 => RAM_reg_2,
      I2 => RAM_reg_3(1),
      O => \^addrardaddr\(1)
    );
\RAM_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_1(0),
      I1 => RAM_reg_2,
      I2 => RAM_reg_3(0),
      O => \^addrardaddr\(0)
    );
\RAM_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_1(10),
      I1 => RAM_reg_2,
      I2 => RAM_reg_3(10),
      O => \^addrardaddr\(10)
    );
\RAM_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_1(9),
      I1 => RAM_reg_2,
      I2 => RAM_reg_3(9),
      O => \^addrardaddr\(9)
    );
\RAM_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_1(8),
      I1 => RAM_reg_2,
      I2 => RAM_reg_3(8),
      O => \^addrardaddr\(8)
    );
\RAM_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_1(7),
      I1 => RAM_reg_2,
      I2 => RAM_reg_3(7),
      O => \^addrardaddr\(7)
    );
\RAM_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_1(6),
      I1 => RAM_reg_2,
      I2 => RAM_reg_3(6),
      O => \^addrardaddr\(6)
    );
\RAM_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_1(5),
      I1 => RAM_reg_2,
      I2 => RAM_reg_3(5),
      O => \^addrardaddr\(5)
    );
\RAM_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_1(4),
      I1 => RAM_reg_2,
      I2 => RAM_reg_3(4),
      O => \^addrardaddr\(4)
    );
\RAM_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_1(3),
      I1 => RAM_reg_2,
      I2 => RAM_reg_3(3),
      O => \^addrardaddr\(3)
    );
\async_din[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \async_din_reg[0]\,
      I1 => \^d\(0),
      I2 => \async_din_reg[0]_0\,
      O => RAM_reg_0(0)
    );
\async_din[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \async_din_reg[0]\,
      I1 => \^d\(1),
      I2 => \async_din_reg[1]\,
      O => RAM_reg_0(1)
    );
\async_din[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \async_din_reg[0]\,
      I1 => \^d\(2),
      I2 => \async_din_reg[2]\,
      O => RAM_reg_0(2)
    );
\async_din[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \async_din_reg[0]\,
      I1 => \^d\(3),
      I2 => \async_din_reg[3]\,
      O => RAM_reg_0(3)
    );
\async_din[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \async_din_reg[0]\,
      I1 => \^d\(4),
      I2 => \async_din_reg[4]\,
      O => RAM_reg_0(4)
    );
\async_din[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \async_din_reg[0]\,
      I1 => \^d\(5),
      I2 => \async_din_reg[5]\,
      O => RAM_reg_0(5)
    );
\async_din[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \async_din_reg[0]\,
      I1 => \^d\(6),
      I2 => \async_din_reg[6]\,
      O => RAM_reg_0(6)
    );
\async_din[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \async_din_reg[0]\,
      I1 => \^d\(7),
      I2 => \async_din_reg[7]\,
      O => RAM_reg_0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_SRAM__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    RAM_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_SRAM__parameterized1\ : entity is "SRAM";
end \termprj_top_gfx_top_0_0_SRAM__parameterized1\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_SRAM__parameterized1\ is
  signal NLW_RAM_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_RAM_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg : label is 7;
begin
RAM_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"AFAFAFAF5E5E5E5EBDBDBDBD14141414AFAFAFAF5E5E5E5EBDBDBDBD14141414",
      INIT_02 => X"AFAFAFAF5E5E5E5EBDBDBDBD14141414AFAFAFAF5E5E5E5EBDBDBDBD14141414",
      INIT_03 => X"AFAFAFAF5E5E5E5EBDBDBDBD14141414AFAFAFAF5E5E5E5EBDBDBDBD14141414",
      INIT_04 => X"BDBDBDBD14141414AFAFAFAF5E5E5E5EBDBDBDBD141414140000000000000000",
      INIT_05 => X"BDBDBDBD14141414AFAFAFAF5E5E5E5EBDBDBDBD14141414AFAFAFAF5E5E5E5E",
      INIT_06 => X"BDBDBDBD14141414AFAFAFAF5E5E5E5EBDBDBDBD14141414AFAFAFAF5E5E5E5E",
      INIT_07 => X"000000000000000000000000000000000000000000000000AFAFAFAF5E5E5E5E",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0",
      INIT_11 => X"D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0",
      INIT_12 => X"D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0",
      INIT_13 => X"D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0",
      INIT_14 => X"D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0",
      INIT_15 => X"D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0",
      INIT_16 => X"D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0",
      INIT_17 => X"D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => CPU_DOUT(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_RAM_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_RAM_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 1) => D(6 downto 0),
      DOBDO(0) => D(7),
      DOPADOP(1 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => RAM_reg_0(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => RAM_reg_0(0),
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_SRAM__parameterized2\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    RAM_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_SRAM__parameterized2\ : entity is "SRAM";
end \termprj_top_gfx_top_0_0_SRAM__parameterized2\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_SRAM__parameterized2\ is
  signal NLW_RAM_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg : label is 7;
begin
RAM_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_01 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_02 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_03 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_04 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_05 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_06 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_07 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_08 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_09 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_0A => X"30303030303030A0303030303030303030303030303030303030303030303030",
      INIT_0B => X"30303030303030A0303030303030303030303030303030303030303030303030",
      INIT_0C => X"303030303030303030A0303030A0303030A03030303030303030303030303030",
      INIT_0D => X"303030303030303030A0303030A0303030A03030303030303030303030303030",
      INIT_0E => X"303030303030303030303030303030303030303030303030A030303030303030",
      INIT_0F => X"303030303030303030303030303030303030303030303030A030303030303030",
      INIT_10 => X"30303030303030303030303030A0303030A0303030A030303030303030303030",
      INIT_11 => X"30303030303030303030303030A0303030A0303030A030303030303030303030",
      INIT_12 => X"3030303030303030303030303030303030A030303030303030303030303030A0",
      INIT_13 => X"3030303030303030303030303030303030A030303030303030303030303030A0",
      INIT_14 => X"30303030303030303030303030303030303030303030303030A0303030303030",
      INIT_15 => X"30303030303030303030303030303030303030303030303030A0303030303030",
      INIT_16 => X"3030303030303030A030303030303030303030303030303030303030A0303030",
      INIT_17 => X"3030303030303030A030303030303030303030303030303030303030A0303030",
      INIT_18 => X"A03030303030303030A0303030303030303030303030A0303030303030303030",
      INIT_19 => X"A03030303030303030A0303030303030303030303030A0303030303030303030",
      INIT_1A => X"303030A03030303030303030303030A030303030303030303030303030303030",
      INIT_1B => X"303030A03030303030303030303030A030303030303030303030303030303030",
      INIT_1C => X"303030A03030303030303030303030303030A03030303030303030A030303030",
      INIT_1D => X"303030A03030303030303030303030303030A03030303030303030A030303030",
      INIT_1E => X"30303030A03030303030303030A030303030303030A030303030303030303030",
      INIT_1F => X"30303030A03030303030303030A030303030303030A030303030303030303030",
      INIT_20 => X"30303030303030303030303030F0F0F0F0F0F0F0F0F030303030303030303030",
      INIT_21 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_22 => X"30303030303030A0303030303030303030303030303030303030303030303030",
      INIT_23 => X"30303030303030A0303030303030303030303030303030303030303030303030",
      INIT_24 => X"303030303030303030303030303030A0303030303030A0303030303030303030",
      INIT_25 => X"303030303030303030303030303030A0303030303030A0303030303030303030",
      INIT_26 => X"30303030303030303030303030303030303030A0303030303030303030A03030",
      INIT_27 => X"30303030303030303030303030303030303030A0303030303030303030A03030",
      INIT_28 => X"3030303030A0A0303030303030303030303030303030A0303030303030303030",
      INIT_29 => X"3030303030A0A0303030303030303030303030303030A0303030303030303030",
      INIT_2A => X"30303030303030303030303030303030303030303030303030A0303030303030",
      INIT_2B => X"30303030303030303030303030303030303030303030303030A0303030303030",
      INIT_2C => X"3030303030A030303030303030303030303030A0303030303030A03030303030",
      INIT_2D => X"3030303030A030303030303030303030303030A0303030303030A03030303030",
      INIT_2E => X"30303030303030303030A0303030A0303030303030A030303030303030303030",
      INIT_2F => X"30303030303030303030A0303030A0303030303030A030303030303030303030",
      INIT_30 => X"3030A0303030303030303030303030303030303030303030303030A030303030",
      INIT_31 => X"3030A0303030303030303030303030303030303030303030303030A030303030",
      INIT_32 => X"30303030303030303030303030303030A03030303030303030303030303030A0",
      INIT_33 => X"30303030303030303030303030303030A03030303030303030303030303030A0",
      INIT_34 => X"3030A030303030303030303030303030303030A03030303030303030A0303030",
      INIT_35 => X"3030A030303030303030303030303030303030A03030303030303030A0303030",
      INIT_36 => X"303030303030A0303030303030303030303030303030303030A030303030A030",
      INIT_37 => X"303030303030A0303030303030303030303030303030303030A030303030A030",
      INIT_38 => X"3030A03030303030303030303030303030A03030303030303030303030303030",
      INIT_39 => X"3030A03030303030303030303030303030A03030303030303030303030303030",
      INIT_3A => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_3B => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_3C => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_3D => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_3E => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_3F => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_40 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_41 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_42 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_43 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_44 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_45 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_46 => X"3333333333333333333333333333333333333333303333333333333333333333",
      INIT_47 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_48 => X"3030303030303030303030303030303030303030303030303030303030303033",
      INIT_49 => X"3333333030303030303030303030303030333333333030303030303030303030",
      INIT_4A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_50 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_51 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_52 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_53 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_54 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_55 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_56 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_57 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_58 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_59 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_60 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_61 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_62 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_63 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_64 => X"3030303030303030303030303030303030303030303330303030303030303030",
      INIT_65 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_66 => X"3030303030303030303030303030303030303030303333303030303030303030",
      INIT_67 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_68 => X"3030303030303030303030303030303030303030303333303030303030303030",
      INIT_69 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_6A => X"3030303030303030303030303030303030303030303434343030303030303030",
      INIT_6B => X"30303030303030303030303030303030303030303030303030303033B3303030",
      INIT_6C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_6D => X"303030303030303030303030303030303030303030303030303033B3B3B33030",
      INIT_6E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_6F => X"3030303030303030303030303030303030303030303030303033333333333030",
      INIT_70 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_71 => X"3030303030303030303030303030303030303030303030303033333333333330",
      INIT_72 => X"3030303030303030303030303030303030303030303434343434343030303030",
      INIT_73 => X"3030303030303030303030303030303030303030303030303333333333333333",
      INIT_74 => X"3433333330303030303030303030303030303030303434343434343433333333",
      INIT_75 => X"3030303030303030303030303030303030303030333333343434343434343434",
      INIT_76 => X"B333333330303030303030303030303030303030303333333333333333333333",
      INIT_77 => X"3030303030303030303030303030303030303030333333333333333333333333",
      INIT_78 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B303B3B3B3B3B3B3B3B3B3B3B",
      INIT_79 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_7A => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_7B => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_7C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => CPU_DOUT(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_RAM_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0(0),
      ENBWREN => RAM_reg_1,
      INJECTDBITERR => NLW_RAM_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0(0),
      WEA(2) => RAM_reg_0(0),
      WEA(1) => RAM_reg_0(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_SRAM__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    TIMING_F_reg : out STD_LOGIC;
    RAM_reg_0 : out STD_LOGIC;
    RAM_reg_0_0 : out STD_LOGIC;
    RAM_reg_1 : out STD_LOGIC;
    RAM_reg_1_0 : out STD_LOGIC;
    RAM_reg_0_1 : out STD_LOGIC;
    RAM_reg_1_1 : out STD_LOGIC;
    RAM_reg_2 : out STD_LOGIC;
    RAM_reg_3 : out STD_LOGIC;
    i_EMU_MCLK : in STD_LOGIC;
    RAM_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RAM_reg_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \async_din_reg[6]\ : in STD_LOGIC;
    \async_din_reg[6]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \async_din_reg[6]_1\ : in STD_LOGIC;
    \async_din[7]_i_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \async_din_reg[6]_2\ : in STD_LOGIC;
    \async_din[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \async_din[0]_i_2_0\ : in STD_LOGIC;
    \async_din[0]_i_2_1\ : in STD_LOGIC;
    \async_din[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_SRAM__parameterized3\ : entity is "SRAM";
end \termprj_top_gfx_top_0_0_SRAM__parameterized3\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_SRAM__parameterized3\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^timing_f_reg\ : STD_LOGIC;
  signal \async_din[0]_i_3_n_0\ : STD_LOGIC;
  signal \async_din[1]_i_3_n_0\ : STD_LOGIC;
  signal \async_din[2]_i_3_n_0\ : STD_LOGIC;
  signal \async_din[3]_i_3_n_0\ : STD_LOGIC;
  signal \async_din[4]_i_3_n_0\ : STD_LOGIC;
  signal \async_din[6]_i_3_n_0\ : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg : label is 7;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  TIMING_F_reg <= \^timing_f_reg\;
RAM_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_02 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_03 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_04 => X"20202020202020202020200000060E0A20202032302000202020202020204002",
      INIT_05 => X"1920202020202020202020202020202020202020202020202020202020202020",
      INIT_06 => X"2020202020202020202020202020202020202020202020202020202020201919",
      INIT_07 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_0A => X"2020202020202001202020202020202020202020202020202020202020202020",
      INIT_0B => X"2020202020202001202020202020202020202020202020202020202020202020",
      INIT_0C => X"2020202020202020201320202007202020052020202020202020202020202020",
      INIT_0D => X"2020202020202020201320202007202020052020202020202020202020202020",
      INIT_0E => X"2020202020202020202020202020202020202020202020200F20202020202020",
      INIT_0F => X"2020202020202020202020202020202020202020202020200F20202020202020",
      INIT_10 => X"20202020202020202020202020112020200D2020200320202020202020202020",
      INIT_11 => X"20202020202020202020202020112020200D2020200320202020202020202020",
      INIT_12 => X"2020202020202020202020202020202020032020202020202020202020202001",
      INIT_13 => X"2020202020202020202020202020202020032020202020202020202020202001",
      INIT_14 => X"2020202020202020202020202020202020202020202020202005202020202020",
      INIT_15 => X"2020202020202020202020202020202020202020202020202005202020202020",
      INIT_16 => X"202020202020202003202020202020202020202020202020202020200D202020",
      INIT_17 => X"202020202020202003202020202020202020202020202020202020200D202020",
      INIT_18 => X"0120202020202020200320202020202020202020202011202020202020202020",
      INIT_19 => X"0120202020202020200320202020202020202020202011202020202020202020",
      INIT_1A => X"2020200F20202020202020202020200720202020202020202020202020202020",
      INIT_1B => X"2020200F20202020202020202020200720202020202020202020202020202020",
      INIT_1C => X"2020201120202020202020202020202020200520202020202020200920202020",
      INIT_1D => X"2020201120202020202020202020202020200520202020202020200920202020",
      INIT_1E => X"202020200D202020202020202015202020202020201120202020202020202020",
      INIT_1F => X"202020200D202020202020202015202020202020201120202020202020202020",
      INIT_20 => X"20202020202020202020202020442A4C3E202A3A222E20202020202020202020",
      INIT_21 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_22 => X"2020202020202001202020202020202020202020202020202020202020202020",
      INIT_23 => X"2020202020202001202020202020202020202020202020202020202020202020",
      INIT_24 => X"2020202020202020202020202020201320202020202007202020202020202020",
      INIT_25 => X"2020202020202020202020202020201320202020202007202020202020202020",
      INIT_26 => X"202020202020202020202020202020202020200F202020202020202020012020",
      INIT_27 => X"202020202020202020202020202020202020200F202020202020202020012020",
      INIT_28 => X"2020202020130D20202020202020202020202020202003202020202020202020",
      INIT_29 => X"2020202020130D20202020202020202020202020202003202020202020202020",
      INIT_2A => X"2020202020202020202020202020202020202020202020202001202020202020",
      INIT_2B => X"2020202020202020202020202020202020202020202020202001202020202020",
      INIT_2C => X"2020202020052020202020202020202020202017202020202020132020202020",
      INIT_2D => X"2020202020052020202020202020202020202017202020202020132020202020",
      INIT_2E => X"20202020202020202020072020200F2020202020200920202020202020202020",
      INIT_2F => X"20202020202020202020072020200F2020202020200920202020202020202020",
      INIT_30 => X"2020112020202020202020202020202020202020202020202020200320202020",
      INIT_31 => X"2020112020202020202020202020202020202020202020202020200320202020",
      INIT_32 => X"2020202020202020202020202020202005202020202020202020202020202001",
      INIT_33 => X"2020202020202020202020202020202005202020202020202020202020202001",
      INIT_34 => X"202013202020202020202020202020202020200D202020202020202005202020",
      INIT_35 => X"202013202020202020202020202020202020200D202020202020202005202020",
      INIT_36 => X"2020202020200F20202020202020202020202020202020202009202020201720",
      INIT_37 => X"2020202020200F20202020202020202020202020202020202009202020201720",
      INIT_38 => X"2020032020202020202020202020202020012020202020202020202020202020",
      INIT_39 => X"2020032020202020202020202020202020012020202020202020202020202020",
      INIT_3A => X"2020200000204832282A44264B4D4D4B312F2D2B4B4D4D4B211F1D1B20202020",
      INIT_3B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_41 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_42 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_43 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_44 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B298B2B2B2B2B2B2B2B2B2B2B2",
      INIT_45 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_46 => X"A398989898A3A398999998A398989899999998982098A39898A3A398B9A9BA9D",
      INIT_47 => X"9C9B9AB9A998A39899999998A398B9A9BA9D9C9B9AB9A9989898A398999998A3",
      INIT_48 => X"20202020202020202020202020202020202020202020202020202020202020BB",
      INIT_49 => X"ACABAA2020202020202020202020202020BAACABAA2020202020202020202020",
      INIT_4A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_50 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_51 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_52 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_55 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_56 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_57 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_58 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_59 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_60 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_61 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_64 => X"2020202020202020202020202020202020202020208520202020202020202020",
      INIT_65 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_66 => X"2020202020202020202020202020202020202020209594202020202020202020",
      INIT_67 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_68 => X"202020202020202020202020202020202020202020A5A4202020202020202020",
      INIT_69 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6A => X"2020202020202020202020202020202020202020201615142020202020202020",
      INIT_6B => X"2020202020202020202020202020202020202020202020202020208685202020",
      INIT_6C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6D => X"2020202020202020202020202020202020202020202020202020979695942020",
      INIT_6E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6F => X"20202020202020202020202020202020202020202020202020A8A7A6A5A42020",
      INIT_70 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_71 => X"20202020202020202020202020202020202020202020202020B8B7B6B5B4B320",
      INIT_72 => X"2020202020202020202020202020202020202020202524232221202020202020",
      INIT_73 => X"202020202020202020202020202020202020202020202020A8C8C7C6C5C4C3C2",
      INIT_74 => X"00C0A1A020202020202020202020202020202020200F0E0D0C0B0A01C1C0A1A0",
      INIT_75 => X"2020202020202020202020202020202020202020C1C0A1090807060504030201",
      INIT_76 => X"93D0B1B0202020202020202020202020202020202092919093929192D1D0B1B0",
      INIT_77 => X"2020202020202020202020202020202020202020D1D0B1909392919093929190",
      INIT_78 => X"A3A3A3A39898A3A3A3989998989999999998989820A3A3A3A3A3A3A3A3A3A3A3",
      INIT_79 => X"98989899989899999998A3A3A3989998A3989999A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B298B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7D => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => CPU_DOUT(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_RAM_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^d\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_4(0),
      ENBWREN => \^timing_f_reg\,
      INJECTDBITERR => NLW_RAM_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_4(0),
      WEA(2) => RAM_reg_4(0),
      WEA(1) => RAM_reg_4(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RAM_reg_5(1),
      I1 => RAM_reg_5(0),
      O => \^timing_f_reg\
    );
\async_din[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCC0C00440044"
    )
        port map (
      I0 => \async_din[0]_i_3_n_0\,
      I1 => \async_din_reg[6]\,
      I2 => \async_din_reg[6]_0\(0),
      I3 => \async_din_reg[6]_1\,
      I4 => \async_din[7]_i_2\(0),
      I5 => \async_din_reg[6]_2\,
      O => RAM_reg_0
    );
\async_din[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(0),
      I1 => \async_din[7]_i_2_0\(0),
      I2 => \async_din[0]_i_2_0\,
      I3 => \async_din[7]_i_2\(6),
      I4 => \async_din[0]_i_2_1\,
      I5 => \async_din[7]_i_2_1\(0),
      O => \async_din[0]_i_3_n_0\
    );
\async_din[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCC0C00440044"
    )
        port map (
      I0 => \async_din[1]_i_3_n_0\,
      I1 => \async_din_reg[6]\,
      I2 => \async_din_reg[6]_0\(1),
      I3 => \async_din_reg[6]_1\,
      I4 => \async_din[7]_i_2\(1),
      I5 => \async_din_reg[6]_2\,
      O => RAM_reg_0_0
    );
\async_din[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(1),
      I1 => \async_din[7]_i_2_0\(1),
      I2 => \async_din[0]_i_2_0\,
      I3 => \async_din[7]_i_2\(7),
      I4 => \async_din[0]_i_2_1\,
      I5 => \async_din[7]_i_2_1\(1),
      O => \async_din[1]_i_3_n_0\
    );
\async_din[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCC0C00440044"
    )
        port map (
      I0 => \async_din[2]_i_3_n_0\,
      I1 => \async_din_reg[6]\,
      I2 => \async_din_reg[6]_0\(2),
      I3 => \async_din_reg[6]_1\,
      I4 => \async_din[7]_i_2\(2),
      I5 => \async_din_reg[6]_2\,
      O => RAM_reg_1
    );
\async_din[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(2),
      I1 => \async_din[7]_i_2_0\(2),
      I2 => \async_din[0]_i_2_0\,
      I3 => \async_din[7]_i_2\(8),
      I4 => \async_din[0]_i_2_1\,
      I5 => \async_din[7]_i_2_1\(2),
      O => \async_din[2]_i_3_n_0\
    );
\async_din[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCC0C00440044"
    )
        port map (
      I0 => \async_din[3]_i_3_n_0\,
      I1 => \async_din_reg[6]\,
      I2 => \async_din_reg[6]_0\(3),
      I3 => \async_din_reg[6]_1\,
      I4 => \async_din[7]_i_2\(3),
      I5 => \async_din_reg[6]_2\,
      O => RAM_reg_1_0
    );
\async_din[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(3),
      I1 => \async_din[7]_i_2_0\(3),
      I2 => \async_din[0]_i_2_0\,
      I3 => \async_din[7]_i_2\(9),
      I4 => \async_din[0]_i_2_1\,
      I5 => \async_din[7]_i_2_1\(3),
      O => \async_din[3]_i_3_n_0\
    );
\async_din[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCC0C00440044"
    )
        port map (
      I0 => \async_din[4]_i_3_n_0\,
      I1 => \async_din_reg[6]\,
      I2 => \async_din_reg[6]_0\(4),
      I3 => \async_din_reg[6]_1\,
      I4 => \async_din[7]_i_2\(4),
      I5 => \async_din_reg[6]_2\,
      O => RAM_reg_0_1
    );
\async_din[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(4),
      I1 => \async_din[7]_i_2_0\(4),
      I2 => \async_din[0]_i_2_0\,
      I3 => \async_din[7]_i_2\(10),
      I4 => \async_din[0]_i_2_1\,
      I5 => \async_din[7]_i_2_1\(4),
      O => \async_din[4]_i_3_n_0\
    );
\async_din[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(5),
      I1 => \async_din[7]_i_2_0\(5),
      I2 => \async_din[0]_i_2_0\,
      I3 => \async_din[7]_i_2\(11),
      I4 => \async_din[0]_i_2_1\,
      I5 => \async_din[7]_i_2_1\(5),
      O => RAM_reg_2
    );
\async_din[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCC0C00440044"
    )
        port map (
      I0 => \async_din[6]_i_3_n_0\,
      I1 => \async_din_reg[6]\,
      I2 => \async_din_reg[6]_0\(5),
      I3 => \async_din_reg[6]_1\,
      I4 => \async_din[7]_i_2\(5),
      I5 => \async_din_reg[6]_2\,
      O => RAM_reg_1_1
    );
\async_din[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(6),
      I1 => \async_din[7]_i_2_0\(6),
      I2 => \async_din[0]_i_2_0\,
      I3 => \async_din[7]_i_2\(12),
      I4 => \async_din[0]_i_2_1\,
      I5 => \async_din[7]_i_2_1\(6),
      O => \async_din[6]_i_3_n_0\
    );
\async_din[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(7),
      I1 => \async_din[7]_i_2_0\(7),
      I2 => \async_din[0]_i_2_0\,
      I3 => \async_din[7]_i_2\(13),
      I4 => \async_din[0]_i_2_1\,
      I5 => \async_din[7]_i_2_1\(7),
      O => RAM_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_SRAM__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_SRAM__parameterized4\ : entity is "SRAM";
end \termprj_top_gfx_top_0_0_SRAM__parameterized4\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_SRAM__parameterized4\ is
  signal NLW_RAM_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg : label is 7;
begin
RAM_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000050505050505050505050005050505050505050505",
      INIT_05 => X"0500000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000505",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"000000000000001B000000000000000000000000000000000000000000000000",
      INIT_0B => X"000000000000001B000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000001B0000001B0000001B0000000000000000000000000000",
      INIT_0D => X"0000000000000000001B0000001B0000001B0000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000001B00000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000001B00000000000000",
      INIT_10 => X"000000000000000000000000001B0000001B0000001B00000000000000000000",
      INIT_11 => X"000000000000000000000000001B0000001B0000001B00000000000000000000",
      INIT_12 => X"00000000000000000000000000000000001B000000000000000000000000001B",
      INIT_13 => X"00000000000000000000000000000000001B000000000000000000000000001B",
      INIT_14 => X"000000000000000000000000000000000000000000000000001B000000000000",
      INIT_15 => X"000000000000000000000000000000000000000000000000001B000000000000",
      INIT_16 => X"00000000000000001B000000000000000000000000000000000000001B000000",
      INIT_17 => X"00000000000000001B000000000000000000000000000000000000001B000000",
      INIT_18 => X"1B00000000000000001B0000000000000000000000001B000000000000000000",
      INIT_19 => X"1B00000000000000001B0000000000000000000000001B000000000000000000",
      INIT_1A => X"0000001B00000000000000000000001B00000000000000000000000000000000",
      INIT_1B => X"0000001B00000000000000000000001B00000000000000000000000000000000",
      INIT_1C => X"0000001B00000000000000000000000000001B00000000000000001B00000000",
      INIT_1D => X"0000001B00000000000000000000000000001B00000000000000001B00000000",
      INIT_1E => X"000000001B00000000000000001B000000000000001B00000000000000000000",
      INIT_1F => X"000000001B00000000000000001B000000000000001B00000000000000000000",
      INIT_20 => X"0000000000000000000000000007070707070707070700000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"000000000000001B000000000000000000000000000000000000000000000000",
      INIT_23 => X"000000000000001B000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000001B0000000000001B000000000000000000",
      INIT_25 => X"0000000000000000000000000000001B0000000000001B000000000000000000",
      INIT_26 => X"000000000000000000000000000000000000001B0000000000000000001B0000",
      INIT_27 => X"000000000000000000000000000000000000001B0000000000000000001B0000",
      INIT_28 => X"00000000001B1B0000000000000000000000000000001B000000000000000000",
      INIT_29 => X"00000000001B1B0000000000000000000000000000001B000000000000000000",
      INIT_2A => X"000000000000000000000000000000000000000000000000001B000000000000",
      INIT_2B => X"000000000000000000000000000000000000000000000000001B000000000000",
      INIT_2C => X"00000000001B000000000000000000000000001B0000000000001B0000000000",
      INIT_2D => X"00000000001B000000000000000000000000001B0000000000001B0000000000",
      INIT_2E => X"000000000000000000001B0000001B0000000000001B00000000000000000000",
      INIT_2F => X"000000000000000000001B0000001B0000000000001B00000000000000000000",
      INIT_30 => X"00001B0000000000000000000000000000000000000000000000001B00000000",
      INIT_31 => X"00001B0000000000000000000000000000000000000000000000001B00000000",
      INIT_32 => X"000000000000000000000000000000001B00000000000000000000000000001B",
      INIT_33 => X"000000000000000000000000000000001B00000000000000000000000000001B",
      INIT_34 => X"00001B000000000000000000000000000000001B00000000000000001B000000",
      INIT_35 => X"00001B000000000000000000000000000000001B00000000000000001B000000",
      INIT_36 => X"0000000000001B0000000000000000000000000000000000001B000000001B00",
      INIT_37 => X"0000000000001B0000000000000000000000000000000000001B000000001B00",
      INIT_38 => X"00001B00000000000000000000000000001B0000000000000000000000000000",
      INIT_39 => X"00001B00000000000000000000000000001B0000000000000000000000000000",
      INIT_3A => X"0000001313050505050505059919191919191919991919191A1A1A1A00000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_41 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_42 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_43 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_44 => X"4F4FCF4FCFCF4F4F4F4FCF4F4FCF4F4F4F4FCF4FCF4F4F4FCF4F4F4FCF4FCFCF",
      INIT_45 => X"CF4F4FCF4FCF4F4F4FCF4FCF4F4FCF4FCFCF4F4F4FCFCFCF4FCF4F4F4F4FCF4F",
      INIT_46 => X"4FCF4FCF4F4F4FCF47474F4FCF4FCF4747474FCF404F4FCF4F4F4FCF4F4F4F4F",
      INIT_47 => X"4F4F4F4F4F4F4FCF47C7474F4FCF4F4F4F4F4F4F4F4F4F4FCF4F4FCF47474F4F",
      INIT_48 => X"4040404040404040404040404040404040404040404040404040404040404044",
      INIT_49 => X"4F4F414040404040404040404040404040444F4F414040404040404040404040",
      INIT_4A => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_4B => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_4C => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_4D => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_4E => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_4F => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_50 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_51 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_52 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_53 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_54 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_55 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_56 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_57 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_58 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_59 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_5A => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_5B => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_5C => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_5D => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_5E => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_5F => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_60 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_61 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_62 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_63 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_64 => X"4040404040404040404040404040404040404040404240404040404040404040",
      INIT_65 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_66 => X"4040404040404040404040404040404040404040404F42404040404040404040",
      INIT_67 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_68 => X"4040404040404040404040404040404040404040404F45404040404040404040",
      INIT_69 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_6A => X"4040404040404040404040404040404040404040404F4F424040404040404040",
      INIT_6B => X"4040404040404040404040404040404040404040404040404040404842404040",
      INIT_6C => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_6D => X"4040404040404040404040404040404040404040404040404040434F4F424040",
      INIT_6E => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_6F => X"40404040404040404040404040404040404040404040404040434F4F4F454040",
      INIT_70 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_71 => X"40404040404040404040404040404040404040404040404040434F4F4F4F4240",
      INIT_72 => X"4040404040404040404040404040404040404040404F4F4F4F4F4A4040404040",
      INIT_73 => X"404040404040404040404040404040404040404040404040434F4F4F4F4F4540",
      INIT_74 => X"4F40404040404040404040404040404040404040404F4F4F4F4F4F4F40404040",
      INIT_75 => X"40404040404040404040404040404040404040404040404F4F4F4F4F4F4F4F4F",
      INIT_76 => X"4F40404040404040404040404040404040404040404F4F4F4F4F4F4F40404040",
      INIT_77 => X"40404040404040404040404040404040404040404040404F4F4F4F4F4F4F4F4F",
      INIT_78 => X"4F4F4F4FCF4F4F4F4FCF484FCF4848C8484F4FCF40CFCFCF4FCFCFCF4FCF4FCF",
      INIT_79 => X"CF4FCF484FCF4848484F4F4F4FCF484F4FCF48484F4FCF4FCF4FCF4FCF4FCF4F",
      INIT_7A => X"CF4FCF4F4F4FCFCF4F4F4FCF4F4FCF4FCFCF4F4FCF4FCF4FCF4FCF4FCFCFCF4F",
      INIT_7B => X"4FCF4F4FCF4F4FCF4FCF4FCF4F4F4FCF4F4F4FCFCFCF4FCF4FCF4FCF4F4F4FCF",
      INIT_7C => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_7D => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_7E => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_7F => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => CPU_DOUT(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_RAM_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_RAM_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => RAM_reg_0,
      INJECTDBITERR => NLW_RAM_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_SRAM__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    RAM_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_SRAM__parameterized5\ : entity is "SRAM";
end \termprj_top_gfx_top_0_0_SRAM__parameterized5\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_SRAM__parameterized5\ is
  signal NLW_RAM_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_RAM_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg : label is 7;
begin
RAM_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00C80641A68039EC00C8F640A68038ED0059814A368038EE0059714C388038EF",
      INIT_01 => X"00447148108038E8004F7148108038E900D80641A48039EA00D8F640A48038EB",
      INIT_02 => X"009A9642188038E400D4E600448038E500D4D600468038E6003B7148108038E7",
      INIT_03 => X"00D6950112FFF8E000897142188038E1008D7A42188038E200937F42188038E3",
      INIT_04 => X"00BA460118FFF8DC00D6540112FFF8DD00D6570112FFF8DE00D69A0112FFF8DF",
      INIT_05 => X"0000FF0108FFF8D80000FF0108FFF8D90000FF0108FFF8DA0000FF0108FFF8DB",
      INIT_06 => X"0000FF0108FFF8D40000FF0108FFF8D50000FF0108FFF8D60000FF0108FFF8D7",
      INIT_07 => X"0000FF0108FFF8D00000FF0108FFF8D10000FF0108FFF8D20000FF0108FFF8D3",
      INIT_08 => X"0000FF0108FFF8CC0000FF0108FFF8CD0000FF0108FFF8CE0000FF0108FFF8CF",
      INIT_09 => X"0000FF0108FFF8C80000FF0108FFF8C90000FF0108FFF8CA0000FF0108FFF8CB",
      INIT_0A => X"0000FF0108FFF8C40000FF0108FFF8C50000FF0108FFF8C60000FF0108FFF8C7",
      INIT_0B => X"0000FF0108FFF8C00000FF0108FFF8C10000FF0108FFF8C20000FF0108FFF8C3",
      INIT_0C => X"0000FF0108FFF8BC0000FF0108FFF8BD0000FF0108FFF8BE0000FF0108FFF8BF",
      INIT_0D => X"0000FF0108FFF8B80000FF0108FFF8B90000FF0108FFF8BA0000FF0108FFF8BB",
      INIT_0E => X"0000FF0108FFF8B40000FF0108FFF8B50000FF0108FFF8B60000FF0108FFF8B7",
      INIT_0F => X"0000FF0108FFF8B00000FF0108FFF8B10000FF0108FFF8B20000FF0108FFF8B3",
      INIT_10 => X"0000FF0108FFF8AC0000FF0108FFF8AD0000FF0108FFF8AE0000FF0108FFF8AF",
      INIT_11 => X"0000FF0108FFF8A80000FF0108FFF8A90000FF0108FFF8AA0000FF0108FFF8AB",
      INIT_12 => X"0000FF0108FFF8A40000FF0108FFF8A50000FF0108FFF8A60000FF0108FFF8A7",
      INIT_13 => X"0000FF0108FFF8A00000FF0108FFF8A10000FF0108FFF8A20000FF0108FFF8A3",
      INIT_14 => X"0000FF0108FFF89C0000FF0108FFF89D0000FF0108FFF89E0000FF0108FFF89F",
      INIT_15 => X"0000FF0108FFF8980000FF0108FFF8990000FF0108FFF89A0000FF0108FFF89B",
      INIT_16 => X"0000FF0108FFF8940000FF0108FFF8950000FF0108FFF8960000FF0108FFF897",
      INIT_17 => X"0000FF0108FFF8900000FF0108FFF8910000FF0108FFF8920000FF0108FFF893",
      INIT_18 => X"0000FF0108FFF88C0000FF0108FFF88D0000FF0108FFF88E0000FF0108FFF88F",
      INIT_19 => X"0000FF0108FFF8880000FF0108FFF8890000FF0108FFF88A0000FF0108FFF88B",
      INIT_1A => X"0000FF0108FFF8840000FF0108FFF8850000FF0108FFF8860000FF0108FFF887",
      INIT_1B => X"0000FF0108FFF8800000FF0108FFF8810000FF0108FFF8820000FF0108FFF883",
      INIT_1C => X"0000FF0108FFF87C0000FF0108FFF87D0000FF0108FFF87E0000FF0108FFF87F",
      INIT_1D => X"0000FF0108FFF8780000FF0108FFF8790000FF0108FFF87A0000FF0108FFF87B",
      INIT_1E => X"0000FF0108FFF8740000FF0108FFF8750000FF0108FFF8760000FF0108FFF877",
      INIT_1F => X"0000FF0108FFF8700000FF0108FFF8710000FF0108FFF8720000FF0108FFF873",
      INIT_20 => X"0000FF0108FFF86C0000FF0108FFF86D0000FF0108FFF86E0000FF0108FFF86F",
      INIT_21 => X"0000FF0108FFF8680000FF0108FFF8690000FF0108FFF86A0000FF0108FFF86B",
      INIT_22 => X"0000FF0108FFF8640000FF0108FFF8650000FF0108FFF8660000FF0108FFF867",
      INIT_23 => X"0000FF0108FFF8600000FF0108FFF8610000FF0108FFF8620000FF0108FFF863",
      INIT_24 => X"0000FF0108FFF85C0000FF0108FFF85D0000FF0108FFF85E0000FF0108FFF85F",
      INIT_25 => X"0000FF0108FFE0580000FF0108FFE0590000FF0108FFF85A0000FF0108FFF85B",
      INIT_26 => X"0000FF0108FFE0540000FF0108FFE0550000FF0108FFE0560000FF0108FFE057",
      INIT_27 => X"0000FF0108FFE0500000FF0108FFE0510000FF0108FFE0520000FF0108FFE053",
      INIT_28 => X"0000FF0108FFE04C0000FF0108FFE04D0000FF0108FFE04E0000FF0108FFE04F",
      INIT_29 => X"0000FF0108FFE0480000FF0108FFE0490000FF0108FFE04A0000FF0108FFE04B",
      INIT_2A => X"0159810A308010440159990A3D8030450000FF0108FFE0460000FF0108FFE047",
      INIT_2B => X"0159810A3C8030400159810A3C8030410159810A3C8030420159810A3C803043",
      INIT_2C => X"014F810A3080103C014F990A3D80303D0159810A3C80303E0159810A3C80303F",
      INIT_2D => X"014F810A3C803038014F810A3C803039014F810A3C80303A014F810A3C80303B",
      INIT_2E => X"0144810A308010340144990A3D803035014F810A3C803036014F810A3C803037",
      INIT_2F => X"0144810A3C8030300144810A3C8030310144810A3C8030320144810A3C803033",
      INIT_30 => X"013B810A3080102C013B990A3D80302D0144810A3C80302E0144810A3C80302F",
      INIT_31 => X"013B810A3C803028013B810A3C803029013B810A3C80302A013B810A3C80302B",
      INIT_32 => X"00F0F00108FFFF2400F0F00108FFFF25013B810A3C803026013B810A3C803027",
      INIT_33 => X"00F0F00108FFFF2000F0F00108FFFF2100F0F00108FFFF2200F0F00108FFFF23",
      INIT_34 => X"00F0F00108FFFF1C00F0F00108FFFF1D00F0F00108FFFF1E00F0F00108FFFF1F",
      INIT_35 => X"00F0F00108FFFF1800F0F00108FFFF1900F0F00108FFFF1A00F0F00108FFFF1B",
      INIT_36 => X"00F0F00108FFFF1400F0F00108FFFF1500F0F00108FFFF1600F0F00108FFFF17",
      INIT_37 => X"00F0F00108FFFF1000F0F00108FFFF1100F0F00108FFFF1200F0F00108FFFF13",
      INIT_38 => X"0000FF0108FFE00C0000FF0108FFE00D00F0F00108FFFF0E00F0F00108FFFF0F",
      INIT_39 => X"0000FF0108FFE0080000FF0108FFE0090000FF0108FFE00A0000FF0108FFE00B",
      INIT_3A => X"0000FF0108FFE0040000FF0108FFE0050000FF0108FFE0060000FF0108FFE007",
      INIT_3B => X"0000FF0108FFE0000000FF0108FFE0010000FF0108FFE0020000FF0108FFE003",
      INIT_3C => X"0000FF0108FFE0FC0000FF0108FFE0FD0000FF0108FFE0FE0000FF0108FFE0FF",
      INIT_3D => X"0000FF0108FFE0F80000FF0108FFE0F90000FF0108FFE0FA0000FF0108FFE0FB",
      INIT_3E => X"0000FF0108FFE0F40000FF0108FFE0F50000FF0108FFE0F60000FF0108FFE0F7",
      INIT_3F => X"0000FF0108FFE0F00000FF0108FFE0F10000FF0108FFE0F20000FF0108FFE0F3",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => CPU_DOUT(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_RAM_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_RAM_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(1 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => RAM_reg_0(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => RAM_reg_0(0),
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \termprj_top_gfx_top_0_0_SRAM__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \termprj_top_gfx_top_0_0_SRAM__parameterized6\ : entity is "SRAM";
end \termprj_top_gfx_top_0_0_SRAM__parameterized6\;

architecture STRUCTURE of \termprj_top_gfx_top_0_0_SRAM__parameterized6\ is
  signal NLW_RAM_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_RAM_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg : label is 7;
begin
RAM_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_RAM_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_RAM_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(1 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_hdmi_framebuffer is
  port (
    \hdmi_vcntr_reg[9]\ : out STD_LOGIC;
    i_RDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RAM_reg_1_11_0 : out STD_LOGIC;
    o_DOUT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    RAM_reg_1_4_0 : out STD_LOGIC;
    RAM_reg_1_2_0 : out STD_LOGIC;
    \hdmi_vcntr_reg[8]\ : out STD_LOGIC;
    \hdmi_vcntr_reg[6]\ : out STD_LOGIC;
    \hdmi_hcntr_reg[6]\ : out STD_LOGIC;
    \disparity_acc_reg[3]\ : out STD_LOGIC;
    \disparity_acc_reg[1]\ : out STD_LOGIC;
    RAM_reg_1_2_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \disparity_acc_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hdmi_de_reg : out STD_LOGIC;
    hdmi_de_reg_0 : out STD_LOGIC;
    hdmi_de_reg_1 : out STD_LOGIC;
    hdmi_de_reg_2 : out STD_LOGIC;
    hdmi_de_reg_3 : out STD_LOGIC;
    hdmi_de_reg_4 : out STD_LOGIC;
    hdmi_de_reg_5 : out STD_LOGIC;
    \disparity_acc_reg[3]_0\ : out STD_LOGIC;
    hdmi_de_reg_6 : out STD_LOGIC;
    RAM_reg_1_11_1 : out STD_LOGIC;
    hdmi_de_reg_7 : out STD_LOGIC;
    hdmi_de_reg_8 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_vcntr_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \disparity_acc_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RAM_reg_1_12_0 : out STD_LOGIC;
    RAM_reg_1_12_1 : out STD_LOGIC;
    RAM_reg_1_14_0 : out STD_LOGIC;
    RAM_reg_1_10_0 : out STD_LOGIC;
    RAM_reg_1_5_0 : out STD_LOGIC;
    RAM_reg_1_0_0 : out STD_LOGIC;
    \disparity_acc_reg[0]\ : out STD_LOGIC;
    \disparity_acc_reg[0]_0\ : out STD_LOGIC;
    RAM_reg_1_0_1 : out STD_LOGIC;
    hdmi_de_reg_9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_1_4_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    fbrd_de_reg : in STD_LOGIC;
    RAM_reg_0_0_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \disparity_acc_reg[0]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    fbrd_de : in STD_LOGIC;
    \o_TMDS_reg[3]\ : in STD_LOGIC;
    \disparity_acc_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \disparity_acc[3]_i_3__1\ : in STD_LOGIC;
    \disparity_acc[3]_i_8__0_0\ : in STD_LOGIC;
    \disparity_acc[3]_i_7__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk27mcen : in STD_LOGIC;
    \disparity_acc_reg[2]_0\ : in STD_LOGIC;
    \disparity_acc_reg[2]_1\ : in STD_LOGIC;
    \o_TMDS_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \disparity_acc_reg[2]_2\ : in STD_LOGIC;
    \disparity_acc_reg[3]_3\ : in STD_LOGIC;
    \disparity_acc[3]_i_3__1_0\ : in STD_LOGIC;
    hdmi_de : in STD_LOGIC;
    \o_TMDS_reg[5]\ : in STD_LOGIC;
    \disparity_acc_reg[2]_3\ : in STD_LOGIC;
    \disparity_acc[3]_i_4_0\ : in STD_LOGIC;
    \o_TMDS_reg[0]_0\ : in STD_LOGIC;
    \o_TMDS_reg[8]\ : in STD_LOGIC;
    \o_TMDS_reg[8]_0\ : in STD_LOGIC;
    \disparity_acc_reg[2]_4\ : in STD_LOGIC;
    \disparity_acc_reg[2]_5\ : in STD_LOGIC;
    \disparity_acc_reg[1]_0\ : in STD_LOGIC;
    i_CONTROL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \disparity_acc_reg[0]_2\ : in STD_LOGIC;
    \disparity_acc_reg[0]_3\ : in STD_LOGIC;
    \disparity_acc[1]_i_3__0\ : in STD_LOGIC;
    i_EMU_MCLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RAM_reg_1_4_2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    i_DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_1_4_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_0_9_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    RAM_reg_1_3_0 : in STD_LOGIC;
    RAM_reg_0_9_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RAM_reg_1_5_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_0_7_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_0_14_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_0_14_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    RAM_reg_0_14_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    RAM_reg_0_11_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_1_13_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_0_13_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_hdmi_framebuffer : entity is "hdmi_framebuffer";
end termprj_top_gfx_top_0_0_hdmi_framebuffer;

architecture STRUCTURE of termprj_top_gfx_top_0_0_hdmi_framebuffer is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RAM_reg_0_0_n_0 : STD_LOGIC;
  signal RAM_reg_0_0_n_1 : STD_LOGIC;
  signal RAM_reg_0_10_n_0 : STD_LOGIC;
  signal RAM_reg_0_10_n_1 : STD_LOGIC;
  signal RAM_reg_0_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_12_n_0 : STD_LOGIC;
  signal RAM_reg_0_12_n_1 : STD_LOGIC;
  signal RAM_reg_0_13_n_0 : STD_LOGIC;
  signal RAM_reg_0_13_n_1 : STD_LOGIC;
  signal RAM_reg_0_14_n_0 : STD_LOGIC;
  signal RAM_reg_0_14_n_1 : STD_LOGIC;
  signal RAM_reg_0_1_n_0 : STD_LOGIC;
  signal RAM_reg_0_1_n_1 : STD_LOGIC;
  signal RAM_reg_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_0_3_n_0 : STD_LOGIC;
  signal RAM_reg_0_3_n_1 : STD_LOGIC;
  signal RAM_reg_0_4_n_0 : STD_LOGIC;
  signal RAM_reg_0_4_n_1 : STD_LOGIC;
  signal RAM_reg_0_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_0_7_n_0 : STD_LOGIC;
  signal RAM_reg_0_7_n_1 : STD_LOGIC;
  signal RAM_reg_0_8_n_0 : STD_LOGIC;
  signal RAM_reg_0_8_n_1 : STD_LOGIC;
  signal RAM_reg_0_9_n_0 : STD_LOGIC;
  signal RAM_reg_0_9_n_1 : STD_LOGIC;
  signal \^ram_reg_1_0_0\ : STD_LOGIC;
  signal \^ram_reg_1_0_1\ : STD_LOGIC;
  signal \^ram_reg_1_11_0\ : STD_LOGIC;
  signal \^ram_reg_1_11_1\ : STD_LOGIC;
  signal \^ram_reg_1_12_0\ : STD_LOGIC;
  signal \^ram_reg_1_12_1\ : STD_LOGIC;
  signal \^ram_reg_1_2_0\ : STD_LOGIC;
  signal \^ram_reg_1_2_1\ : STD_LOGIC;
  signal \^ram_reg_1_4_0\ : STD_LOGIC;
  signal \disparity_acc[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \disparity_acc[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \disparity_acc[0]_i_3_n_0\ : STD_LOGIC;
  signal \disparity_acc[0]_i_4_n_0\ : STD_LOGIC;
  signal \disparity_acc[0]_i_5_n_0\ : STD_LOGIC;
  signal \disparity_acc[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \disparity_acc[1]_i_2_n_0\ : STD_LOGIC;
  signal \disparity_acc[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \disparity_acc[1]_i_3_n_0\ : STD_LOGIC;
  signal \disparity_acc[1]_i_5_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_10_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_12_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_2_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_3_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_4_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_5_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_8_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \disparity_acc[2]_i_9_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_13_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_16_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_17_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_6_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_8_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \^disparity_acc_reg[0]_0\ : STD_LOGIC;
  signal \^disparity_acc_reg[1]\ : STD_LOGIC;
  signal \^disparity_acc_reg[3]\ : STD_LOGIC;
  signal \^disparity_acc_reg[3]_0\ : STD_LOGIC;
  signal fbrd_data_even : STD_LOGIC_VECTOR ( 14 downto 4 );
  signal fbrd_even : STD_LOGIC;
  signal \^hdmi_hcntr_reg[6]\ : STD_LOGIC;
  signal \^hdmi_vcntr_reg[5]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^hdmi_vcntr_reg[6]\ : STD_LOGIC;
  signal \^hdmi_vcntr_reg[8]\ : STD_LOGIC;
  signal \^hdmi_vcntr_reg[9]\ : STD_LOGIC;
  signal \^i_rdaddr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o_dout\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \o_TMDS[0]_i_3_n_0\ : STD_LOGIC;
  signal \o_TMDS[1]_i_2_n_0\ : STD_LOGIC;
  signal \o_TMDS[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_TMDS[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_TMDS[5]_i_2_n_0\ : STD_LOGIC;
  signal \o_TMDS[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_TMDS[7]_i_2_n_0\ : STD_LOGIC;
  signal \o_TMDS[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \o_TMDS[7]_i_3_n_0\ : STD_LOGIC;
  signal NLW_RAM_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_0_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_1_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_10_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_11_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_12_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_13_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_14_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_2_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_3_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_4_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_5_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_6_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_7_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_8_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_9_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_0_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_1_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_10_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_11_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_12_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_13_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_14_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_2_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_3_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_4_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_5_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_6_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_7_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_8_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_9_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_0 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_0 : label is 983040;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_0 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg_0_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg_0_0 : label is 32767;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg_0_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg_0_0 : label is 0;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_1 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_1 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_1 : label is 0;
  attribute bram_addr_end of RAM_reg_0_1 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_1 : label is 1;
  attribute bram_slice_end of RAM_reg_0_1 : label is 1;
  attribute ram_addr_begin of RAM_reg_0_1 : label is 0;
  attribute ram_addr_end of RAM_reg_0_1 : label is 32767;
  attribute ram_offset of RAM_reg_0_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_1 : label is 1;
  attribute ram_slice_end of RAM_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_10 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_10 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_10 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_10 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_10 : label is 0;
  attribute bram_addr_end of RAM_reg_0_10 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_10 : label is 10;
  attribute bram_slice_end of RAM_reg_0_10 : label is 10;
  attribute ram_addr_begin of RAM_reg_0_10 : label is 0;
  attribute ram_addr_end of RAM_reg_0_10 : label is 32767;
  attribute ram_offset of RAM_reg_0_10 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_10 : label is 10;
  attribute ram_slice_end of RAM_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_11 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_11 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_11 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_11 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_11 : label is 0;
  attribute bram_addr_end of RAM_reg_0_11 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_11 : label is 11;
  attribute bram_slice_end of RAM_reg_0_11 : label is 11;
  attribute ram_addr_begin of RAM_reg_0_11 : label is 0;
  attribute ram_addr_end of RAM_reg_0_11 : label is 32767;
  attribute ram_offset of RAM_reg_0_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_11 : label is 11;
  attribute ram_slice_end of RAM_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_12 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_12 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_12 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_12 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_12 : label is 0;
  attribute bram_addr_end of RAM_reg_0_12 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_12 : label is 12;
  attribute bram_slice_end of RAM_reg_0_12 : label is 12;
  attribute ram_addr_begin of RAM_reg_0_12 : label is 0;
  attribute ram_addr_end of RAM_reg_0_12 : label is 32767;
  attribute ram_offset of RAM_reg_0_12 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_12 : label is 12;
  attribute ram_slice_end of RAM_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_13 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_13 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_13 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_13 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_13 : label is 0;
  attribute bram_addr_end of RAM_reg_0_13 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_13 : label is 13;
  attribute bram_slice_end of RAM_reg_0_13 : label is 13;
  attribute ram_addr_begin of RAM_reg_0_13 : label is 0;
  attribute ram_addr_end of RAM_reg_0_13 : label is 32767;
  attribute ram_offset of RAM_reg_0_13 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_13 : label is 13;
  attribute ram_slice_end of RAM_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_14 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_14 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_14 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_14 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_14 : label is 0;
  attribute bram_addr_end of RAM_reg_0_14 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_14 : label is 14;
  attribute bram_slice_end of RAM_reg_0_14 : label is 14;
  attribute ram_addr_begin of RAM_reg_0_14 : label is 0;
  attribute ram_addr_end of RAM_reg_0_14 : label is 32767;
  attribute ram_offset of RAM_reg_0_14 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_14 : label is 14;
  attribute ram_slice_end of RAM_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_2 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_2 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_2 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_2 : label is 0;
  attribute bram_addr_end of RAM_reg_0_2 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_2 : label is 2;
  attribute bram_slice_end of RAM_reg_0_2 : label is 2;
  attribute ram_addr_begin of RAM_reg_0_2 : label is 0;
  attribute ram_addr_end of RAM_reg_0_2 : label is 32767;
  attribute ram_offset of RAM_reg_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_2 : label is 2;
  attribute ram_slice_end of RAM_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_3 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_3 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_3 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_3 : label is 0;
  attribute bram_addr_end of RAM_reg_0_3 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_3 : label is 3;
  attribute bram_slice_end of RAM_reg_0_3 : label is 3;
  attribute ram_addr_begin of RAM_reg_0_3 : label is 0;
  attribute ram_addr_end of RAM_reg_0_3 : label is 32767;
  attribute ram_offset of RAM_reg_0_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_3 : label is 3;
  attribute ram_slice_end of RAM_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_4 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_4 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_4 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_4 : label is 0;
  attribute bram_addr_end of RAM_reg_0_4 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_4 : label is 4;
  attribute bram_slice_end of RAM_reg_0_4 : label is 4;
  attribute ram_addr_begin of RAM_reg_0_4 : label is 0;
  attribute ram_addr_end of RAM_reg_0_4 : label is 32767;
  attribute ram_offset of RAM_reg_0_4 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_4 : label is 4;
  attribute ram_slice_end of RAM_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_5 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_5 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_5 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_5 : label is 0;
  attribute bram_addr_end of RAM_reg_0_5 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_5 : label is 5;
  attribute bram_slice_end of RAM_reg_0_5 : label is 5;
  attribute ram_addr_begin of RAM_reg_0_5 : label is 0;
  attribute ram_addr_end of RAM_reg_0_5 : label is 32767;
  attribute ram_offset of RAM_reg_0_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_5 : label is 5;
  attribute ram_slice_end of RAM_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_6 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_6 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_6 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_6 : label is 0;
  attribute bram_addr_end of RAM_reg_0_6 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_6 : label is 6;
  attribute bram_slice_end of RAM_reg_0_6 : label is 6;
  attribute ram_addr_begin of RAM_reg_0_6 : label is 0;
  attribute ram_addr_end of RAM_reg_0_6 : label is 32767;
  attribute ram_offset of RAM_reg_0_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_6 : label is 6;
  attribute ram_slice_end of RAM_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_7 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_7 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_7 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_7 : label is 0;
  attribute bram_addr_end of RAM_reg_0_7 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_7 : label is 7;
  attribute bram_slice_end of RAM_reg_0_7 : label is 7;
  attribute ram_addr_begin of RAM_reg_0_7 : label is 0;
  attribute ram_addr_end of RAM_reg_0_7 : label is 32767;
  attribute ram_offset of RAM_reg_0_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_7 : label is 7;
  attribute ram_slice_end of RAM_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_8 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_8 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_8 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_8 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_8 : label is 0;
  attribute bram_addr_end of RAM_reg_0_8 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_8 : label is 8;
  attribute bram_slice_end of RAM_reg_0_8 : label is 8;
  attribute ram_addr_begin of RAM_reg_0_8 : label is 0;
  attribute ram_addr_end of RAM_reg_0_8 : label is 32767;
  attribute ram_offset of RAM_reg_0_8 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_8 : label is 8;
  attribute ram_slice_end of RAM_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_9 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_9 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_9 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_9 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_0_9 : label is 0;
  attribute bram_addr_end of RAM_reg_0_9 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_9 : label is 9;
  attribute bram_slice_end of RAM_reg_0_9 : label is 9;
  attribute ram_addr_begin of RAM_reg_0_9 : label is 0;
  attribute ram_addr_end of RAM_reg_0_9 : label is 32767;
  attribute ram_offset of RAM_reg_0_9 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_9 : label is 9;
  attribute ram_slice_end of RAM_reg_0_9 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_0 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_0 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_0 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_0 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_0 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_0 : label is 0;
  attribute bram_slice_end of RAM_reg_1_0 : label is 0;
  attribute ram_addr_begin of RAM_reg_1_0 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_0 : label is 65535;
  attribute ram_offset of RAM_reg_1_0 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_0 : label is 0;
  attribute ram_slice_end of RAM_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_1 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_1 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_1 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_1 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_1 : label is 1;
  attribute bram_slice_end of RAM_reg_1_1 : label is 1;
  attribute ram_addr_begin of RAM_reg_1_1 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_1 : label is 65535;
  attribute ram_offset of RAM_reg_1_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_1 : label is 1;
  attribute ram_slice_end of RAM_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_10 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_10 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_10 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_10 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_10 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_10 : label is 10;
  attribute bram_slice_end of RAM_reg_1_10 : label is 10;
  attribute ram_addr_begin of RAM_reg_1_10 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_10 : label is 65535;
  attribute ram_offset of RAM_reg_1_10 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_10 : label is 10;
  attribute ram_slice_end of RAM_reg_1_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_11 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_11 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_11 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_11 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_11 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_11 : label is 11;
  attribute bram_slice_end of RAM_reg_1_11 : label is 11;
  attribute ram_addr_begin of RAM_reg_1_11 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_11 : label is 65535;
  attribute ram_offset of RAM_reg_1_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_11 : label is 11;
  attribute ram_slice_end of RAM_reg_1_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_12 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_12 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_12 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_12 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_12 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_12 : label is 12;
  attribute bram_slice_end of RAM_reg_1_12 : label is 12;
  attribute ram_addr_begin of RAM_reg_1_12 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_12 : label is 65535;
  attribute ram_offset of RAM_reg_1_12 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_12 : label is 12;
  attribute ram_slice_end of RAM_reg_1_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_13 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_13 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_13 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_13 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_13 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_13 : label is 13;
  attribute bram_slice_end of RAM_reg_1_13 : label is 13;
  attribute ram_addr_begin of RAM_reg_1_13 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_13 : label is 65535;
  attribute ram_offset of RAM_reg_1_13 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_13 : label is 13;
  attribute ram_slice_end of RAM_reg_1_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_14 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_14 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_14 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_14 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_14 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_14 : label is 14;
  attribute bram_slice_end of RAM_reg_1_14 : label is 14;
  attribute ram_addr_begin of RAM_reg_1_14 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_14 : label is 65535;
  attribute ram_offset of RAM_reg_1_14 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_14 : label is 14;
  attribute ram_slice_end of RAM_reg_1_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_2 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_2 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_2 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_2 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_2 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_2 : label is 2;
  attribute bram_slice_end of RAM_reg_1_2 : label is 2;
  attribute ram_addr_begin of RAM_reg_1_2 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_2 : label is 65535;
  attribute ram_offset of RAM_reg_1_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_2 : label is 2;
  attribute ram_slice_end of RAM_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_3 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_3 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_3 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_3 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_3 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_3 : label is 3;
  attribute bram_slice_end of RAM_reg_1_3 : label is 3;
  attribute ram_addr_begin of RAM_reg_1_3 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_3 : label is 65535;
  attribute ram_offset of RAM_reg_1_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_3 : label is 3;
  attribute ram_slice_end of RAM_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_4 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_4 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_4 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_4 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_4 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_4 : label is 4;
  attribute bram_slice_end of RAM_reg_1_4 : label is 4;
  attribute ram_addr_begin of RAM_reg_1_4 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_4 : label is 65535;
  attribute ram_offset of RAM_reg_1_4 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_4 : label is 4;
  attribute ram_slice_end of RAM_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_5 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_5 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_5 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_5 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_5 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_5 : label is 5;
  attribute bram_slice_end of RAM_reg_1_5 : label is 5;
  attribute ram_addr_begin of RAM_reg_1_5 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_5 : label is 65535;
  attribute ram_offset of RAM_reg_1_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_5 : label is 5;
  attribute ram_slice_end of RAM_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_6 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_6 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_6 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_6 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_6 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_6 : label is 6;
  attribute bram_slice_end of RAM_reg_1_6 : label is 6;
  attribute ram_addr_begin of RAM_reg_1_6 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_6 : label is 65535;
  attribute ram_offset of RAM_reg_1_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_7 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_7 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_7 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_7 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_7 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_7 : label is 7;
  attribute bram_slice_end of RAM_reg_1_7 : label is 7;
  attribute ram_addr_begin of RAM_reg_1_7 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_7 : label is 65535;
  attribute ram_offset of RAM_reg_1_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_8 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_8 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_8 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_8 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_8 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_8 : label is 8;
  attribute bram_slice_end of RAM_reg_1_8 : label is 8;
  attribute ram_addr_begin of RAM_reg_1_8 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_8 : label is 65535;
  attribute ram_offset of RAM_reg_1_8 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_8 : label is 8;
  attribute ram_slice_end of RAM_reg_1_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_9 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_9 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_9 : label is "inst/hdmi_main/fb_even/RAM";
  attribute bram_addr_begin of RAM_reg_1_9 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_9 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_9 : label is 9;
  attribute bram_slice_end of RAM_reg_1_9 : label is 9;
  attribute ram_addr_begin of RAM_reg_1_9 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_9 : label is 65535;
  attribute ram_offset of RAM_reg_1_9 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_9 : label is 9;
  attribute ram_slice_end of RAM_reg_1_9 : label is 9;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \disparity_acc[0]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \disparity_acc[0]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \disparity_acc[2]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \disparity_acc[2]_i_5__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \disparity_acc[2]_i_7\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \disparity_acc[2]_i_7__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \disparity_acc[3]_i_17\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \disparity_acc[3]_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \o_TMDS[0]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \o_TMDS[0]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \o_TMDS[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \o_TMDS[1]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \o_TMDS[1]_i_1__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \o_TMDS[1]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \o_TMDS[3]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \o_TMDS[5]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \o_TMDS[5]_i_1__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \o_TMDS[6]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \o_TMDS[6]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \o_TMDS[7]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \o_TMDS[7]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \o_TMDS[8]_i_1__0\ : label is "soft_lutpair20";
begin
  ADDRBWRADDR(3 downto 0) <= \^addrbwraddr\(3 downto 0);
  RAM_reg_1_0_0 <= \^ram_reg_1_0_0\;
  RAM_reg_1_0_1 <= \^ram_reg_1_0_1\;
  RAM_reg_1_11_0 <= \^ram_reg_1_11_0\;
  RAM_reg_1_11_1 <= \^ram_reg_1_11_1\;
  RAM_reg_1_12_0 <= \^ram_reg_1_12_0\;
  RAM_reg_1_12_1 <= \^ram_reg_1_12_1\;
  RAM_reg_1_2_0 <= \^ram_reg_1_2_0\;
  RAM_reg_1_2_1 <= \^ram_reg_1_2_1\;
  RAM_reg_1_4_0 <= \^ram_reg_1_4_0\;
  \disparity_acc_reg[0]_0\ <= \^disparity_acc_reg[0]_0\;
  \disparity_acc_reg[1]\ <= \^disparity_acc_reg[1]\;
  \disparity_acc_reg[3]\ <= \^disparity_acc_reg[3]\;
  \disparity_acc_reg[3]_0\ <= \^disparity_acc_reg[3]_0\;
  \hdmi_hcntr_reg[6]\ <= \^hdmi_hcntr_reg[6]\;
  \hdmi_vcntr_reg[5]\(3 downto 0) <= \^hdmi_vcntr_reg[5]\(3 downto 0);
  \hdmi_vcntr_reg[6]\ <= \^hdmi_vcntr_reg[6]\;
  \hdmi_vcntr_reg[8]\ <= \^hdmi_vcntr_reg[8]\;
  \hdmi_vcntr_reg[9]\ <= \^hdmi_vcntr_reg[9]\;
  i_RDADDR(3 downto 0) <= \^i_rdaddr\(3 downto 0);
  o_DOUT(9 downto 0) <= \^o_dout\(9 downto 0);
RAM_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_1_4_2(9 downto 7),
      ADDRBWRADDR(12) => \^hdmi_vcntr_reg[5]\(3),
      ADDRBWRADDR(11 downto 7) => RAM_reg_1_4_2(6 downto 2),
      ADDRBWRADDR(6 downto 4) => \^hdmi_vcntr_reg[5]\(2 downto 0),
      ADDRBWRADDR(3 downto 2) => RAM_reg_1_4_2(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_0_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_0_n_0,
      CASCADEOUTB => RAM_reg_0_0_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_0_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995555"
    )
        port map (
      I0 => RAM_reg_0_0_0(6),
      I1 => RAM_reg_0_0_0(4),
      I2 => RAM_reg_0_0_0(2),
      I3 => RAM_reg_0_0_0(3),
      I4 => RAM_reg_0_0_0(5),
      O => \^hdmi_vcntr_reg[5]\(2)
    );
RAM_reg_0_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => RAM_reg_0_0_0(5),
      I1 => RAM_reg_0_0_0(3),
      I2 => RAM_reg_0_0_0(2),
      I3 => RAM_reg_0_0_0(4),
      O => \^hdmi_vcntr_reg[5]\(1)
    );
RAM_reg_0_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => RAM_reg_0_0_0(4),
      I1 => RAM_reg_0_0_0(2),
      I2 => RAM_reg_0_0_0(3),
      O => \^hdmi_vcntr_reg[5]\(0)
    );
RAM_reg_0_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5DFFFF5D"
    )
        port map (
      I0 => \^hdmi_vcntr_reg[9]\,
      I1 => \^hdmi_vcntr_reg[6]\,
      I2 => Q(7),
      I3 => RAM_reg_0_0_0(8),
      I4 => \^hdmi_hcntr_reg[6]\,
      I5 => clk27mcen,
      O => \^hdmi_vcntr_reg[8]\
    );
\RAM_reg_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_TMDS_reg[3]\,
      I1 => \^hdmi_vcntr_reg[8]\,
      O => fbrd_even
    );
\RAM_reg_0_0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      O => \^hdmi_vcntr_reg[5]\(3)
    );
RAM_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_1_4_2(9 downto 7),
      ADDRBWRADDR(12) => \^hdmi_vcntr_reg[5]\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_1_4_2(6 downto 4),
      ADDRBWRADDR(8) => RAM_reg_0_9_0(5),
      ADDRBWRADDR(7) => RAM_reg_1_4_2(2),
      ADDRBWRADDR(6 downto 4) => \^hdmi_vcntr_reg[5]\(2 downto 0),
      ADDRBWRADDR(3 downto 2) => RAM_reg_1_4_2(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_0_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_1_n_0,
      CASCADEOUTB => RAM_reg_0_1_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(1),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_1_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3 downto 2) => WEA(1 downto 0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => RAM_reg_0_14_1(14 downto 0),
      ADDRARDADDR(0) => RAM_reg_1_3_0,
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_14_2(10 downto 8),
      ADDRBWRADDR(12) => \^i_rdaddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_14_2(7 downto 5),
      ADDRBWRADDR(8) => Q(0),
      ADDRBWRADDR(7) => RAM_reg_0_14_2(4),
      ADDRBWRADDR(6 downto 4) => \^i_rdaddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_14_2(3 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_10_n_0,
      CASCADEOUTB => RAM_reg_0_10_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_10_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_11_0(1),
      WEA(2) => RAM_reg_0_11_0(1),
      WEA(1) => RAM_reg_0_11_0(1),
      WEA(0) => RAM_reg_0_11_0(1),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_10_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => RAM_reg_0_0_0(5),
      I1 => RAM_reg_0_0_0(3),
      I2 => RAM_reg_0_0_0(2),
      I3 => RAM_reg_0_0_0(4),
      O => \^i_rdaddr\(1)
    );
RAM_reg_0_10_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => RAM_reg_0_0_0(4),
      I1 => RAM_reg_0_0_0(2),
      I2 => RAM_reg_0_0_0(3),
      O => \^i_rdaddr\(0)
    );
RAM_reg_0_10_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      O => \^i_rdaddr\(3)
    );
RAM_reg_0_10_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995555"
    )
        port map (
      I0 => RAM_reg_0_0_0(6),
      I1 => RAM_reg_0_0_0(4),
      I2 => RAM_reg_0_0_0(2),
      I3 => RAM_reg_0_0_0(3),
      I4 => RAM_reg_0_0_0(5),
      O => \^i_rdaddr\(2)
    );
RAM_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => RAM_reg_0_14_1(14 downto 0),
      ADDRARDADDR(0) => RAM_reg_1_3_0,
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_14_2(10 downto 8),
      ADDRBWRADDR(12) => \^i_rdaddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_14_2(7 downto 5),
      ADDRBWRADDR(8) => Q(0),
      ADDRBWRADDR(7) => RAM_reg_0_14_2(4),
      ADDRBWRADDR(6 downto 4) => \^i_rdaddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_14_2(3 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_11_n_0,
      CASCADEOUTB => RAM_reg_0_11_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(11),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_11_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_11_0(1),
      WEA(2 downto 1) => RAM_reg_0_11_0(1 downto 0),
      WEA(0) => RAM_reg_0_11_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => RAM_reg_0_14_1(14 downto 0),
      ADDRARDADDR(0) => RAM_reg_1_3_0,
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_14_2(10 downto 8),
      ADDRBWRADDR(12) => \^i_rdaddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_14_2(7 downto 5),
      ADDRBWRADDR(8) => Q(0),
      ADDRBWRADDR(7) => RAM_reg_0_14_2(4),
      ADDRBWRADDR(6 downto 4) => \^i_rdaddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_14_2(3 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_12_n_0,
      CASCADEOUTB => RAM_reg_0_12_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_12_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_11_0(0),
      WEA(2) => RAM_reg_0_11_0(0),
      WEA(1) => RAM_reg_0_11_0(0),
      WEA(0) => RAM_reg_0_11_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => RAM_reg_0_14_1(14 downto 0),
      ADDRARDADDR(0) => RAM_reg_0_13_0,
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_14_2(10 downto 8),
      ADDRBWRADDR(12) => \^i_rdaddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_14_2(7 downto 5),
      ADDRBWRADDR(8) => RAM_reg_0_14_0(0),
      ADDRBWRADDR(7) => RAM_reg_0_14_2(4),
      ADDRBWRADDR(6 downto 4) => \^i_rdaddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_14_2(3 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_13_n_0,
      CASCADEOUTB => RAM_reg_0_13_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(13),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_13_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_13_0(0),
      WEA(2) => RAM_reg_1_13_0(0),
      WEA(1) => RAM_reg_1_13_0(0),
      WEA(0) => RAM_reg_1_13_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => RAM_reg_0_14_1(14 downto 0),
      ADDRARDADDR(0) => RAM_reg_0_13_0,
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_14_2(10 downto 8),
      ADDRBWRADDR(12) => \^i_rdaddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_14_2(7 downto 5),
      ADDRBWRADDR(8) => RAM_reg_0_14_0(0),
      ADDRBWRADDR(7) => RAM_reg_0_14_2(4),
      ADDRBWRADDR(6 downto 4) => \^i_rdaddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_14_2(3 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_14_n_0,
      CASCADEOUTB => RAM_reg_0_14_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_14_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_13_0(1),
      WEA(2) => RAM_reg_1_13_0(1),
      WEA(1) => RAM_reg_1_13_0(1),
      WEA(0) => RAM_reg_1_13_0(1),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_1_4_2(9 downto 7),
      ADDRBWRADDR(12) => \^hdmi_vcntr_reg[5]\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_1_4_2(6 downto 4),
      ADDRBWRADDR(8) => RAM_reg_0_9_0(5),
      ADDRBWRADDR(7) => RAM_reg_1_4_2(2),
      ADDRBWRADDR(6 downto 4) => \^hdmi_vcntr_reg[5]\(2 downto 0),
      ADDRBWRADDR(3 downto 2) => RAM_reg_1_4_2(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_0_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_2_n_0,
      CASCADEOUTB => RAM_reg_0_2_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_2_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_1_4_2(9 downto 7),
      ADDRBWRADDR(12) => \^hdmi_vcntr_reg[5]\(3),
      ADDRBWRADDR(11 downto 7) => RAM_reg_1_4_2(6 downto 2),
      ADDRBWRADDR(6 downto 4) => \^hdmi_vcntr_reg[5]\(2 downto 0),
      ADDRBWRADDR(3 downto 2) => RAM_reg_1_4_2(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_0_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_3_n_0,
      CASCADEOUTB => RAM_reg_0_3_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(3),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_3_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_4_3(0),
      WEA(2) => RAM_reg_1_4_3(0),
      WEA(1) => RAM_reg_1_4_3(0),
      WEA(0) => RAM_reg_1_4_3(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => ADDRARDADDR(15 downto 1),
      ADDRARDADDR(0) => RAM_reg_1_3_0,
      ADDRBWRADDR(15 downto 13) => RAM_reg_1_4_2(9 downto 7),
      ADDRBWRADDR(12) => \^hdmi_vcntr_reg[5]\(3),
      ADDRBWRADDR(11 downto 7) => RAM_reg_1_4_2(6 downto 2),
      ADDRBWRADDR(6 downto 4) => \^hdmi_vcntr_reg[5]\(2 downto 0),
      ADDRBWRADDR(3 downto 2) => RAM_reg_1_4_2(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_0_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_4_n_0,
      CASCADEOUTB => RAM_reg_0_4_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_4_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_4_3(1),
      WEA(2 downto 1) => RAM_reg_1_4_3(1 downto 0),
      WEA(0) => RAM_reg_1_4_3(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_1(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_9_0(11 downto 9),
      ADDRBWRADDR(12) => \^addrbwraddr\(3),
      ADDRBWRADDR(11 downto 7) => RAM_reg_0_9_0(8 downto 4),
      ADDRBWRADDR(6 downto 4) => \^addrbwraddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_9_0(3 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_5_n_0,
      CASCADEOUTB => RAM_reg_0_5_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(5),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_5_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_5_1(0),
      WEA(2) => RAM_reg_1_5_1(0),
      WEA(1) => RAM_reg_1_5_1(0),
      WEA(0) => RAM_reg_1_5_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_5_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => RAM_reg_0_0_0(5),
      I1 => RAM_reg_0_0_0(3),
      I2 => RAM_reg_0_0_0(2),
      I3 => RAM_reg_0_0_0(4),
      O => \^addrbwraddr\(1)
    );
RAM_reg_0_5_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => RAM_reg_0_0_0(4),
      I1 => RAM_reg_0_0_0(2),
      I2 => RAM_reg_0_0_0(3),
      O => \^addrbwraddr\(0)
    );
RAM_reg_0_5_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      O => \^addrbwraddr\(3)
    );
RAM_reg_0_5_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995555"
    )
        port map (
      I0 => RAM_reg_0_0_0(6),
      I1 => RAM_reg_0_0_0(4),
      I2 => RAM_reg_0_0_0(2),
      I3 => RAM_reg_0_0_0(3),
      I4 => RAM_reg_0_0_0(5),
      O => \^addrbwraddr\(2)
    );
RAM_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_1(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_9_0(11 downto 9),
      ADDRBWRADDR(12) => \^addrbwraddr\(3),
      ADDRBWRADDR(11 downto 7) => RAM_reg_0_9_0(8 downto 4),
      ADDRBWRADDR(6 downto 4) => \^addrbwraddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_9_0(3 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_6_n_0,
      CASCADEOUTB => RAM_reg_0_6_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_6_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_7_0(1),
      WEA(2) => RAM_reg_0_7_0(1),
      WEA(1) => RAM_reg_0_7_0(1),
      WEA(0) => RAM_reg_0_7_0(1),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_1(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_9_0(11 downto 9),
      ADDRBWRADDR(12) => \^addrbwraddr\(3),
      ADDRBWRADDR(11 downto 7) => RAM_reg_0_9_0(8 downto 4),
      ADDRBWRADDR(6 downto 4) => \^addrbwraddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_9_0(3 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_7_n_0,
      CASCADEOUTB => RAM_reg_0_7_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(7),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_7_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_7_0(1),
      WEA(2 downto 1) => RAM_reg_0_7_0(1 downto 0),
      WEA(0) => RAM_reg_0_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_1(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_9_0(11 downto 9),
      ADDRBWRADDR(12) => \^addrbwraddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_9_0(8 downto 6),
      ADDRBWRADDR(8) => RAM_reg_0_14_0(0),
      ADDRBWRADDR(7) => RAM_reg_0_9_0(4),
      ADDRBWRADDR(6 downto 4) => \^addrbwraddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_9_0(3 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_8_n_0,
      CASCADEOUTB => RAM_reg_0_8_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_8_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_5_1(1),
      WEA(2) => RAM_reg_1_5_1(1),
      WEA(1) => RAM_reg_1_5_1(1),
      WEA(0) => RAM_reg_1_5_1(1),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_1(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_9_0(11 downto 9),
      ADDRBWRADDR(12) => \^addrbwraddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_9_0(8 downto 6),
      ADDRBWRADDR(8) => RAM_reg_0_14_0(0),
      ADDRBWRADDR(7) => RAM_reg_0_9_0(4),
      ADDRBWRADDR(6 downto 4) => \^addrbwraddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_9_0(3 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_9_n_0,
      CASCADEOUTB => RAM_reg_0_9_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(9),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_9_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_7_0(0),
      WEA(2) => RAM_reg_0_7_0(0),
      WEA(1) => RAM_reg_0_7_0(0),
      WEA(0) => RAM_reg_0_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_1_4_2(9 downto 7),
      ADDRBWRADDR(12) => \^hdmi_vcntr_reg[5]\(3),
      ADDRBWRADDR(11 downto 7) => RAM_reg_1_4_2(6 downto 2),
      ADDRBWRADDR(6 downto 4) => \^hdmi_vcntr_reg[5]\(2 downto 0),
      ADDRBWRADDR(3 downto 2) => RAM_reg_1_4_2(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_0_0(1 downto 0),
      CASCADEINA => RAM_reg_0_0_n_0,
      CASCADEINB => RAM_reg_0_0_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_0_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_0_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_4_3(1),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_1_4_2(9 downto 7),
      ADDRBWRADDR(12) => \^hdmi_vcntr_reg[5]\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_1_4_2(6 downto 4),
      ADDRBWRADDR(8) => RAM_reg_0_9_0(5),
      ADDRBWRADDR(7) => RAM_reg_1_4_2(2),
      ADDRBWRADDR(6 downto 4) => \^hdmi_vcntr_reg[5]\(2 downto 0),
      ADDRBWRADDR(3 downto 2) => RAM_reg_1_4_2(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_0_0(1 downto 0),
      CASCADEINA => RAM_reg_0_1_n_0,
      CASCADEINB => RAM_reg_0_1_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(1),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_1_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_1_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(1),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_4_3(1),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => RAM_reg_0_14_1(14 downto 0),
      ADDRARDADDR(0) => RAM_reg_1_3_0,
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_14_2(10 downto 8),
      ADDRBWRADDR(12) => \^i_rdaddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_14_2(7 downto 5),
      ADDRBWRADDR(8) => Q(0),
      ADDRBWRADDR(7) => RAM_reg_0_14_2(4),
      ADDRBWRADDR(6 downto 4) => \^i_rdaddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_14_2(3 downto 0),
      CASCADEINA => RAM_reg_0_10_n_0,
      CASCADEINB => RAM_reg_0_10_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_10_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_10_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => fbrd_data_even(10),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_13_0(0),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_10_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_13_0(0),
      WEA(2) => RAM_reg_1_13_0(0),
      WEA(1) => RAM_reg_1_13_0(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => RAM_reg_0_14_1(14 downto 0),
      ADDRARDADDR(0) => RAM_reg_1_3_0,
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_14_2(10 downto 8),
      ADDRBWRADDR(12) => \^i_rdaddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_14_2(7 downto 5),
      ADDRBWRADDR(8) => Q(0),
      ADDRBWRADDR(7) => RAM_reg_0_14_2(4),
      ADDRBWRADDR(6 downto 4) => \^i_rdaddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_14_2(3 downto 0),
      CASCADEINA => RAM_reg_0_11_n_0,
      CASCADEINB => RAM_reg_0_11_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(11),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_11_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_11_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(8),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_11_0(1),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_11_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_11_0(1),
      WEA(2) => RAM_reg_0_11_0(1),
      WEA(1) => RAM_reg_0_11_0(1),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => RAM_reg_0_14_1(14 downto 0),
      ADDRARDADDR(0) => RAM_reg_1_3_0,
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_14_2(10 downto 8),
      ADDRBWRADDR(12) => \^i_rdaddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_14_2(7 downto 5),
      ADDRBWRADDR(8) => Q(0),
      ADDRBWRADDR(7) => RAM_reg_0_14_2(4),
      ADDRBWRADDR(6 downto 4) => \^i_rdaddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_14_2(3 downto 0),
      CASCADEINA => RAM_reg_0_12_n_0,
      CASCADEINB => RAM_reg_0_12_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_12_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_12_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(9),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_11_0(0),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_12_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_11_0(0),
      WEA(2) => RAM_reg_0_11_0(0),
      WEA(1) => RAM_reg_0_11_0(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => RAM_reg_0_14_1(14 downto 0),
      ADDRARDADDR(0) => RAM_reg_0_13_0,
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_14_2(10 downto 8),
      ADDRBWRADDR(12) => \^i_rdaddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_14_2(7 downto 5),
      ADDRBWRADDR(8) => RAM_reg_0_14_0(0),
      ADDRBWRADDR(7) => RAM_reg_0_14_2(4),
      ADDRBWRADDR(6 downto 4) => \^i_rdaddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_14_2(3 downto 0),
      CASCADEINA => RAM_reg_0_13_n_0,
      CASCADEINB => RAM_reg_0_13_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(13),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_13_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_13_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => fbrd_data_even(13),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_13_0(1),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_13_SBITERR_UNCONNECTED,
      WEA(3 downto 2) => RAM_reg_1_13_0(1 downto 0),
      WEA(1) => RAM_reg_1_13_0(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => RAM_reg_0_14_1(14 downto 0),
      ADDRARDADDR(0) => RAM_reg_0_13_0,
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_14_2(10 downto 8),
      ADDRBWRADDR(12) => \^i_rdaddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_14_2(7 downto 5),
      ADDRBWRADDR(8) => RAM_reg_0_14_0(0),
      ADDRBWRADDR(7) => RAM_reg_0_14_2(4),
      ADDRBWRADDR(6 downto 4) => \^i_rdaddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_14_2(3 downto 0),
      CASCADEINA => RAM_reg_0_14_n_0,
      CASCADEINB => RAM_reg_0_14_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_14_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_14_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => fbrd_data_even(14),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_13_0(1),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_14_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_13_0(1),
      WEA(2) => RAM_reg_1_13_0(1),
      WEA(1) => RAM_reg_1_13_0(1),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_1_4_2(9 downto 7),
      ADDRBWRADDR(12) => \^hdmi_vcntr_reg[5]\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_1_4_2(6 downto 4),
      ADDRBWRADDR(8) => RAM_reg_0_9_0(5),
      ADDRBWRADDR(7) => RAM_reg_1_4_2(2),
      ADDRBWRADDR(6 downto 4) => \^hdmi_vcntr_reg[5]\(2 downto 0),
      ADDRBWRADDR(3 downto 2) => RAM_reg_1_4_2(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_0_0(1 downto 0),
      CASCADEINA => RAM_reg_0_2_n_0,
      CASCADEINB => RAM_reg_0_2_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_2_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_2_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(2),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_4_3(1),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_4_3(0),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => ADDRARDADDR(15 downto 1),
      ADDRARDADDR(0) => RAM_reg_1_3_0,
      ADDRBWRADDR(15 downto 13) => RAM_reg_1_4_2(9 downto 7),
      ADDRBWRADDR(12) => \^hdmi_vcntr_reg[5]\(3),
      ADDRBWRADDR(11 downto 7) => RAM_reg_1_4_2(6 downto 2),
      ADDRBWRADDR(6 downto 4) => \^hdmi_vcntr_reg[5]\(2 downto 0),
      ADDRBWRADDR(3 downto 2) => RAM_reg_1_4_2(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_0_0(1 downto 0),
      CASCADEINA => RAM_reg_0_3_n_0,
      CASCADEINB => RAM_reg_0_3_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(3),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_3_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_3_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(3),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_4_3(1),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_4_3(0),
      WEA(2) => RAM_reg_1_4_3(0),
      WEA(1) => RAM_reg_1_4_3(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => ADDRARDADDR(15 downto 1),
      ADDRARDADDR(0) => RAM_reg_1_3_0,
      ADDRBWRADDR(15 downto 13) => RAM_reg_1_4_2(9 downto 7),
      ADDRBWRADDR(12) => \^hdmi_vcntr_reg[5]\(3),
      ADDRBWRADDR(11 downto 7) => RAM_reg_1_4_2(6 downto 2),
      ADDRBWRADDR(6 downto 4) => \^hdmi_vcntr_reg[5]\(2 downto 0),
      ADDRBWRADDR(3 downto 2) => RAM_reg_1_4_2(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_0_0(1 downto 0),
      CASCADEINA => RAM_reg_0_4_n_0,
      CASCADEINB => RAM_reg_0_4_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_4_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_4_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => fbrd_data_even(4),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_4_3(1),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_4_3(1),
      WEA(2) => RAM_reg_1_4_3(1),
      WEA(1) => RAM_reg_1_4_3(1),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_1(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_9_0(11 downto 9),
      ADDRBWRADDR(12) => \^addrbwraddr\(3),
      ADDRBWRADDR(11 downto 7) => RAM_reg_0_9_0(8 downto 4),
      ADDRBWRADDR(6 downto 4) => \^addrbwraddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_9_0(3 downto 0),
      CASCADEINA => RAM_reg_0_5_n_0,
      CASCADEINB => RAM_reg_0_5_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(5),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_5_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_5_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(4),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_5_1(1),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3 downto 2) => RAM_reg_1_5_1(1 downto 0),
      WEA(1) => RAM_reg_1_5_1(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_1(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_9_0(11 downto 9),
      ADDRBWRADDR(12) => \^addrbwraddr\(3),
      ADDRBWRADDR(11 downto 7) => RAM_reg_0_9_0(8 downto 4),
      ADDRBWRADDR(6 downto 4) => \^addrbwraddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_9_0(3 downto 0),
      CASCADEINA => RAM_reg_0_6_n_0,
      CASCADEINB => RAM_reg_0_6_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_6_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_6_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(5),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_5_1(0),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_5_1(0),
      WEA(2) => RAM_reg_1_5_1(0),
      WEA(1) => RAM_reg_1_5_1(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_1(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_9_0(11 downto 9),
      ADDRBWRADDR(12) => \^addrbwraddr\(3),
      ADDRBWRADDR(11 downto 7) => RAM_reg_0_9_0(8 downto 4),
      ADDRBWRADDR(6 downto 4) => \^addrbwraddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_9_0(3 downto 0),
      CASCADEINA => RAM_reg_0_7_n_0,
      CASCADEINB => RAM_reg_0_7_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(7),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_7_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_7_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(6),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_7_0(1),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_7_0(1),
      WEA(2) => RAM_reg_0_7_0(1),
      WEA(1) => RAM_reg_0_7_0(1),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_1(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_9_0(11 downto 9),
      ADDRBWRADDR(12) => \^addrbwraddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_9_0(8 downto 6),
      ADDRBWRADDR(8) => RAM_reg_0_14_0(0),
      ADDRBWRADDR(7) => RAM_reg_0_9_0(4),
      ADDRBWRADDR(6 downto 4) => \^addrbwraddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_9_0(3 downto 0),
      CASCADEINA => RAM_reg_0_8_n_0,
      CASCADEINB => RAM_reg_0_8_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_8_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_8_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(7),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_1_5_1(1),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_8_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_1_5_1(1),
      WEA(2) => RAM_reg_1_5_1(1),
      WEA(1) => RAM_reg_1_5_1(1),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_1(15 downto 0),
      ADDRBWRADDR(15 downto 13) => RAM_reg_0_9_0(11 downto 9),
      ADDRBWRADDR(12) => \^addrbwraddr\(3),
      ADDRBWRADDR(11 downto 9) => RAM_reg_0_9_0(8 downto 6),
      ADDRBWRADDR(8) => RAM_reg_0_14_0(0),
      ADDRBWRADDR(7) => RAM_reg_0_9_0(4),
      ADDRBWRADDR(6 downto 4) => \^addrbwraddr\(2 downto 0),
      ADDRBWRADDR(3 downto 0) => RAM_reg_0_9_0(3 downto 0),
      CASCADEINA => RAM_reg_0_9_n_0,
      CASCADEINB => RAM_reg_0_9_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(9),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_9_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_9_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => fbrd_data_even(9),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_7_0(0),
      ENBWREN => fbrd_even,
      INJECTDBITERR => NLW_RAM_reg_1_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_9_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_7_0(0),
      WEA(2) => RAM_reg_0_7_0(0),
      WEA(1) => RAM_reg_0_7_0(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\disparity_acc[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82282882"
    )
        port map (
      I0 => hdmi_de,
      I1 => \disparity_acc[0]_i_2__0_n_0\,
      I2 => \^disparity_acc_reg[3]\,
      I3 => \disparity_acc_reg[3]_2\(0),
      I4 => \disparity_acc[0]_i_3_n_0\,
      O => D(0)
    );
\disparity_acc[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => hdmi_de,
      I1 => \disparity_acc[3]_i_7__1_0\(0),
      I2 => \disparity_acc[0]_i_2__1_n_0\,
      I3 => \^ram_reg_1_2_0\,
      O => \disparity_acc_reg[2]\(0)
    );
\disparity_acc[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A55955565AA6AAA"
    )
        port map (
      I0 => \disparity_acc[2]_i_9_n_0\,
      I1 => fbrd_data_even(14),
      I2 => \o_TMDS_reg[3]\,
      I3 => fbrd_de,
      I4 => \disparity_acc_reg[0]_1\(13),
      I5 => \o_TMDS[1]_i_2_n_0\,
      O => RAM_reg_1_14_0
    );
\disparity_acc[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900FF6908000E08"
    )
        port map (
      I0 => \disparity_acc[0]_i_4_n_0\,
      I1 => \disparity_acc[0]_i_5_n_0\,
      I2 => \o_TMDS[5]_i_2__0_n_0\,
      I3 => \o_TMDS_reg[8]_0\,
      I4 => \o_TMDS[7]_i_3__0_n_0\,
      I5 => \o_TMDS_reg[8]\,
      O => \disparity_acc[0]_i_2__0_n_0\
    );
\disparity_acc[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \^ram_reg_1_0_1\,
      I1 => \disparity_acc_reg[0]_2\,
      I2 => \disparity_acc_reg[0]_3\,
      O => \disparity_acc[0]_i_2__1_n_0\
    );
\disparity_acc[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A55955565AA6AAA"
    )
        port map (
      I0 => \o_TMDS[7]_i_3__0_n_0\,
      I1 => \^o_dout\(4),
      I2 => \o_TMDS_reg[3]\,
      I3 => fbrd_de,
      I4 => \disparity_acc_reg[0]_1\(4),
      I5 => \o_TMDS[5]_i_2__0_n_0\,
      O => \disparity_acc[0]_i_3_n_0\
    );
\disparity_acc[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AAA6A6AA5559595"
    )
        port map (
      I0 => \^ram_reg_1_4_0\,
      I1 => \disparity_acc_reg[0]_1\(2),
      I2 => fbrd_de,
      I3 => \^o_dout\(2),
      I4 => \o_TMDS_reg[3]\,
      I5 => \o_TMDS[3]_i_2__0_n_0\,
      O => \^ram_reg_1_2_0\
    );
\disparity_acc[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^o_dout\(5),
      I1 => \o_TMDS_reg[3]\,
      I2 => fbrd_de,
      I3 => \disparity_acc_reg[0]_1\(5),
      O => \disparity_acc[0]_i_4_n_0\
    );
\disparity_acc[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^o_dout\(4),
      I1 => \o_TMDS_reg[3]\,
      I2 => fbrd_de,
      I3 => \disparity_acc_reg[0]_1\(4),
      O => \disparity_acc[0]_i_5_n_0\
    );
\disparity_acc[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AA6599A"
    )
        port map (
      I0 => \disparity_acc[2]_i_8__0_n_0\,
      I1 => \disparity_acc[2]_i_9_n_0\,
      I2 => \o_TMDS[1]_i_2_n_0\,
      I3 => \o_TMDS[7]_i_3_n_0\,
      I4 => \o_TMDS_reg[0]\(0),
      O => \disparity_acc[1]_i_2_n_0\
    );
\disparity_acc[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36936C36"
    )
        port map (
      I0 => \disparity_acc_reg[1]_0\,
      I1 => \disparity_acc[1]_i_5_n_0\,
      I2 => \disparity_acc[3]_i_7__1_0\(0),
      I3 => \^ram_reg_1_4_0\,
      I4 => \disparity_acc[0]_i_2__1_n_0\,
      O => \disparity_acc_reg[0]\
    );
\disparity_acc[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F96696996F00F"
    )
        port map (
      I0 => \disparity_acc[0]_i_2__0_n_0\,
      I1 => \^disparity_acc_reg[3]\,
      I2 => \disparity_acc_reg[3]_2\(1),
      I3 => \disparity_acc[3]_i_6__0_n_0\,
      I4 => \disparity_acc_reg[3]_2\(0),
      I5 => \disparity_acc[0]_i_3_n_0\,
      O => \disparity_acc[1]_i_2__1_n_0\
    );
\disparity_acc[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42BDBD42"
    )
        port map (
      I0 => \o_TMDS_reg[0]\(0),
      I1 => \disparity_acc[2]_i_6__0_n_0\,
      I2 => \o_TMDS[1]_i_2_n_0\,
      I3 => \o_TMDS_reg[0]\(1),
      I4 => \^ram_reg_1_12_1\,
      O => \disparity_acc[1]_i_3_n_0\
    );
\disparity_acc[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69F00F690F69960F"
    )
        port map (
      I0 => \disparity_acc[0]_i_2__0_n_0\,
      I1 => \^disparity_acc_reg[3]\,
      I2 => \disparity_acc[2]_i_7__0_n_0\,
      I3 => \disparity_acc_reg[3]_2\(0),
      I4 => \o_TMDS[7]_i_3__0_n_0\,
      I5 => \disparity_acc_reg[2]_2\,
      O => \disparity_acc[1]_i_3__1_n_0\
    );
\disparity_acc[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30CFF159CF300EA6"
    )
        port map (
      I0 => \o_TMDS[3]_i_2__0_n_0\,
      I1 => \disparity_acc[3]_i_13_n_0\,
      I2 => \disparity_acc[3]_i_8__0_0\,
      I3 => \disparity_acc[3]_i_3__1\,
      I4 => \^ram_reg_1_4_0\,
      I5 => \disparity_acc[3]_i_7__1_0\(1),
      O => \disparity_acc[1]_i_5_n_0\
    );
\disparity_acc[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \disparity_acc[2]_i_2_n_0\,
      I1 => \disparity_acc_reg[2]_3\,
      I2 => \^disparity_acc_reg[3]_0\,
      I3 => \disparity_acc[2]_i_4_n_0\,
      I4 => \disparity_acc[2]_i_5_n_0\,
      I5 => \o_TMDS_reg[0]\(2),
      O => \disparity_acc_reg[3]_1\(1)
    );
\disparity_acc[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => fbrd_data_even(13),
      I1 => \o_TMDS_reg[3]\,
      I2 => fbrd_de,
      I3 => \disparity_acc_reg[0]_1\(12),
      O => \disparity_acc[2]_i_10_n_0\
    );
\disparity_acc[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => fbrd_data_even(10),
      I1 => \o_TMDS_reg[3]\,
      I2 => fbrd_de,
      I3 => \disparity_acc_reg[0]_1\(9),
      O => \disparity_acc[2]_i_12_n_0\
    );
\disparity_acc[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"690069FF69FF6900"
    )
        port map (
      I0 => \disparity_acc[2]_i_2__0_n_0\,
      I1 => \disparity_acc[2]_i_3_n_0\,
      I2 => \disparity_acc_reg[3]_2\(2),
      I3 => \^disparity_acc_reg[3]\,
      I4 => \disparity_acc[2]_i_4__1_n_0\,
      I5 => \disparity_acc[2]_i_5__0_n_0\,
      O => D(2)
    );
\disparity_acc[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FDFD40"
    )
        port map (
      I0 => \o_TMDS_reg[0]\(0),
      I1 => \o_TMDS[1]_i_2_n_0\,
      I2 => \disparity_acc[2]_i_6__0_n_0\,
      I3 => \o_TMDS_reg[0]\(1),
      I4 => \^ram_reg_1_12_1\,
      O => \disparity_acc[2]_i_2_n_0\
    );
\disparity_acc[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800BE28FFBEFFFF"
    )
        port map (
      I0 => \disparity_acc_reg[2]_2\,
      I1 => \disparity_acc[0]_i_2__0_n_0\,
      I2 => \^disparity_acc_reg[3]\,
      I3 => \o_TMDS[7]_i_3__0_n_0\,
      I4 => \disparity_acc_reg[3]_2\(0),
      I5 => \disparity_acc[2]_i_7__0_n_0\,
      O => \disparity_acc[2]_i_2__0_n_0\
    );
\disparity_acc[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^disparity_acc_reg[0]_0\,
      I1 => \^disparity_acc_reg[1]\,
      I2 => \disparity_acc[3]_i_7__1_0\(2),
      O => \disparity_acc[2]_i_2__1_n_0\
    );
\disparity_acc[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \disparity_acc[2]_i_8_n_0\,
      I1 => \disparity_acc[2]_i_9__0_n_0\,
      I2 => \disparity_acc_reg[3]_2\(1),
      O => \disparity_acc[2]_i_3_n_0\
    );
\disparity_acc[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FBDF2020DF04FB"
    )
        port map (
      I0 => \disparity_acc[0]_i_2__1_n_0\,
      I1 => \^ram_reg_1_2_0\,
      I2 => \disparity_acc[3]_i_7__1_0\(0),
      I3 => \disparity_acc_reg[2]_5\,
      I4 => \disparity_acc[3]_i_7__1_0\(1),
      I5 => \^ram_reg_1_0_0\,
      O => \disparity_acc[2]_i_3__0_n_0\
    );
\disparity_acc[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAA2FBBA"
    )
        port map (
      I0 => \disparity_acc[2]_i_8__0_n_0\,
      I1 => \disparity_acc[2]_i_9_n_0\,
      I2 => \o_TMDS[1]_i_2_n_0\,
      I3 => \o_TMDS[7]_i_3_n_0\,
      I4 => \o_TMDS_reg[0]\(0),
      O => \disparity_acc[2]_i_4_n_0\
    );
\disparity_acc[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99099F999F999909"
    )
        port map (
      I0 => \disparity_acc_reg[3]_2\(1),
      I1 => \disparity_acc[3]_i_6__0_n_0\,
      I2 => \disparity_acc_reg[3]_2\(0),
      I3 => \disparity_acc[0]_i_3_n_0\,
      I4 => \disparity_acc[0]_i_2__0_n_0\,
      I5 => \^disparity_acc_reg[3]\,
      O => \disparity_acc[2]_i_4__1_n_0\
    );
\disparity_acc[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EA0B0AEFAAE0880"
    )
        port map (
      I0 => \o_TMDS_reg[0]\(1),
      I1 => \o_TMDS[7]_i_3_n_0\,
      I2 => \disparity_acc[2]_i_10_n_0\,
      I3 => \disparity_acc_reg[2]_1\,
      I4 => \disparity_acc[2]_i_12_n_0\,
      I5 => \disparity_acc_reg[2]_0\,
      O => \disparity_acc[2]_i_5_n_0\
    );
\disparity_acc[2]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \disparity_acc[3]_i_8_n_0\,
      I1 => \disparity_acc[3]_i_5__0_n_0\,
      I2 => \disparity_acc_reg[3]_2\(2),
      O => \disparity_acc[2]_i_5__0_n_0\
    );
\disparity_acc[2]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF3054FC"
    )
        port map (
      I0 => \o_TMDS[3]_i_2__0_n_0\,
      I1 => \disparity_acc[3]_i_13_n_0\,
      I2 => \disparity_acc[3]_i_8__0_0\,
      I3 => \disparity_acc[3]_i_3__1\,
      I4 => \^ram_reg_1_4_0\,
      O => \^ram_reg_1_0_0\
    );
\disparity_acc[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699999969996999"
    )
        port map (
      I0 => \o_TMDS[7]_i_3_n_0\,
      I1 => \disparity_acc[2]_i_12_n_0\,
      I2 => \disparity_acc_reg[0]_1\(11),
      I3 => fbrd_de,
      I4 => \^o_dout\(9),
      I5 => \o_TMDS_reg[3]\,
      O => \disparity_acc[2]_i_6__0_n_0\
    );
\disparity_acc[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3CF626A"
    )
        port map (
      I0 => \disparity_acc_reg[2]_1\,
      I1 => \disparity_acc[2]_i_10_n_0\,
      I2 => \o_TMDS[7]_i_3_n_0\,
      I3 => \disparity_acc[2]_i_12_n_0\,
      I4 => \disparity_acc_reg[2]_0\,
      O => \^ram_reg_1_12_1\
    );
\disparity_acc[2]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \disparity_acc[2]_i_8_n_0\,
      I1 => \disparity_acc[2]_i_9__0_n_0\,
      I2 => \disparity_acc_reg[3]_2\(1),
      O => \disparity_acc[2]_i_7__0_n_0\
    );
\disparity_acc[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF300CFA200DFFF"
    )
        port map (
      I0 => \o_TMDS_reg[8]\,
      I1 => \o_TMDS[7]_i_3__0_n_0\,
      I2 => \o_TMDS_reg[8]_0\,
      I3 => \o_TMDS[5]_i_2__0_n_0\,
      I4 => \disparity_acc[0]_i_5_n_0\,
      I5 => \disparity_acc[0]_i_4_n_0\,
      O => \disparity_acc[2]_i_8_n_0\
    );
\disparity_acc[2]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A05CFE065FA301F9"
    )
        port map (
      I0 => \disparity_acc_reg[2]_0\,
      I1 => \disparity_acc[2]_i_12_n_0\,
      I2 => \o_TMDS[7]_i_3_n_0\,
      I3 => \disparity_acc[2]_i_10_n_0\,
      I4 => \disparity_acc_reg[2]_1\,
      I5 => \o_TMDS_reg[0]\(1),
      O => \disparity_acc[2]_i_8__0_n_0\
    );
\disparity_acc[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55003C00AA003C00"
    )
        port map (
      I0 => \^o_dout\(9),
      I1 => \disparity_acc_reg[0]_1\(11),
      I2 => \disparity_acc_reg[0]_1\(9),
      I3 => fbrd_de,
      I4 => \o_TMDS_reg[3]\,
      I5 => fbrd_data_even(10),
      O => \disparity_acc[2]_i_9_n_0\
    );
\disparity_acc[2]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC8F8FE80FE0E00E"
    )
        port map (
      I0 => \o_TMDS_reg[8]\,
      I1 => \o_TMDS[7]_i_3__0_n_0\,
      I2 => \o_TMDS[5]_i_2__0_n_0\,
      I3 => \disparity_acc[0]_i_5_n_0\,
      I4 => \disparity_acc[0]_i_4_n_0\,
      I5 => \o_TMDS_reg[8]_0\,
      O => \disparity_acc[2]_i_9__0_n_0\
    );
\disparity_acc[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DB38BDFF"
    )
        port map (
      I0 => \^ram_reg_1_4_0\,
      I1 => \disparity_acc[3]_i_3__1\,
      I2 => \disparity_acc[3]_i_8__0_0\,
      I3 => \disparity_acc[3]_i_13_n_0\,
      I4 => \o_TMDS[3]_i_2__0_n_0\,
      O => RAM_reg_1_4_1
    );
\disparity_acc[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^o_dout\(1),
      I1 => \o_TMDS_reg[3]\,
      I2 => fbrd_de,
      I3 => \disparity_acc_reg[0]_1\(1),
      O => \disparity_acc[3]_i_13_n_0\
    );
\disparity_acc[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F08702000F78FDFF"
    )
        port map (
      I0 => \^ram_reg_1_4_0\,
      I1 => \disparity_acc[3]_i_3__1\,
      I2 => \disparity_acc[3]_i_8__0_0\,
      I3 => \disparity_acc[3]_i_13_n_0\,
      I4 => \o_TMDS[3]_i_2__0_n_0\,
      I5 => \disparity_acc[3]_i_7__1_0\(3),
      O => \disparity_acc[3]_i_16_n_0\
    );
\disparity_acc[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB4BC3CB"
    )
        port map (
      I0 => \disparity_acc[3]_i_8__0_0\,
      I1 => \disparity_acc[3]_i_13_n_0\,
      I2 => \o_TMDS[3]_i_2__0_n_0\,
      I3 => \disparity_acc[3]_i_3__1\,
      I4 => \^ram_reg_1_4_0\,
      O => \disparity_acc[3]_i_17_n_0\
    );
\disparity_acc[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55550D0F5555F1F0"
    )
        port map (
      I0 => \disparity_acc[0]_i_2__0_n_0\,
      I1 => \disparity_acc[0]_i_3_n_0\,
      I2 => \disparity_acc[3]_i_5__0_n_0\,
      I3 => \disparity_acc[3]_i_6__0_n_0\,
      I4 => \disparity_acc_reg[3]_3\,
      I5 => \disparity_acc_reg[3]_2\(3),
      O => \^disparity_acc_reg[3]\
    );
\disparity_acc[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B847B8B847B8B8"
    )
        port map (
      I0 => \^ram_reg_1_12_0\,
      I1 => \disparity_acc[3]_i_5_n_0\,
      I2 => \o_TMDS_reg[0]\(3),
      I3 => \disparity_acc[2]_i_5_n_0\,
      I4 => \disparity_acc[2]_i_4_n_0\,
      I5 => \o_TMDS_reg[0]\(2),
      O => \disparity_acc[3]_i_3_n_0\
    );
\disparity_acc[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24242BD4B2B2BD42"
    )
        port map (
      I0 => \disparity_acc[2]_i_4__1_n_0\,
      I1 => \disparity_acc[3]_i_8_n_0\,
      I2 => \disparity_acc[3]_i_5__0_n_0\,
      I3 => \disparity_acc_reg[3]_2\(3),
      I4 => \disparity_acc[3]_i_9__0_n_0\,
      I5 => \disparity_acc_reg[3]_2\(2),
      O => \disparity_acc[3]_i_3__0_n_0\
    );
\disparity_acc[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5AA96"
    )
        port map (
      I0 => \disparity_acc[3]_i_6_n_0\,
      I1 => \^ram_reg_1_12_0\,
      I2 => \o_TMDS_reg[0]\(3),
      I3 => \disparity_acc[3]_i_5_n_0\,
      I4 => \o_TMDS_reg[0]\(2),
      O => \disparity_acc[3]_i_4_n_0\
    );
\disparity_acc[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B84747B8B8B8"
    )
        port map (
      I0 => \disparity_acc[3]_i_5__0_n_0\,
      I1 => \disparity_acc[3]_i_9__0_n_0\,
      I2 => \disparity_acc_reg[3]_2\(3),
      I3 => \disparity_acc[2]_i_2__0_n_0\,
      I4 => \disparity_acc[2]_i_3_n_0\,
      I5 => \disparity_acc_reg[3]_2\(2),
      O => \disparity_acc[3]_i_4__0_n_0\
    );
\disparity_acc[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ram_reg_1_11_1\,
      I1 => \o_TMDS[0]_i_3_n_0\,
      O => \disparity_acc[3]_i_5_n_0\
    );
\disparity_acc[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E39F69D6EB9FCFD7"
    )
        port map (
      I0 => \o_TMDS_reg[8]_0\,
      I1 => \disparity_acc[0]_i_4_n_0\,
      I2 => \disparity_acc[0]_i_5_n_0\,
      I3 => \o_TMDS[5]_i_2__0_n_0\,
      I4 => \o_TMDS[7]_i_3__0_n_0\,
      I5 => \o_TMDS_reg[8]\,
      O => \disparity_acc[3]_i_5__0_n_0\
    );
\disparity_acc[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20840A02"
    )
        port map (
      I0 => \o_TMDS[3]_i_2__0_n_0\,
      I1 => \disparity_acc[3]_i_13_n_0\,
      I2 => \disparity_acc[3]_i_8__0_0\,
      I3 => \disparity_acc[3]_i_3__1\,
      I4 => \^ram_reg_1_4_0\,
      I5 => \disparity_acc[1]_i_3__0\,
      O => \^ram_reg_1_0_1\
    );
\disparity_acc[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF2220B222"
    )
        port map (
      I0 => \^ram_reg_1_12_1\,
      I1 => \o_TMDS_reg[0]\(1),
      I2 => \o_TMDS[1]_i_2_n_0\,
      I3 => \disparity_acc[2]_i_6__0_n_0\,
      I4 => \o_TMDS_reg[0]\(0),
      I5 => \disparity_acc[3]_i_4_0\,
      O => \disparity_acc[3]_i_6_n_0\
    );
\disparity_acc[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23801F34CCECF0F2"
    )
        port map (
      I0 => \o_TMDS_reg[8]\,
      I1 => \o_TMDS[7]_i_3__0_n_0\,
      I2 => \o_TMDS[5]_i_2__0_n_0\,
      I3 => \disparity_acc[0]_i_5_n_0\,
      I4 => \disparity_acc[0]_i_4_n_0\,
      I5 => \o_TMDS_reg[8]_0\,
      O => \disparity_acc[3]_i_6__0_n_0\
    );
\disparity_acc[3]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75757551F7F7F775"
    )
        port map (
      I0 => \disparity_acc[1]_i_5_n_0\,
      I1 => \disparity_acc[3]_i_7__1_0\(0),
      I2 => \^ram_reg_1_4_0\,
      I3 => \^ram_reg_1_0_1\,
      I4 => \disparity_acc[3]_i_16_n_0\,
      I5 => \disparity_acc_reg[1]_0\,
      O => \^disparity_acc_reg[0]_0\
    );
\disparity_acc[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \disparity_acc[3]_i_6__0_n_0\,
      I1 => \disparity_acc_reg[3]_2\(1),
      O => \disparity_acc[3]_i_8_n_0\
    );
\disparity_acc[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"199F0000FFFF199F"
    )
        port map (
      I0 => \disparity_acc[3]_i_3__1_0\,
      I1 => \disparity_acc[3]_i_3__1\,
      I2 => \^ram_reg_1_4_0\,
      I3 => \^ram_reg_1_2_1\,
      I4 => \disparity_acc[3]_i_17_n_0\,
      I5 => \disparity_acc[3]_i_7__1_0\(1),
      O => \^disparity_acc_reg[1]\
    );
\disparity_acc[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCC8448C"
    )
        port map (
      I0 => \disparity_acc_reg[2]_2\,
      I1 => \disparity_acc[0]_i_2__0_n_0\,
      I2 => \o_TMDS[7]_i_2__0_n_0\,
      I3 => \o_TMDS[7]_i_3__0_n_0\,
      I4 => \disparity_acc[2]_i_8_n_0\,
      I5 => \disparity_acc_reg[3]_3\,
      O => \disparity_acc[3]_i_9__0_n_0\
    );
\disparity_acc_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \disparity_acc[1]_i_2_n_0\,
      I1 => \disparity_acc[1]_i_3_n_0\,
      O => \disparity_acc_reg[3]_1\(0),
      S => \^disparity_acc_reg[3]_0\
    );
\disparity_acc_reg[1]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \disparity_acc[1]_i_2__1_n_0\,
      I1 => \disparity_acc[1]_i_3__1_n_0\,
      O => D(1),
      S => \^disparity_acc_reg[3]\
    );
\disparity_acc_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \disparity_acc[2]_i_2__1_n_0\,
      I1 => \disparity_acc[2]_i_3__0_n_0\,
      O => \disparity_acc_reg[2]\(1),
      S => \disparity_acc_reg[2]_4\
    );
\disparity_acc_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \disparity_acc[3]_i_3__0_n_0\,
      I1 => \disparity_acc[3]_i_4__0_n_0\,
      O => D(3),
      S => \^disparity_acc_reg[3]\
    );
\disparity_acc_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \disparity_acc[3]_i_3_n_0\,
      I1 => \disparity_acc[3]_i_4_n_0\,
      O => \disparity_acc_reg[3]_1\(2),
      S => \^disparity_acc_reg[3]_0\
    );
fbrd_de_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
        port map (
      I0 => Q(8),
      I1 => fbrd_de_reg,
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(7),
      O => \^hdmi_vcntr_reg[9]\
    );
fbrd_de_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001111111"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(6),
      O => \^hdmi_vcntr_reg[6]\
    );
fbrd_de_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000557F"
    )
        port map (
      I0 => RAM_reg_0_0_0(5),
      I1 => RAM_reg_0_0_0(3),
      I2 => RAM_reg_0_0_0(2),
      I3 => RAM_reg_0_0_0(4),
      I4 => RAM_reg_0_0_0(6),
      I5 => RAM_reg_0_0_0(7),
      O => \^hdmi_hcntr_reg[6]\
    );
\o_TMDS[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC3"
    )
        port map (
      I0 => \^ram_reg_1_11_1\,
      I1 => \o_TMDS_reg[0]\(3),
      I2 => \^ram_reg_1_12_0\,
      I3 => \o_TMDS[0]_i_3_n_0\,
      O => \^disparity_acc_reg[3]_0\
    );
\o_TMDS[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => hdmi_de,
      I1 => \^disparity_acc_reg[3]\,
      O => hdmi_de_reg_2
    );
\o_TMDS[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DBE762FF"
    )
        port map (
      I0 => \disparity_acc_reg[2]_1\,
      I1 => \disparity_acc[2]_i_10_n_0\,
      I2 => \o_TMDS[7]_i_3_n_0\,
      I3 => \disparity_acc[2]_i_12_n_0\,
      I4 => \disparity_acc_reg[2]_0\,
      O => \^ram_reg_1_12_0\
    );
\o_TMDS[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40800C24"
    )
        port map (
      I0 => \disparity_acc_reg[2]_0\,
      I1 => \disparity_acc[2]_i_12_n_0\,
      I2 => \o_TMDS[7]_i_3_n_0\,
      I3 => \disparity_acc[2]_i_10_n_0\,
      I4 => \disparity_acc_reg[2]_1\,
      I5 => \o_TMDS_reg[0]_0\,
      O => \o_TMDS[0]_i_3_n_0\
    );
\o_TMDS[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \disparity_acc[0]_i_2__1_n_0\,
      I1 => hdmi_de,
      I2 => i_CONTROL(0),
      O => hdmi_de_reg_9(0)
    );
\o_TMDS[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => hdmi_de,
      I1 => \disparity_acc[0]_i_2__0_n_0\,
      I2 => \^disparity_acc_reg[3]\,
      O => hdmi_de_reg
    );
\o_TMDS[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => hdmi_de,
      I1 => \o_TMDS[1]_i_2_n_0\,
      O => hdmi_de_reg_7
    );
\o_TMDS[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBBE"
    )
        port map (
      I0 => \o_TMDS[0]_i_3_n_0\,
      I1 => \o_TMDS_reg[0]\(3),
      I2 => \^ram_reg_1_12_0\,
      I3 => \^ram_reg_1_11_1\,
      O => \o_TMDS[1]_i_2_n_0\
    );
\o_TMDS[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A55955565AA6AAA"
    )
        port map (
      I0 => \^ram_reg_1_11_1\,
      I1 => fbrd_data_even(10),
      I2 => \o_TMDS_reg[3]\,
      I3 => fbrd_de,
      I4 => \disparity_acc_reg[0]_1\(9),
      I5 => \^disparity_acc_reg[3]_0\,
      O => RAM_reg_1_10_0
    );
\o_TMDS[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65AA6AAA9A559555"
    )
        port map (
      I0 => \disparity_acc[0]_i_2__0_n_0\,
      I1 => \^o_dout\(4),
      I2 => \o_TMDS_reg[3]\,
      I3 => fbrd_de,
      I4 => \disparity_acc_reg[0]_1\(4),
      I5 => \^disparity_acc_reg[3]\,
      O => RAM_reg_1_5_0
    );
\o_TMDS[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \o_TMDS[3]_i_2__0_n_0\,
      I1 => \disparity_acc[0]_i_2__1_n_0\,
      I2 => hdmi_de,
      I3 => i_CONTROL(0),
      O => hdmi_de_reg_9(1)
    );
\o_TMDS[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2202000"
    )
        port map (
      I0 => \disparity_acc_reg[2]_0\,
      I1 => \o_TMDS[7]_i_3_n_0\,
      I2 => \disparity_acc[2]_i_10_n_0\,
      I3 => \disparity_acc[2]_i_12_n_0\,
      I4 => \disparity_acc_reg[2]_1\,
      O => \^ram_reg_1_11_1\
    );
\o_TMDS[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^o_dout\(0),
      I1 => \o_TMDS_reg[3]\,
      I2 => fbrd_de,
      I3 => \disparity_acc_reg[0]_1\(0),
      O => \o_TMDS[3]_i_2__0_n_0\
    );
\o_TMDS[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFC3FF55FFC3FF"
    )
        port map (
      I0 => \^o_dout\(8),
      I1 => \disparity_acc_reg[0]_1\(10),
      I2 => \disparity_acc_reg[0]_1\(9),
      I3 => fbrd_de,
      I4 => \o_TMDS_reg[3]\,
      I5 => fbrd_data_even(10),
      O => \^ram_reg_1_11_0\
    );
\o_TMDS[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => hdmi_de,
      I1 => \o_TMDS[5]_i_2__0_n_0\,
      I2 => \disparity_acc[0]_i_2__0_n_0\,
      I3 => \o_TMDS_reg[5]\,
      I4 => \^disparity_acc_reg[3]\,
      O => hdmi_de_reg_1
    );
\o_TMDS[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => hdmi_de,
      I1 => \o_TMDS[5]_i_2_n_0\,
      I2 => \^disparity_acc_reg[3]_0\,
      O => hdmi_de_reg_5
    );
\o_TMDS[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AAA6A6AA5559595"
    )
        port map (
      I0 => \^ram_reg_1_11_0\,
      I1 => \disparity_acc_reg[0]_1\(11),
      I2 => fbrd_de,
      I3 => \^o_dout\(9),
      I4 => \o_TMDS_reg[3]\,
      I5 => \^ram_reg_1_11_1\,
      O => \o_TMDS[5]_i_2_n_0\
    );
\o_TMDS[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => \^o_dout\(6),
      I1 => \o_TMDS_reg[3]\,
      I2 => fbrd_de,
      I3 => \disparity_acc_reg[0]_1\(6),
      O => \o_TMDS[5]_i_2__0_n_0\
    );
\o_TMDS[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7D"
    )
        port map (
      I0 => hdmi_de,
      I1 => \o_TMDS[7]_i_2__0_n_0\,
      I2 => \^disparity_acc_reg[3]\,
      O => hdmi_de_reg_4
    );
\o_TMDS[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7D"
    )
        port map (
      I0 => hdmi_de,
      I1 => \o_TMDS[7]_i_2_n_0\,
      I2 => \^disparity_acc_reg[3]_0\,
      O => hdmi_de_reg_8
    );
\o_TMDS[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82282882"
    )
        port map (
      I0 => hdmi_de,
      I1 => \disparity_acc[0]_i_2__0_n_0\,
      I2 => \o_TMDS[7]_i_2__0_n_0\,
      I3 => \o_TMDS[7]_i_3__0_n_0\,
      I4 => \^disparity_acc_reg[3]\,
      O => hdmi_de_reg_0
    );
\o_TMDS[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82282882"
    )
        port map (
      I0 => hdmi_de,
      I1 => \^ram_reg_1_11_1\,
      I2 => \o_TMDS[7]_i_2_n_0\,
      I3 => \o_TMDS[7]_i_3_n_0\,
      I4 => \^disparity_acc_reg[3]_0\,
      O => hdmi_de_reg_6
    );
\o_TMDS[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699699999996999"
    )
        port map (
      I0 => \^ram_reg_1_11_0\,
      I1 => \disparity_acc_reg[2]_1\,
      I2 => \disparity_acc_reg[0]_1\(12),
      I3 => fbrd_de,
      I4 => \o_TMDS_reg[3]\,
      I5 => fbrd_data_even(13),
      O => \o_TMDS[7]_i_2_n_0\
    );
\o_TMDS[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0802F7F2F7FD080"
    )
        port map (
      I0 => \o_TMDS_reg[3]\,
      I1 => \^o_dout\(7),
      I2 => fbrd_de,
      I3 => \disparity_acc_reg[0]_1\(7),
      I4 => \o_TMDS_reg[5]\,
      I5 => \o_TMDS[5]_i_2__0_n_0\,
      O => \o_TMDS[7]_i_2__0_n_0\
    );
\o_TMDS[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => fbrd_data_even(14),
      I1 => \o_TMDS_reg[3]\,
      I2 => fbrd_de,
      I3 => \disparity_acc_reg[0]_1\(13),
      O => \o_TMDS[7]_i_3_n_0\
    );
\o_TMDS[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => fbrd_data_even(9),
      I1 => \o_TMDS_reg[3]\,
      I2 => fbrd_de,
      I3 => \disparity_acc_reg[0]_1\(8),
      O => \o_TMDS[7]_i_3__0_n_0\
    );
\o_TMDS[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => fbrd_data_even(4),
      I1 => \o_TMDS_reg[3]\,
      I2 => fbrd_de,
      I3 => \disparity_acc_reg[0]_1\(3),
      O => \^ram_reg_1_4_0\
    );
\o_TMDS[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hdmi_de,
      I1 => \disparity_acc[0]_i_2__0_n_0\,
      O => hdmi_de_reg_3
    );
\o_TMDS[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC088C0880000"
    )
        port map (
      I0 => \disparity_acc_reg[0]_1\(2),
      I1 => fbrd_de,
      I2 => \^o_dout\(2),
      I3 => \o_TMDS_reg[3]\,
      I4 => \o_TMDS[3]_i_2__0_n_0\,
      I5 => \disparity_acc[3]_i_13_n_0\,
      O => \^ram_reg_1_2_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_hdmi_framebuffer_4 is
  port (
    \hdmi_vcntr_reg[5]\ : out STD_LOGIC;
    \disparity_acc[3]_i_5__1\ : out STD_LOGIC;
    frame_parity_27m_reg : out STD_LOGIC;
    hdmi_de_reg : out STD_LOGIC;
    RAM_reg_1_6_0 : out STD_LOGIC;
    \hdmi_vcntr_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RAM_reg_1_11_0 : out STD_LOGIC;
    o_DOUT : out STD_LOGIC_VECTOR ( 13 downto 0 );
    RAM_reg_1_12_0 : out STD_LOGIC;
    RAM_reg_1_7_0 : out STD_LOGIC;
    RAM_reg_1_6_1 : out STD_LOGIC;
    RAM_reg_1_8_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \disparity_acc_reg[3]\ : out STD_LOGIC;
    hdmi_de_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    frame_parity_27m_reg_0 : out STD_LOGIC;
    RAM_reg_1_3_0 : out STD_LOGIC;
    RAM_reg_1_0_0 : out STD_LOGIC;
    RAM_reg_1_2_0 : out STD_LOGIC;
    \hdmi_vcntr_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \hdmi_vcntr_reg[8]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RAM_reg_1_14_0 : in STD_LOGIC;
    RAM_reg_1_14_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \disparity_acc_reg[1]\ : in STD_LOGIC;
    hdmi_de : in STD_LOGIC;
    \o_TMDS_reg[4]\ : in STD_LOGIC;
    RAM_reg_1_4_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fbrd_de : in STD_LOGIC;
    \disparity_acc[2]_i_8__0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \disparity_acc_reg[1]_0\ : in STD_LOGIC;
    \disparity_acc_reg[1]_1\ : in STD_LOGIC;
    i_CONTROL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_TMDS_reg[7]\ : in STD_LOGIC;
    \disparity_acc_reg[1]_2\ : in STD_LOGIC;
    \o_TMDS_reg[5]\ : in STD_LOGIC;
    i_EMU_MCLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    i_DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    RAM_reg_0_3_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_0_3_1 : in STD_LOGIC;
    RAM_reg_0_8_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    RAM_reg_0_9_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RAM_reg_0_7_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_0_8_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_0_6_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_0_14_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    i_RDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    RAM_reg_0_11_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_0_14_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_hdmi_framebuffer_4 : entity is "hdmi_framebuffer";
end termprj_top_gfx_top_0_0_hdmi_framebuffer_4;

architecture STRUCTURE of termprj_top_gfx_top_0_0_hdmi_framebuffer_4 is
  signal \RAM_reg_0_0_i_1__2_n_0\ : STD_LOGIC;
  signal RAM_reg_0_0_n_0 : STD_LOGIC;
  signal RAM_reg_0_0_n_1 : STD_LOGIC;
  signal RAM_reg_0_10_n_0 : STD_LOGIC;
  signal RAM_reg_0_10_n_1 : STD_LOGIC;
  signal RAM_reg_0_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_12_n_0 : STD_LOGIC;
  signal RAM_reg_0_12_n_1 : STD_LOGIC;
  signal RAM_reg_0_13_n_0 : STD_LOGIC;
  signal RAM_reg_0_13_n_1 : STD_LOGIC;
  signal RAM_reg_0_14_n_0 : STD_LOGIC;
  signal RAM_reg_0_14_n_1 : STD_LOGIC;
  signal RAM_reg_0_1_n_0 : STD_LOGIC;
  signal RAM_reg_0_1_n_1 : STD_LOGIC;
  signal RAM_reg_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_0_3_n_0 : STD_LOGIC;
  signal RAM_reg_0_3_n_1 : STD_LOGIC;
  signal RAM_reg_0_4_n_0 : STD_LOGIC;
  signal RAM_reg_0_4_n_1 : STD_LOGIC;
  signal RAM_reg_0_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_0_7_n_0 : STD_LOGIC;
  signal RAM_reg_0_7_n_1 : STD_LOGIC;
  signal RAM_reg_0_8_n_0 : STD_LOGIC;
  signal RAM_reg_0_8_n_1 : STD_LOGIC;
  signal RAM_reg_0_9_n_0 : STD_LOGIC;
  signal RAM_reg_0_9_n_1 : STD_LOGIC;
  signal \^ram_reg_1_3_0\ : STD_LOGIC;
  signal \^ram_reg_1_6_0\ : STD_LOGIC;
  signal \^disparity_acc_reg[3]\ : STD_LOGIC;
  signal fbrd_data_odd : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^frame_parity_27m_reg\ : STD_LOGIC;
  signal \^frame_parity_27m_reg_0\ : STD_LOGIC;
  signal \^hdmi_vcntr_reg[5]\ : STD_LOGIC;
  signal \^hdmi_vcntr_reg[8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^hdmi_vcntr_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^hdmi_vcntr_reg[8]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^o_dout\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_TMDS[4]_i_2_n_0\ : STD_LOGIC;
  signal \o_TMDS[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \o_TMDS[7]_i_2__1_n_0\ : STD_LOGIC;
  signal NLW_RAM_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_0_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_1_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_10_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_11_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_12_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_13_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_14_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_2_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_3_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_4_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_5_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_6_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_7_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_8_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_9_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_0_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_1_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_10_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_11_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_12_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_13_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_14_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_2_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_3_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_4_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_5_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_6_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_7_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_8_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_1_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_9_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_1_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_1_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_RAM_reg_1_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_1_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_1_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_0 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_0 : label is 983040;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_0 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg_0_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg_0_0 : label is 32767;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg_0_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg_0_0 : label is 0;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_1 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_1 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_1 : label is 0;
  attribute bram_addr_end of RAM_reg_0_1 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_1 : label is 1;
  attribute bram_slice_end of RAM_reg_0_1 : label is 1;
  attribute ram_addr_begin of RAM_reg_0_1 : label is 0;
  attribute ram_addr_end of RAM_reg_0_1 : label is 32767;
  attribute ram_offset of RAM_reg_0_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_1 : label is 1;
  attribute ram_slice_end of RAM_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_10 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_10 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_10 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_10 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_10 : label is 0;
  attribute bram_addr_end of RAM_reg_0_10 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_10 : label is 10;
  attribute bram_slice_end of RAM_reg_0_10 : label is 10;
  attribute ram_addr_begin of RAM_reg_0_10 : label is 0;
  attribute ram_addr_end of RAM_reg_0_10 : label is 32767;
  attribute ram_offset of RAM_reg_0_10 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_10 : label is 10;
  attribute ram_slice_end of RAM_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_11 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_11 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_11 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_11 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_11 : label is 0;
  attribute bram_addr_end of RAM_reg_0_11 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_11 : label is 11;
  attribute bram_slice_end of RAM_reg_0_11 : label is 11;
  attribute ram_addr_begin of RAM_reg_0_11 : label is 0;
  attribute ram_addr_end of RAM_reg_0_11 : label is 32767;
  attribute ram_offset of RAM_reg_0_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_11 : label is 11;
  attribute ram_slice_end of RAM_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_12 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_12 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_12 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_12 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_12 : label is 0;
  attribute bram_addr_end of RAM_reg_0_12 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_12 : label is 12;
  attribute bram_slice_end of RAM_reg_0_12 : label is 12;
  attribute ram_addr_begin of RAM_reg_0_12 : label is 0;
  attribute ram_addr_end of RAM_reg_0_12 : label is 32767;
  attribute ram_offset of RAM_reg_0_12 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_12 : label is 12;
  attribute ram_slice_end of RAM_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_13 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_13 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_13 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_13 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_13 : label is 0;
  attribute bram_addr_end of RAM_reg_0_13 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_13 : label is 13;
  attribute bram_slice_end of RAM_reg_0_13 : label is 13;
  attribute ram_addr_begin of RAM_reg_0_13 : label is 0;
  attribute ram_addr_end of RAM_reg_0_13 : label is 32767;
  attribute ram_offset of RAM_reg_0_13 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_13 : label is 13;
  attribute ram_slice_end of RAM_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_14 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_14 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_14 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_14 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_14 : label is 0;
  attribute bram_addr_end of RAM_reg_0_14 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_14 : label is 14;
  attribute bram_slice_end of RAM_reg_0_14 : label is 14;
  attribute ram_addr_begin of RAM_reg_0_14 : label is 0;
  attribute ram_addr_end of RAM_reg_0_14 : label is 32767;
  attribute ram_offset of RAM_reg_0_14 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_14 : label is 14;
  attribute ram_slice_end of RAM_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_2 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_2 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_2 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_2 : label is 0;
  attribute bram_addr_end of RAM_reg_0_2 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_2 : label is 2;
  attribute bram_slice_end of RAM_reg_0_2 : label is 2;
  attribute ram_addr_begin of RAM_reg_0_2 : label is 0;
  attribute ram_addr_end of RAM_reg_0_2 : label is 32767;
  attribute ram_offset of RAM_reg_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_2 : label is 2;
  attribute ram_slice_end of RAM_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_3 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_3 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_3 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_3 : label is 0;
  attribute bram_addr_end of RAM_reg_0_3 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_3 : label is 3;
  attribute bram_slice_end of RAM_reg_0_3 : label is 3;
  attribute ram_addr_begin of RAM_reg_0_3 : label is 0;
  attribute ram_addr_end of RAM_reg_0_3 : label is 32767;
  attribute ram_offset of RAM_reg_0_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_3 : label is 3;
  attribute ram_slice_end of RAM_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_4 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_4 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_4 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_4 : label is 0;
  attribute bram_addr_end of RAM_reg_0_4 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_4 : label is 4;
  attribute bram_slice_end of RAM_reg_0_4 : label is 4;
  attribute ram_addr_begin of RAM_reg_0_4 : label is 0;
  attribute ram_addr_end of RAM_reg_0_4 : label is 32767;
  attribute ram_offset of RAM_reg_0_4 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_4 : label is 4;
  attribute ram_slice_end of RAM_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_5 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_5 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_5 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_5 : label is 0;
  attribute bram_addr_end of RAM_reg_0_5 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_5 : label is 5;
  attribute bram_slice_end of RAM_reg_0_5 : label is 5;
  attribute ram_addr_begin of RAM_reg_0_5 : label is 0;
  attribute ram_addr_end of RAM_reg_0_5 : label is 32767;
  attribute ram_offset of RAM_reg_0_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_5 : label is 5;
  attribute ram_slice_end of RAM_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_6 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_6 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_6 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_6 : label is 0;
  attribute bram_addr_end of RAM_reg_0_6 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_6 : label is 6;
  attribute bram_slice_end of RAM_reg_0_6 : label is 6;
  attribute ram_addr_begin of RAM_reg_0_6 : label is 0;
  attribute ram_addr_end of RAM_reg_0_6 : label is 32767;
  attribute ram_offset of RAM_reg_0_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_6 : label is 6;
  attribute ram_slice_end of RAM_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_7 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_7 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_7 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_7 : label is 0;
  attribute bram_addr_end of RAM_reg_0_7 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_7 : label is 7;
  attribute bram_slice_end of RAM_reg_0_7 : label is 7;
  attribute ram_addr_begin of RAM_reg_0_7 : label is 0;
  attribute ram_addr_end of RAM_reg_0_7 : label is 32767;
  attribute ram_offset of RAM_reg_0_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_7 : label is 7;
  attribute ram_slice_end of RAM_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_8 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_8 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_8 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_8 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_8 : label is 0;
  attribute bram_addr_end of RAM_reg_0_8 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_8 : label is 8;
  attribute bram_slice_end of RAM_reg_0_8 : label is 8;
  attribute ram_addr_begin of RAM_reg_0_8 : label is 0;
  attribute ram_addr_end of RAM_reg_0_8 : label is 32767;
  attribute ram_offset of RAM_reg_0_8 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_8 : label is 8;
  attribute ram_slice_end of RAM_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_0_9 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_9 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_9 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_0_9 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_0_9 : label is 0;
  attribute bram_addr_end of RAM_reg_0_9 : label is 32767;
  attribute bram_slice_begin of RAM_reg_0_9 : label is 9;
  attribute bram_slice_end of RAM_reg_0_9 : label is 9;
  attribute ram_addr_begin of RAM_reg_0_9 : label is 0;
  attribute ram_addr_end of RAM_reg_0_9 : label is 32767;
  attribute ram_offset of RAM_reg_0_9 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_9 : label is 9;
  attribute ram_slice_end of RAM_reg_0_9 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_0 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_0 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_0 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_0 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_0 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_0 : label is 0;
  attribute bram_slice_end of RAM_reg_1_0 : label is 0;
  attribute ram_addr_begin of RAM_reg_1_0 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_0 : label is 65535;
  attribute ram_offset of RAM_reg_1_0 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_0 : label is 0;
  attribute ram_slice_end of RAM_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_1 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_1 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_1 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_1 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_1 : label is 1;
  attribute bram_slice_end of RAM_reg_1_1 : label is 1;
  attribute ram_addr_begin of RAM_reg_1_1 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_1 : label is 65535;
  attribute ram_offset of RAM_reg_1_1 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_1 : label is 1;
  attribute ram_slice_end of RAM_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_10 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_10 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_10 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_10 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_10 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_10 : label is 10;
  attribute bram_slice_end of RAM_reg_1_10 : label is 10;
  attribute ram_addr_begin of RAM_reg_1_10 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_10 : label is 65535;
  attribute ram_offset of RAM_reg_1_10 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_10 : label is 10;
  attribute ram_slice_end of RAM_reg_1_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_11 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_11 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_11 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_11 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_11 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_11 : label is 11;
  attribute bram_slice_end of RAM_reg_1_11 : label is 11;
  attribute ram_addr_begin of RAM_reg_1_11 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_11 : label is 65535;
  attribute ram_offset of RAM_reg_1_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_11 : label is 11;
  attribute ram_slice_end of RAM_reg_1_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_12 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_12 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_12 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_12 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_12 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_12 : label is 12;
  attribute bram_slice_end of RAM_reg_1_12 : label is 12;
  attribute ram_addr_begin of RAM_reg_1_12 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_12 : label is 65535;
  attribute ram_offset of RAM_reg_1_12 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_12 : label is 12;
  attribute ram_slice_end of RAM_reg_1_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_13 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_13 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_13 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_13 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_13 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_13 : label is 13;
  attribute bram_slice_end of RAM_reg_1_13 : label is 13;
  attribute ram_addr_begin of RAM_reg_1_13 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_13 : label is 65535;
  attribute ram_offset of RAM_reg_1_13 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_13 : label is 13;
  attribute ram_slice_end of RAM_reg_1_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_14 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_14 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_14 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_14 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_14 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_14 : label is 14;
  attribute bram_slice_end of RAM_reg_1_14 : label is 14;
  attribute ram_addr_begin of RAM_reg_1_14 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_14 : label is 65535;
  attribute ram_offset of RAM_reg_1_14 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_14 : label is 14;
  attribute ram_slice_end of RAM_reg_1_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_2 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_2 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_2 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_2 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_2 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_2 : label is 2;
  attribute bram_slice_end of RAM_reg_1_2 : label is 2;
  attribute ram_addr_begin of RAM_reg_1_2 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_2 : label is 65535;
  attribute ram_offset of RAM_reg_1_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_2 : label is 2;
  attribute ram_slice_end of RAM_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_3 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_3 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_3 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_3 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_3 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_3 : label is 3;
  attribute bram_slice_end of RAM_reg_1_3 : label is 3;
  attribute ram_addr_begin of RAM_reg_1_3 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_3 : label is 65535;
  attribute ram_offset of RAM_reg_1_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_3 : label is 3;
  attribute ram_slice_end of RAM_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_4 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_4 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_4 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_4 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_4 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_4 : label is 4;
  attribute bram_slice_end of RAM_reg_1_4 : label is 4;
  attribute ram_addr_begin of RAM_reg_1_4 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_4 : label is 65535;
  attribute ram_offset of RAM_reg_1_4 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_4 : label is 4;
  attribute ram_slice_end of RAM_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_5 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_5 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_5 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_5 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_5 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_5 : label is 5;
  attribute bram_slice_end of RAM_reg_1_5 : label is 5;
  attribute ram_addr_begin of RAM_reg_1_5 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_5 : label is 65535;
  attribute ram_offset of RAM_reg_1_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_5 : label is 5;
  attribute ram_slice_end of RAM_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_6 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_6 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_6 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_6 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_6 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_6 : label is 6;
  attribute bram_slice_end of RAM_reg_1_6 : label is 6;
  attribute ram_addr_begin of RAM_reg_1_6 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_6 : label is 65535;
  attribute ram_offset of RAM_reg_1_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_7 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_7 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_7 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_7 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_7 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_7 : label is 7;
  attribute bram_slice_end of RAM_reg_1_7 : label is 7;
  attribute ram_addr_begin of RAM_reg_1_7 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_7 : label is 65535;
  attribute ram_offset of RAM_reg_1_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_8 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_8 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_8 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_8 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_8 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_8 : label is 8;
  attribute bram_slice_end of RAM_reg_1_8 : label is 8;
  attribute ram_addr_begin of RAM_reg_1_8 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_8 : label is 65535;
  attribute ram_offset of RAM_reg_1_8 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_8 : label is 8;
  attribute ram_slice_end of RAM_reg_1_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg_1_9 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg_1_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_reg_1_9 : label is 983040;
  attribute RTL_RAM_NAME of RAM_reg_1_9 : label is "inst/hdmi_main/fb_odd/RAM";
  attribute bram_addr_begin of RAM_reg_1_9 : label is 32768;
  attribute bram_addr_end of RAM_reg_1_9 : label is 65535;
  attribute bram_slice_begin of RAM_reg_1_9 : label is 9;
  attribute bram_slice_end of RAM_reg_1_9 : label is 9;
  attribute ram_addr_begin of RAM_reg_1_9 : label is 32768;
  attribute ram_addr_end of RAM_reg_1_9 : label is 65535;
  attribute ram_offset of RAM_reg_1_9 : label is 0;
  attribute ram_slice_begin of RAM_reg_1_9 : label is 9;
  attribute ram_slice_end of RAM_reg_1_9 : label is 9;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \disparity_acc[3]_i_14\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \o_TMDS[0]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \o_TMDS[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \o_TMDS[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \o_TMDS[4]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \o_TMDS[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \o_TMDS[5]_i_2__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \o_TMDS[6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \o_TMDS[7]_i_2__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \o_TMDS[8]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \o_TMDS[8]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \o_TMDS[8]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \o_TMDS[8]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \o_TMDS[9]_i_1\ : label is "soft_lutpair31";
begin
  RAM_reg_1_3_0 <= \^ram_reg_1_3_0\;
  RAM_reg_1_6_0 <= \^ram_reg_1_6_0\;
  \disparity_acc_reg[3]\ <= \^disparity_acc_reg[3]\;
  frame_parity_27m_reg <= \^frame_parity_27m_reg\;
  frame_parity_27m_reg_0 <= \^frame_parity_27m_reg_0\;
  \hdmi_vcntr_reg[5]\ <= \^hdmi_vcntr_reg[5]\;
  \hdmi_vcntr_reg[8]\(8 downto 0) <= \^hdmi_vcntr_reg[8]\(8 downto 0);
  \hdmi_vcntr_reg[8]_0\(8 downto 0) <= \^hdmi_vcntr_reg[8]_0\(8 downto 0);
  \hdmi_vcntr_reg[8]_1\(8 downto 0) <= \^hdmi_vcntr_reg[8]_1\(8 downto 0);
  o_DOUT(13 downto 0) <= \^o_dout\(13 downto 0);
RAM_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]\(8 downto 6),
      ADDRBWRADDR(12) => ADDRBWRADDR(4),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]\(5 downto 3),
      ADDRBWRADDR(8) => ADDRBWRADDR(3),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]\(2),
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_1_4_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_0_n_0,
      CASCADEOUTB => RAM_reg_0_0_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_0_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_3_0(0),
      WEA(2) => RAM_reg_0_3_0(0),
      WEA(1) => RAM_reg_0_3_0(0),
      WEA(0) => RAM_reg_0_3_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RAM_reg_1_4_0(3),
      I1 => RAM_reg_1_4_0(2),
      O => \^hdmi_vcntr_reg[8]\(1)
    );
RAM_reg_0_0_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RAM_reg_1_4_0(2),
      O => \^hdmi_vcntr_reg[8]\(0)
    );
RAM_reg_0_0_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      O => \^hdmi_vcntr_reg[5]\
    );
\RAM_reg_0_0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RAM_reg_1_14_0,
      I1 => RAM_reg_1_14_1,
      O => \RAM_reg_0_0_i_1__2_n_0\
    );
\RAM_reg_0_0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \^hdmi_vcntr_reg[5]\,
      I3 => Q(5),
      O => \^hdmi_vcntr_reg[8]\(8)
    );
\RAM_reg_0_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9A9A9A9A9A9A9"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \^hdmi_vcntr_reg[8]\(7)
    );
RAM_reg_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(4),
      O => \^hdmi_vcntr_reg[8]\(6)
    );
RAM_reg_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      O => \^hdmi_vcntr_reg[8]\(5)
    );
RAM_reg_0_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \^hdmi_vcntr_reg[8]\(4)
    );
RAM_reg_0_0_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \^hdmi_vcntr_reg[8]\(3)
    );
RAM_reg_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA99999555"
    )
        port map (
      I0 => RAM_reg_1_4_0(7),
      I1 => RAM_reg_1_4_0(5),
      I2 => RAM_reg_1_4_0(3),
      I3 => RAM_reg_1_4_0(2),
      I4 => RAM_reg_1_4_0(4),
      I5 => RAM_reg_1_4_0(6),
      O => \^hdmi_vcntr_reg[8]\(2)
    );
RAM_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]\(8 downto 6),
      ADDRBWRADDR(12) => ADDRBWRADDR(4),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]\(5 downto 3),
      ADDRBWRADDR(8) => ADDRBWRADDR(3),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]\(2),
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_1_4_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_1_n_0,
      CASCADEOUTB => RAM_reg_0_1_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(1),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_1_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_14_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_1\(8 downto 6),
      ADDRBWRADDR(12) => i_RDADDR(5),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_1\(5 downto 3),
      ADDRBWRADDR(8) => Q(0),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_1\(2),
      ADDRBWRADDR(6 downto 4) => i_RDADDR(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_1\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => i_RDADDR(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_10_n_0,
      CASCADEOUTB => RAM_reg_0_10_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_10_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_11_0(0),
      WEA(2) => RAM_reg_0_11_0(0),
      WEA(1) => RAM_reg_0_11_0(0),
      WEA(0) => RAM_reg_0_11_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_10_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \^hdmi_vcntr_reg[5]\,
      I3 => Q(5),
      O => \^hdmi_vcntr_reg[8]_1\(8)
    );
RAM_reg_0_10_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RAM_reg_1_4_0(3),
      I1 => RAM_reg_1_4_0(2),
      O => \^hdmi_vcntr_reg[8]_1\(1)
    );
RAM_reg_0_10_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RAM_reg_1_4_0(2),
      O => \^hdmi_vcntr_reg[8]_1\(0)
    );
RAM_reg_0_10_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9A9A9A9A9A9A9"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \^hdmi_vcntr_reg[8]_1\(7)
    );
RAM_reg_0_10_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(4),
      O => \^hdmi_vcntr_reg[8]_1\(6)
    );
RAM_reg_0_10_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      O => \^hdmi_vcntr_reg[8]_1\(5)
    );
RAM_reg_0_10_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \^hdmi_vcntr_reg[8]_1\(4)
    );
RAM_reg_0_10_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \^hdmi_vcntr_reg[8]_1\(3)
    );
RAM_reg_0_10_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA99999555"
    )
        port map (
      I0 => RAM_reg_1_4_0(7),
      I1 => RAM_reg_1_4_0(5),
      I2 => RAM_reg_1_4_0(3),
      I3 => RAM_reg_1_4_0(2),
      I4 => RAM_reg_1_4_0(4),
      I5 => RAM_reg_1_4_0(6),
      O => \^hdmi_vcntr_reg[8]_1\(2)
    );
RAM_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_14_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_1\(8 downto 6),
      ADDRBWRADDR(12) => i_RDADDR(5),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_1\(5 downto 3),
      ADDRBWRADDR(8) => Q(0),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_1\(2),
      ADDRBWRADDR(6 downto 4) => i_RDADDR(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_1\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => i_RDADDR(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_11_n_0,
      CASCADEOUTB => RAM_reg_0_11_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(11),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_11_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3 downto 2) => RAM_reg_0_11_0(1 downto 0),
      WEA(1) => RAM_reg_0_11_0(0),
      WEA(0) => RAM_reg_0_11_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => RAM_reg_0_14_0(15 downto 1),
      ADDRARDADDR(0) => RAM_reg_0_3_1,
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_1\(8 downto 6),
      ADDRBWRADDR(12) => i_RDADDR(5),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_1\(5 downto 3),
      ADDRBWRADDR(8) => Q(0),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_1\(2),
      ADDRBWRADDR(6 downto 4) => i_RDADDR(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_1\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => i_RDADDR(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_12_n_0,
      CASCADEOUTB => RAM_reg_0_12_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_12_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_11_0(1),
      WEA(2) => RAM_reg_0_11_0(1),
      WEA(1) => RAM_reg_0_11_0(1),
      WEA(0) => RAM_reg_0_11_0(1),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_14_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_1\(8 downto 6),
      ADDRBWRADDR(12) => i_RDADDR(5),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_1\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_8_0(5),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_1\(2),
      ADDRBWRADDR(6 downto 4) => i_RDADDR(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_1\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => i_RDADDR(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_13_n_0,
      CASCADEOUTB => RAM_reg_0_13_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(13),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_13_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_14_1(0),
      WEA(2) => RAM_reg_0_14_1(0),
      WEA(1) => RAM_reg_0_14_1(0),
      WEA(0) => RAM_reg_0_14_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_14_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_1\(8 downto 6),
      ADDRBWRADDR(12) => i_RDADDR(5),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_1\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_8_0(5),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_1\(2),
      ADDRBWRADDR(6 downto 4) => i_RDADDR(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_1\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => i_RDADDR(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_14_n_0,
      CASCADEOUTB => RAM_reg_0_14_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_14_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_14_1(1),
      WEA(2 downto 1) => RAM_reg_0_14_1(1 downto 0),
      WEA(0) => RAM_reg_0_14_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]\(8 downto 6),
      ADDRBWRADDR(12) => ADDRBWRADDR(4),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]\(5 downto 3),
      ADDRBWRADDR(8) => ADDRBWRADDR(3),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]\(2),
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_1_4_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_2_n_0,
      CASCADEOUTB => RAM_reg_0_2_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_2_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => ADDRARDADDR(15 downto 1),
      ADDRARDADDR(0) => RAM_reg_0_3_1,
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]\(8 downto 6),
      ADDRBWRADDR(12) => ADDRBWRADDR(4),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]\(5 downto 3),
      ADDRBWRADDR(8) => ADDRBWRADDR(3),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]\(2),
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_1_4_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_3_n_0,
      CASCADEOUTB => RAM_reg_0_3_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(3),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_3_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_3_0(1),
      WEA(2) => RAM_reg_0_3_0(1),
      WEA(1) => RAM_reg_0_3_0(1),
      WEA(0) => RAM_reg_0_3_0(1),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => ADDRARDADDR(15 downto 1),
      ADDRARDADDR(0) => RAM_reg_0_3_1,
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]\(8 downto 6),
      ADDRBWRADDR(12) => ADDRBWRADDR(4),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_8_0(5),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]\(2),
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_1_4_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_4_n_0,
      CASCADEOUTB => RAM_reg_0_4_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_4_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_3_0(1),
      WEA(2 downto 1) => RAM_reg_0_3_0(1 downto 0),
      WEA(0) => RAM_reg_0_3_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_0\(8 downto 6),
      ADDRBWRADDR(12) => RAM_reg_0_8_0(6),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_0\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_7_0(0),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_0\(2),
      ADDRBWRADDR(6 downto 4) => RAM_reg_0_8_0(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_0\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_8_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_5_n_0,
      CASCADEOUTB => RAM_reg_0_5_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(5),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_5_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_8_1(0),
      WEA(2) => RAM_reg_0_8_1(0),
      WEA(1) => RAM_reg_0_8_1(0),
      WEA(0) => RAM_reg_0_8_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_5_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RAM_reg_1_4_0(3),
      I1 => RAM_reg_1_4_0(2),
      O => \^hdmi_vcntr_reg[8]_0\(1)
    );
RAM_reg_0_5_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RAM_reg_1_4_0(2),
      O => \^hdmi_vcntr_reg[8]_0\(0)
    );
\RAM_reg_0_5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \^hdmi_vcntr_reg[5]\,
      I3 => Q(5),
      O => \^hdmi_vcntr_reg[8]_0\(8)
    );
RAM_reg_0_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9A9A9A9A9A9A9"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \^hdmi_vcntr_reg[8]_0\(7)
    );
RAM_reg_0_5_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(4),
      O => \^hdmi_vcntr_reg[8]_0\(6)
    );
RAM_reg_0_5_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      O => \^hdmi_vcntr_reg[8]_0\(5)
    );
RAM_reg_0_5_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \^hdmi_vcntr_reg[8]_0\(4)
    );
RAM_reg_0_5_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \^hdmi_vcntr_reg[8]_0\(3)
    );
RAM_reg_0_5_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA99999555"
    )
        port map (
      I0 => RAM_reg_1_4_0(7),
      I1 => RAM_reg_1_4_0(5),
      I2 => RAM_reg_1_4_0(3),
      I3 => RAM_reg_1_4_0(2),
      I4 => RAM_reg_1_4_0(4),
      I5 => RAM_reg_1_4_0(6),
      O => \^hdmi_vcntr_reg[8]_0\(2)
    );
RAM_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_0\(8 downto 6),
      ADDRBWRADDR(12) => RAM_reg_0_8_0(6),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_0\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_7_0(0),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_0\(2),
      ADDRBWRADDR(6 downto 4) => RAM_reg_0_8_0(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_0\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_8_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_6_n_0,
      CASCADEOUTB => RAM_reg_0_6_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_6_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_6_0(1),
      WEA(2) => RAM_reg_0_6_0(1),
      WEA(1) => RAM_reg_0_6_0(1),
      WEA(0) => RAM_reg_0_6_0(1),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_0\(8 downto 6),
      ADDRBWRADDR(12) => RAM_reg_0_8_0(6),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_0\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_7_0(0),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_0\(2),
      ADDRBWRADDR(6 downto 4) => RAM_reg_0_8_0(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_0\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_8_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_7_n_0,
      CASCADEOUTB => RAM_reg_0_7_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(7),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_7_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_6_0(1),
      WEA(2) => RAM_reg_0_6_0(1),
      WEA(1) => RAM_reg_0_6_0(1),
      WEA(0) => RAM_reg_0_6_0(1),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_0\(8 downto 6),
      ADDRBWRADDR(12) => RAM_reg_0_8_0(6),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_0\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_8_0(5),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_0\(2),
      ADDRBWRADDR(6 downto 4) => RAM_reg_0_8_0(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_0\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_8_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_8_n_0,
      CASCADEOUTB => RAM_reg_0_8_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_8_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_8_1(1),
      WEA(2) => RAM_reg_0_8_1(1),
      WEA(1) => RAM_reg_0_8_1(1),
      WEA(0) => RAM_reg_0_8_1(1),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_0\(8 downto 6),
      ADDRBWRADDR(12) => RAM_reg_0_8_0(6),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_0\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_8_0(5),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_0\(2),
      ADDRBWRADDR(6 downto 4) => RAM_reg_0_8_0(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_0\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_8_0(1 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => RAM_reg_0_9_n_0,
      CASCADEOUTB => RAM_reg_0_9_n_1,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(9),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_0_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_0_9_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_RAM_reg_0_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_8_1(1),
      WEA(2 downto 1) => RAM_reg_0_8_1(1 downto 0),
      WEA(0) => RAM_reg_0_8_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]\(8 downto 6),
      ADDRBWRADDR(12) => ADDRBWRADDR(4),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]\(5 downto 3),
      ADDRBWRADDR(8) => ADDRBWRADDR(3),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]\(2),
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_1_4_0(1 downto 0),
      CASCADEINA => RAM_reg_0_0_n_0,
      CASCADEINB => RAM_reg_0_0_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_0_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_0_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(1),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3 downto 2) => WEA(1 downto 0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]\(8 downto 6),
      ADDRBWRADDR(12) => ADDRBWRADDR(4),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]\(5 downto 3),
      ADDRBWRADDR(8) => ADDRBWRADDR(3),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]\(2),
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_1_4_0(1 downto 0),
      CASCADEINA => RAM_reg_0_1_n_0,
      CASCADEINB => RAM_reg_0_1_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(1),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_1_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_1_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(1),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_14_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_1\(8 downto 6),
      ADDRBWRADDR(12) => i_RDADDR(5),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_1\(5 downto 3),
      ADDRBWRADDR(8) => Q(0),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_1\(2),
      ADDRBWRADDR(6 downto 4) => i_RDADDR(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_1\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => i_RDADDR(1 downto 0),
      CASCADEINA => RAM_reg_0_10_n_0,
      CASCADEINB => RAM_reg_0_10_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_10_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_10_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(9),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_14_1(1),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_10_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_11_0(0),
      WEA(2) => RAM_reg_0_11_0(0),
      WEA(1) => RAM_reg_0_11_0(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_14_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_1\(8 downto 6),
      ADDRBWRADDR(12) => i_RDADDR(5),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_1\(5 downto 3),
      ADDRBWRADDR(8) => Q(0),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_1\(2),
      ADDRBWRADDR(6 downto 4) => i_RDADDR(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_1\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => i_RDADDR(1 downto 0),
      CASCADEINA => RAM_reg_0_11_n_0,
      CASCADEINB => RAM_reg_0_11_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(11),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_11_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_11_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(10),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_14_1(1),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_11_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_11_0(1),
      WEA(2) => RAM_reg_0_11_0(1),
      WEA(1) => RAM_reg_0_11_0(1),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_14_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_1\(8 downto 6),
      ADDRBWRADDR(12) => i_RDADDR(5),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_1\(5 downto 3),
      ADDRBWRADDR(8) => Q(0),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_1\(2),
      ADDRBWRADDR(6 downto 4) => i_RDADDR(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_1\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => i_RDADDR(1 downto 0),
      CASCADEINA => RAM_reg_0_12_n_0,
      CASCADEINB => RAM_reg_0_12_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_12_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_12_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(11),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_14_1(1),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_12_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_14_1(0),
      WEA(2) => RAM_reg_0_11_0(1),
      WEA(1) => RAM_reg_0_11_0(1),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_14_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_1\(8 downto 6),
      ADDRBWRADDR(12) => i_RDADDR(5),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_1\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_8_0(5),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_1\(2),
      ADDRBWRADDR(6 downto 4) => i_RDADDR(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_1\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => i_RDADDR(1 downto 0),
      CASCADEINA => RAM_reg_0_13_n_0,
      CASCADEINB => RAM_reg_0_13_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(13),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_13_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_13_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(12),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_14_1(1),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_13_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_14_1(0),
      WEA(2) => RAM_reg_0_14_1(0),
      WEA(1) => RAM_reg_0_14_1(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_14_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_1\(8 downto 6),
      ADDRBWRADDR(12) => i_RDADDR(5),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_1\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_8_0(5),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_1\(2),
      ADDRBWRADDR(6 downto 4) => i_RDADDR(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_1\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => i_RDADDR(1 downto 0),
      CASCADEINA => RAM_reg_0_14_n_0,
      CASCADEINB => RAM_reg_0_14_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_14_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_14_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(13),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_14_1(1),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_14_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_14_1(1),
      WEA(2) => RAM_reg_0_14_1(1),
      WEA(1) => RAM_reg_0_14_1(1),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]\(8 downto 6),
      ADDRBWRADDR(12) => ADDRBWRADDR(4),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]\(5 downto 3),
      ADDRBWRADDR(8) => ADDRBWRADDR(3),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]\(2),
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_1_4_0(1 downto 0),
      CASCADEINA => RAM_reg_0_2_n_0,
      CASCADEINB => RAM_reg_0_2_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_2_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_2_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(2),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => ADDRARDADDR(15 downto 1),
      ADDRARDADDR(0) => RAM_reg_0_3_1,
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]\(8 downto 6),
      ADDRBWRADDR(12) => ADDRBWRADDR(4),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]\(5 downto 3),
      ADDRBWRADDR(8) => ADDRBWRADDR(3),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]\(2),
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_1_4_0(1 downto 0),
      CASCADEINA => RAM_reg_0_3_n_0,
      CASCADEINB => RAM_reg_0_3_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(3),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_3_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_3_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => fbrd_data_odd(3),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_3_0(1),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_3_0(1),
      WEA(2) => RAM_reg_0_3_0(1),
      WEA(1) => RAM_reg_0_3_0(1),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 1) => ADDRARDADDR(15 downto 1),
      ADDRARDADDR(0) => RAM_reg_0_3_1,
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]\(8 downto 6),
      ADDRBWRADDR(12) => ADDRBWRADDR(4),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]\(5 downto 3),
      ADDRBWRADDR(8) => ADDRBWRADDR(3),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]\(2),
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_1_4_0(1 downto 0),
      CASCADEINA => RAM_reg_0_4_n_0,
      CASCADEINB => RAM_reg_0_4_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_4_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_4_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(3),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_3_0(0),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_3_0(0),
      WEA(2) => RAM_reg_0_3_0(0),
      WEA(1) => RAM_reg_0_3_0(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_0\(8 downto 6),
      ADDRBWRADDR(12) => RAM_reg_0_8_0(6),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_0\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_7_0(0),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_0\(2),
      ADDRBWRADDR(6 downto 4) => RAM_reg_0_8_0(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_0\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_8_0(1 downto 0),
      CASCADEINA => RAM_reg_0_5_n_0,
      CASCADEINB => RAM_reg_0_5_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(5),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_5_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_5_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(4),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_6_0(1),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3 downto 2) => RAM_reg_0_6_0(1 downto 0),
      WEA(1) => RAM_reg_0_6_0(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_0\(8 downto 6),
      ADDRBWRADDR(12) => RAM_reg_0_8_0(6),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_0\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_7_0(0),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_0\(2),
      ADDRBWRADDR(6 downto 4) => RAM_reg_0_8_0(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_0\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_8_0(1 downto 0),
      CASCADEINA => RAM_reg_0_6_n_0,
      CASCADEINB => RAM_reg_0_6_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_6_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_6_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(5),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_6_0(0),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_6_0(0),
      WEA(2) => RAM_reg_0_6_0(0),
      WEA(1) => RAM_reg_0_6_0(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_0\(8 downto 6),
      ADDRBWRADDR(12) => RAM_reg_0_8_0(6),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_0\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_7_0(0),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_0\(2),
      ADDRBWRADDR(6 downto 4) => RAM_reg_0_8_0(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_0\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_8_0(1 downto 0),
      CASCADEINA => RAM_reg_0_7_n_0,
      CASCADEINB => RAM_reg_0_7_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(7),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_7_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_7_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(6),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_6_0(0),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_6_0(0),
      WEA(2) => RAM_reg_0_6_0(0),
      WEA(1) => RAM_reg_0_6_0(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_0\(8 downto 6),
      ADDRBWRADDR(12) => RAM_reg_0_8_0(6),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_0\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_8_0(5),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_0\(2),
      ADDRBWRADDR(6 downto 4) => RAM_reg_0_8_0(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_0\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_8_0(1 downto 0),
      CASCADEINA => RAM_reg_0_8_n_0,
      CASCADEINB => RAM_reg_0_8_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_8_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_8_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(7),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_8_1(1),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_8_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_8_1(1),
      WEA(2) => RAM_reg_0_8_1(1),
      WEA(1) => RAM_reg_0_8_1(1),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
RAM_reg_1_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => RAM_reg_0_9_0(15 downto 0),
      ADDRBWRADDR(15 downto 13) => \^hdmi_vcntr_reg[8]_0\(8 downto 6),
      ADDRBWRADDR(12) => RAM_reg_0_8_0(6),
      ADDRBWRADDR(11 downto 9) => \^hdmi_vcntr_reg[8]_0\(5 downto 3),
      ADDRBWRADDR(8) => RAM_reg_0_8_0(5),
      ADDRBWRADDR(7) => \^hdmi_vcntr_reg[8]_0\(2),
      ADDRBWRADDR(6 downto 4) => RAM_reg_0_8_0(4 downto 2),
      ADDRBWRADDR(3 downto 2) => \^hdmi_vcntr_reg[8]_0\(1 downto 0),
      ADDRBWRADDR(1 downto 0) => RAM_reg_0_8_0(1 downto 0),
      CASCADEINA => RAM_reg_0_9_n_0,
      CASCADEINB => RAM_reg_0_9_n_1,
      CASCADEOUTA => NLW_RAM_reg_1_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_1_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_EMU_MCLK,
      CLKBWRCLK => i_EMU_MCLK,
      DBITERR => NLW_RAM_reg_1_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => i_DIN(9),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_RAM_reg_1_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_RAM_reg_1_9_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_RAM_reg_1_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_RAM_reg_1_9_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^o_dout\(8),
      DOPADOP(3 downto 0) => NLW_RAM_reg_1_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_1_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_1_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_reg_0_8_1(0),
      ENBWREN => \RAM_reg_0_0_i_1__2_n_0\,
      INJECTDBITERR => NLW_RAM_reg_1_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_1_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_1_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_1_9_SBITERR_UNCONNECTED,
      WEA(3) => RAM_reg_0_8_1(0),
      WEA(2) => RAM_reg_0_8_1(0),
      WEA(1) => RAM_reg_0_8_1(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\disparity_acc[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C088"
    )
        port map (
      I0 => \^o_dout\(7),
      I1 => fbrd_de,
      I2 => \disparity_acc[2]_i_8__0\(7),
      I3 => RAM_reg_1_14_0,
      O => RAM_reg_1_8_0
    );
\disparity_acc[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0000000A000"
    )
        port map (
      I0 => \^o_dout\(5),
      I1 => \disparity_acc[2]_i_8__0\(5),
      I2 => fbrd_de,
      I3 => \^o_dout\(4),
      I4 => RAM_reg_1_14_0,
      I5 => \disparity_acc[2]_i_8__0\(4),
      O => RAM_reg_1_6_1
    );
\disparity_acc[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35C500003ACA0000"
    )
        port map (
      I0 => \^o_dout\(0),
      I1 => \disparity_acc[2]_i_8__0\(0),
      I2 => RAM_reg_1_14_0,
      I3 => \disparity_acc[2]_i_8__0\(2),
      I4 => fbrd_de,
      I5 => \^o_dout\(2),
      O => RAM_reg_1_0_0
    );
\disparity_acc[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C088"
    )
        port map (
      I0 => \^o_dout\(11),
      I1 => fbrd_de,
      I2 => \disparity_acc[2]_i_8__0\(9),
      I3 => RAM_reg_1_14_0,
      O => RAM_reg_1_12_0
    );
\disparity_acc[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C088"
    )
        port map (
      I0 => \^o_dout\(10),
      I1 => fbrd_de,
      I2 => \disparity_acc[2]_i_8__0\(8),
      I3 => RAM_reg_1_14_0,
      O => RAM_reg_1_11_0
    );
\disparity_acc[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFA5FF33FFA5FF"
    )
        port map (
      I0 => \^o_dout\(6),
      I1 => \disparity_acc[2]_i_8__0\(6),
      I2 => \^o_dout\(4),
      I3 => fbrd_de,
      I4 => RAM_reg_1_14_0,
      I5 => \disparity_acc[2]_i_8__0\(4),
      O => RAM_reg_1_7_0
    );
\disparity_acc[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^frame_parity_27m_reg\,
      I1 => \disparity_acc_reg[1]\,
      O => \disparity_acc[3]_i_5__1\
    );
\disparity_acc[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C088"
    )
        port map (
      I0 => \^o_dout\(2),
      I1 => fbrd_de,
      I2 => \disparity_acc[2]_i_8__0\(2),
      I3 => RAM_reg_1_14_0,
      O => RAM_reg_1_2_0
    );
\disparity_acc[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^frame_parity_27m_reg\,
      I1 => \disparity_acc_reg[1]\,
      I2 => \disparity_acc_reg[1]_2\,
      O => \^disparity_acc_reg[3]\
    );
\disparity_acc_reg[1]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \disparity_acc_reg[1]_0\,
      I1 => \disparity_acc_reg[1]_1\,
      O => D(0),
      S => \^disparity_acc_reg[3]\
    );
\o_TMDS[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^disparity_acc_reg[3]\,
      I1 => hdmi_de,
      I2 => i_CONTROL(0),
      O => hdmi_de_reg_0(0)
    );
\o_TMDS[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^disparity_acc_reg[3]\,
      I1 => hdmi_de,
      I2 => i_CONTROL(0),
      O => hdmi_de_reg_0(1)
    );
\o_TMDS[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"606F"
    )
        port map (
      I0 => \o_TMDS[4]_i_2_n_0\,
      I1 => \^disparity_acc_reg[3]\,
      I2 => hdmi_de,
      I3 => i_CONTROL(0),
      O => hdmi_de_reg_0(2)
    );
\o_TMDS[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => hdmi_de,
      I1 => \^ram_reg_1_6_0\,
      I2 => \o_TMDS_reg[4]\,
      O => hdmi_de_reg
    );
\o_TMDS[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33005A00CC005A00"
    )
        port map (
      I0 => \^o_dout\(0),
      I1 => \disparity_acc[2]_i_8__0\(0),
      I2 => \^o_dout\(1),
      I3 => fbrd_de,
      I4 => RAM_reg_1_14_0,
      I5 => \disparity_acc[2]_i_8__0\(1),
      O => \o_TMDS[4]_i_2_n_0\
    );
\o_TMDS[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D782"
    )
        port map (
      I0 => hdmi_de,
      I1 => \o_TMDS[5]_i_2__1_n_0\,
      I2 => \^disparity_acc_reg[3]\,
      I3 => i_CONTROL(0),
      O => hdmi_de_reg_0(3)
    );
\o_TMDS[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB55"
    )
        port map (
      I0 => \^frame_parity_27m_reg_0\,
      I1 => \^ram_reg_1_3_0\,
      I2 => \o_TMDS_reg[7]\,
      I3 => \o_TMDS_reg[5]\,
      O => \o_TMDS[5]_i_2__1_n_0\
    );
\o_TMDS[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33005A00CC005A00"
    )
        port map (
      I0 => \^o_dout\(5),
      I1 => \disparity_acc[2]_i_8__0\(5),
      I2 => \^o_dout\(4),
      I3 => fbrd_de,
      I4 => RAM_reg_1_14_0,
      I5 => \disparity_acc[2]_i_8__0\(4),
      O => \^ram_reg_1_6_0\
    );
\o_TMDS[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"606F"
    )
        port map (
      I0 => \o_TMDS[7]_i_2__1_n_0\,
      I1 => \^disparity_acc_reg[3]\,
      I2 => hdmi_de,
      I3 => i_CONTROL(0),
      O => hdmi_de_reg_0(4)
    );
\o_TMDS[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
        port map (
      I0 => \^frame_parity_27m_reg\,
      I1 => \o_TMDS[7]_i_2__1_n_0\,
      I2 => \o_TMDS_reg[7]\,
      I3 => \^disparity_acc_reg[3]\,
      I4 => hdmi_de,
      I5 => i_CONTROL(0),
      O => hdmi_de_reg_0(5)
    );
\o_TMDS[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59AA6AAA"
    )
        port map (
      I0 => \^frame_parity_27m_reg_0\,
      I1 => RAM_reg_1_14_0,
      I2 => \disparity_acc[2]_i_8__0\(3),
      I3 => fbrd_de,
      I4 => fbrd_data_odd(3),
      O => \o_TMDS[7]_i_2__1_n_0\
    );
\o_TMDS[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^frame_parity_27m_reg\,
      I1 => hdmi_de,
      I2 => i_CONTROL(0),
      O => hdmi_de_reg_0(6)
    );
\o_TMDS[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"71FF"
    )
        port map (
      I0 => \^frame_parity_27m_reg_0\,
      I1 => \^ram_reg_1_3_0\,
      I2 => \o_TMDS_reg[7]\,
      I3 => \o_TMDS_reg[5]\,
      O => \^frame_parity_27m_reg\
    );
\o_TMDS[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F7FD080"
    )
        port map (
      I0 => RAM_reg_1_14_0,
      I1 => \disparity_acc[2]_i_8__0\(2),
      I2 => fbrd_de,
      I3 => \^o_dout\(2),
      I4 => \o_TMDS[4]_i_2_n_0\,
      O => \^frame_parity_27m_reg_0\
    );
\o_TMDS[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C088"
    )
        port map (
      I0 => fbrd_data_odd(3),
      I1 => fbrd_de,
      I2 => \disparity_acc[2]_i_8__0\(3),
      I3 => RAM_reg_1_14_0,
      O => \^ram_reg_1_3_0\
    );
\o_TMDS[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \^disparity_acc_reg[3]\,
      I1 => hdmi_de,
      I2 => i_CONTROL(0),
      I3 => i_CONTROL(1),
      O => hdmi_de_reg_0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_latch_asyncread is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \REGISTER_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \REGISTER_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_EMU_MCLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_latch_asyncread : entity is "latch_asyncread";
end termprj_top_gfx_top_0_0_latch_asyncread;

architecture STRUCTURE of termprj_top_gfx_top_0_0_latch_asyncread is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \REGISTER_reg_n_0_[0]\ : STD_LOGIC;
  signal \REGISTER_reg_n_0_[1]\ : STD_LOGIC;
  signal \REGISTER_reg_n_0_[2]\ : STD_LOGIC;
  signal \REGISTER_reg_n_0_[3]\ : STD_LOGIC;
  signal \REGISTER_reg_n_0_[4]\ : STD_LOGIC;
  signal \REGISTER_reg_n_0_[5]\ : STD_LOGIC;
  signal \REGISTER_reg_n_0_[6]\ : STD_LOGIC;
  signal \REGISTER_reg_n_0_[7]\ : STD_LOGIC;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
\REGISTER[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[7]_1\(0),
      O => \^d\(0)
    );
\REGISTER[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[7]_1\(1),
      O => \^d\(1)
    );
\REGISTER[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER_reg_n_0_[2]\,
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[7]_1\(2),
      O => \^d\(2)
    );
\REGISTER[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER_reg_n_0_[3]\,
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[7]_1\(3),
      O => \^d\(3)
    );
\REGISTER[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER_reg_n_0_[4]\,
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[7]_1\(4),
      O => \^d\(4)
    );
\REGISTER[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER_reg_n_0_[5]\,
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[7]_1\(5),
      O => \^d\(5)
    );
\REGISTER[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER_reg_n_0_[6]\,
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[7]_1\(6),
      O => \^d\(6)
    );
\REGISTER[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER_reg_n_0_[7]\,
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[7]_1\(7),
      O => \^d\(7)
    );
\REGISTER_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(0),
      Q => \REGISTER_reg_n_0_[0]\,
      R => '0'
    );
\REGISTER_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(1),
      Q => \REGISTER_reg_n_0_[1]\,
      R => '0'
    );
\REGISTER_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(2),
      Q => \REGISTER_reg_n_0_[2]\,
      R => '0'
    );
\REGISTER_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(3),
      Q => \REGISTER_reg_n_0_[3]\,
      R => '0'
    );
\REGISTER_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(4),
      Q => \REGISTER_reg_n_0_[4]\,
      R => '0'
    );
\REGISTER_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(5),
      Q => \REGISTER_reg_n_0_[5]\,
      R => '0'
    );
\REGISTER_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(6),
      Q => \REGISTER_reg_n_0_[6]\,
      R => '0'
    );
\REGISTER_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(7),
      Q => \REGISTER_reg_n_0_[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_latch_asyncread_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \REGISTER_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \REGISTER_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_EMU_MCLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_latch_asyncread_1 : entity is "latch_asyncread";
end termprj_top_gfx_top_0_0_latch_asyncread_1;

architecture STRUCTURE of termprj_top_gfx_top_0_0_latch_asyncread_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \REGISTER\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  D(7 downto 0) <= \^d\(7 downto 0);
\REGISTER[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER\(0),
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[0]_0\(7),
      O => \^d\(0)
    );
\REGISTER[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER\(1),
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[0]_0\(0),
      O => \^d\(1)
    );
\REGISTER[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER\(2),
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[0]_0\(1),
      O => \^d\(2)
    );
\REGISTER[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER\(3),
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[0]_0\(2),
      O => \^d\(3)
    );
\REGISTER[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER\(4),
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[0]_0\(3),
      O => \^d\(4)
    );
\REGISTER[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER\(5),
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[0]_0\(4),
      O => \^d\(5)
    );
\REGISTER[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER\(6),
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[0]_0\(5),
      O => \^d\(6)
    );
\REGISTER[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \REGISTER\(7),
      I1 => Q(0),
      I2 => \REGISTER_reg[7]_0\(0),
      I3 => \REGISTER_reg[0]_0\(6),
      O => \^d\(7)
    );
\REGISTER_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(0),
      Q => \REGISTER\(0),
      R => '0'
    );
\REGISTER_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(1),
      Q => \REGISTER\(1),
      R => '0'
    );
\REGISTER_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(2),
      Q => \REGISTER\(2),
      R => '0'
    );
\REGISTER_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(3),
      Q => \REGISTER\(3),
      R => '0'
    );
\REGISTER_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(4),
      Q => \REGISTER\(4),
      R => '0'
    );
\REGISTER_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(5),
      Q => \REGISTER\(5),
      R => '0'
    );
\REGISTER_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(6),
      Q => \REGISTER\(6),
      R => '0'
    );
\REGISTER_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \^d\(7),
      Q => \REGISTER\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_objengine is
  port (
    LATCH_F_2H_NCLKD_en_n_reg_0 : out STD_LOGIC;
    WRTIME2 : out STD_LOGIC;
    prev_hblank : out STD_LOGIC;
    XA7 : out STD_LOGIC;
    XB7 : out STD_LOGIC;
    \oddbuffer_xpos_counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    DMA_4H_CLKD_n_reg_0 : out STD_LOGIC;
    \FSM_SUSPEND_DLY_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_engine_state_reg[0]_0\ : out STD_LOGIC;
    \sprite_engine_state_reg[1]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \attr_latch_en_sr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \oddbuffer_xpos_counter_reg[6]_0\ : out STD_LOGIC;
    \tile_code_reg[4]\ : out STD_LOGIC;
    \tile_code_reg[5]\ : out STD_LOGIC;
    \tile_code_reg[6]\ : out STD_LOGIC;
    \tile_code_reg[8]\ : out STD_LOGIC;
    \tile_code_reg[10]\ : out STD_LOGIC;
    hsize_parity_reg_0 : out STD_LOGIC;
    \LATCH_E_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \buffer_ypos_counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    PIXELSEL : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tile_code_reg[9]\ : out STD_LOGIC;
    \tile_code_reg[7]\ : out STD_LOGIC;
    VVFF_reg : out STD_LOGIC;
    \attr_latch_en_sr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_EMU_MCLK : in STD_LOGIC;
    LATCH_F_2H_NCLKD_en_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    VBLANK : in STD_LOGIC;
    DMA_4H_CLKD_n_reg_1 : in STD_LOGIC;
    VBLANKH_n : in STD_LOGIC;
    RAM_reg : in STD_LOGIC;
    \sprite_engine_state_reg[1]_1\ : in STD_LOGIC;
    \sprite_engine_state_reg[1]_2\ : in STD_LOGIC;
    \sprite_engine_state_reg[1]_3\ : in STD_LOGIC;
    \sprite_engine_state_reg[0]_1\ : in STD_LOGIC;
    o_PIXELLATCH_WAIT_n_reg_inv_0 : in STD_LOGIC;
    \sprite_engine_state_reg[0]_2\ : in STD_LOGIC;
    \sprite_engine_state_reg[0]_3\ : in STD_LOGIC;
    \hzoom_acc_reg[9]_0\ : in STD_LOGIC;
    \hzoom_acc_reg[9]_1\ : in STD_LOGIC;
    \ROW_ADDR_reg[6]_rep\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ROW_ADDR_reg[0]_rep\ : in STD_LOGIC;
    \ROW_ADDR_reg[1]_rep\ : in STD_LOGIC;
    \ROW_ADDR_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    OBJHL : in STD_LOGIC;
    \ROW_ADDR_reg[7]\ : in STD_LOGIC;
    \attr_latch_en_sr_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_SUSPEND_DLY_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_SUSPEND_DLY_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buffer_x_screencounter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buffer_y_screencounter_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buffer_y_screencounter_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_objengine : entity is "objengine";
end termprj_top_gfx_top_0_0_objengine;

architecture STRUCTURE of termprj_top_gfx_top_0_0_objengine is
  signal CHAOV : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal COLORLATCH_n : STD_LOGIC;
  signal \^dma_4h_clkd_n_reg_0\ : STD_LOGIC;
  signal FSM_SUSPEND : STD_LOGIC;
  signal FSM_SUSPEND_DLY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_suspend_dly_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal LATCH_A : STD_LOGIC;
  signal LATCH_A_en_n : STD_LOGIC;
  signal \LATCH_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \LATCH_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \LATCH_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \LATCH_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \LATCH_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \LATCH_A_reg_n_0_[7]\ : STD_LOGIC;
  signal LATCH_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal LATCH_B_1 : STD_LOGIC;
  signal LATCH_B_en_n : STD_LOGIC;
  signal LATCH_C : STD_LOGIC;
  signal LATCH_C_en_n : STD_LOGIC;
  signal \LATCH_C_reg_n_0_[0]\ : STD_LOGIC;
  signal \LATCH_D_reg_n_0_[0]\ : STD_LOGIC;
  signal \LATCH_D_reg_n_0_[5]\ : STD_LOGIC;
  signal LATCH_E : STD_LOGIC;
  signal LATCH_E_en_n : STD_LOGIC;
  signal \^latch_e_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \LATCH_E_reg_n_0_[1]\ : STD_LOGIC;
  signal \LATCH_E_reg_n_0_[2]\ : STD_LOGIC;
  signal \LATCH_E_reg_n_0_[3]\ : STD_LOGIC;
  signal \LATCH_E_reg_n_0_[4]\ : STD_LOGIC;
  signal \LATCH_E_reg_n_0_[5]\ : STD_LOGIC;
  signal \LATCH_E_reg_n_0_[6]\ : STD_LOGIC;
  signal \LATCH_E_reg_n_0_[7]\ : STD_LOGIC;
  signal \^latch_f_2h_nclkd_en_n_reg_0\ : STD_LOGIC;
  signal LATCH_F_en_n : STD_LOGIC;
  signal \ROW_ADDR[0]_rep_i_4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[1]_rep_i_4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[1]_rep_i_5_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[1]_rep_i_6_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[1]_rep_i_7_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[2]_rep_i_4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[2]_rep_i_5_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[2]_rep_i_6_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[2]_rep_i_7_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[3]_rep_i_4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[3]_rep_i_5_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[3]_rep_i_6_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[4]_rep_i_4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[4]_rep_i_5_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[5]_rep_i_4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[5]_rep_i_5_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[6]_rep_i_4_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[6]_rep_i_5_n_0\ : STD_LOGIC;
  signal \ROW_ADDR[7]_rep_i_3_n_0\ : STD_LOGIC;
  signal \^wrtime2\ : STD_LOGIC;
  signal \^attr_latch_en_sr_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal buffer_frame_parity : STD_LOGIC;
  signal buffer_frame_parity_i_1_n_0 : STD_LOGIC;
  signal buffer_x_screencounter : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \buffer_x_screencounter[6]_i_4_n_0\ : STD_LOGIC;
  signal \buffer_x_screencounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \buffer_x_screencounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \buffer_x_screencounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \buffer_x_screencounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \buffer_x_screencounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \buffer_x_screencounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \buffer_x_screencounter_reg_n_0_[6]\ : STD_LOGIC;
  signal buffer_y_screencounter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buffer_y_screencounter[7]_i_4_n_0\ : STD_LOGIC;
  signal \buffer_y_screencounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \buffer_y_screencounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \buffer_y_screencounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \buffer_y_screencounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \buffer_y_screencounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \buffer_y_screencounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \buffer_y_screencounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \buffer_y_screencounter_reg_n_0_[7]\ : STD_LOGIC;
  signal buffer_ypos_counter : STD_LOGIC;
  signal \buffer_ypos_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \buffer_ypos_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \buffer_ypos_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal buffer_ypos_counter_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 13 downto 5 );
  signal evenbuffer_xpos_counter : STD_LOGIC;
  signal \evenbuffer_xpos_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[2]_i_2_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[3]_i_3_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \evenbuffer_xpos_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal evenbuffer_xpos_d7 : STD_LOGIC;
  signal hsize_parity_i_1_n_0 : STD_LOGIC;
  signal hsize_parity_reg_n_0 : STD_LOGIC;
  signal hzoom_acc : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \hzoom_acc[3]_i_2_n_0\ : STD_LOGIC;
  signal \hzoom_acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \hzoom_acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \hzoom_acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \hzoom_acc[7]_i_2_n_0\ : STD_LOGIC;
  signal \hzoom_acc[7]_i_3_n_0\ : STD_LOGIC;
  signal \hzoom_acc[7]_i_4_n_0\ : STD_LOGIC;
  signal \hzoom_acc[7]_i_5_n_0\ : STD_LOGIC;
  signal \hzoom_acc[9]_i_11_n_0\ : STD_LOGIC;
  signal \hzoom_acc[9]_i_13_n_0\ : STD_LOGIC;
  signal \hzoom_acc[9]_i_1_n_0\ : STD_LOGIC;
  signal \hzoom_acc[9]_i_4_n_0\ : STD_LOGIC;
  signal \hzoom_acc[9]_i_5_n_0\ : STD_LOGIC;
  signal \hzoom_acc[9]_i_6_n_0\ : STD_LOGIC;
  signal \hzoom_acc[9]_i_7_n_0\ : STD_LOGIC;
  signal \hzoom_acc[9]_i_8_n_0\ : STD_LOGIC;
  signal hzoom_acc_0 : STD_LOGIC;
  signal \hzoom_acc_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \hzoom_acc_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \hzoom_acc_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \hzoom_acc_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \hzoom_acc_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \hzoom_acc_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \hzoom_acc_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \hzoom_acc_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \hzoom_acc_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal hzoom_nextval : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal hzoom_tileline_cntr : STD_LOGIC;
  signal \hzoom_tileline_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \hzoom_tileline_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \hzoom_tileline_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \hzoom_tileline_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \hzoom_tileline_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \hzoom_tileline_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal o_PIXELLATCH_WAIT_n_inv_i_1_n_0 : STD_LOGIC;
  signal o_PIXELLATCH_WAIT_n_inv_i_2_n_0 : STD_LOGIC;
  signal \oddbuffer_xpos_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \^oddbuffer_xpos_counter_reg[6]_0\ : STD_LOGIC;
  signal \^oddbuffer_xpos_counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \oddbuffer_xpos_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \oddbuffer_xpos_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in2_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_out_3 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal prev_vblank : STD_LOGIC;
  signal \sprite_engine_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[1]_i_9_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_engine_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \^sprite_engine_state_reg[0]_0\ : STD_LOGIC;
  signal \^sprite_engine_state_reg[1]_0\ : STD_LOGIC;
  signal \sprite_engine_state_reg_n_0_[2]\ : STD_LOGIC;
  signal vzoom_acc : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vzoom_acc[3]_i_2_n_0\ : STD_LOGIC;
  signal \vzoom_acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \vzoom_acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \vzoom_acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \vzoom_acc[7]_i_2_n_0\ : STD_LOGIC;
  signal \vzoom_acc[7]_i_3_n_0\ : STD_LOGIC;
  signal \vzoom_acc[7]_i_4_n_0\ : STD_LOGIC;
  signal \vzoom_acc[7]_i_5_n_0\ : STD_LOGIC;
  signal \vzoom_acc[9]_i_10_n_0\ : STD_LOGIC;
  signal \vzoom_acc[9]_i_11_n_0\ : STD_LOGIC;
  signal \vzoom_acc[9]_i_2_n_0\ : STD_LOGIC;
  signal \vzoom_acc[9]_i_4_n_0\ : STD_LOGIC;
  signal \vzoom_acc[9]_i_5_n_0\ : STD_LOGIC;
  signal \vzoom_acc[9]_i_6_n_0\ : STD_LOGIC;
  signal \vzoom_acc[9]_i_7_n_0\ : STD_LOGIC;
  signal \vzoom_acc[9]_i_8_n_0\ : STD_LOGIC;
  signal \vzoom_acc[9]_i_9_n_0\ : STD_LOGIC;
  signal vzoom_acc_2 : STD_LOGIC;
  signal \vzoom_acc_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \vzoom_acc_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \vzoom_acc_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \vzoom_acc_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \vzoom_acc_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \vzoom_acc_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \vzoom_acc_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \vzoom_acc_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \vzoom_acc_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal \vzoom_acc_reg_n_0_[7]\ : STD_LOGIC;
  signal \vzoom_acc_reg_n_0_[8]\ : STD_LOGIC;
  signal \vzoom_acc_reg_n_0_[9]\ : STD_LOGIC;
  signal vzoom_cnt_n : STD_LOGIC;
  signal vzoom_nextval : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal vzoom_nextval_4 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \vzoom_vtile_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \vzoom_vtile_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \vzoom_vtile_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal vzoom_vtile_cntr_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wrtime1 : STD_LOGIC;
  signal wrtime10 : STD_LOGIC;
  signal xpos_cnt_dly_n : STD_LOGIC;
  signal xpos_cnt_dly_n_i_1_n_0 : STD_LOGIC;
  signal ypos_cnt_dly_n : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \ypos_cnt_dly_n_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \ypos_cnt_dly_n_reg_n_0_[3]\ : STD_LOGIC;
  signal \NLW_hzoom_acc_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hzoom_acc_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vzoom_acc_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vzoom_acc_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ROW_ADDR[1]_rep_i_6\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ROW_ADDR[2]_rep_i_5\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ROW_ADDR[2]_rep_i_7\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ROW_ADDR[3]_rep_i_6\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ROW_ADDR[4]_rep_i_5\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ROW_ADDR[6]_rep_i_5\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ROW_ADDR[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ROW_ADDR[7]_rep_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \attr_latch_en_sr[6]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \buffer_x_screencounter[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \buffer_x_screencounter[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \buffer_x_screencounter[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \buffer_x_screencounter[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \buffer_x_screencounter[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \buffer_x_screencounter[6]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \buffer_y_screencounter[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \buffer_y_screencounter[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \buffer_y_screencounter[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \buffer_y_screencounter[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \buffer_y_screencounter[7]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \buffer_ypos_counter[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \buffer_ypos_counter[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \buffer_ypos_counter[4]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \buffer_ypos_counter[5]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \evenbuffer_xpos_counter[3]_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \evenbuffer_xpos_counter[4]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \evenbuffer_xpos_counter[4]_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \evenbuffer_xpos_counter[5]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of hsize_parity_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \hzoom_acc[9]_i_11\ : label is "soft_lutpair75";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \hzoom_acc_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \hzoom_acc_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \hzoom_acc_reg[9]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \hzoom_tileline_cntr[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \hzoom_tileline_cntr[2]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of o_CHAOV_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \oddbuffer_xpos_counter[3]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \oddbuffer_xpos_counter[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \oddbuffer_xpos_counter[4]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \oddbuffer_xpos_counter[5]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pixelsel_dly_reg[2][0]_srl3_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pixelsel_dly_reg[2][2]_srl3_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sprite_engine_state[1]_i_6\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sprite_engine_state[1]_i_8\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sprite_engine_state[2]_i_10\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sprite_engine_state[2]_i_7\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \vzoom_acc[9]_i_10\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \vzoom_acc[9]_i_5\ : label is "soft_lutpair72";
  attribute METHODOLOGY_DRC_VIOS of \vzoom_acc_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \vzoom_acc_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \vzoom_acc_reg[9]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \vzoom_vtile_cntr[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \vzoom_vtile_cntr[1]_i_1\ : label is "soft_lutpair66";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ypos_cnt_dly_n_reg[1]_srl2\ : label is "\inst/video_main/objengine_main/ypos_cnt_dly_n_reg ";
  attribute srl_name : string;
  attribute srl_name of \ypos_cnt_dly_n_reg[1]_srl2\ : label is "\inst/video_main/objengine_main/ypos_cnt_dly_n_reg[1]_srl2 ";
  attribute SOFT_HLUTNM of \ypos_cnt_dly_n_reg[1]_srl2_i_1\ : label is "soft_lutpair62";
begin
  CO(0) <= \^co\(0);
  DMA_4H_CLKD_n_reg_0 <= \^dma_4h_clkd_n_reg_0\;
  \FSM_SUSPEND_DLY_reg[1]_0\(0) <= \^fsm_suspend_dly_reg[1]_0\(0);
  \LATCH_E_reg[0]_0\(0) <= \^latch_e_reg[0]_0\(0);
  LATCH_F_2H_NCLKD_en_n_reg_0 <= \^latch_f_2h_nclkd_en_n_reg_0\;
  WRTIME2 <= \^wrtime2\;
  \attr_latch_en_sr_reg[3]_0\(0) <= \^attr_latch_en_sr_reg[3]_0\(0);
  \oddbuffer_xpos_counter_reg[6]_0\ <= \^oddbuffer_xpos_counter_reg[6]_0\;
  \oddbuffer_xpos_counter_reg[7]_0\(1 downto 0) <= \^oddbuffer_xpos_counter_reg[7]_0\(1 downto 0);
  \sprite_engine_state_reg[0]_0\ <= \^sprite_engine_state_reg[0]_0\;
  \sprite_engine_state_reg[1]_0\ <= \^sprite_engine_state_reg[1]_0\;
DMA_4H_CLKD_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => DMA_4H_CLKD_n_reg_1,
      Q => \^dma_4h_clkd_n_reg_0\,
      R => '0'
    );
\FSM_SUSPEND_DLY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \FSM_SUSPEND_DLY_reg[0]_0\(0),
      D => \FSM_SUSPEND_DLY_reg[0]_1\(0),
      Q => FSM_SUSPEND_DLY(0),
      R => '0'
    );
\FSM_SUSPEND_DLY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \FSM_SUSPEND_DLY_reg[0]_0\(0),
      D => FSM_SUSPEND_DLY(0),
      Q => \^fsm_suspend_dly_reg[1]_0\(0),
      R => '0'
    );
\LATCH_A[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => E(0),
      I1 => LATCH_A_en_n,
      O => LATCH_A
    );
\LATCH_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_A,
      D => D(0),
      Q => \LATCH_A_reg_n_0_[0]\,
      R => '0'
    );
\LATCH_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_A,
      D => D(3),
      Q => \LATCH_A_reg_n_0_[3]\,
      R => '0'
    );
\LATCH_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_A,
      D => D(4),
      Q => \LATCH_A_reg_n_0_[4]\,
      R => '0'
    );
\LATCH_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_A,
      D => D(5),
      Q => \LATCH_A_reg_n_0_[5]\,
      R => '0'
    );
\LATCH_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_A,
      D => D(6),
      Q => \LATCH_A_reg_n_0_[6]\,
      R => '0'
    );
\LATCH_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_A,
      D => D(7),
      Q => \LATCH_A_reg_n_0_[7]\,
      R => '0'
    );
\LATCH_B[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => E(0),
      I1 => LATCH_B_en_n,
      O => LATCH_B_1
    );
\LATCH_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_B_1,
      D => D(0),
      Q => LATCH_B(0),
      R => '0'
    );
\LATCH_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_B_1,
      D => D(1),
      Q => LATCH_B(1),
      R => '0'
    );
\LATCH_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_B_1,
      D => D(2),
      Q => LATCH_B(2),
      R => '0'
    );
\LATCH_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_B_1,
      D => D(3),
      Q => LATCH_B(3),
      R => '0'
    );
\LATCH_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_B_1,
      D => D(4),
      Q => LATCH_B(4),
      R => '0'
    );
\LATCH_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_B_1,
      D => D(5),
      Q => LATCH_B(5),
      R => '0'
    );
\LATCH_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_B_1,
      D => D(6),
      Q => LATCH_B(6),
      R => '0'
    );
\LATCH_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_B_1,
      D => D(7),
      Q => LATCH_B(7),
      R => '0'
    );
\LATCH_C[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => E(0),
      I1 => LATCH_C_en_n,
      O => LATCH_C
    );
\LATCH_C_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_C,
      D => D(0),
      Q => \LATCH_C_reg_n_0_[0]\,
      R => '0'
    );
\LATCH_C_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_C,
      D => D(1),
      Q => data7(5),
      R => '0'
    );
\LATCH_C_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_C,
      D => D(2),
      Q => data7(6),
      R => '0'
    );
\LATCH_C_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_C,
      D => D(3),
      Q => data7(7),
      R => '0'
    );
\LATCH_C_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_C,
      D => D(4),
      Q => data7(8),
      R => '0'
    );
\LATCH_C_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_C,
      D => D(5),
      Q => data7(9),
      R => '0'
    );
\LATCH_C_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_C,
      D => D(6),
      Q => data7(10),
      R => '0'
    );
\LATCH_C_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_C,
      D => D(7),
      Q => data7(11),
      R => '0'
    );
\LATCH_D[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => E(0),
      I1 => COLORLATCH_n,
      O => \^attr_latch_en_sr_reg[3]_0\(0)
    );
\LATCH_D_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^attr_latch_en_sr_reg[3]_0\(0),
      D => D(0),
      Q => \LATCH_D_reg_n_0_[0]\,
      R => '0'
    );
\LATCH_D_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^attr_latch_en_sr_reg[3]_0\(0),
      D => D(5),
      Q => \LATCH_D_reg_n_0_[5]\,
      R => '0'
    );
\LATCH_D_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^attr_latch_en_sr_reg[3]_0\(0),
      D => D(6),
      Q => data7(12),
      R => '0'
    );
\LATCH_D_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^attr_latch_en_sr_reg[3]_0\(0),
      D => D(7),
      Q => data7(13),
      R => '0'
    );
\LATCH_E[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => E(0),
      I1 => LATCH_E_en_n,
      O => LATCH_E
    );
\LATCH_E_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_E,
      D => D(0),
      Q => \^latch_e_reg[0]_0\(0),
      R => '0'
    );
\LATCH_E_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_E,
      D => D(1),
      Q => \LATCH_E_reg_n_0_[1]\,
      R => '0'
    );
\LATCH_E_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_E,
      D => D(2),
      Q => \LATCH_E_reg_n_0_[2]\,
      R => '0'
    );
\LATCH_E_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_E,
      D => D(3),
      Q => \LATCH_E_reg_n_0_[3]\,
      R => '0'
    );
\LATCH_E_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_E,
      D => D(4),
      Q => \LATCH_E_reg_n_0_[4]\,
      R => '0'
    );
\LATCH_E_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_E,
      D => D(5),
      Q => \LATCH_E_reg_n_0_[5]\,
      R => '0'
    );
\LATCH_E_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_E,
      D => D(6),
      Q => \LATCH_E_reg_n_0_[6]\,
      R => '0'
    );
\LATCH_E_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_E,
      D => D(7),
      Q => \LATCH_E_reg_n_0_[7]\,
      R => '0'
    );
LATCH_F_2H_NCLKD_en_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n_reg_1(0),
      D => LATCH_F_en_n,
      Q => \^latch_f_2h_nclkd_en_n_reg_0\,
      R => '0'
    );
RAM_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBBBBBBBBB"
    )
        port map (
      I0 => Q(3),
      I1 => RAM_reg,
      I2 => LATCH_F_en_n,
      I3 => LATCH_E_en_n,
      I4 => LATCH_C_en_n,
      I5 => COLORLATCH_n,
      O => ADDRARDADDR(2)
    );
RAM_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBBBBBBBBB"
    )
        port map (
      I0 => Q(2),
      I1 => RAM_reg,
      I2 => LATCH_F_en_n,
      I3 => LATCH_B_en_n,
      I4 => LATCH_A_en_n,
      I5 => LATCH_E_en_n,
      O => ADDRARDADDR(1)
    );
RAM_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBBBBB"
    )
        port map (
      I0 => Q(1),
      I1 => RAM_reg,
      I2 => LATCH_F_en_n,
      I3 => LATCH_B_en_n,
      I4 => COLORLATCH_n,
      O => ADDRARDADDR(0)
    );
\ROW_ADDR[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(1),
      I1 => \buffer_y_screencounter_reg_n_0_[1]\,
      I2 => OBJHL,
      I3 => \evenbuffer_xpos_counter_reg_n_0_[0]\,
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[0]\,
      O => i_ADDR(0)
    );
\ROW_ADDR[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(1),
      I1 => \buffer_y_screencounter_reg_n_0_[1]\,
      I2 => OBJHL,
      I3 => \oddbuffer_xpos_counter_reg_n_0_[0]\,
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[0]\,
      O => \buffer_ypos_counter_reg[7]_0\(0)
    );
\ROW_ADDR[0]_rep_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FFF60"
    )
        port map (
      I0 => \ROW_ADDR_reg[1]_rep\,
      I1 => \ROW_ADDR_reg[2]_rep\(0),
      I2 => CHAOV,
      I3 => \ROW_ADDR_reg[0]_rep\,
      I4 => \ROW_ADDR[0]_rep_i_4_n_0\,
      O => VVFF_reg
    );
\ROW_ADDR[0]_rep_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060FF6FFF6F0060"
    )
        port map (
      I0 => \vzoom_acc_reg_n_0_[7]\,
      I1 => \LATCH_D_reg_n_0_[5]\,
      I2 => \LATCH_A_reg_n_0_[5]\,
      I3 => \LATCH_A_reg_n_0_[3]\,
      I4 => \hzoom_tileline_cntr_reg_n_0_[0]\,
      I5 => \LATCH_A_reg_n_0_[0]\,
      O => \ROW_ADDR[0]_rep_i_4_n_0\
    );
\ROW_ADDR[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(2),
      I1 => \buffer_y_screencounter_reg_n_0_[2]\,
      I2 => OBJHL,
      I3 => \evenbuffer_xpos_counter_reg_n_0_[1]\,
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[1]\,
      O => i_ADDR(1)
    );
\ROW_ADDR[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(2),
      I1 => \buffer_y_screencounter_reg_n_0_[2]\,
      I2 => OBJHL,
      I3 => \oddbuffer_xpos_counter_reg_n_0_[1]\,
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[1]\,
      O => \buffer_ypos_counter_reg[7]_0\(1)
    );
\ROW_ADDR[1]_rep_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \ROW_ADDR_reg[6]_rep\(5),
      I1 => \ROW_ADDR_reg[0]_rep\,
      I2 => \ROW_ADDR_reg[1]_rep\,
      I3 => \ROW_ADDR_reg[2]_rep\(1),
      I4 => CHAOV,
      I5 => \ROW_ADDR[1]_rep_i_4_n_0\,
      O => \tile_code_reg[5]\
    );
\ROW_ADDR[1]_rep_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ROW_ADDR[1]_rep_i_5_n_0\,
      I1 => \ROW_ADDR_reg[0]_rep\,
      I2 => \ROW_ADDR[1]_rep_i_6_n_0\,
      I3 => \LATCH_A_reg_n_0_[5]\,
      I4 => \ROW_ADDR[1]_rep_i_7_n_0\,
      O => \ROW_ADDR[1]_rep_i_4_n_0\
    );
\ROW_ADDR[1]_rep_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAABAAABAAA8AAA"
    )
        port map (
      I0 => data7(8),
      I1 => \LATCH_A_reg_n_0_[5]\,
      I2 => \LATCH_A_reg_n_0_[3]\,
      I3 => \LATCH_A_reg_n_0_[4]\,
      I4 => vzoom_vtile_cntr_reg(2),
      I5 => \LATCH_D_reg_n_0_[5]\,
      O => \ROW_ADDR[1]_rep_i_5_n_0\
    );
\ROW_ADDR[1]_rep_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \vzoom_acc_reg_n_0_[7]\,
      I1 => \LATCH_A_reg_n_0_[3]\,
      I2 => \LATCH_D_reg_n_0_[5]\,
      I3 => \vzoom_acc_reg_n_0_[8]\,
      O => \ROW_ADDR[1]_rep_i_6_n_0\
    );
\ROW_ADDR[1]_rep_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060FF6FFF6F0060"
    )
        port map (
      I0 => \vzoom_acc_reg_n_0_[7]\,
      I1 => \LATCH_D_reg_n_0_[5]\,
      I2 => \LATCH_A_reg_n_0_[3]\,
      I3 => \LATCH_A_reg_n_0_[4]\,
      I4 => \LATCH_A_reg_n_0_[0]\,
      I5 => \hzoom_tileline_cntr_reg_n_0_[1]\,
      O => \ROW_ADDR[1]_rep_i_7_n_0\
    );
\ROW_ADDR[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(3),
      I1 => \buffer_y_screencounter_reg_n_0_[3]\,
      I2 => OBJHL,
      I3 => \evenbuffer_xpos_counter_reg_n_0_[2]\,
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[2]\,
      O => i_ADDR(2)
    );
\ROW_ADDR[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(3),
      I1 => \buffer_y_screencounter_reg_n_0_[3]\,
      I2 => OBJHL,
      I3 => \oddbuffer_xpos_counter_reg_n_0_[2]\,
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[2]\,
      O => \buffer_ypos_counter_reg[7]_0\(2)
    );
\ROW_ADDR[2]_rep_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \ROW_ADDR_reg[6]_rep\(6),
      I1 => \ROW_ADDR_reg[0]_rep\,
      I2 => \ROW_ADDR_reg[1]_rep\,
      I3 => \ROW_ADDR_reg[2]_rep\(2),
      I4 => CHAOV,
      I5 => \ROW_ADDR[2]_rep_i_4_n_0\,
      O => \tile_code_reg[6]\
    );
\ROW_ADDR[2]_rep_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888BBB8BBB8"
    )
        port map (
      I0 => data7(9),
      I1 => \ROW_ADDR_reg[0]_rep\,
      I2 => \ROW_ADDR[2]_rep_i_5_n_0\,
      I3 => \ROW_ADDR[2]_rep_i_6_n_0\,
      I4 => \ROW_ADDR[2]_rep_i_7_n_0\,
      I5 => \LATCH_A_reg_n_0_[5]\,
      O => \ROW_ADDR[2]_rep_i_4_n_0\
    );
\ROW_ADDR[2]_rep_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABEAA"
    )
        port map (
      I0 => \LATCH_A_reg_n_0_[5]\,
      I1 => \LATCH_D_reg_n_0_[5]\,
      I2 => \vzoom_acc_reg_n_0_[8]\,
      I3 => \LATCH_A_reg_n_0_[3]\,
      I4 => \LATCH_A_reg_n_0_[4]\,
      O => \ROW_ADDR[2]_rep_i_5_n_0\
    );
\ROW_ADDR[2]_rep_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0000066666666"
    )
        port map (
      I0 => \vzoom_acc_reg_n_0_[7]\,
      I1 => \LATCH_D_reg_n_0_[5]\,
      I2 => \LATCH_A_reg_n_0_[0]\,
      I3 => \hzoom_tileline_cntr_reg_n_0_[2]\,
      I4 => \LATCH_A_reg_n_0_[4]\,
      I5 => \LATCH_A_reg_n_0_[3]\,
      O => \ROW_ADDR[2]_rep_i_6_n_0\
    );
\ROW_ADDR[2]_rep_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \vzoom_acc_reg_n_0_[8]\,
      I1 => \LATCH_A_reg_n_0_[3]\,
      I2 => \LATCH_D_reg_n_0_[5]\,
      I3 => \vzoom_acc_reg_n_0_[9]\,
      O => \ROW_ADDR[2]_rep_i_7_n_0\
    );
\ROW_ADDR[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(4),
      I1 => \buffer_y_screencounter_reg_n_0_[4]\,
      I2 => OBJHL,
      I3 => \evenbuffer_xpos_counter_reg_n_0_[3]\,
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[3]\,
      O => i_ADDR(3)
    );
\ROW_ADDR[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(4),
      I1 => \buffer_y_screencounter_reg_n_0_[4]\,
      I2 => OBJHL,
      I3 => \oddbuffer_xpos_counter_reg_n_0_[3]\,
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[3]\,
      O => \buffer_ypos_counter_reg[7]_0\(3)
    );
\ROW_ADDR[3]_rep_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0AFCFA0CF"
    )
        port map (
      I0 => \ROW_ADDR_reg[6]_rep\(7),
      I1 => \ROW_ADDR_reg[6]_rep\(0),
      I2 => CHAOV,
      I3 => \ROW_ADDR_reg[0]_rep\,
      I4 => data7(10),
      I5 => \ROW_ADDR[3]_rep_i_4_n_0\,
      O => \tile_code_reg[7]\
    );
\ROW_ADDR[3]_rep_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1505155515001555"
    )
        port map (
      I0 => \ROW_ADDR[3]_rep_i_5_n_0\,
      I1 => \ROW_ADDR[3]_rep_i_6_n_0\,
      I2 => \LATCH_A_reg_n_0_[4]\,
      I3 => \LATCH_A_reg_n_0_[5]\,
      I4 => \ROW_ADDR[1]_rep_i_6_n_0\,
      I5 => \LATCH_A_reg_n_0_[3]\,
      O => \ROW_ADDR[3]_rep_i_4_n_0\
    );
\ROW_ADDR[3]_rep_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBAAAAA"
    )
        port map (
      I0 => \ROW_ADDR_reg[0]_rep\,
      I1 => \LATCH_A_reg_n_0_[4]\,
      I2 => \vzoom_acc_reg_n_0_[9]\,
      I3 => \LATCH_D_reg_n_0_[5]\,
      I4 => \LATCH_A_reg_n_0_[3]\,
      O => \ROW_ADDR[3]_rep_i_5_n_0\
    );
\ROW_ADDR[3]_rep_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \vzoom_acc_reg_n_0_[9]\,
      I1 => \LATCH_A_reg_n_0_[3]\,
      I2 => vzoom_vtile_cntr_reg(0),
      I3 => \LATCH_D_reg_n_0_[5]\,
      O => \ROW_ADDR[3]_rep_i_6_n_0\
    );
\ROW_ADDR[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(5),
      I1 => \buffer_y_screencounter_reg_n_0_[5]\,
      I2 => OBJHL,
      I3 => \evenbuffer_xpos_counter_reg_n_0_[4]\,
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[4]\,
      O => i_ADDR(4)
    );
\ROW_ADDR[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(5),
      I1 => \buffer_y_screencounter_reg_n_0_[5]\,
      I2 => OBJHL,
      I3 => \oddbuffer_xpos_counter_reg_n_0_[4]\,
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[4]\,
      O => \buffer_ypos_counter_reg[7]_0\(4)
    );
\ROW_ADDR[4]_rep_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ROW_ADDR_reg[6]_rep\(8),
      I1 => \ROW_ADDR_reg[6]_rep\(1),
      I2 => CHAOV,
      I3 => data7(11),
      I4 => \ROW_ADDR_reg[0]_rep\,
      I5 => \ROW_ADDR[4]_rep_i_4_n_0\,
      O => \tile_code_reg[8]\
    );
\ROW_ADDR[4]_rep_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC000ACAAACAA"
    )
        port map (
      I0 => \ROW_ADDR[2]_rep_i_7_n_0\,
      I1 => \ROW_ADDR[4]_rep_i_5_n_0\,
      I2 => \LATCH_A_reg_n_0_[4]\,
      I3 => \LATCH_A_reg_n_0_[3]\,
      I4 => \LATCH_C_reg_n_0_[0]\,
      I5 => \LATCH_A_reg_n_0_[5]\,
      O => \ROW_ADDR[4]_rep_i_4_n_0\
    );
\ROW_ADDR[4]_rep_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vzoom_vtile_cntr_reg(0),
      I1 => \LATCH_D_reg_n_0_[5]\,
      O => \ROW_ADDR[4]_rep_i_5_n_0\
    );
\ROW_ADDR[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(6),
      I1 => \buffer_y_screencounter_reg_n_0_[6]\,
      I2 => OBJHL,
      I3 => \evenbuffer_xpos_counter_reg_n_0_[5]\,
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[5]\,
      O => i_ADDR(5)
    );
\ROW_ADDR[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(6),
      I1 => \buffer_y_screencounter_reg_n_0_[6]\,
      I2 => OBJHL,
      I3 => \oddbuffer_xpos_counter_reg_n_0_[5]\,
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[5]\,
      O => \buffer_ypos_counter_reg[7]_0\(5)
    );
\ROW_ADDR[5]_rep_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ROW_ADDR_reg[6]_rep\(9),
      I1 => \ROW_ADDR_reg[0]_rep\,
      I2 => \ROW_ADDR_reg[6]_rep\(2),
      I3 => CHAOV,
      I4 => \ROW_ADDR[5]_rep_i_4_n_0\,
      O => \tile_code_reg[9]\
    );
\ROW_ADDR[5]_rep_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data7(12),
      I1 => \ROW_ADDR_reg[0]_rep\,
      I2 => data7(5),
      I3 => \LATCH_A_reg_n_0_[5]\,
      I4 => \ROW_ADDR[5]_rep_i_5_n_0\,
      O => \ROW_ADDR[5]_rep_i_4_n_0\
    );
\ROW_ADDR[5]_rep_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047FFB8FFB800"
    )
        port map (
      I0 => \vzoom_acc_reg_n_0_[9]\,
      I1 => \LATCH_A_reg_n_0_[4]\,
      I2 => vzoom_vtile_cntr_reg(1),
      I3 => \LATCH_A_reg_n_0_[3]\,
      I4 => vzoom_vtile_cntr_reg(0),
      I5 => \LATCH_D_reg_n_0_[5]\,
      O => \ROW_ADDR[5]_rep_i_5_n_0\
    );
\ROW_ADDR[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(7),
      I1 => \buffer_y_screencounter_reg_n_0_[7]\,
      I2 => OBJHL,
      I3 => \evenbuffer_xpos_counter_reg_n_0_[6]\,
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[6]\,
      O => i_ADDR(6)
    );
\ROW_ADDR[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buffer_ypos_counter_reg(7),
      I1 => \buffer_y_screencounter_reg_n_0_[7]\,
      I2 => OBJHL,
      I3 => \^oddbuffer_xpos_counter_reg[7]_0\(0),
      I4 => \ROW_ADDR_reg[7]\,
      I5 => \buffer_x_screencounter_reg_n_0_[6]\,
      O => \buffer_ypos_counter_reg[7]_0\(6)
    );
\ROW_ADDR[6]_rep_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ROW_ADDR_reg[6]_rep\(10),
      I1 => \ROW_ADDR_reg[6]_rep\(3),
      I2 => CHAOV,
      I3 => data7(13),
      I4 => \ROW_ADDR_reg[0]_rep\,
      I5 => \ROW_ADDR[6]_rep_i_4_n_0\,
      O => \tile_code_reg[10]\
    );
\ROW_ADDR[6]_rep_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0AAAACC"
    )
        port map (
      I0 => data7(6),
      I1 => \ROW_ADDR[6]_rep_i_5_n_0\,
      I2 => \ROW_ADDR[4]_rep_i_5_n_0\,
      I3 => \LATCH_A_reg_n_0_[4]\,
      I4 => \LATCH_A_reg_n_0_[3]\,
      I5 => \LATCH_A_reg_n_0_[5]\,
      O => \ROW_ADDR[6]_rep_i_4_n_0\
    );
\ROW_ADDR[6]_rep_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vzoom_vtile_cntr_reg(1),
      I1 => \LATCH_D_reg_n_0_[5]\,
      O => \ROW_ADDR[6]_rep_i_5_n_0\
    );
\ROW_ADDR[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74BB7488"
    )
        port map (
      I0 => buffer_frame_parity,
      I1 => OBJHL,
      I2 => buffer_ypos_counter_reg(0),
      I3 => \ROW_ADDR_reg[7]\,
      I4 => \buffer_y_screencounter_reg_n_0_[0]\,
      O => i_ADDR(7)
    );
\ROW_ADDR[7]_rep_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[6]_rep\(4),
      I1 => CHAOV,
      I2 => data7(7),
      I3 => \ROW_ADDR[7]_rep_i_3_n_0\,
      I4 => vzoom_vtile_cntr_reg(1),
      I5 => \LATCH_D_reg_n_0_[5]\,
      O => \tile_code_reg[4]\
    );
\ROW_ADDR[7]_rep_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \LATCH_A_reg_n_0_[5]\,
      I1 => \LATCH_A_reg_n_0_[3]\,
      I2 => \LATCH_A_reg_n_0_[4]\,
      O => \ROW_ADDR[7]_rep_i_3_n_0\
    );
\attr_latch_en_sr[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \sprite_engine_state_reg_n_0_[2]\,
      I1 => \^sprite_engine_state_reg[0]_0\,
      I2 => \^sprite_engine_state_reg[1]_0\,
      O => p_1_out_3(6)
    );
\attr_latch_en_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \attr_latch_en_sr_reg[6]_0\(0),
      D => LATCH_F_en_n,
      Q => \attr_latch_en_sr_reg[0]_0\(0),
      R => '0'
    );
\attr_latch_en_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \attr_latch_en_sr_reg[6]_0\(0),
      D => LATCH_E_en_n,
      Q => LATCH_F_en_n,
      R => '0'
    );
\attr_latch_en_sr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \attr_latch_en_sr_reg[6]_0\(0),
      D => COLORLATCH_n,
      Q => LATCH_E_en_n,
      R => '0'
    );
\attr_latch_en_sr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \attr_latch_en_sr_reg[6]_0\(0),
      D => LATCH_C_en_n,
      Q => COLORLATCH_n,
      R => '0'
    );
\attr_latch_en_sr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \attr_latch_en_sr_reg[6]_0\(0),
      D => LATCH_B_en_n,
      Q => LATCH_C_en_n,
      R => '0'
    );
\attr_latch_en_sr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \attr_latch_en_sr_reg[6]_0\(0),
      D => LATCH_A_en_n,
      Q => LATCH_B_en_n,
      R => '0'
    );
\attr_latch_en_sr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \attr_latch_en_sr_reg[6]_0\(0),
      D => p_1_out_3(6),
      Q => LATCH_A_en_n,
      R => '0'
    );
buffer_frame_parity_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => E(0),
      I1 => VBLANK,
      I2 => prev_vblank,
      I3 => buffer_frame_parity,
      O => buffer_frame_parity_i_1_n_0
    );
buffer_frame_parity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => buffer_frame_parity_i_1_n_0,
      Q => buffer_frame_parity,
      R => '0'
    );
\buffer_x_screencounter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \buffer_x_screencounter_reg_n_0_[0]\,
      O => buffer_x_screencounter(0)
    );
\buffer_x_screencounter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buffer_x_screencounter_reg_n_0_[0]\,
      I1 => \buffer_x_screencounter_reg_n_0_[1]\,
      O => buffer_x_screencounter(1)
    );
\buffer_x_screencounter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \buffer_x_screencounter_reg_n_0_[2]\,
      I1 => \buffer_x_screencounter_reg_n_0_[1]\,
      I2 => \buffer_x_screencounter_reg_n_0_[0]\,
      O => buffer_x_screencounter(2)
    );
\buffer_x_screencounter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \buffer_x_screencounter_reg_n_0_[3]\,
      I1 => \buffer_x_screencounter_reg_n_0_[0]\,
      I2 => \buffer_x_screencounter_reg_n_0_[1]\,
      I3 => \buffer_x_screencounter_reg_n_0_[2]\,
      O => buffer_x_screencounter(3)
    );
\buffer_x_screencounter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \buffer_x_screencounter_reg_n_0_[4]\,
      I1 => \buffer_x_screencounter_reg_n_0_[2]\,
      I2 => \buffer_x_screencounter_reg_n_0_[1]\,
      I3 => \buffer_x_screencounter_reg_n_0_[0]\,
      I4 => \buffer_x_screencounter_reg_n_0_[3]\,
      O => buffer_x_screencounter(4)
    );
\buffer_x_screencounter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \buffer_x_screencounter_reg_n_0_[5]\,
      I1 => \buffer_x_screencounter_reg_n_0_[3]\,
      I2 => \buffer_x_screencounter_reg_n_0_[0]\,
      I3 => \buffer_x_screencounter_reg_n_0_[1]\,
      I4 => \buffer_x_screencounter_reg_n_0_[2]\,
      I5 => \buffer_x_screencounter_reg_n_0_[4]\,
      O => buffer_x_screencounter(5)
    );
\buffer_x_screencounter[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \buffer_x_screencounter_reg_n_0_[6]\,
      I1 => \buffer_x_screencounter[6]_i_4_n_0\,
      I2 => \buffer_x_screencounter_reg_n_0_[5]\,
      O => buffer_x_screencounter(6)
    );
\buffer_x_screencounter[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \buffer_x_screencounter_reg_n_0_[4]\,
      I1 => \buffer_x_screencounter_reg_n_0_[2]\,
      I2 => \buffer_x_screencounter_reg_n_0_[1]\,
      I3 => \buffer_x_screencounter_reg_n_0_[0]\,
      I4 => \buffer_x_screencounter_reg_n_0_[3]\,
      O => \buffer_x_screencounter[6]_i_4_n_0\
    );
\buffer_x_screencounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_x_screencounter_reg[0]_0\(0),
      D => buffer_x_screencounter(0),
      Q => \buffer_x_screencounter_reg_n_0_[0]\,
      R => SR(0)
    );
\buffer_x_screencounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_x_screencounter_reg[0]_0\(0),
      D => buffer_x_screencounter(1),
      Q => \buffer_x_screencounter_reg_n_0_[1]\,
      R => SR(0)
    );
\buffer_x_screencounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_x_screencounter_reg[0]_0\(0),
      D => buffer_x_screencounter(2),
      Q => \buffer_x_screencounter_reg_n_0_[2]\,
      R => SR(0)
    );
\buffer_x_screencounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_x_screencounter_reg[0]_0\(0),
      D => buffer_x_screencounter(3),
      Q => \buffer_x_screencounter_reg_n_0_[3]\,
      R => SR(0)
    );
\buffer_x_screencounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_x_screencounter_reg[0]_0\(0),
      D => buffer_x_screencounter(4),
      Q => \buffer_x_screencounter_reg_n_0_[4]\,
      R => SR(0)
    );
\buffer_x_screencounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_x_screencounter_reg[0]_0\(0),
      D => buffer_x_screencounter(5),
      Q => \buffer_x_screencounter_reg_n_0_[5]\,
      R => SR(0)
    );
\buffer_x_screencounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_x_screencounter_reg[0]_0\(0),
      D => buffer_x_screencounter(6),
      Q => \buffer_x_screencounter_reg_n_0_[6]\,
      R => SR(0)
    );
\buffer_y_screencounter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \buffer_y_screencounter_reg_n_0_[0]\,
      O => buffer_y_screencounter(0)
    );
\buffer_y_screencounter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buffer_y_screencounter_reg_n_0_[0]\,
      I1 => \buffer_y_screencounter_reg_n_0_[1]\,
      O => buffer_y_screencounter(1)
    );
\buffer_y_screencounter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \buffer_y_screencounter_reg_n_0_[2]\,
      I1 => \buffer_y_screencounter_reg_n_0_[1]\,
      I2 => \buffer_y_screencounter_reg_n_0_[0]\,
      O => buffer_y_screencounter(2)
    );
\buffer_y_screencounter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \buffer_y_screencounter_reg_n_0_[3]\,
      I1 => \buffer_y_screencounter_reg_n_0_[0]\,
      I2 => \buffer_y_screencounter_reg_n_0_[1]\,
      I3 => \buffer_y_screencounter_reg_n_0_[2]\,
      O => buffer_y_screencounter(3)
    );
\buffer_y_screencounter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \buffer_y_screencounter_reg_n_0_[4]\,
      I1 => \buffer_y_screencounter_reg_n_0_[2]\,
      I2 => \buffer_y_screencounter_reg_n_0_[1]\,
      I3 => \buffer_y_screencounter_reg_n_0_[0]\,
      I4 => \buffer_y_screencounter_reg_n_0_[3]\,
      O => buffer_y_screencounter(4)
    );
\buffer_y_screencounter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \buffer_y_screencounter_reg_n_0_[5]\,
      I1 => \buffer_y_screencounter_reg_n_0_[3]\,
      I2 => \buffer_y_screencounter_reg_n_0_[0]\,
      I3 => \buffer_y_screencounter_reg_n_0_[1]\,
      I4 => \buffer_y_screencounter_reg_n_0_[2]\,
      I5 => \buffer_y_screencounter_reg_n_0_[4]\,
      O => buffer_y_screencounter(5)
    );
\buffer_y_screencounter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buffer_y_screencounter_reg_n_0_[6]\,
      I1 => \buffer_y_screencounter[7]_i_4_n_0\,
      O => buffer_y_screencounter(6)
    );
\buffer_y_screencounter[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \buffer_y_screencounter_reg_n_0_[7]\,
      I1 => \buffer_y_screencounter[7]_i_4_n_0\,
      I2 => \buffer_y_screencounter_reg_n_0_[6]\,
      O => buffer_y_screencounter(7)
    );
\buffer_y_screencounter[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \buffer_y_screencounter_reg_n_0_[5]\,
      I1 => \buffer_y_screencounter_reg_n_0_[3]\,
      I2 => \buffer_y_screencounter_reg_n_0_[0]\,
      I3 => \buffer_y_screencounter_reg_n_0_[1]\,
      I4 => \buffer_y_screencounter_reg_n_0_[2]\,
      I5 => \buffer_y_screencounter_reg_n_0_[4]\,
      O => \buffer_y_screencounter[7]_i_4_n_0\
    );
\buffer_y_screencounter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_y_screencounter_reg[7]_0\(0),
      D => buffer_y_screencounter(0),
      Q => \buffer_y_screencounter_reg_n_0_[0]\,
      S => \buffer_y_screencounter_reg[3]_0\(0)
    );
\buffer_y_screencounter_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_y_screencounter_reg[7]_0\(0),
      D => buffer_y_screencounter(1),
      Q => \buffer_y_screencounter_reg_n_0_[1]\,
      S => \buffer_y_screencounter_reg[3]_0\(0)
    );
\buffer_y_screencounter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_y_screencounter_reg[7]_0\(0),
      D => buffer_y_screencounter(2),
      Q => \buffer_y_screencounter_reg_n_0_[2]\,
      S => \buffer_y_screencounter_reg[3]_0\(0)
    );
\buffer_y_screencounter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_y_screencounter_reg[7]_0\(0),
      D => buffer_y_screencounter(3),
      Q => \buffer_y_screencounter_reg_n_0_[3]\,
      S => \buffer_y_screencounter_reg[3]_0\(0)
    );
\buffer_y_screencounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_y_screencounter_reg[7]_0\(0),
      D => buffer_y_screencounter(4),
      Q => \buffer_y_screencounter_reg_n_0_[4]\,
      R => \buffer_y_screencounter_reg[3]_0\(0)
    );
\buffer_y_screencounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_y_screencounter_reg[7]_0\(0),
      D => buffer_y_screencounter(5),
      Q => \buffer_y_screencounter_reg_n_0_[5]\,
      R => \buffer_y_screencounter_reg[3]_0\(0)
    );
\buffer_y_screencounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_y_screencounter_reg[7]_0\(0),
      D => buffer_y_screencounter(6),
      Q => \buffer_y_screencounter_reg_n_0_[6]\,
      R => \buffer_y_screencounter_reg[3]_0\(0)
    );
\buffer_y_screencounter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \buffer_y_screencounter_reg[7]_0\(0),
      D => buffer_y_screencounter(7),
      Q => \buffer_y_screencounter_reg_n_0_[7]\,
      R => \buffer_y_screencounter_reg[3]_0\(0)
    );
\buffer_ypos_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => D(0),
      I1 => buffer_ypos_counter_reg(0),
      I2 => LATCH_F_en_n,
      O => \p_0_in__1\(0)
    );
\buffer_ypos_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => buffer_ypos_counter_reg(0),
      I1 => buffer_ypos_counter_reg(1),
      I2 => LATCH_F_en_n,
      I3 => D(1),
      O => \p_0_in__1\(1)
    );
\buffer_ypos_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => buffer_ypos_counter_reg(2),
      I1 => buffer_ypos_counter_reg(1),
      I2 => buffer_ypos_counter_reg(0),
      I3 => LATCH_F_en_n,
      I4 => D(2),
      O => \p_0_in__1\(2)
    );
\buffer_ypos_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => buffer_ypos_counter_reg(3),
      I1 => buffer_ypos_counter_reg(0),
      I2 => buffer_ypos_counter_reg(1),
      I3 => buffer_ypos_counter_reg(2),
      I4 => LATCH_F_en_n,
      I5 => D(3),
      O => \p_0_in__1\(3)
    );
\buffer_ypos_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => buffer_ypos_counter_reg(4),
      I1 => \buffer_ypos_counter[4]_i_2_n_0\,
      I2 => LATCH_F_en_n,
      I3 => D(4),
      O => \p_0_in__1\(4)
    );
\buffer_ypos_counter[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_ypos_counter_reg(3),
      I1 => buffer_ypos_counter_reg(0),
      I2 => buffer_ypos_counter_reg(1),
      I3 => buffer_ypos_counter_reg(2),
      O => \buffer_ypos_counter[4]_i_2_n_0\
    );
\buffer_ypos_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => buffer_ypos_counter_reg(5),
      I1 => \buffer_ypos_counter[5]_i_2_n_0\,
      I2 => LATCH_F_en_n,
      I3 => D(5),
      O => \p_0_in__1\(5)
    );
\buffer_ypos_counter[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => buffer_ypos_counter_reg(4),
      I1 => buffer_ypos_counter_reg(2),
      I2 => buffer_ypos_counter_reg(1),
      I3 => buffer_ypos_counter_reg(0),
      I4 => buffer_ypos_counter_reg(3),
      O => \buffer_ypos_counter[5]_i_2_n_0\
    );
\buffer_ypos_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => buffer_ypos_counter_reg(6),
      I1 => \buffer_ypos_counter[7]_i_3_n_0\,
      I2 => LATCH_F_en_n,
      I3 => D(6),
      O => \p_0_in__1\(6)
    );
\buffer_ypos_counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => E(0),
      I1 => LATCH_F_en_n,
      I2 => \ypos_cnt_dly_n_reg_n_0_[3]\,
      O => buffer_ypos_counter
    );
\buffer_ypos_counter[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => buffer_ypos_counter_reg(7),
      I1 => \buffer_ypos_counter[7]_i_3_n_0\,
      I2 => buffer_ypos_counter_reg(6),
      I3 => LATCH_F_en_n,
      I4 => D(7),
      O => \p_0_in__1\(7)
    );
\buffer_ypos_counter[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => buffer_ypos_counter_reg(5),
      I1 => buffer_ypos_counter_reg(3),
      I2 => buffer_ypos_counter_reg(0),
      I3 => buffer_ypos_counter_reg(1),
      I4 => buffer_ypos_counter_reg(2),
      I5 => buffer_ypos_counter_reg(4),
      O => \buffer_ypos_counter[7]_i_3_n_0\
    );
\buffer_ypos_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => buffer_ypos_counter,
      D => \p_0_in__1\(0),
      Q => buffer_ypos_counter_reg(0),
      R => '0'
    );
\buffer_ypos_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => buffer_ypos_counter,
      D => \p_0_in__1\(1),
      Q => buffer_ypos_counter_reg(1),
      R => '0'
    );
\buffer_ypos_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => buffer_ypos_counter,
      D => \p_0_in__1\(2),
      Q => buffer_ypos_counter_reg(2),
      R => '0'
    );
\buffer_ypos_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => buffer_ypos_counter,
      D => \p_0_in__1\(3),
      Q => buffer_ypos_counter_reg(3),
      R => '0'
    );
\buffer_ypos_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => buffer_ypos_counter,
      D => \p_0_in__1\(4),
      Q => buffer_ypos_counter_reg(4),
      R => '0'
    );
\buffer_ypos_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => buffer_ypos_counter,
      D => \p_0_in__1\(5),
      Q => buffer_ypos_counter_reg(5),
      R => '0'
    );
\buffer_ypos_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => buffer_ypos_counter,
      D => \p_0_in__1\(6),
      Q => buffer_ypos_counter_reg(6),
      R => '0'
    );
\buffer_ypos_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => buffer_ypos_counter,
      D => \p_0_in__1\(7),
      Q => buffer_ypos_counter_reg(7),
      R => '0'
    );
\evenbuffer_xpos_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"553C3C3C"
    )
        port map (
      I0 => \evenbuffer_xpos_counter_reg_n_0_[0]\,
      I1 => \LATCH_E_reg_n_0_[1]\,
      I2 => \^latch_e_reg[0]_0\(0),
      I3 => LATCH_F_en_n,
      I4 => ypos_cnt_dly_n(2),
      O => \evenbuffer_xpos_counter[0]_i_1_n_0\
    );
\evenbuffer_xpos_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6F606F606F60"
    )
        port map (
      I0 => \evenbuffer_xpos_counter_reg_n_0_[0]\,
      I1 => \evenbuffer_xpos_counter_reg_n_0_[1]\,
      I2 => \oddbuffer_xpos_counter[3]_i_2_n_0\,
      I3 => \LATCH_E_reg_n_0_[2]\,
      I4 => \^latch_e_reg[0]_0\(0),
      I5 => \LATCH_E_reg_n_0_[1]\,
      O => \evenbuffer_xpos_counter[1]_i_1_n_0\
    );
\evenbuffer_xpos_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A006AFF6AFF6A00"
    )
        port map (
      I0 => \evenbuffer_xpos_counter_reg_n_0_[2]\,
      I1 => \evenbuffer_xpos_counter_reg_n_0_[1]\,
      I2 => \evenbuffer_xpos_counter_reg_n_0_[0]\,
      I3 => \oddbuffer_xpos_counter[3]_i_2_n_0\,
      I4 => \LATCH_E_reg_n_0_[3]\,
      I5 => \evenbuffer_xpos_counter[2]_i_2_n_0\,
      O => \evenbuffer_xpos_counter[2]_i_1_n_0\
    );
\evenbuffer_xpos_counter[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \LATCH_E_reg_n_0_[2]\,
      I1 => \^latch_e_reg[0]_0\(0),
      I2 => \LATCH_E_reg_n_0_[1]\,
      O => \evenbuffer_xpos_counter[2]_i_2_n_0\
    );
\evenbuffer_xpos_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60006FFF6FFF6000"
    )
        port map (
      I0 => \evenbuffer_xpos_counter_reg_n_0_[3]\,
      I1 => \evenbuffer_xpos_counter[3]_i_2_n_0\,
      I2 => LATCH_F_en_n,
      I3 => ypos_cnt_dly_n(2),
      I4 => \LATCH_E_reg_n_0_[4]\,
      I5 => \evenbuffer_xpos_counter[3]_i_3_n_0\,
      O => \evenbuffer_xpos_counter[3]_i_1_n_0\
    );
\evenbuffer_xpos_counter[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \evenbuffer_xpos_counter_reg_n_0_[2]\,
      I1 => \evenbuffer_xpos_counter_reg_n_0_[1]\,
      I2 => \evenbuffer_xpos_counter_reg_n_0_[0]\,
      O => \evenbuffer_xpos_counter[3]_i_2_n_0\
    );
\evenbuffer_xpos_counter[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \LATCH_E_reg_n_0_[3]\,
      I1 => \LATCH_E_reg_n_0_[1]\,
      I2 => \^latch_e_reg[0]_0\(0),
      I3 => \LATCH_E_reg_n_0_[2]\,
      O => \evenbuffer_xpos_counter[3]_i_3_n_0\
    );
\evenbuffer_xpos_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60006FFF6FFF6000"
    )
        port map (
      I0 => \evenbuffer_xpos_counter_reg_n_0_[4]\,
      I1 => \evenbuffer_xpos_counter[4]_i_2_n_0\,
      I2 => LATCH_F_en_n,
      I3 => ypos_cnt_dly_n(2),
      I4 => \LATCH_E_reg_n_0_[5]\,
      I5 => \evenbuffer_xpos_counter[4]_i_3_n_0\,
      O => \evenbuffer_xpos_counter[4]_i_1_n_0\
    );
\evenbuffer_xpos_counter[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \evenbuffer_xpos_counter_reg_n_0_[3]\,
      I1 => \evenbuffer_xpos_counter_reg_n_0_[0]\,
      I2 => \evenbuffer_xpos_counter_reg_n_0_[1]\,
      I3 => \evenbuffer_xpos_counter_reg_n_0_[2]\,
      O => \evenbuffer_xpos_counter[4]_i_2_n_0\
    );
\evenbuffer_xpos_counter[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \LATCH_E_reg_n_0_[4]\,
      I1 => \LATCH_E_reg_n_0_[2]\,
      I2 => \^latch_e_reg[0]_0\(0),
      I3 => \LATCH_E_reg_n_0_[1]\,
      I4 => \LATCH_E_reg_n_0_[3]\,
      O => \evenbuffer_xpos_counter[4]_i_3_n_0\
    );
\evenbuffer_xpos_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60006FFF6FFF6000"
    )
        port map (
      I0 => \evenbuffer_xpos_counter_reg_n_0_[5]\,
      I1 => \evenbuffer_xpos_counter[5]_i_2_n_0\,
      I2 => LATCH_F_en_n,
      I3 => ypos_cnt_dly_n(2),
      I4 => \LATCH_E_reg_n_0_[6]\,
      I5 => \evenbuffer_xpos_counter[6]_i_2_n_0\,
      O => \evenbuffer_xpos_counter[5]_i_1_n_0\
    );
\evenbuffer_xpos_counter[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \evenbuffer_xpos_counter_reg_n_0_[4]\,
      I1 => \evenbuffer_xpos_counter_reg_n_0_[2]\,
      I2 => \evenbuffer_xpos_counter_reg_n_0_[1]\,
      I3 => \evenbuffer_xpos_counter_reg_n_0_[0]\,
      I4 => \evenbuffer_xpos_counter_reg_n_0_[3]\,
      O => \evenbuffer_xpos_counter[5]_i_2_n_0\
    );
\evenbuffer_xpos_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6F606F606F60"
    )
        port map (
      I0 => \evenbuffer_xpos_counter_reg_n_0_[6]\,
      I1 => \evenbuffer_xpos_counter[7]_i_2_n_0\,
      I2 => \oddbuffer_xpos_counter[3]_i_2_n_0\,
      I3 => \LATCH_E_reg_n_0_[7]\,
      I4 => \evenbuffer_xpos_counter[6]_i_2_n_0\,
      I5 => \LATCH_E_reg_n_0_[6]\,
      O => \evenbuffer_xpos_counter[6]_i_1_n_0\
    );
\evenbuffer_xpos_counter[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \LATCH_E_reg_n_0_[5]\,
      I1 => \LATCH_E_reg_n_0_[3]\,
      I2 => \LATCH_E_reg_n_0_[1]\,
      I3 => \^latch_e_reg[0]_0\(0),
      I4 => \LATCH_E_reg_n_0_[2]\,
      I5 => \LATCH_E_reg_n_0_[4]\,
      O => \evenbuffer_xpos_counter[6]_i_2_n_0\
    );
\evenbuffer_xpos_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFFFFFF6A000000"
    )
        port map (
      I0 => evenbuffer_xpos_d7,
      I1 => \evenbuffer_xpos_counter[7]_i_2_n_0\,
      I2 => \evenbuffer_xpos_counter_reg_n_0_[6]\,
      I3 => ypos_cnt_dly_n(2),
      I4 => LATCH_F_en_n,
      I5 => \evenbuffer_xpos_counter[7]_i_3_n_0\,
      O => \evenbuffer_xpos_counter[7]_i_1_n_0\
    );
\evenbuffer_xpos_counter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \evenbuffer_xpos_counter_reg_n_0_[5]\,
      I1 => \evenbuffer_xpos_counter_reg_n_0_[3]\,
      I2 => \evenbuffer_xpos_counter_reg_n_0_[0]\,
      I3 => \evenbuffer_xpos_counter_reg_n_0_[1]\,
      I4 => \evenbuffer_xpos_counter_reg_n_0_[2]\,
      I5 => \evenbuffer_xpos_counter_reg_n_0_[4]\,
      O => \evenbuffer_xpos_counter[7]_i_2_n_0\
    );
\evenbuffer_xpos_counter[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \LATCH_D_reg_n_0_[0]\,
      I1 => \LATCH_E_reg_n_0_[6]\,
      I2 => \evenbuffer_xpos_counter[6]_i_2_n_0\,
      I3 => \LATCH_E_reg_n_0_[7]\,
      O => \evenbuffer_xpos_counter[7]_i_3_n_0\
    );
\evenbuffer_xpos_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \evenbuffer_xpos_counter[0]_i_1_n_0\,
      Q => \evenbuffer_xpos_counter_reg_n_0_[0]\,
      R => '0'
    );
\evenbuffer_xpos_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \evenbuffer_xpos_counter[1]_i_1_n_0\,
      Q => \evenbuffer_xpos_counter_reg_n_0_[1]\,
      R => '0'
    );
\evenbuffer_xpos_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \evenbuffer_xpos_counter[2]_i_1_n_0\,
      Q => \evenbuffer_xpos_counter_reg_n_0_[2]\,
      R => '0'
    );
\evenbuffer_xpos_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \evenbuffer_xpos_counter[3]_i_1_n_0\,
      Q => \evenbuffer_xpos_counter_reg_n_0_[3]\,
      R => '0'
    );
\evenbuffer_xpos_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \evenbuffer_xpos_counter[4]_i_1_n_0\,
      Q => \evenbuffer_xpos_counter_reg_n_0_[4]\,
      R => '0'
    );
\evenbuffer_xpos_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \evenbuffer_xpos_counter[5]_i_1_n_0\,
      Q => \evenbuffer_xpos_counter_reg_n_0_[5]\,
      R => '0'
    );
\evenbuffer_xpos_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \evenbuffer_xpos_counter[6]_i_1_n_0\,
      Q => \evenbuffer_xpos_counter_reg_n_0_[6]\,
      R => '0'
    );
\evenbuffer_xpos_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \evenbuffer_xpos_counter[7]_i_1_n_0\,
      Q => evenbuffer_xpos_d7,
      R => '0'
    );
hsize_parity_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5FF4"
    )
        port map (
      I0 => \hzoom_acc[9]_i_4_n_0\,
      I1 => E(0),
      I2 => hzoom_acc_0,
      I3 => hsize_parity_reg_n_0,
      O => hsize_parity_i_1_n_0
    );
hsize_parity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => hsize_parity_i_1_n_0,
      Q => hsize_parity_reg_n_0,
      R => '0'
    );
\hzoom_acc[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hzoom_acc(3),
      I1 => LATCH_B(3),
      O => \hzoom_acc[3]_i_2_n_0\
    );
\hzoom_acc[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hzoom_acc(2),
      I1 => LATCH_B(2),
      O => \hzoom_acc[3]_i_3_n_0\
    );
\hzoom_acc[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hzoom_acc(1),
      I1 => LATCH_B(1),
      O => \hzoom_acc[3]_i_4_n_0\
    );
\hzoom_acc[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hzoom_acc(0),
      I1 => LATCH_B(0),
      O => \hzoom_acc[3]_i_5_n_0\
    );
\hzoom_acc[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in2_in(0),
      I1 => LATCH_B(7),
      O => \hzoom_acc[7]_i_2_n_0\
    );
\hzoom_acc[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hzoom_acc(6),
      I1 => LATCH_B(6),
      O => \hzoom_acc[7]_i_3_n_0\
    );
\hzoom_acc[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hzoom_acc(5),
      I1 => LATCH_B(5),
      O => \hzoom_acc[7]_i_4_n_0\
    );
\hzoom_acc[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hzoom_acc(4),
      I1 => LATCH_B(4),
      O => \hzoom_acc[7]_i_5_n_0\
    );
\hzoom_acc[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => E(0),
      I1 => \hzoom_acc[9]_i_4_n_0\,
      O => \hzoom_acc[9]_i_1_n_0\
    );
\hzoom_acc[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vzoom_acc[9]_i_5_n_0\,
      I1 => hsize_parity_reg_n_0,
      O => \hzoom_acc[9]_i_11_n_0\
    );
\hzoom_acc[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBBBBBB0BBB0BB"
    )
        port map (
      I0 => \^oddbuffer_xpos_counter_reg[7]_0\(0),
      I1 => \^oddbuffer_xpos_counter_reg[7]_0\(1),
      I2 => \hzoom_acc[9]_i_13_n_0\,
      I3 => \^co\(0),
      I4 => \hzoom_tileline_cntr_reg_n_0_[0]\,
      I5 => \LATCH_A_reg_n_0_[3]\,
      O => \^oddbuffer_xpos_counter_reg[6]_0\
    );
\hzoom_acc[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0515011145550111"
    )
        port map (
      I0 => \LATCH_A_reg_n_0_[5]\,
      I1 => \LATCH_A_reg_n_0_[3]\,
      I2 => \hzoom_tileline_cntr_reg_n_0_[1]\,
      I3 => \hzoom_tileline_cntr_reg_n_0_[0]\,
      I4 => \LATCH_A_reg_n_0_[4]\,
      I5 => \hzoom_tileline_cntr_reg_n_0_[2]\,
      O => \hzoom_acc[9]_i_13_n_0\
    );
\hzoom_acc[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020C00080"
    )
        port map (
      I0 => \hzoom_acc[9]_i_5_n_0\,
      I1 => \sprite_engine_state_reg_n_0_[2]\,
      I2 => E(0),
      I3 => \^sprite_engine_state_reg[1]_0\,
      I4 => \^sprite_engine_state_reg[0]_0\,
      I5 => \hzoom_acc[9]_i_6_n_0\,
      O => hzoom_acc_0
    );
\hzoom_acc[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFD3C3D3FFDFF3DF"
    )
        port map (
      I0 => \hzoom_acc_reg[9]_0\,
      I1 => \sprite_engine_state_reg_n_0_[2]\,
      I2 => \^sprite_engine_state_reg[1]_0\,
      I3 => \^sprite_engine_state_reg[0]_0\,
      I4 => \hzoom_acc_reg[9]_1\,
      I5 => \hzoom_acc[9]_i_11_n_0\,
      O => \hzoom_acc[9]_i_4_n_0\
    );
\hzoom_acc[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA202220222022"
    )
        port map (
      I0 => \^oddbuffer_xpos_counter_reg[6]_0\,
      I1 => \^co\(0),
      I2 => \^oddbuffer_xpos_counter_reg[7]_0\(0),
      I3 => \^oddbuffer_xpos_counter_reg[7]_0\(1),
      I4 => Q(0),
      I5 => Q(1),
      O => \hzoom_acc[9]_i_5_n_0\
    );
\hzoom_acc[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222222222222"
    )
        port map (
      I0 => \^sprite_engine_state_reg[0]_0\,
      I1 => \^sprite_engine_state_reg[1]_0\,
      I2 => \^co\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^oddbuffer_xpos_counter_reg[6]_0\,
      O => \hzoom_acc[9]_i_6_n_0\
    );
\hzoom_acc[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in2_in(2),
      I1 => \LATCH_A_reg_n_0_[7]\,
      O => \hzoom_acc[9]_i_7_n_0\
    );
\hzoom_acc[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in2_in(1),
      I1 => \LATCH_A_reg_n_0_[6]\,
      O => \hzoom_acc[9]_i_8_n_0\
    );
\hzoom_acc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => hzoom_acc_0,
      D => hzoom_nextval(0),
      Q => hzoom_acc(0),
      R => \hzoom_acc[9]_i_1_n_0\
    );
\hzoom_acc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => hzoom_acc_0,
      D => hzoom_nextval(1),
      Q => hzoom_acc(1),
      R => \hzoom_acc[9]_i_1_n_0\
    );
\hzoom_acc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => hzoom_acc_0,
      D => hzoom_nextval(2),
      Q => hzoom_acc(2),
      R => \hzoom_acc[9]_i_1_n_0\
    );
\hzoom_acc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => hzoom_acc_0,
      D => hzoom_nextval(3),
      Q => hzoom_acc(3),
      R => \hzoom_acc[9]_i_1_n_0\
    );
\hzoom_acc_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hzoom_acc_reg[3]_i_1_n_0\,
      CO(2) => \hzoom_acc_reg[3]_i_1_n_1\,
      CO(1) => \hzoom_acc_reg[3]_i_1_n_2\,
      CO(0) => \hzoom_acc_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => hzoom_acc(3 downto 0),
      O(3 downto 0) => hzoom_nextval(3 downto 0),
      S(3) => \hzoom_acc[3]_i_2_n_0\,
      S(2) => \hzoom_acc[3]_i_3_n_0\,
      S(1) => \hzoom_acc[3]_i_4_n_0\,
      S(0) => \hzoom_acc[3]_i_5_n_0\
    );
\hzoom_acc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => hzoom_acc_0,
      D => hzoom_nextval(4),
      Q => hzoom_acc(4),
      R => \hzoom_acc[9]_i_1_n_0\
    );
\hzoom_acc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => hzoom_acc_0,
      D => hzoom_nextval(5),
      Q => hzoom_acc(5),
      R => \hzoom_acc[9]_i_1_n_0\
    );
\hzoom_acc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => hzoom_acc_0,
      D => hzoom_nextval(6),
      Q => hzoom_acc(6),
      R => \hzoom_acc[9]_i_1_n_0\
    );
\hzoom_acc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => hzoom_acc_0,
      D => hzoom_nextval(7),
      Q => p_1_in2_in(0),
      R => \hzoom_acc[9]_i_1_n_0\
    );
\hzoom_acc_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hzoom_acc_reg[3]_i_1_n_0\,
      CO(3) => \hzoom_acc_reg[7]_i_1_n_0\,
      CO(2) => \hzoom_acc_reg[7]_i_1_n_1\,
      CO(1) => \hzoom_acc_reg[7]_i_1_n_2\,
      CO(0) => \hzoom_acc_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in2_in(0),
      DI(2 downto 0) => hzoom_acc(6 downto 4),
      O(3 downto 0) => hzoom_nextval(7 downto 4),
      S(3) => \hzoom_acc[7]_i_2_n_0\,
      S(2) => \hzoom_acc[7]_i_3_n_0\,
      S(1) => \hzoom_acc[7]_i_4_n_0\,
      S(0) => \hzoom_acc[7]_i_5_n_0\
    );
\hzoom_acc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => hzoom_acc_0,
      D => hzoom_nextval(8),
      Q => p_1_in2_in(1),
      R => \hzoom_acc[9]_i_1_n_0\
    );
\hzoom_acc_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => hzoom_acc_0,
      D => hzoom_nextval(9),
      Q => p_1_in2_in(2),
      R => \hzoom_acc[9]_i_1_n_0\
    );
\hzoom_acc_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \hzoom_acc_reg[7]_i_1_n_0\,
      CO(3) => \NLW_hzoom_acc_reg[9]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \NLW_hzoom_acc_reg[9]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \hzoom_acc_reg[9]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in2_in(2 downto 1),
      O(3 downto 2) => \NLW_hzoom_acc_reg[9]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => hzoom_nextval(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \hzoom_acc[9]_i_7_n_0\,
      S(0) => \hzoom_acc[9]_i_8_n_0\
    );
\hzoom_tileline_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A006A6A"
    )
        port map (
      I0 => \hzoom_tileline_cntr_reg_n_0_[0]\,
      I1 => \^co\(0),
      I2 => hzoom_acc_0,
      I3 => \hzoom_acc[9]_i_4_n_0\,
      I4 => E(0),
      O => \hzoom_tileline_cntr[0]_i_1_n_0\
    );
\hzoom_tileline_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA00006AAA6AAA"
    )
        port map (
      I0 => \hzoom_tileline_cntr_reg_n_0_[1]\,
      I1 => hzoom_acc_0,
      I2 => \^co\(0),
      I3 => \hzoom_tileline_cntr_reg_n_0_[0]\,
      I4 => \hzoom_acc[9]_i_4_n_0\,
      I5 => E(0),
      O => \hzoom_tileline_cntr[1]_i_1_n_0\
    );
\hzoom_tileline_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA00006AAA6AAA"
    )
        port map (
      I0 => \hzoom_tileline_cntr_reg_n_0_[2]\,
      I1 => hzoom_tileline_cntr,
      I2 => \hzoom_tileline_cntr_reg_n_0_[0]\,
      I3 => \hzoom_tileline_cntr_reg_n_0_[1]\,
      I4 => \hzoom_acc[9]_i_4_n_0\,
      I5 => E(0),
      O => \hzoom_tileline_cntr[2]_i_1_n_0\
    );
\hzoom_tileline_cntr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => hzoom_acc_0,
      O => hzoom_tileline_cntr
    );
\hzoom_tileline_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \hzoom_tileline_cntr[0]_i_1_n_0\,
      Q => \hzoom_tileline_cntr_reg_n_0_[0]\,
      R => '0'
    );
\hzoom_tileline_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \hzoom_tileline_cntr[1]_i_1_n_0\,
      Q => \hzoom_tileline_cntr_reg_n_0_[1]\,
      R => '0'
    );
\hzoom_tileline_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \hzoom_tileline_cntr[2]_i_1_n_0\,
      Q => \hzoom_tileline_cntr_reg_n_0_[2]\,
      R => '0'
    );
o_CHAOV_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => \^fsm_suspend_dly_reg[1]_0\(0),
      I1 => \^dma_4h_clkd_n_reg_0\,
      I2 => Q(4),
      I3 => VBLANKH_n,
      O => FSM_SUSPEND
    );
o_CHAOV_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n_reg_1(0),
      D => FSM_SUSPEND,
      Q => CHAOV,
      R => '0'
    );
o_PIXELLATCH_WAIT_n_inv_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F4F5F5F500F5F"
    )
        port map (
      I0 => o_PIXELLATCH_WAIT_n_inv_i_2_n_0,
      I1 => hsize_parity_reg_n_0,
      I2 => \^sprite_engine_state_reg[0]_0\,
      I3 => \^sprite_engine_state_reg[1]_0\,
      I4 => \sprite_engine_state_reg_n_0_[2]\,
      I5 => o_PIXELLATCH_WAIT_n_reg_inv_0,
      O => o_PIXELLATCH_WAIT_n_inv_i_1_n_0
    );
o_PIXELLATCH_WAIT_n_inv_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^oddbuffer_xpos_counter_reg[6]_0\,
      I1 => \sprite_engine_state_reg_n_0_[2]\,
      I2 => \^sprite_engine_state_reg[1]_0\,
      I3 => Q(1),
      I4 => Q(0),
      O => o_PIXELLATCH_WAIT_n_inv_i_2_n_0
    );
o_PIXELLATCH_WAIT_n_reg_inv: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => o_PIXELLATCH_WAIT_n_inv_i_1_n_0,
      Q => p_1_out(0),
      R => '0'
    );
o_WRTIME2_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => wrtime1,
      Q => \^wrtime2\,
      R => '0'
    );
o_XA7_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => evenbuffer_xpos_d7,
      Q => XA7,
      R => '0'
    );
o_XB7_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \^oddbuffer_xpos_counter_reg[7]_0\(1),
      Q => XB7,
      R => '0'
    );
\oddbuffer_xpos_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3AAA"
    )
        port map (
      I0 => \LATCH_E_reg_n_0_[1]\,
      I1 => \oddbuffer_xpos_counter_reg_n_0_[0]\,
      I2 => LATCH_F_en_n,
      I3 => ypos_cnt_dly_n(2),
      O => \oddbuffer_xpos_counter[0]_i_1_n_0\
    );
\oddbuffer_xpos_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFF6000"
    )
        port map (
      I0 => \oddbuffer_xpos_counter_reg_n_0_[0]\,
      I1 => \oddbuffer_xpos_counter_reg_n_0_[1]\,
      I2 => LATCH_F_en_n,
      I3 => ypos_cnt_dly_n(2),
      I4 => \LATCH_E_reg_n_0_[2]\,
      O => \oddbuffer_xpos_counter[1]_i_1_n_0\
    );
\oddbuffer_xpos_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78FFFFFF78000000"
    )
        port map (
      I0 => \oddbuffer_xpos_counter_reg_n_0_[1]\,
      I1 => \oddbuffer_xpos_counter_reg_n_0_[0]\,
      I2 => \oddbuffer_xpos_counter_reg_n_0_[2]\,
      I3 => LATCH_F_en_n,
      I4 => ypos_cnt_dly_n(2),
      I5 => \LATCH_E_reg_n_0_[3]\,
      O => \oddbuffer_xpos_counter[2]_i_1_n_0\
    );
\oddbuffer_xpos_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFC000AAAAAAAA"
    )
        port map (
      I0 => \LATCH_E_reg_n_0_[4]\,
      I1 => \oddbuffer_xpos_counter_reg_n_0_[2]\,
      I2 => \oddbuffer_xpos_counter_reg_n_0_[0]\,
      I3 => \oddbuffer_xpos_counter_reg_n_0_[1]\,
      I4 => \oddbuffer_xpos_counter_reg_n_0_[3]\,
      I5 => \oddbuffer_xpos_counter[3]_i_2_n_0\,
      O => \oddbuffer_xpos_counter[3]_i_1_n_0\
    );
\oddbuffer_xpos_counter[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LATCH_F_en_n,
      I1 => ypos_cnt_dly_n(2),
      O => \oddbuffer_xpos_counter[3]_i_2_n_0\
    );
\oddbuffer_xpos_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFF6000"
    )
        port map (
      I0 => \oddbuffer_xpos_counter[4]_i_2_n_0\,
      I1 => \oddbuffer_xpos_counter_reg_n_0_[4]\,
      I2 => LATCH_F_en_n,
      I3 => ypos_cnt_dly_n(2),
      I4 => \LATCH_E_reg_n_0_[5]\,
      O => \oddbuffer_xpos_counter[4]_i_1_n_0\
    );
\oddbuffer_xpos_counter[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \oddbuffer_xpos_counter_reg_n_0_[2]\,
      I1 => \oddbuffer_xpos_counter_reg_n_0_[0]\,
      I2 => \oddbuffer_xpos_counter_reg_n_0_[1]\,
      I3 => \oddbuffer_xpos_counter_reg_n_0_[3]\,
      O => \oddbuffer_xpos_counter[4]_i_2_n_0\
    );
\oddbuffer_xpos_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CAAAAAA"
    )
        port map (
      I0 => \LATCH_E_reg_n_0_[6]\,
      I1 => \oddbuffer_xpos_counter[5]_i_2_n_0\,
      I2 => \oddbuffer_xpos_counter_reg_n_0_[5]\,
      I3 => ypos_cnt_dly_n(2),
      I4 => LATCH_F_en_n,
      O => \oddbuffer_xpos_counter[5]_i_1_n_0\
    );
\oddbuffer_xpos_counter[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \oddbuffer_xpos_counter_reg_n_0_[3]\,
      I1 => \oddbuffer_xpos_counter_reg_n_0_[1]\,
      I2 => \oddbuffer_xpos_counter_reg_n_0_[0]\,
      I3 => \oddbuffer_xpos_counter_reg_n_0_[2]\,
      I4 => \oddbuffer_xpos_counter_reg_n_0_[4]\,
      O => \oddbuffer_xpos_counter[5]_i_2_n_0\
    );
\oddbuffer_xpos_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CAAAAAA"
    )
        port map (
      I0 => \LATCH_E_reg_n_0_[7]\,
      I1 => \oddbuffer_xpos_counter[7]_i_3_n_0\,
      I2 => \^oddbuffer_xpos_counter_reg[7]_0\(0),
      I3 => ypos_cnt_dly_n(2),
      I4 => LATCH_F_en_n,
      O => \oddbuffer_xpos_counter[6]_i_1_n_0\
    );
\oddbuffer_xpos_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => E(0),
      I1 => LATCH_F_en_n,
      I2 => ypos_cnt_dly_n(2),
      I3 => xpos_cnt_dly_n,
      O => evenbuffer_xpos_counter
    );
\oddbuffer_xpos_counter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFFFFFF6A000000"
    )
        port map (
      I0 => \^oddbuffer_xpos_counter_reg[7]_0\(1),
      I1 => \^oddbuffer_xpos_counter_reg[7]_0\(0),
      I2 => \oddbuffer_xpos_counter[7]_i_3_n_0\,
      I3 => LATCH_F_en_n,
      I4 => ypos_cnt_dly_n(2),
      I5 => \LATCH_D_reg_n_0_[0]\,
      O => \oddbuffer_xpos_counter[7]_i_2_n_0\
    );
\oddbuffer_xpos_counter[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \oddbuffer_xpos_counter_reg_n_0_[4]\,
      I1 => \oddbuffer_xpos_counter_reg_n_0_[2]\,
      I2 => \oddbuffer_xpos_counter_reg_n_0_[0]\,
      I3 => \oddbuffer_xpos_counter_reg_n_0_[1]\,
      I4 => \oddbuffer_xpos_counter_reg_n_0_[3]\,
      I5 => \oddbuffer_xpos_counter_reg_n_0_[5]\,
      O => \oddbuffer_xpos_counter[7]_i_3_n_0\
    );
\oddbuffer_xpos_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \oddbuffer_xpos_counter[0]_i_1_n_0\,
      Q => \oddbuffer_xpos_counter_reg_n_0_[0]\,
      R => '0'
    );
\oddbuffer_xpos_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \oddbuffer_xpos_counter[1]_i_1_n_0\,
      Q => \oddbuffer_xpos_counter_reg_n_0_[1]\,
      R => '0'
    );
\oddbuffer_xpos_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \oddbuffer_xpos_counter[2]_i_1_n_0\,
      Q => \oddbuffer_xpos_counter_reg_n_0_[2]\,
      R => '0'
    );
\oddbuffer_xpos_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \oddbuffer_xpos_counter[3]_i_1_n_0\,
      Q => \oddbuffer_xpos_counter_reg_n_0_[3]\,
      R => '0'
    );
\oddbuffer_xpos_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \oddbuffer_xpos_counter[4]_i_1_n_0\,
      Q => \oddbuffer_xpos_counter_reg_n_0_[4]\,
      R => '0'
    );
\oddbuffer_xpos_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \oddbuffer_xpos_counter[5]_i_1_n_0\,
      Q => \oddbuffer_xpos_counter_reg_n_0_[5]\,
      R => '0'
    );
\oddbuffer_xpos_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \oddbuffer_xpos_counter[6]_i_1_n_0\,
      Q => \^oddbuffer_xpos_counter_reg[7]_0\(0),
      R => '0'
    );
\oddbuffer_xpos_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => evenbuffer_xpos_counter,
      D => \oddbuffer_xpos_counter[7]_i_2_n_0\,
      Q => \^oddbuffer_xpos_counter_reg[7]_0\(1),
      R => '0'
    );
\pixelsel_dly_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in2_in(0),
      I1 => \LATCH_A_reg_n_0_[0]\,
      O => PIXELSEL(0)
    );
\pixelsel_dly_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LATCH_A_reg_n_0_[0]\,
      I1 => p_1_in2_in(1),
      O => PIXELSEL(1)
    );
\pixelsel_dly_reg[2][2]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LATCH_A_reg_n_0_[0]\,
      I1 => p_1_in2_in(2),
      O => PIXELSEL(2)
    );
prev_hblank_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => Q(4),
      Q => prev_hblank,
      R => '0'
    );
prev_vblank_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => VBLANK,
      Q => prev_vblank,
      R => '0'
    );
\sprite_engine_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AFFFF88880000"
    )
        port map (
      I0 => \sprite_engine_state[0]_i_2_n_0\,
      I1 => \sprite_engine_state[0]_i_3_n_0\,
      I2 => \^sprite_engine_state_reg[1]_0\,
      I3 => \sprite_engine_state[0]_i_4_n_0\,
      I4 => \sprite_engine_state[2]_i_6_n_0\,
      I5 => \^sprite_engine_state_reg[0]_0\,
      O => \sprite_engine_state[0]_i_1_n_0\
    );
\sprite_engine_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF0FFF4FFFF"
    )
        port map (
      I0 => \sprite_engine_state_reg[0]_2\,
      I1 => \^sprite_engine_state_reg[0]_0\,
      I2 => \sprite_engine_state_reg_n_0_[2]\,
      I3 => \sprite_engine_state_reg[0]_3\,
      I4 => \^sprite_engine_state_reg[1]_0\,
      I5 => \sprite_engine_state[0]_i_7_n_0\,
      O => \sprite_engine_state[0]_i_2_n_0\
    );
\sprite_engine_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F4F4F0FFF4F4F"
    )
        port map (
      I0 => \sprite_engine_state[0]_i_7_n_0\,
      I1 => \sprite_engine_state_reg[0]_1\,
      I2 => \sprite_engine_state_reg_n_0_[2]\,
      I3 => \^sprite_engine_state_reg[0]_0\,
      I4 => \^sprite_engine_state_reg[1]_0\,
      I5 => \sprite_engine_state[2]_i_7_n_0\,
      O => \sprite_engine_state[0]_i_3_n_0\
    );
\sprite_engine_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001B0B0000"
    )
        port map (
      I0 => \^oddbuffer_xpos_counter_reg[6]_0\,
      I1 => \vzoom_acc[9]_i_9_n_0\,
      I2 => \sprite_engine_state_reg[1]_2\,
      I3 => evenbuffer_xpos_d7,
      I4 => \sprite_engine_state_reg[0]_1\,
      I5 => \sprite_engine_state_reg[1]_1\,
      O => \sprite_engine_state[0]_i_4_n_0\
    );
\sprite_engine_state[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF003B0033"
    )
        port map (
      I0 => \sprite_engine_state[2]_i_10_n_0\,
      I1 => \sprite_engine_state_reg[1]_2\,
      I2 => hsize_parity_reg_n_0,
      I3 => \sprite_engine_state_reg[1]_1\,
      I4 => evenbuffer_xpos_d7,
      I5 => \^sprite_engine_state_reg[0]_0\,
      O => \sprite_engine_state[0]_i_7_n_0\
    );
\sprite_engine_state[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005400"
    )
        port map (
      I0 => hsize_parity_reg_n_0,
      I1 => \^dma_4h_clkd_n_reg_0\,
      I2 => VBLANKH_n,
      I3 => evenbuffer_xpos_d7,
      I4 => \vzoom_acc[9]_i_9_n_0\,
      O => hsize_parity_reg_0
    );
\sprite_engine_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => \sprite_engine_state[1]_i_2_n_0\,
      I1 => \sprite_engine_state_reg_n_0_[2]\,
      I2 => \sprite_engine_state[1]_i_3_n_0\,
      I3 => \sprite_engine_state[1]_i_4_n_0\,
      I4 => \sprite_engine_state[2]_i_6_n_0\,
      I5 => \^sprite_engine_state_reg[1]_0\,
      O => \sprite_engine_state[1]_i_1_n_0\
    );
\sprite_engine_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1133113300001000"
    )
        port map (
      I0 => \vzoom_acc[9]_i_8_n_0\,
      I1 => \sprite_engine_state_reg[1]_1\,
      I2 => \sprite_engine_state[1]_i_6_n_0\,
      I3 => \sprite_engine_state_reg[1]_2\,
      I4 => \sprite_engine_state_reg[1]_3\,
      I5 => \sprite_engine_state[1]_i_8_n_0\,
      O => \sprite_engine_state[1]_i_2_n_0\
    );
\sprite_engine_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000E000F0"
    )
        port map (
      I0 => \^latch_f_2h_nclkd_en_n_reg_0\,
      I1 => \sprite_engine_state_reg[1]_2\,
      I2 => \^sprite_engine_state_reg[1]_0\,
      I3 => \^sprite_engine_state_reg[0]_0\,
      I4 => \sprite_engine_state_reg[0]_1\,
      I5 => \sprite_engine_state_reg[1]_1\,
      O => \sprite_engine_state[1]_i_3_n_0\
    );
\sprite_engine_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF002AFFFF002A"
    )
        port map (
      I0 => \sprite_engine_state_reg[1]_2\,
      I1 => \sprite_engine_state[2]_i_10_n_0\,
      I2 => hsize_parity_reg_n_0,
      I3 => \^sprite_engine_state_reg[1]_0\,
      I4 => \^sprite_engine_state_reg[0]_0\,
      I5 => \sprite_engine_state[1]_i_9_n_0\,
      O => \sprite_engine_state[1]_i_4_n_0\
    );
\sprite_engine_state[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \sprite_engine_state[2]_i_10_n_0\,
      I1 => \^sprite_engine_state_reg[0]_0\,
      I2 => hsize_parity_reg_n_0,
      O => \sprite_engine_state[1]_i_6_n_0\
    );
\sprite_engine_state[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_engine_state_reg[1]_0\,
      I1 => \^sprite_engine_state_reg[0]_0\,
      O => \sprite_engine_state[1]_i_8_n_0\
    );
\sprite_engine_state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FDFDFFFF"
    )
        port map (
      I0 => \vzoom_acc[9]_i_5_n_0\,
      I1 => \sprite_engine_state_reg[1]_1\,
      I2 => hsize_parity_reg_n_0,
      I3 => \sprite_engine_state_reg[0]_1\,
      I4 => \sprite_engine_state_reg[1]_2\,
      I5 => \hzoom_acc[9]_i_5_n_0\,
      O => \sprite_engine_state[1]_i_9_n_0\
    );
\sprite_engine_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFCCFC0000"
    )
        port map (
      I0 => \sprite_engine_state[2]_i_2_n_0\,
      I1 => \sprite_engine_state[2]_i_3_n_0\,
      I2 => \sprite_engine_state[2]_i_4_n_0\,
      I3 => \sprite_engine_state[2]_i_5_n_0\,
      I4 => \sprite_engine_state[2]_i_6_n_0\,
      I5 => \sprite_engine_state_reg_n_0_[2]\,
      O => \sprite_engine_state[2]_i_1_n_0\
    );
\sprite_engine_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vzoom_acc[9]_i_9_n_0\,
      I1 => \^oddbuffer_xpos_counter_reg[6]_0\,
      O => \sprite_engine_state[2]_i_10_n_0\
    );
\sprite_engine_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"038B338B33BB33BB"
    )
        port map (
      I0 => \sprite_engine_state[2]_i_7_n_0\,
      I1 => \^sprite_engine_state_reg[1]_0\,
      I2 => \sprite_engine_state_reg[0]_1\,
      I3 => \^sprite_engine_state_reg[0]_0\,
      I4 => \sprite_engine_state[2]_i_8_n_0\,
      I5 => \sprite_engine_state[2]_i_9_n_0\,
      O => \sprite_engine_state[2]_i_2_n_0\
    );
\sprite_engine_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A800"
    )
        port map (
      I0 => \sprite_engine_state[2]_i_10_n_0\,
      I1 => evenbuffer_xpos_d7,
      I2 => hsize_parity_reg_n_0,
      I3 => \sprite_engine_state_reg[1]_2\,
      I4 => \^sprite_engine_state_reg[1]_0\,
      I5 => \^sprite_engine_state_reg[0]_0\,
      O => \sprite_engine_state[2]_i_3_n_0\
    );
\sprite_engine_state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sprite_engine_state_reg[1]_0\,
      I1 => \^sprite_engine_state_reg[0]_0\,
      O => \sprite_engine_state[2]_i_4_n_0\
    );
\sprite_engine_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077FF07FF"
    )
        port map (
      I0 => evenbuffer_xpos_d7,
      I1 => \sprite_engine_state[2]_i_10_n_0\,
      I2 => hsize_parity_reg_n_0,
      I3 => \sprite_engine_state_reg[1]_2\,
      I4 => \^oddbuffer_xpos_counter_reg[6]_0\,
      I5 => o_PIXELLATCH_WAIT_n_reg_inv_0,
      O => \sprite_engine_state[2]_i_5_n_0\
    );
\sprite_engine_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAAAAAAA888"
    )
        port map (
      I0 => E(0),
      I1 => \^sprite_engine_state_reg[0]_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \sprite_engine_state_reg_n_0_[2]\,
      I5 => \^sprite_engine_state_reg[1]_0\,
      O => \sprite_engine_state[2]_i_6_n_0\
    );
\sprite_engine_state[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB88"
    )
        port map (
      I0 => \^fsm_suspend_dly_reg[1]_0\(0),
      I1 => \^dma_4h_clkd_n_reg_0\,
      I2 => Q(4),
      I3 => VBLANKH_n,
      O => \sprite_engine_state[2]_i_7_n_0\
    );
\sprite_engine_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFFFFFF"
    )
        port map (
      I0 => \sprite_engine_state[2]_i_10_n_0\,
      I1 => VBLANKH_n,
      I2 => Q(4),
      I3 => \^dma_4h_clkd_n_reg_0\,
      I4 => \^fsm_suspend_dly_reg[1]_0\(0),
      I5 => evenbuffer_xpos_d7,
      O => \sprite_engine_state[2]_i_8_n_0\
    );
\sprite_engine_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0DFFFF"
    )
        port map (
      I0 => evenbuffer_xpos_d7,
      I1 => \vzoom_acc[9]_i_9_n_0\,
      I2 => hsize_parity_reg_n_0,
      I3 => \^sprite_engine_state_reg[0]_0\,
      I4 => \sprite_engine_state_reg[1]_2\,
      I5 => \^oddbuffer_xpos_counter_reg[6]_0\,
      O => \sprite_engine_state[2]_i_9_n_0\
    );
\sprite_engine_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \sprite_engine_state[0]_i_1_n_0\,
      Q => \^sprite_engine_state_reg[0]_0\,
      R => '0'
    );
\sprite_engine_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \sprite_engine_state[1]_i_1_n_0\,
      Q => \^sprite_engine_state_reg[1]_0\,
      R => '0'
    );
\sprite_engine_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \sprite_engine_state[2]_i_1_n_0\,
      Q => \sprite_engine_state_reg_n_0_[2]\,
      R => '0'
    );
\vzoom_acc[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vzoom_acc(3),
      I1 => LATCH_B(3),
      O => \vzoom_acc[3]_i_2_n_0\
    );
\vzoom_acc[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vzoom_acc(2),
      I1 => LATCH_B(2),
      O => \vzoom_acc[3]_i_3_n_0\
    );
\vzoom_acc[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vzoom_acc(1),
      I1 => LATCH_B(1),
      O => \vzoom_acc[3]_i_4_n_0\
    );
\vzoom_acc[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vzoom_acc(0),
      I1 => LATCH_B(0),
      O => \vzoom_acc[3]_i_5_n_0\
    );
\vzoom_acc[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vzoom_acc_reg_n_0_[7]\,
      I1 => LATCH_B(7),
      O => \vzoom_acc[7]_i_2_n_0\
    );
\vzoom_acc[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vzoom_acc(6),
      I1 => LATCH_B(6),
      O => \vzoom_acc[7]_i_3_n_0\
    );
\vzoom_acc[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vzoom_acc(5),
      I1 => LATCH_B(5),
      O => \vzoom_acc[7]_i_4_n_0\
    );
\vzoom_acc[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vzoom_acc(4),
      I1 => LATCH_B(4),
      O => \vzoom_acc[7]_i_5_n_0\
    );
\vzoom_acc[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2800"
    )
        port map (
      I0 => \vzoom_acc[9]_i_4_n_0\,
      I1 => \^sprite_engine_state_reg[0]_0\,
      I2 => \^sprite_engine_state_reg[1]_0\,
      I3 => E(0),
      O => vzoom_acc_2
    );
\vzoom_acc[9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => vzoom_vtile_cntr_reg(0),
      I1 => \LATCH_A_reg_n_0_[4]\,
      I2 => \LATCH_A_reg_n_0_[5]\,
      O => \vzoom_acc[9]_i_10_n_0\
    );
\vzoom_acc[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8CFC"
    )
        port map (
      I0 => vzoom_vtile_cntr_reg(2),
      I1 => vzoom_vtile_cntr_reg(1),
      I2 => \LATCH_A_reg_n_0_[4]\,
      I3 => \LATCH_A_reg_n_0_[3]\,
      I4 => \LATCH_A_reg_n_0_[5]\,
      O => \vzoom_acc[9]_i_11_n_0\
    );
\vzoom_acc[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A02020000000"
    )
        port map (
      I0 => E(0),
      I1 => hsize_parity_reg_n_0,
      I2 => \vzoom_acc[9]_i_5_n_0\,
      I3 => \^sprite_engine_state_reg[0]_0\,
      I4 => \^sprite_engine_state_reg[1]_0\,
      I5 => \sprite_engine_state_reg_n_0_[2]\,
      O => \vzoom_acc[9]_i_2_n_0\
    );
\vzoom_acc[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200000002C000000"
    )
        port map (
      I0 => \vzoom_acc[9]_i_8_n_0\,
      I1 => \^sprite_engine_state_reg[1]_0\,
      I2 => \sprite_engine_state_reg_n_0_[2]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^latch_f_2h_nclkd_en_n_reg_0\,
      O => \vzoom_acc[9]_i_4_n_0\
    );
\vzoom_acc[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \vzoom_acc[9]_i_9_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^oddbuffer_xpos_counter_reg[6]_0\,
      O => \vzoom_acc[9]_i_5_n_0\
    );
\vzoom_acc[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vzoom_acc_reg_n_0_[9]\,
      I1 => \LATCH_A_reg_n_0_[7]\,
      O => \vzoom_acc[9]_i_6_n_0\
    );
\vzoom_acc[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vzoom_acc_reg_n_0_[8]\,
      I1 => \LATCH_A_reg_n_0_[6]\,
      O => \vzoom_acc[9]_i_7_n_0\
    );
\vzoom_acc[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vzoom_acc[9]_i_9_n_0\,
      I1 => \^oddbuffer_xpos_counter_reg[6]_0\,
      O => \vzoom_acc[9]_i_8_n_0\
    );
\vzoom_acc[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => buffer_ypos_counter_reg(6),
      I1 => \buffer_ypos_counter[7]_i_3_n_0\,
      I2 => buffer_ypos_counter_reg(7),
      I3 => vzoom_nextval_4(10),
      I4 => \vzoom_acc[9]_i_10_n_0\,
      I5 => \vzoom_acc[9]_i_11_n_0\,
      O => \vzoom_acc[9]_i_9_n_0\
    );
\vzoom_acc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \vzoom_acc[9]_i_2_n_0\,
      D => vzoom_nextval(0),
      Q => vzoom_acc(0),
      R => vzoom_acc_2
    );
\vzoom_acc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \vzoom_acc[9]_i_2_n_0\,
      D => vzoom_nextval(1),
      Q => vzoom_acc(1),
      R => vzoom_acc_2
    );
\vzoom_acc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \vzoom_acc[9]_i_2_n_0\,
      D => vzoom_nextval(2),
      Q => vzoom_acc(2),
      R => vzoom_acc_2
    );
\vzoom_acc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \vzoom_acc[9]_i_2_n_0\,
      D => vzoom_nextval(3),
      Q => vzoom_acc(3),
      R => vzoom_acc_2
    );
\vzoom_acc_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vzoom_acc_reg[3]_i_1_n_0\,
      CO(2) => \vzoom_acc_reg[3]_i_1_n_1\,
      CO(1) => \vzoom_acc_reg[3]_i_1_n_2\,
      CO(0) => \vzoom_acc_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vzoom_acc(3 downto 0),
      O(3 downto 0) => vzoom_nextval(3 downto 0),
      S(3) => \vzoom_acc[3]_i_2_n_0\,
      S(2) => \vzoom_acc[3]_i_3_n_0\,
      S(1) => \vzoom_acc[3]_i_4_n_0\,
      S(0) => \vzoom_acc[3]_i_5_n_0\
    );
\vzoom_acc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \vzoom_acc[9]_i_2_n_0\,
      D => vzoom_nextval(4),
      Q => vzoom_acc(4),
      R => vzoom_acc_2
    );
\vzoom_acc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \vzoom_acc[9]_i_2_n_0\,
      D => vzoom_nextval(5),
      Q => vzoom_acc(5),
      R => vzoom_acc_2
    );
\vzoom_acc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \vzoom_acc[9]_i_2_n_0\,
      D => vzoom_nextval(6),
      Q => vzoom_acc(6),
      R => vzoom_acc_2
    );
\vzoom_acc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \vzoom_acc[9]_i_2_n_0\,
      D => vzoom_nextval(7),
      Q => \vzoom_acc_reg_n_0_[7]\,
      R => vzoom_acc_2
    );
\vzoom_acc_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vzoom_acc_reg[3]_i_1_n_0\,
      CO(3) => \vzoom_acc_reg[7]_i_1_n_0\,
      CO(2) => \vzoom_acc_reg[7]_i_1_n_1\,
      CO(1) => \vzoom_acc_reg[7]_i_1_n_2\,
      CO(0) => \vzoom_acc_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \vzoom_acc_reg_n_0_[7]\,
      DI(2 downto 0) => vzoom_acc(6 downto 4),
      O(3 downto 0) => vzoom_nextval(7 downto 4),
      S(3) => \vzoom_acc[7]_i_2_n_0\,
      S(2) => \vzoom_acc[7]_i_3_n_0\,
      S(1) => \vzoom_acc[7]_i_4_n_0\,
      S(0) => \vzoom_acc[7]_i_5_n_0\
    );
\vzoom_acc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \vzoom_acc[9]_i_2_n_0\,
      D => vzoom_nextval(8),
      Q => \vzoom_acc_reg_n_0_[8]\,
      R => vzoom_acc_2
    );
\vzoom_acc_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \vzoom_acc[9]_i_2_n_0\,
      D => vzoom_nextval(9),
      Q => \vzoom_acc_reg_n_0_[9]\,
      R => vzoom_acc_2
    );
\vzoom_acc_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \vzoom_acc_reg[7]_i_1_n_0\,
      CO(3) => \NLW_vzoom_acc_reg[9]_i_3_CO_UNCONNECTED\(3),
      CO(2) => vzoom_nextval_4(10),
      CO(1) => \NLW_vzoom_acc_reg[9]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \vzoom_acc_reg[9]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \vzoom_acc_reg_n_0_[9]\,
      DI(0) => \vzoom_acc_reg_n_0_[8]\,
      O(3 downto 2) => \NLW_vzoom_acc_reg[9]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => vzoom_nextval(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \vzoom_acc[9]_i_6_n_0\,
      S(0) => \vzoom_acc[9]_i_7_n_0\
    );
\vzoom_vtile_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => vzoom_vtile_cntr_reg(0),
      I1 => vzoom_nextval_4(10),
      I2 => \vzoom_acc[9]_i_2_n_0\,
      I3 => vzoom_acc_2,
      O => \vzoom_vtile_cntr[0]_i_1_n_0\
    );
\vzoom_vtile_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => vzoom_vtile_cntr_reg(1),
      I1 => \vzoom_acc[9]_i_2_n_0\,
      I2 => vzoom_nextval_4(10),
      I3 => vzoom_vtile_cntr_reg(0),
      I4 => vzoom_acc_2,
      O => \vzoom_vtile_cntr[1]_i_1_n_0\
    );
\vzoom_vtile_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => vzoom_vtile_cntr_reg(2),
      I1 => \vzoom_acc[9]_i_2_n_0\,
      I2 => vzoom_nextval_4(10),
      I3 => vzoom_vtile_cntr_reg(0),
      I4 => vzoom_vtile_cntr_reg(1),
      I5 => vzoom_acc_2,
      O => \vzoom_vtile_cntr[2]_i_1_n_0\
    );
\vzoom_vtile_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \vzoom_vtile_cntr[0]_i_1_n_0\,
      Q => vzoom_vtile_cntr_reg(0),
      R => '0'
    );
\vzoom_vtile_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \vzoom_vtile_cntr[1]_i_1_n_0\,
      Q => vzoom_vtile_cntr_reg(1),
      R => '0'
    );
\vzoom_vtile_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \vzoom_vtile_cntr[2]_i_1_n_0\,
      Q => vzoom_vtile_cntr_reg(2),
      R => '0'
    );
wrtime1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0828002000200020"
    )
        port map (
      I0 => \^sprite_engine_state_reg[0]_0\,
      I1 => \sprite_engine_state_reg_n_0_[2]\,
      I2 => \^sprite_engine_state_reg[1]_0\,
      I3 => hsize_parity_reg_n_0,
      I4 => Q(0),
      I5 => Q(1),
      O => wrtime10
    );
wrtime1_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => wrtime10,
      Q => wrtime1,
      R => '0'
    );
xpos_cnt_dly_n_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wrtime2\,
      O => xpos_cnt_dly_n_i_1_n_0
    );
xpos_cnt_dly_n_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => xpos_cnt_dly_n_i_1_n_0,
      Q => xpos_cnt_dly_n,
      R => '0'
    );
\ypos_cnt_dly_n_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => i_EMU_MCLK,
      D => vzoom_cnt_n,
      Q => \ypos_cnt_dly_n_reg[1]_srl2_n_0\
    );
\ypos_cnt_dly_n_reg[1]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF9DFF"
    )
        port map (
      I0 => \sprite_engine_state_reg_n_0_[2]\,
      I1 => \^sprite_engine_state_reg[1]_0\,
      I2 => \^sprite_engine_state_reg[0]_0\,
      I3 => \vzoom_acc[9]_i_5_n_0\,
      I4 => hsize_parity_reg_n_0,
      O => vzoom_cnt_n
    );
\ypos_cnt_dly_n_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \ypos_cnt_dly_n_reg[1]_srl2_n_0\,
      Q => ypos_cnt_dly_n(2),
      R => '0'
    );
\ypos_cnt_dly_n_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => ypos_cnt_dly_n(2),
      Q => \ypos_cnt_dly_n_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_objlinelatch is
  port (
    i_DIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    TIMING_B_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_B_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_B_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_B_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_B_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_B_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_B_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_EMU_MCLK : in STD_LOGIC;
    PIXELSEL : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RAM_reg_1_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    FBTIMING_C : in STD_LOGIC;
    RAM_reg_1_3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    XA7 : in STD_LOGIC;
    RAM_reg_1_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    XB7 : in STD_LOGIC;
    \OBJ_TILELINELATCH_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \OBJ_TILELINELATCH_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \OBJ_PALETTE_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \OBJ_PALETTE_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_objlinelatch : entity is "objlinelatch";
end termprj_top_gfx_top_0_0_objlinelatch;

architecture STRUCTURE of termprj_top_gfx_top_0_0_objlinelatch is
  signal OBJ_PALETTE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal OBJ_PIXEL_LATCHED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \OBJ_PIXEL_LATCHED[0]_i_2_n_0\ : STD_LOGIC;
  signal \OBJ_PIXEL_LATCHED[0]_i_3_n_0\ : STD_LOGIC;
  signal \OBJ_PIXEL_LATCHED[1]_i_2_n_0\ : STD_LOGIC;
  signal \OBJ_PIXEL_LATCHED[1]_i_3_n_0\ : STD_LOGIC;
  signal \OBJ_PIXEL_LATCHED[2]_i_2_n_0\ : STD_LOGIC;
  signal \OBJ_PIXEL_LATCHED[2]_i_3_n_0\ : STD_LOGIC;
  signal \OBJ_PIXEL_LATCHED[3]_i_3_n_0\ : STD_LOGIC;
  signal \OBJ_PIXEL_LATCHED[3]_i_4_n_0\ : STD_LOGIC;
  signal OBJ_PIXEL_LATCHED_0 : STD_LOGIC;
  signal OBJ_PIXEL_UNLATCHED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \OBJ_TILELINELATCH_reg_n_0_[0]\ : STD_LOGIC;
  signal \OBJ_TILELINELATCH_reg_n_0_[1]\ : STD_LOGIC;
  signal \OBJ_TILELINELATCH_reg_n_0_[24]\ : STD_LOGIC;
  signal \OBJ_TILELINELATCH_reg_n_0_[25]\ : STD_LOGIC;
  signal \OBJ_TILELINELATCH_reg_n_0_[26]\ : STD_LOGIC;
  signal \OBJ_TILELINELATCH_reg_n_0_[27]\ : STD_LOGIC;
  signal \OBJ_TILELINELATCH_reg_n_0_[2]\ : STD_LOGIC;
  signal \OBJ_TILELINELATCH_reg_n_0_[3]\ : STD_LOGIC;
  signal \RAM_reg_0_0_i_4__0_n_0\ : STD_LOGIC;
  signal \RAM_reg_0_0_i_4__1_n_0\ : STD_LOGIC;
  signal \RAM_reg_0_0_i_5__0_n_0\ : STD_LOGIC;
  signal RAM_reg_0_0_i_5_n_0 : STD_LOGIC;
  signal \RAM_reg_0_1_i_2__1_n_0\ : STD_LOGIC;
  signal RAM_reg_0_1_i_3_n_0 : STD_LOGIC;
  signal \RAM_reg_0_2_i_2__0_n_0\ : STD_LOGIC;
  signal RAM_reg_0_2_i_2_n_0 : STD_LOGIC;
  signal \RAM_reg_0_3_i_2__0_n_0\ : STD_LOGIC;
  signal RAM_reg_0_3_i_2_n_0 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \pixellatch_wait_dly_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \pixelsel_dly_reg[2][0]_srl3_n_0\ : STD_LOGIC;
  signal \pixelsel_dly_reg[2][1]_srl3_n_0\ : STD_LOGIC;
  signal \pixelsel_dly_reg[2][2]_srl3_n_0\ : STD_LOGIC;
  signal \pixelsel_dly_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RAM_reg_0_0_i_4__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \RAM_reg_0_0_i_4__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \RAM_reg_0_1_i_2__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of RAM_reg_0_1_i_3 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of RAM_reg_0_2_i_2 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \RAM_reg_0_2_i_2__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of RAM_reg_0_3_i_2 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \RAM_reg_0_3_i_2__0\ : label is "soft_lutpair85";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \pixellatch_wait_dly_reg[1]_srl2\ : label is "\inst/video_main/objlinelatch_main/pixellatch_wait_dly_reg ";
  attribute srl_name : string;
  attribute srl_name of \pixellatch_wait_dly_reg[1]_srl2\ : label is "\inst/video_main/objlinelatch_main/pixellatch_wait_dly_reg[1]_srl2 ";
  attribute srl_bus_name of \pixelsel_dly_reg[2][0]_srl3\ : label is "\inst/video_main/objlinelatch_main/pixelsel_dly_reg[2] ";
  attribute srl_name of \pixelsel_dly_reg[2][0]_srl3\ : label is "\inst/video_main/objlinelatch_main/pixelsel_dly_reg[2][0]_srl3 ";
  attribute srl_bus_name of \pixelsel_dly_reg[2][1]_srl3\ : label is "\inst/video_main/objlinelatch_main/pixelsel_dly_reg[2] ";
  attribute srl_name of \pixelsel_dly_reg[2][1]_srl3\ : label is "\inst/video_main/objlinelatch_main/pixelsel_dly_reg[2][1]_srl3 ";
  attribute srl_bus_name of \pixelsel_dly_reg[2][2]_srl3\ : label is "\inst/video_main/objlinelatch_main/pixelsel_dly_reg[2] ";
  attribute srl_name of \pixelsel_dly_reg[2][2]_srl3\ : label is "\inst/video_main/objlinelatch_main/pixelsel_dly_reg[2][2]_srl3 ";
begin
\OBJ_PALETTE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PALETTE_reg[0]_0\(0),
      D => \OBJ_PALETTE_reg[3]_0\(0),
      Q => OBJ_PALETTE(0),
      R => '0'
    );
\OBJ_PALETTE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PALETTE_reg[0]_0\(0),
      D => \OBJ_PALETTE_reg[3]_0\(1),
      Q => OBJ_PALETTE(1),
      R => '0'
    );
\OBJ_PALETTE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PALETTE_reg[0]_0\(0),
      D => \OBJ_PALETTE_reg[3]_0\(2),
      Q => OBJ_PALETTE(2),
      R => '0'
    );
\OBJ_PALETTE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PALETTE_reg[0]_0\(0),
      D => \OBJ_PALETTE_reg[3]_0\(3),
      Q => OBJ_PALETTE(3),
      R => '0'
    );
\OBJ_PIXEL_LATCHED[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(0),
      I1 => data2(0),
      I2 => \pixelsel_dly_reg[3]_0\(1),
      I3 => \OBJ_TILELINELATCH_reg_n_0_[24]\,
      I4 => \pixelsel_dly_reg[3]_0\(0),
      I5 => data0(0),
      O => \OBJ_PIXEL_LATCHED[0]_i_2_n_0\
    );
\OBJ_PIXEL_LATCHED[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \OBJ_TILELINELATCH_reg_n_0_[0]\,
      I1 => data6(0),
      I2 => \pixelsel_dly_reg[3]_0\(1),
      I3 => data5(0),
      I4 => \pixelsel_dly_reg[3]_0\(0),
      I5 => data4(0),
      O => \OBJ_PIXEL_LATCHED[0]_i_3_n_0\
    );
\OBJ_PIXEL_LATCHED[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(1),
      I1 => data2(1),
      I2 => \pixelsel_dly_reg[3]_0\(1),
      I3 => \OBJ_TILELINELATCH_reg_n_0_[25]\,
      I4 => \pixelsel_dly_reg[3]_0\(0),
      I5 => data0(1),
      O => \OBJ_PIXEL_LATCHED[1]_i_2_n_0\
    );
\OBJ_PIXEL_LATCHED[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \OBJ_TILELINELATCH_reg_n_0_[1]\,
      I1 => data6(1),
      I2 => \pixelsel_dly_reg[3]_0\(1),
      I3 => data5(1),
      I4 => \pixelsel_dly_reg[3]_0\(0),
      I5 => data4(1),
      O => \OBJ_PIXEL_LATCHED[1]_i_3_n_0\
    );
\OBJ_PIXEL_LATCHED[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(2),
      I1 => data2(2),
      I2 => \pixelsel_dly_reg[3]_0\(1),
      I3 => \OBJ_TILELINELATCH_reg_n_0_[26]\,
      I4 => \pixelsel_dly_reg[3]_0\(0),
      I5 => data0(2),
      O => \OBJ_PIXEL_LATCHED[2]_i_2_n_0\
    );
\OBJ_PIXEL_LATCHED[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \OBJ_TILELINELATCH_reg_n_0_[2]\,
      I1 => data6(2),
      I2 => \pixelsel_dly_reg[3]_0\(1),
      I3 => data5(2),
      I4 => \pixelsel_dly_reg[3]_0\(0),
      I5 => data4(2),
      O => \OBJ_PIXEL_LATCHED[2]_i_3_n_0\
    );
\OBJ_PIXEL_LATCHED[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => E(0),
      I1 => p_0_in,
      I2 => FBTIMING_C,
      O => OBJ_PIXEL_LATCHED_0
    );
\OBJ_PIXEL_LATCHED[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(3),
      I1 => data2(3),
      I2 => \pixelsel_dly_reg[3]_0\(1),
      I3 => \OBJ_TILELINELATCH_reg_n_0_[27]\,
      I4 => \pixelsel_dly_reg[3]_0\(0),
      I5 => data0(3),
      O => \OBJ_PIXEL_LATCHED[3]_i_3_n_0\
    );
\OBJ_PIXEL_LATCHED[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \OBJ_TILELINELATCH_reg_n_0_[3]\,
      I1 => data6(3),
      I2 => \pixelsel_dly_reg[3]_0\(1),
      I3 => data5(3),
      I4 => \pixelsel_dly_reg[3]_0\(0),
      I5 => data4(3),
      O => \OBJ_PIXEL_LATCHED[3]_i_4_n_0\
    );
\OBJ_PIXEL_LATCHED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => OBJ_PIXEL_LATCHED_0,
      D => OBJ_PIXEL_UNLATCHED(0),
      Q => OBJ_PIXEL_LATCHED(0),
      R => '0'
    );
\OBJ_PIXEL_LATCHED_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \OBJ_PIXEL_LATCHED[0]_i_2_n_0\,
      I1 => \OBJ_PIXEL_LATCHED[0]_i_3_n_0\,
      O => OBJ_PIXEL_UNLATCHED(0),
      S => \pixelsel_dly_reg[3]_0\(2)
    );
\OBJ_PIXEL_LATCHED_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => OBJ_PIXEL_LATCHED_0,
      D => OBJ_PIXEL_UNLATCHED(1),
      Q => OBJ_PIXEL_LATCHED(1),
      R => '0'
    );
\OBJ_PIXEL_LATCHED_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \OBJ_PIXEL_LATCHED[1]_i_2_n_0\,
      I1 => \OBJ_PIXEL_LATCHED[1]_i_3_n_0\,
      O => OBJ_PIXEL_UNLATCHED(1),
      S => \pixelsel_dly_reg[3]_0\(2)
    );
\OBJ_PIXEL_LATCHED_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => OBJ_PIXEL_LATCHED_0,
      D => OBJ_PIXEL_UNLATCHED(2),
      Q => OBJ_PIXEL_LATCHED(2),
      R => '0'
    );
\OBJ_PIXEL_LATCHED_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \OBJ_PIXEL_LATCHED[2]_i_2_n_0\,
      I1 => \OBJ_PIXEL_LATCHED[2]_i_3_n_0\,
      O => OBJ_PIXEL_UNLATCHED(2),
      S => \pixelsel_dly_reg[3]_0\(2)
    );
\OBJ_PIXEL_LATCHED_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => OBJ_PIXEL_LATCHED_0,
      D => OBJ_PIXEL_UNLATCHED(3),
      Q => OBJ_PIXEL_LATCHED(3),
      R => '0'
    );
\OBJ_PIXEL_LATCHED_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \OBJ_PIXEL_LATCHED[3]_i_3_n_0\,
      I1 => \OBJ_PIXEL_LATCHED[3]_i_4_n_0\,
      O => OBJ_PIXEL_UNLATCHED(3),
      S => \pixelsel_dly_reg[3]_0\(2)
    );
\OBJ_TILELINELATCH_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(0),
      Q => \OBJ_TILELINELATCH_reg_n_0_[0]\,
      R => '0'
    );
\OBJ_TILELINELATCH_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(10),
      Q => data5(2),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(11),
      Q => data5(3),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(12),
      Q => data4(0),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(13),
      Q => data4(1),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(14),
      Q => data4(2),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(15),
      Q => data4(3),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(16),
      Q => data3(0),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(17),
      Q => data3(1),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(18),
      Q => data3(2),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(19),
      Q => data3(3),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(1),
      Q => \OBJ_TILELINELATCH_reg_n_0_[1]\,
      R => '0'
    );
\OBJ_TILELINELATCH_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(20),
      Q => data2(0),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(21),
      Q => data2(1),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(22),
      Q => data2(2),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(23),
      Q => data2(3),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(24),
      Q => \OBJ_TILELINELATCH_reg_n_0_[24]\,
      R => '0'
    );
\OBJ_TILELINELATCH_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(25),
      Q => \OBJ_TILELINELATCH_reg_n_0_[25]\,
      R => '0'
    );
\OBJ_TILELINELATCH_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(26),
      Q => \OBJ_TILELINELATCH_reg_n_0_[26]\,
      R => '0'
    );
\OBJ_TILELINELATCH_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(27),
      Q => \OBJ_TILELINELATCH_reg_n_0_[27]\,
      R => '0'
    );
\OBJ_TILELINELATCH_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(28),
      Q => data0(0),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(29),
      Q => data0(1),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(2),
      Q => \OBJ_TILELINELATCH_reg_n_0_[2]\,
      R => '0'
    );
\OBJ_TILELINELATCH_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(30),
      Q => data0(2),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(31),
      Q => data0(3),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(3),
      Q => \OBJ_TILELINELATCH_reg_n_0_[3]\,
      R => '0'
    );
\OBJ_TILELINELATCH_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(4),
      Q => data6(0),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(5),
      Q => data6(1),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(6),
      Q => data6(2),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(7),
      Q => data6(3),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(8),
      Q => data5(0),
      R => '0'
    );
\OBJ_TILELINELATCH_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_TILELINELATCH_reg[0]_0\(0),
      D => \OBJ_TILELINELATCH_reg[31]_0\(9),
      Q => data5(1),
      R => '0'
    );
\RAM_reg_0_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA020202"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => XA7,
      I2 => \RAM_reg_0_0_i_4__1_n_0\,
      I3 => D(0),
      I4 => RAM_reg_0_0_i_5_n_0,
      O => i_DIN(0)
    );
\RAM_reg_0_0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA020202"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => XB7,
      I2 => \RAM_reg_0_0_i_4__0_n_0\,
      I3 => RAM_reg_1_7(0),
      I4 => \RAM_reg_0_0_i_5__0_n_0\,
      O => DIADI(0)
    );
\RAM_reg_0_0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FBB"
    )
        port map (
      I0 => p_0_in,
      I1 => OBJ_PIXEL_UNLATCHED(0),
      I2 => OBJ_PIXEL_LATCHED(0),
      I3 => RAM_reg_1_4(0),
      O => \RAM_reg_0_0_i_4__0_n_0\
    );
\RAM_reg_0_0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => p_0_in,
      I1 => OBJ_PIXEL_UNLATCHED(0),
      I2 => RAM_reg_1_4(0),
      I3 => OBJ_PIXEL_LATCHED(0),
      O => \RAM_reg_0_0_i_4__1_n_0\
    );
RAM_reg_0_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => XA7,
      I1 => \RAM_reg_0_3_i_2__0_n_0\,
      I2 => \RAM_reg_0_1_i_2__1_n_0\,
      I3 => \RAM_reg_0_0_i_4__1_n_0\,
      I4 => \RAM_reg_0_2_i_2__0_n_0\,
      O => RAM_reg_0_0_i_5_n_0
    );
\RAM_reg_0_0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => XB7,
      I1 => RAM_reg_0_3_i_2_n_0,
      I2 => RAM_reg_0_1_i_3_n_0,
      I3 => \RAM_reg_0_0_i_4__0_n_0\,
      I4 => RAM_reg_0_2_i_2_n_0,
      O => \RAM_reg_0_0_i_5__0_n_0\
    );
RAM_reg_0_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A202"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => \RAM_reg_0_1_i_2__1_n_0\,
      I2 => RAM_reg_0_0_i_5_n_0,
      I3 => D(1),
      O => i_DIN(1)
    );
\RAM_reg_0_1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A202"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => RAM_reg_0_1_i_3_n_0,
      I2 => \RAM_reg_0_0_i_5__0_n_0\,
      I3 => RAM_reg_1_7(1),
      O => TIMING_B_reg_0(0)
    );
\RAM_reg_0_1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => p_0_in,
      I1 => OBJ_PIXEL_UNLATCHED(1),
      I2 => RAM_reg_1_4(0),
      I3 => OBJ_PIXEL_LATCHED(1),
      O => \RAM_reg_0_1_i_2__1_n_0\
    );
RAM_reg_0_1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FBB"
    )
        port map (
      I0 => p_0_in,
      I1 => OBJ_PIXEL_UNLATCHED(1),
      I2 => OBJ_PIXEL_LATCHED(1),
      I3 => RAM_reg_1_4(0),
      O => RAM_reg_0_1_i_3_n_0
    );
RAM_reg_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A202"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => \RAM_reg_0_2_i_2__0_n_0\,
      I2 => RAM_reg_0_0_i_5_n_0,
      I3 => D(2),
      O => i_DIN(2)
    );
\RAM_reg_0_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A202"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => RAM_reg_0_2_i_2_n_0,
      I2 => \RAM_reg_0_0_i_5__0_n_0\,
      I3 => RAM_reg_1_7(2),
      O => TIMING_B_reg_1(0)
    );
RAM_reg_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FBB"
    )
        port map (
      I0 => p_0_in,
      I1 => OBJ_PIXEL_UNLATCHED(2),
      I2 => OBJ_PIXEL_LATCHED(2),
      I3 => RAM_reg_1_4(0),
      O => RAM_reg_0_2_i_2_n_0
    );
\RAM_reg_0_2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => p_0_in,
      I1 => OBJ_PIXEL_UNLATCHED(2),
      I2 => RAM_reg_1_4(0),
      I3 => OBJ_PIXEL_LATCHED(2),
      O => \RAM_reg_0_2_i_2__0_n_0\
    );
RAM_reg_0_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A202"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => \RAM_reg_0_3_i_2__0_n_0\,
      I2 => RAM_reg_0_0_i_5_n_0,
      I3 => D(3),
      O => i_DIN(3)
    );
\RAM_reg_0_3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A202"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => RAM_reg_0_3_i_2_n_0,
      I2 => \RAM_reg_0_0_i_5__0_n_0\,
      I3 => RAM_reg_1_7(3),
      O => TIMING_B_reg(0)
    );
RAM_reg_0_3_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FBB"
    )
        port map (
      I0 => p_0_in,
      I1 => OBJ_PIXEL_UNLATCHED(3),
      I2 => OBJ_PIXEL_LATCHED(3),
      I3 => RAM_reg_1_4(0),
      O => RAM_reg_0_3_i_2_n_0
    );
\RAM_reg_0_3_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => p_0_in,
      I1 => OBJ_PIXEL_UNLATCHED(3),
      I2 => RAM_reg_1_4(0),
      I3 => OBJ_PIXEL_LATCHED(3),
      O => \RAM_reg_0_3_i_2__0_n_0\
    );
RAM_reg_0_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080A280A280A280"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => RAM_reg_0_0_i_5_n_0,
      I2 => D(4),
      I3 => OBJ_PALETTE(0),
      I4 => p_0_in,
      I5 => RAM_reg_1_4(0),
      O => i_DIN(4)
    );
\RAM_reg_0_4_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280A2808080A280"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => \RAM_reg_0_0_i_5__0_n_0\,
      I2 => RAM_reg_1_7(4),
      I3 => OBJ_PALETTE(0),
      I4 => p_0_in,
      I5 => RAM_reg_1_4(0),
      O => TIMING_B_reg_2(0)
    );
RAM_reg_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080A280A280A280"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => RAM_reg_0_0_i_5_n_0,
      I2 => D(5),
      I3 => OBJ_PALETTE(1),
      I4 => p_0_in,
      I5 => RAM_reg_1_4(0),
      O => i_DIN(5)
    );
\RAM_reg_0_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280A2808080A280"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => \RAM_reg_0_0_i_5__0_n_0\,
      I2 => RAM_reg_1_7(5),
      I3 => OBJ_PALETTE(1),
      I4 => p_0_in,
      I5 => RAM_reg_1_4(0),
      O => TIMING_B_reg_3(0)
    );
RAM_reg_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080A280A280A280"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => RAM_reg_0_0_i_5_n_0,
      I2 => D(6),
      I3 => OBJ_PALETTE(2),
      I4 => p_0_in,
      I5 => RAM_reg_1_4(0),
      O => i_DIN(6)
    );
\RAM_reg_0_6_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280A2808080A280"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => \RAM_reg_0_0_i_5__0_n_0\,
      I2 => RAM_reg_1_7(6),
      I3 => OBJ_PALETTE(2),
      I4 => p_0_in,
      I5 => RAM_reg_1_4(0),
      O => TIMING_B_reg_4(0)
    );
RAM_reg_0_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080A280A280A280"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => RAM_reg_0_0_i_5_n_0,
      I2 => D(7),
      I3 => OBJ_PALETTE(3),
      I4 => p_0_in,
      I5 => RAM_reg_1_4(0),
      O => i_DIN(7)
    );
\RAM_reg_0_7_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280A2808080A280"
    )
        port map (
      I0 => RAM_reg_1_3,
      I1 => \RAM_reg_0_0_i_5__0_n_0\,
      I2 => RAM_reg_1_7(7),
      I3 => OBJ_PALETTE(3),
      I4 => p_0_in,
      I5 => RAM_reg_1_4(0),
      O => TIMING_B_reg_5(0)
    );
\pixellatch_wait_dly_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => i_EMU_MCLK,
      D => p_1_out(0),
      Q => \pixellatch_wait_dly_reg[1]_srl2_n_0\
    );
\pixellatch_wait_dly_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \pixellatch_wait_dly_reg[1]_srl2_n_0\,
      Q => p_0_in,
      R => '0'
    );
\pixelsel_dly_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => i_EMU_MCLK,
      D => PIXELSEL(0),
      Q => \pixelsel_dly_reg[2][0]_srl3_n_0\
    );
\pixelsel_dly_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => i_EMU_MCLK,
      D => PIXELSEL(1),
      Q => \pixelsel_dly_reg[2][1]_srl3_n_0\
    );
\pixelsel_dly_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => i_EMU_MCLK,
      D => PIXELSEL(2),
      Q => \pixelsel_dly_reg[2][2]_srl3_n_0\
    );
\pixelsel_dly_reg[3][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \pixelsel_dly_reg[2][0]_srl3_n_0\,
      Q => \pixelsel_dly_reg[3]_0\(0),
      R => '0'
    );
\pixelsel_dly_reg[3][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \pixelsel_dly_reg[2][1]_srl3_n_0\,
      Q => \pixelsel_dly_reg[3]_0\(1),
      R => '0'
    );
\pixelsel_dly_reg[3][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \pixelsel_dly_reg[2][2]_srl3_n_0\,
      Q => \pixelsel_dly_reg[3]_0\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_prihandler is
  port (
    \OBJ_PIXEL1_reg[2]_0\ : out STD_LOGIC;
    \A_PROPERTY_DELAY3_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_PROPERTY_DELAY3_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_CD_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \o_CD[10]_i_5_0\ : in STD_LOGIC;
    \o_CD[10]_i_5_1\ : in STD_LOGIC;
    o_A_PIXEL : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_CD_reg[0]_0\ : in STD_LOGIC;
    \o_CD_reg[1]_0\ : in STD_LOGIC;
    \o_CD_reg[2]_0\ : in STD_LOGIC;
    \o_CD_reg[3]_0\ : in STD_LOGIC;
    \o_CD[10]_i_5_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    \A_PROPERTY_DELAY2_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \A_PROPERTY_DELAY3_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \A_PROPERTY_DELAY4_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_PROPERTY_DELAY3_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \OBJ_PIXEL1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \OBJ_PIXEL1_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \OBJ_PIXEL0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \o_CD_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_prihandler : entity is "prihandler";
end termprj_top_gfx_top_0_0_prihandler;

architecture STRUCTURE of termprj_top_gfx_top_0_0_prihandler is
  signal A_PROPERTY_DELAY1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal A_PROPERTY_DELAY2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal A_PROPERTY_DELAY3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal A_PROPERTY_DELAY4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal B_PROPERTY_DELAY1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal B_PROPERTY_DELAY2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal B_PROPERTY_DELAY3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal OBJ_PIXEL0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal OBJ_PIXEL1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^obj_pixel1_reg[2]_0\ : STD_LOGIC;
  signal a_pr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal b_pr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \o_CD[0]_i_1_n_0\ : STD_LOGIC;
  signal \o_CD[0]_i_2_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_10_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_11_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_12_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_13_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_14_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_15_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_19_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_1_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_20_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_21_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_22_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_23_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_25_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_3_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_4_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_5_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_6_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_7_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_8_n_0\ : STD_LOGIC;
  signal \o_CD[10]_i_9_n_0\ : STD_LOGIC;
  signal \o_CD[1]_i_1_n_0\ : STD_LOGIC;
  signal \o_CD[1]_i_2_n_0\ : STD_LOGIC;
  signal \o_CD[2]_i_1_n_0\ : STD_LOGIC;
  signal \o_CD[2]_i_2_n_0\ : STD_LOGIC;
  signal \o_CD[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_CD[3]_i_2_n_0\ : STD_LOGIC;
  signal \o_CD[4]_i_1_n_0\ : STD_LOGIC;
  signal \o_CD[4]_i_2_n_0\ : STD_LOGIC;
  signal \o_CD[5]_i_1_n_0\ : STD_LOGIC;
  signal \o_CD[5]_i_2_n_0\ : STD_LOGIC;
  signal \o_CD[6]_i_1_n_0\ : STD_LOGIC;
  signal \o_CD[6]_i_2_n_0\ : STD_LOGIC;
  signal \o_CD[7]_i_1_n_0\ : STD_LOGIC;
  signal \o_CD[7]_i_2_n_0\ : STD_LOGIC;
  signal \o_CD[8]_i_1_n_0\ : STD_LOGIC;
  signal \o_CD[9]_i_1_n_0\ : STD_LOGIC;
  signal \o_CD_reg[10]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \o_CD[0]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \o_CD[10]_i_25\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \o_CD[1]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \o_CD[2]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \o_CD[3]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \o_CD[5]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \o_CD[6]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \o_CD[7]_i_2\ : label is "soft_lutpair90";
begin
  \OBJ_PIXEL1_reg[2]_0\ <= \^obj_pixel1_reg[2]_0\;
\A_PROPERTY_DELAY1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(0),
      Q => A_PROPERTY_DELAY1(0),
      R => '0'
    );
\A_PROPERTY_DELAY1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(10),
      Q => A_PROPERTY_DELAY1(10),
      R => '0'
    );
\A_PROPERTY_DELAY1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(11),
      Q => A_PROPERTY_DELAY1(11),
      R => '0'
    );
\A_PROPERTY_DELAY1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(1),
      Q => A_PROPERTY_DELAY1(1),
      R => '0'
    );
\A_PROPERTY_DELAY1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(2),
      Q => A_PROPERTY_DELAY1(2),
      R => '0'
    );
\A_PROPERTY_DELAY1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(3),
      Q => A_PROPERTY_DELAY1(3),
      R => '0'
    );
\A_PROPERTY_DELAY1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(4),
      Q => A_PROPERTY_DELAY1(4),
      R => '0'
    );
\A_PROPERTY_DELAY1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(5),
      Q => A_PROPERTY_DELAY1(5),
      R => '0'
    );
\A_PROPERTY_DELAY1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(6),
      Q => A_PROPERTY_DELAY1(6),
      R => '0'
    );
\A_PROPERTY_DELAY1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(7),
      Q => A_PROPERTY_DELAY1(7),
      R => '0'
    );
\A_PROPERTY_DELAY1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(8),
      Q => A_PROPERTY_DELAY1(8),
      R => '0'
    );
\A_PROPERTY_DELAY1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(9),
      Q => A_PROPERTY_DELAY1(9),
      R => '0'
    );
\A_PROPERTY_DELAY2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => A_PROPERTY_DELAY1(0),
      Q => A_PROPERTY_DELAY2(0),
      R => '0'
    );
\A_PROPERTY_DELAY2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => A_PROPERTY_DELAY1(10),
      Q => A_PROPERTY_DELAY2(10),
      R => '0'
    );
\A_PROPERTY_DELAY2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => A_PROPERTY_DELAY1(11),
      Q => A_PROPERTY_DELAY2(11),
      R => '0'
    );
\A_PROPERTY_DELAY2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => A_PROPERTY_DELAY1(1),
      Q => A_PROPERTY_DELAY2(1),
      R => '0'
    );
\A_PROPERTY_DELAY2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => A_PROPERTY_DELAY1(2),
      Q => A_PROPERTY_DELAY2(2),
      R => '0'
    );
\A_PROPERTY_DELAY2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => A_PROPERTY_DELAY1(3),
      Q => A_PROPERTY_DELAY2(3),
      R => '0'
    );
\A_PROPERTY_DELAY2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => A_PROPERTY_DELAY1(4),
      Q => A_PROPERTY_DELAY2(4),
      R => '0'
    );
\A_PROPERTY_DELAY2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => A_PROPERTY_DELAY1(5),
      Q => A_PROPERTY_DELAY2(5),
      R => '0'
    );
\A_PROPERTY_DELAY2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => A_PROPERTY_DELAY1(6),
      Q => A_PROPERTY_DELAY2(6),
      R => '0'
    );
\A_PROPERTY_DELAY2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => A_PROPERTY_DELAY1(7),
      Q => A_PROPERTY_DELAY2(7),
      R => '0'
    );
\A_PROPERTY_DELAY2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => A_PROPERTY_DELAY1(8),
      Q => A_PROPERTY_DELAY2(8),
      R => '0'
    );
\A_PROPERTY_DELAY2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => A_PROPERTY_DELAY1(9),
      Q => A_PROPERTY_DELAY2(9),
      R => '0'
    );
\A_PROPERTY_DELAY3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY3_reg[11]_0\(0),
      D => A_PROPERTY_DELAY2(0),
      Q => A_PROPERTY_DELAY3(0),
      R => '0'
    );
\A_PROPERTY_DELAY3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY3_reg[11]_0\(0),
      D => A_PROPERTY_DELAY2(10),
      Q => A_PROPERTY_DELAY3(10),
      R => '0'
    );
\A_PROPERTY_DELAY3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY3_reg[11]_0\(0),
      D => A_PROPERTY_DELAY2(11),
      Q => A_PROPERTY_DELAY3(11),
      R => '0'
    );
\A_PROPERTY_DELAY3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY3_reg[11]_0\(0),
      D => A_PROPERTY_DELAY2(1),
      Q => A_PROPERTY_DELAY3(1),
      R => '0'
    );
\A_PROPERTY_DELAY3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY3_reg[11]_0\(0),
      D => A_PROPERTY_DELAY2(2),
      Q => A_PROPERTY_DELAY3(2),
      R => '0'
    );
\A_PROPERTY_DELAY3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY3_reg[11]_0\(0),
      D => A_PROPERTY_DELAY2(3),
      Q => A_PROPERTY_DELAY3(3),
      R => '0'
    );
\A_PROPERTY_DELAY3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY3_reg[11]_0\(0),
      D => A_PROPERTY_DELAY2(4),
      Q => A_PROPERTY_DELAY3(4),
      R => '0'
    );
\A_PROPERTY_DELAY3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY3_reg[11]_0\(0),
      D => A_PROPERTY_DELAY2(5),
      Q => A_PROPERTY_DELAY3(5),
      R => '0'
    );
\A_PROPERTY_DELAY3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY3_reg[11]_0\(0),
      D => A_PROPERTY_DELAY2(6),
      Q => A_PROPERTY_DELAY3(6),
      R => '0'
    );
\A_PROPERTY_DELAY3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY3_reg[11]_0\(0),
      D => A_PROPERTY_DELAY2(7),
      Q => \A_PROPERTY_DELAY3_reg[7]_0\(0),
      R => '0'
    );
\A_PROPERTY_DELAY3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY3_reg[11]_0\(0),
      D => A_PROPERTY_DELAY2(8),
      Q => A_PROPERTY_DELAY3(8),
      R => '0'
    );
\A_PROPERTY_DELAY3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY3_reg[11]_0\(0),
      D => A_PROPERTY_DELAY2(9),
      Q => A_PROPERTY_DELAY3(9),
      R => '0'
    );
\A_PROPERTY_DELAY4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY4_reg[11]_0\(0),
      D => A_PROPERTY_DELAY3(0),
      Q => A_PROPERTY_DELAY4(0),
      R => '0'
    );
\A_PROPERTY_DELAY4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY4_reg[11]_0\(0),
      D => A_PROPERTY_DELAY3(10),
      Q => a_pr(2),
      R => '0'
    );
\A_PROPERTY_DELAY4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY4_reg[11]_0\(0),
      D => A_PROPERTY_DELAY3(11),
      Q => a_pr(3),
      R => '0'
    );
\A_PROPERTY_DELAY4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY4_reg[11]_0\(0),
      D => A_PROPERTY_DELAY3(1),
      Q => A_PROPERTY_DELAY4(1),
      R => '0'
    );
\A_PROPERTY_DELAY4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY4_reg[11]_0\(0),
      D => A_PROPERTY_DELAY3(2),
      Q => A_PROPERTY_DELAY4(2),
      R => '0'
    );
\A_PROPERTY_DELAY4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY4_reg[11]_0\(0),
      D => A_PROPERTY_DELAY3(3),
      Q => A_PROPERTY_DELAY4(3),
      R => '0'
    );
\A_PROPERTY_DELAY4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY4_reg[11]_0\(0),
      D => A_PROPERTY_DELAY3(4),
      Q => A_PROPERTY_DELAY4(4),
      R => '0'
    );
\A_PROPERTY_DELAY4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY4_reg[11]_0\(0),
      D => A_PROPERTY_DELAY3(5),
      Q => A_PROPERTY_DELAY4(5),
      R => '0'
    );
\A_PROPERTY_DELAY4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY4_reg[11]_0\(0),
      D => A_PROPERTY_DELAY3(6),
      Q => A_PROPERTY_DELAY4(6),
      R => '0'
    );
\A_PROPERTY_DELAY4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY4_reg[11]_0\(0),
      D => A_PROPERTY_DELAY3(8),
      Q => a_pr(0),
      R => '0'
    );
\A_PROPERTY_DELAY4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY4_reg[11]_0\(0),
      D => A_PROPERTY_DELAY3(9),
      Q => a_pr(1),
      R => '0'
    );
\B_PROPERTY_DELAY1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => D(0),
      Q => B_PROPERTY_DELAY1(0),
      R => '0'
    );
\B_PROPERTY_DELAY1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => D(1),
      Q => B_PROPERTY_DELAY1(1),
      R => '0'
    );
\B_PROPERTY_DELAY1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => D(2),
      Q => B_PROPERTY_DELAY1(2),
      R => '0'
    );
\B_PROPERTY_DELAY1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => D(3),
      Q => B_PROPERTY_DELAY1(3),
      R => '0'
    );
\B_PROPERTY_DELAY1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => D(4),
      Q => B_PROPERTY_DELAY1(4),
      R => '0'
    );
\B_PROPERTY_DELAY1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => D(5),
      Q => B_PROPERTY_DELAY1(5),
      R => '0'
    );
\B_PROPERTY_DELAY1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => D(6),
      Q => B_PROPERTY_DELAY1(6),
      R => '0'
    );
\B_PROPERTY_DELAY1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => D(7),
      Q => B_PROPERTY_DELAY1(7),
      R => '0'
    );
\B_PROPERTY_DELAY1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => D(8),
      Q => B_PROPERTY_DELAY1(8),
      R => '0'
    );
\B_PROPERTY_DELAY1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \A_PROPERTY_DELAY2_reg[11]_0\(0),
      D => D(9),
      Q => B_PROPERTY_DELAY1(9),
      R => '0'
    );
\B_PROPERTY_DELAY2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => B_PROPERTY_DELAY1(0),
      Q => B_PROPERTY_DELAY2(0),
      R => '0'
    );
\B_PROPERTY_DELAY2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => B_PROPERTY_DELAY1(1),
      Q => B_PROPERTY_DELAY2(1),
      R => '0'
    );
\B_PROPERTY_DELAY2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => B_PROPERTY_DELAY1(2),
      Q => B_PROPERTY_DELAY2(2),
      R => '0'
    );
\B_PROPERTY_DELAY2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => B_PROPERTY_DELAY1(3),
      Q => B_PROPERTY_DELAY2(3),
      R => '0'
    );
\B_PROPERTY_DELAY2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => B_PROPERTY_DELAY1(4),
      Q => B_PROPERTY_DELAY2(4),
      R => '0'
    );
\B_PROPERTY_DELAY2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => B_PROPERTY_DELAY1(5),
      Q => B_PROPERTY_DELAY2(5),
      R => '0'
    );
\B_PROPERTY_DELAY2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => B_PROPERTY_DELAY1(6),
      Q => B_PROPERTY_DELAY2(6),
      R => '0'
    );
\B_PROPERTY_DELAY2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => B_PROPERTY_DELAY1(7),
      Q => B_PROPERTY_DELAY2(7),
      R => '0'
    );
\B_PROPERTY_DELAY2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => B_PROPERTY_DELAY1(8),
      Q => B_PROPERTY_DELAY2(8),
      R => '0'
    );
\B_PROPERTY_DELAY2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => B_PROPERTY_DELAY1(9),
      Q => B_PROPERTY_DELAY2(9),
      R => '0'
    );
\B_PROPERTY_DELAY3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_PROPERTY_DELAY3_reg[0]_0\(0),
      D => B_PROPERTY_DELAY2(0),
      Q => B_PROPERTY_DELAY3(0),
      R => '0'
    );
\B_PROPERTY_DELAY3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_PROPERTY_DELAY3_reg[0]_0\(0),
      D => B_PROPERTY_DELAY2(1),
      Q => B_PROPERTY_DELAY3(1),
      R => '0'
    );
\B_PROPERTY_DELAY3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_PROPERTY_DELAY3_reg[0]_0\(0),
      D => B_PROPERTY_DELAY2(2),
      Q => B_PROPERTY_DELAY3(2),
      R => '0'
    );
\B_PROPERTY_DELAY3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_PROPERTY_DELAY3_reg[0]_0\(0),
      D => B_PROPERTY_DELAY2(3),
      Q => B_PROPERTY_DELAY3(3),
      R => '0'
    );
\B_PROPERTY_DELAY3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_PROPERTY_DELAY3_reg[0]_0\(0),
      D => B_PROPERTY_DELAY2(4),
      Q => B_PROPERTY_DELAY3(4),
      R => '0'
    );
\B_PROPERTY_DELAY3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_PROPERTY_DELAY3_reg[0]_0\(0),
      D => B_PROPERTY_DELAY2(5),
      Q => B_PROPERTY_DELAY3(5),
      R => '0'
    );
\B_PROPERTY_DELAY3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_PROPERTY_DELAY3_reg[0]_0\(0),
      D => B_PROPERTY_DELAY2(6),
      Q => B_PROPERTY_DELAY3(6),
      R => '0'
    );
\B_PROPERTY_DELAY3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_PROPERTY_DELAY3_reg[0]_0\(0),
      D => B_PROPERTY_DELAY2(7),
      Q => \B_PROPERTY_DELAY3_reg[7]_0\(0),
      R => '0'
    );
\B_PROPERTY_DELAY3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_PROPERTY_DELAY3_reg[0]_0\(0),
      D => B_PROPERTY_DELAY2(8),
      Q => b_pr(0),
      R => '0'
    );
\B_PROPERTY_DELAY3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_PROPERTY_DELAY3_reg[0]_0\(0),
      D => B_PROPERTY_DELAY2(9),
      Q => b_pr(1),
      R => '0'
    );
\OBJ_PIXEL0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL0_reg[7]_0\(0),
      Q => OBJ_PIXEL0(0),
      R => '0'
    );
\OBJ_PIXEL0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL0_reg[7]_0\(1),
      Q => OBJ_PIXEL0(1),
      R => '0'
    );
\OBJ_PIXEL0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL0_reg[7]_0\(2),
      Q => OBJ_PIXEL0(2),
      R => '0'
    );
\OBJ_PIXEL0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL0_reg[7]_0\(3),
      Q => OBJ_PIXEL0(3),
      R => '0'
    );
\OBJ_PIXEL0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL0_reg[7]_0\(4),
      Q => OBJ_PIXEL0(4),
      R => '0'
    );
\OBJ_PIXEL0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL0_reg[7]_0\(5),
      Q => OBJ_PIXEL0(5),
      R => '0'
    );
\OBJ_PIXEL0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL0_reg[7]_0\(6),
      Q => OBJ_PIXEL0(6),
      R => '0'
    );
\OBJ_PIXEL0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL0_reg[7]_0\(7),
      Q => OBJ_PIXEL0(7),
      R => '0'
    );
\OBJ_PIXEL1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL1_reg[7]_1\(0),
      Q => OBJ_PIXEL1(0),
      R => '0'
    );
\OBJ_PIXEL1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL1_reg[7]_1\(1),
      Q => OBJ_PIXEL1(1),
      R => '0'
    );
\OBJ_PIXEL1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL1_reg[7]_1\(2),
      Q => OBJ_PIXEL1(2),
      R => '0'
    );
\OBJ_PIXEL1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL1_reg[7]_1\(3),
      Q => OBJ_PIXEL1(3),
      R => '0'
    );
\OBJ_PIXEL1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL1_reg[7]_1\(4),
      Q => OBJ_PIXEL1(4),
      R => '0'
    );
\OBJ_PIXEL1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL1_reg[7]_1\(5),
      Q => OBJ_PIXEL1(5),
      R => '0'
    );
\OBJ_PIXEL1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL1_reg[7]_1\(6),
      Q => OBJ_PIXEL1(6),
      R => '0'
    );
\OBJ_PIXEL1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \OBJ_PIXEL1_reg[7]_0\(0),
      D => \OBJ_PIXEL1_reg[7]_1\(7),
      Q => OBJ_PIXEL1(7),
      R => '0'
    );
\o_CD[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o_CD[0]_i_2_n_0\,
      I1 => \o_CD[10]_i_3_n_0\,
      I2 => o_A_PIXEL(0),
      I3 => \o_CD_reg[10]_i_2_n_0\,
      I4 => \o_CD_reg[0]_0\,
      O => \o_CD[0]_i_1_n_0\
    );
\o_CD[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OBJ_PIXEL1(0),
      I1 => Q(0),
      I2 => OBJ_PIXEL0(0),
      O => \o_CD[0]_i_2_n_0\
    );
\o_CD[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => B_PROPERTY_DELAY3(6),
      I1 => \o_CD_reg[10]_i_2_n_0\,
      I2 => A_PROPERTY_DELAY4(6),
      I3 => \o_CD[10]_i_3_n_0\,
      O => \o_CD[10]_i_1_n_0\
    );
\o_CD[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006080FF"
    )
        port map (
      I0 => \o_CD[10]_i_19_n_0\,
      I1 => \o_CD[10]_i_15_n_0\,
      I2 => \o_CD[10]_i_5_1\,
      I3 => \o_CD[10]_i_5_0\,
      I4 => \o_CD[10]_i_23_n_0\,
      O => \o_CD[10]_i_10_n_0\
    );
\o_CD[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \o_CD[10]_i_15_n_0\,
      I1 => \o_CD[10]_i_5_2\,
      I2 => \o_CD[10]_i_19_n_0\,
      I3 => \o_CD[10]_i_12_n_0\,
      O => \o_CD[10]_i_11_n_0\
    );
\o_CD[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E5FEE000C0AAC0"
    )
        port map (
      I0 => a_pr(0),
      I1 => b_pr(1),
      I2 => b_pr(0),
      I3 => a_pr(2),
      I4 => a_pr(1),
      I5 => a_pr(3),
      O => \o_CD[10]_i_12_n_0\
    );
\o_CD[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A00A2A08A80A20"
    )
        port map (
      I0 => a_pr(3),
      I1 => b_pr(1),
      I2 => b_pr(0),
      I3 => a_pr(0),
      I4 => a_pr(2),
      I5 => a_pr(1),
      O => \o_CD[10]_i_13_n_0\
    );
\o_CD[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C460C0200000000"
    )
        port map (
      I0 => a_pr(1),
      I1 => a_pr(2),
      I2 => a_pr(0),
      I3 => b_pr(0),
      I4 => b_pr(1),
      I5 => a_pr(3),
      O => \o_CD[10]_i_14_n_0\
    );
\o_CD[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0F595920FF29D9"
    )
        port map (
      I0 => b_pr(1),
      I1 => b_pr(0),
      I2 => a_pr(3),
      I3 => a_pr(1),
      I4 => a_pr(2),
      I5 => a_pr(0),
      O => \o_CD[10]_i_15_n_0\
    );
\o_CD[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => OBJ_PIXEL1(2),
      I1 => Q(0),
      I2 => OBJ_PIXEL0(2),
      I3 => OBJ_PIXEL1(1),
      I4 => OBJ_PIXEL0(1),
      I5 => \o_CD[10]_i_25_n_0\,
      O => \^obj_pixel1_reg[2]_0\
    );
\o_CD[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4F52B3F0F0F0FF"
    )
        port map (
      I0 => a_pr(1),
      I1 => a_pr(0),
      I2 => a_pr(2),
      I3 => b_pr(1),
      I4 => b_pr(0),
      I5 => a_pr(3),
      O => \o_CD[10]_i_19_n_0\
    );
\o_CD[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00F70000000000"
    )
        port map (
      I0 => \^obj_pixel1_reg[2]_0\,
      I1 => \o_CD[10]_i_5_0\,
      I2 => \o_CD[10]_i_5_1\,
      I3 => \o_CD[10]_i_19_n_0\,
      I4 => \o_CD[10]_i_15_n_0\,
      I5 => \o_CD[10]_i_12_n_0\,
      O => \o_CD[10]_i_20_n_0\
    );
\o_CD[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFF2FFEAFFDDFF"
    )
        port map (
      I0 => \o_CD[10]_i_12_n_0\,
      I1 => \o_CD[10]_i_5_0\,
      I2 => \^obj_pixel1_reg[2]_0\,
      I3 => \o_CD[10]_i_5_1\,
      I4 => \o_CD[10]_i_19_n_0\,
      I5 => \o_CD[10]_i_15_n_0\,
      O => \o_CD[10]_i_21_n_0\
    );
\o_CD[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8898BABA00E8BAFA"
    )
        port map (
      I0 => \o_CD[10]_i_12_n_0\,
      I1 => \o_CD[10]_i_19_n_0\,
      I2 => \^obj_pixel1_reg[2]_0\,
      I3 => \o_CD[10]_i_5_1\,
      I4 => \o_CD[10]_i_5_0\,
      I5 => \o_CD[10]_i_15_n_0\,
      O => \o_CD[10]_i_22_n_0\
    );
\o_CD[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAAA0707C888"
    )
        port map (
      I0 => a_pr(0),
      I1 => a_pr(3),
      I2 => b_pr(1),
      I3 => a_pr(1),
      I4 => b_pr(0),
      I5 => a_pr(2),
      O => \o_CD[10]_i_23_n_0\
    );
\o_CD[10]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => OBJ_PIXEL0(0),
      I1 => OBJ_PIXEL1(0),
      I2 => OBJ_PIXEL0(3),
      I3 => Q(0),
      I4 => OBJ_PIXEL1(3),
      O => \o_CD[10]_i_25_n_0\
    );
\o_CD[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \o_CD[10]_i_7_n_0\,
      I1 => \o_CD[10]_i_4_n_0\,
      I2 => \o_CD[10]_i_8_n_0\,
      O => \o_CD[10]_i_3_n_0\
    );
\o_CD[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1311000098CC0000"
    )
        port map (
      I0 => a_pr(2),
      I1 => b_pr(0),
      I2 => a_pr(1),
      I3 => b_pr(1),
      I4 => a_pr(3),
      I5 => a_pr(0),
      O => \o_CD[10]_i_4_n_0\
    );
\o_CD[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AA33AA"
    )
        port map (
      I0 => \o_CD[10]_i_9_n_0\,
      I1 => \o_CD[10]_i_10_n_0\,
      I2 => \o_CD[10]_i_11_n_0\,
      I3 => \o_CD[10]_i_12_n_0\,
      I4 => \o_CD[10]_i_13_n_0\,
      O => \o_CD[10]_i_5_n_0\
    );
\o_CD[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AFF2AFF45FFEF"
    )
        port map (
      I0 => \o_CD[10]_i_14_n_0\,
      I1 => \o_CD[10]_i_15_n_0\,
      I2 => \^obj_pixel1_reg[2]_0\,
      I3 => \o_CD[10]_i_5_0\,
      I4 => \o_CD[10]_i_5_1\,
      I5 => \o_CD[10]_i_19_n_0\,
      O => \o_CD[10]_i_6_n_0\
    );
\o_CD[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84AE0024DBDBC0DB"
    )
        port map (
      I0 => \o_CD[10]_i_14_n_0\,
      I1 => \o_CD[10]_i_5_0\,
      I2 => \o_CD[10]_i_5_1\,
      I3 => \^obj_pixel1_reg[2]_0\,
      I4 => \o_CD[10]_i_15_n_0\,
      I5 => \o_CD[10]_i_19_n_0\,
      O => \o_CD[10]_i_7_n_0\
    );
\o_CD[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \o_CD[10]_i_20_n_0\,
      I1 => \o_CD[10]_i_21_n_0\,
      I2 => \o_CD[10]_i_22_n_0\,
      I3 => \o_CD[10]_i_23_n_0\,
      I4 => \o_CD[10]_i_14_n_0\,
      O => \o_CD[10]_i_8_n_0\
    );
\o_CD[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB0BFF0B"
    )
        port map (
      I0 => \o_CD[10]_i_5_0\,
      I1 => \^obj_pixel1_reg[2]_0\,
      I2 => \o_CD[10]_i_23_n_0\,
      I3 => \o_CD[10]_i_15_n_0\,
      I4 => \o_CD[10]_i_5_1\,
      I5 => \o_CD[10]_i_19_n_0\,
      O => \o_CD[10]_i_9_n_0\
    );
\o_CD[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o_CD[1]_i_2_n_0\,
      I1 => \o_CD[10]_i_3_n_0\,
      I2 => o_A_PIXEL(1),
      I3 => \o_CD_reg[10]_i_2_n_0\,
      I4 => \o_CD_reg[1]_0\,
      O => \o_CD[1]_i_1_n_0\
    );
\o_CD[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OBJ_PIXEL1(1),
      I1 => Q(0),
      I2 => OBJ_PIXEL0(1),
      O => \o_CD[1]_i_2_n_0\
    );
\o_CD[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o_CD[2]_i_2_n_0\,
      I1 => \o_CD[10]_i_3_n_0\,
      I2 => o_A_PIXEL(2),
      I3 => \o_CD_reg[10]_i_2_n_0\,
      I4 => \o_CD_reg[2]_0\,
      O => \o_CD[2]_i_1_n_0\
    );
\o_CD[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OBJ_PIXEL1(2),
      I1 => Q(0),
      I2 => OBJ_PIXEL0(2),
      O => \o_CD[2]_i_2_n_0\
    );
\o_CD[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o_CD[3]_i_2_n_0\,
      I1 => \o_CD[10]_i_3_n_0\,
      I2 => o_A_PIXEL(3),
      I3 => \o_CD_reg[10]_i_2_n_0\,
      I4 => \o_CD_reg[3]_0\,
      O => \o_CD[3]_i_1_n_0\
    );
\o_CD[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OBJ_PIXEL1(3),
      I1 => Q(0),
      I2 => OBJ_PIXEL0(3),
      O => \o_CD[3]_i_2_n_0\
    );
\o_CD[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o_CD[4]_i_2_n_0\,
      I1 => \o_CD[10]_i_3_n_0\,
      I2 => A_PROPERTY_DELAY4(0),
      I3 => \o_CD_reg[10]_i_2_n_0\,
      I4 => B_PROPERTY_DELAY3(0),
      O => \o_CD[4]_i_1_n_0\
    );
\o_CD[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OBJ_PIXEL1(4),
      I1 => Q(0),
      I2 => OBJ_PIXEL0(4),
      O => \o_CD[4]_i_2_n_0\
    );
\o_CD[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o_CD[5]_i_2_n_0\,
      I1 => \o_CD[10]_i_3_n_0\,
      I2 => A_PROPERTY_DELAY4(1),
      I3 => \o_CD_reg[10]_i_2_n_0\,
      I4 => B_PROPERTY_DELAY3(1),
      O => \o_CD[5]_i_1_n_0\
    );
\o_CD[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OBJ_PIXEL1(5),
      I1 => Q(0),
      I2 => OBJ_PIXEL0(5),
      O => \o_CD[5]_i_2_n_0\
    );
\o_CD[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o_CD[6]_i_2_n_0\,
      I1 => \o_CD[10]_i_3_n_0\,
      I2 => A_PROPERTY_DELAY4(2),
      I3 => \o_CD_reg[10]_i_2_n_0\,
      I4 => B_PROPERTY_DELAY3(2),
      O => \o_CD[6]_i_1_n_0\
    );
\o_CD[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OBJ_PIXEL1(6),
      I1 => Q(0),
      I2 => OBJ_PIXEL0(6),
      O => \o_CD[6]_i_2_n_0\
    );
\o_CD[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o_CD[7]_i_2_n_0\,
      I1 => \o_CD[10]_i_3_n_0\,
      I2 => A_PROPERTY_DELAY4(3),
      I3 => \o_CD_reg[10]_i_2_n_0\,
      I4 => B_PROPERTY_DELAY3(3),
      O => \o_CD[7]_i_1_n_0\
    );
\o_CD[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OBJ_PIXEL1(7),
      I1 => Q(0),
      I2 => OBJ_PIXEL0(7),
      O => \o_CD[7]_i_2_n_0\
    );
\o_CD[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => B_PROPERTY_DELAY3(4),
      I1 => \o_CD_reg[10]_i_2_n_0\,
      I2 => A_PROPERTY_DELAY4(4),
      I3 => \o_CD[10]_i_3_n_0\,
      O => \o_CD[8]_i_1_n_0\
    );
\o_CD[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => B_PROPERTY_DELAY3(5),
      I1 => \o_CD_reg[10]_i_2_n_0\,
      I2 => A_PROPERTY_DELAY4(5),
      I3 => \o_CD[10]_i_3_n_0\,
      O => \o_CD[9]_i_1_n_0\
    );
\o_CD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \o_CD_reg[10]_1\(0),
      D => \o_CD[0]_i_1_n_0\,
      Q => \o_CD_reg[10]_0\(0),
      R => '0'
    );
\o_CD_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \o_CD_reg[10]_1\(0),
      D => \o_CD[10]_i_1_n_0\,
      Q => \o_CD_reg[10]_0\(10),
      R => '0'
    );
\o_CD_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \o_CD[10]_i_5_n_0\,
      I1 => \o_CD[10]_i_6_n_0\,
      O => \o_CD_reg[10]_i_2_n_0\,
      S => \o_CD[10]_i_4_n_0\
    );
\o_CD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \o_CD_reg[10]_1\(0),
      D => \o_CD[1]_i_1_n_0\,
      Q => \o_CD_reg[10]_0\(1),
      R => '0'
    );
\o_CD_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \o_CD_reg[10]_1\(0),
      D => \o_CD[2]_i_1_n_0\,
      Q => \o_CD_reg[10]_0\(2),
      R => '0'
    );
\o_CD_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \o_CD_reg[10]_1\(0),
      D => \o_CD[3]_i_1_n_0\,
      Q => \o_CD_reg[10]_0\(3),
      R => '0'
    );
\o_CD_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \o_CD_reg[10]_1\(0),
      D => \o_CD[4]_i_1_n_0\,
      Q => \o_CD_reg[10]_0\(4),
      R => '0'
    );
\o_CD_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \o_CD_reg[10]_1\(0),
      D => \o_CD[5]_i_1_n_0\,
      Q => \o_CD_reg[10]_0\(5),
      R => '0'
    );
\o_CD_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \o_CD_reg[10]_1\(0),
      D => \o_CD[6]_i_1_n_0\,
      Q => \o_CD_reg[10]_0\(6),
      R => '0'
    );
\o_CD_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \o_CD_reg[10]_1\(0),
      D => \o_CD[7]_i_1_n_0\,
      Q => \o_CD_reg[10]_0\(7),
      R => '0'
    );
\o_CD_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \o_CD_reg[10]_1\(0),
      D => \o_CD[8]_i_1_n_0\,
      Q => \o_CD_reg[10]_0\(8),
      R => '0'
    );
\o_CD_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \o_CD_reg[10]_1\(0),
      D => \o_CD[9]_i_1_n_0\,
      Q => \o_CD_reg[10]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_tilemapgen is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \TMB_HSCROLL_VALUE_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TMB_HSCROLL_VALUE_reg[0]_1\ : out STD_LOGIC;
    \horizontal_counter_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TMA_HSCROLL_VALUE_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \horizontal_counter_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \o_TILELINEADDR_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \TMB_HSCROLL_VALUE_reg[8]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    RAM_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_PROPERTY_DELAY3_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \vertical_tile_addr_carry__0_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TMAB_VSCROLL_VALUE_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    \TMB_HSCROLL_VALUE_reg[8]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \TMA_HSCROLL_VALUE_reg[8]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_tilemapgen : entity is "tilemapgen";
end termprj_top_gfx_top_0_0_tilemapgen;

architecture STRUCTURE of termprj_top_gfx_top_0_0_tilemapgen is
  signal \A_PROPERTY_DELAY3[11]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TMAB_VSCROLL_VALUE : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \^tma_hscroll_value_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^tmb_hscroll_value_reg[0]_1\ : STD_LOGIC;
  signal \TMB_HSCROLL_VALUE_reg_n_0_[0]\ : STD_LOGIC;
  signal \TMB_HSCROLL_VALUE_reg_n_0_[1]\ : STD_LOGIC;
  signal \TMB_HSCROLL_VALUE_reg_n_0_[2]\ : STD_LOGIC;
  signal \_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal horizontal_tile_addr : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal o_TILELINEADDR0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal vertical_tile_addr : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \vertical_tile_addr_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \vertical_tile_addr_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \vertical_tile_addr_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \vertical_tile_addr_carry__0_n_1\ : STD_LOGIC;
  signal \vertical_tile_addr_carry__0_n_2\ : STD_LOGIC;
  signal \vertical_tile_addr_carry__0_n_3\ : STD_LOGIC;
  signal vertical_tile_addr_carry_i_1_n_0 : STD_LOGIC;
  signal vertical_tile_addr_carry_i_2_n_0 : STD_LOGIC;
  signal vertical_tile_addr_carry_i_3_n_0 : STD_LOGIC;
  signal vertical_tile_addr_carry_i_4_n_0 : STD_LOGIC;
  signal vertical_tile_addr_carry_n_0 : STD_LOGIC;
  signal vertical_tile_addr_carry_n_1 : STD_LOGIC;
  signal vertical_tile_addr_carry_n_2 : STD_LOGIC;
  signal vertical_tile_addr_carry_n_3 : STD_LOGIC;
  signal \NLW__inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_vertical_tile_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_vertical_tile_addr_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__2/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__2/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \TMA_HSCROLL_VALUE_reg[8]_0\(8 downto 0) <= \^tma_hscroll_value_reg[8]_0\(8 downto 0);
  \TMB_HSCROLL_VALUE_reg[0]_1\ <= \^tmb_hscroll_value_reg[0]_1\;
\A_PROPERTY_DELAY3[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088008800000"
    )
        port map (
      I0 => \A_PROPERTY_DELAY3[11]_i_2_n_0\,
      I1 => \B_PROPERTY_DELAY3_reg[0]\(0),
      I2 => RAM_reg(1),
      I3 => \^tma_hscroll_value_reg[8]_0\(1),
      I4 => RAM_reg(0),
      I5 => \^tma_hscroll_value_reg[8]_0\(0),
      O => \horizontal_counter_reg[1]\(0)
    );
\A_PROPERTY_DELAY3[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999966696666666"
    )
        port map (
      I0 => \^tma_hscroll_value_reg[8]_0\(2),
      I1 => RAM_reg(2),
      I2 => \^tma_hscroll_value_reg[8]_0\(0),
      I3 => RAM_reg(0),
      I4 => \^tma_hscroll_value_reg[8]_0\(1),
      I5 => RAM_reg(1),
      O => \A_PROPERTY_DELAY3[11]_i_2_n_0\
    );
\A_PROPERTY_DELAY4[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044004400000"
    )
        port map (
      I0 => \A_PROPERTY_DELAY3[11]_i_2_n_0\,
      I1 => \B_PROPERTY_DELAY3_reg[0]\(0),
      I2 => RAM_reg(1),
      I3 => \^tma_hscroll_value_reg[8]_0\(1),
      I4 => RAM_reg(0),
      I5 => \^tma_hscroll_value_reg[8]_0\(0),
      O => \horizontal_counter_reg[1]_0\(0)
    );
\B_PIXEL0[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660000000000660"
    )
        port map (
      I0 => \TMB_HSCROLL_VALUE_reg_n_0_[0]\,
      I1 => RAM_reg(0),
      I2 => RAM_reg(1),
      I3 => \TMB_HSCROLL_VALUE_reg_n_0_[1]\,
      I4 => RAM_reg(2),
      I5 => \TMB_HSCROLL_VALUE_reg_n_0_[2]\,
      O => \^tmb_hscroll_value_reg[0]_1\
    );
\B_PROPERTY_DELAY3[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tmb_hscroll_value_reg[0]_1\,
      I1 => \B_PROPERTY_DELAY3_reg[0]\(0),
      O => \TMB_HSCROLL_VALUE_reg[0]_0\(0)
    );
\RAM_reg_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => horizontal_tile_addr(4),
      I1 => RAM_reg(1),
      I2 => RAM_reg_2(0),
      O => ADDRARDADDR(0)
    );
\RAM_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vertical_tile_addr(7),
      I1 => RAM_reg(1),
      I2 => RAM_reg_2(6),
      O => ADDRARDADDR(6)
    );
\RAM_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vertical_tile_addr(6),
      I1 => RAM_reg(1),
      I2 => RAM_reg_2(5),
      O => ADDRARDADDR(5)
    );
\RAM_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vertical_tile_addr(5),
      I1 => RAM_reg(1),
      I2 => RAM_reg_2(4),
      O => ADDRARDADDR(4)
    );
\RAM_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vertical_tile_addr(4),
      I1 => RAM_reg(1),
      I2 => RAM_reg_2(3),
      O => ADDRARDADDR(3)
    );
\RAM_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vertical_tile_addr(3),
      I1 => RAM_reg(1),
      I2 => RAM_reg_2(2),
      O => ADDRARDADDR(2)
    );
\RAM_reg_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => horizontal_tile_addr(5),
      I1 => RAM_reg(1),
      I2 => RAM_reg_2(1),
      O => ADDRARDADDR(1)
    );
\TMAB_VSCROLL_VALUE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(7),
      Q => \^q\(0),
      R => '0'
    );
\TMAB_VSCROLL_VALUE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(0),
      Q => \^q\(1),
      R => '0'
    );
\TMAB_VSCROLL_VALUE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(1),
      Q => \^q\(2),
      R => '0'
    );
\TMAB_VSCROLL_VALUE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(2),
      Q => TMAB_VSCROLL_VALUE(3),
      R => '0'
    );
\TMAB_VSCROLL_VALUE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(3),
      Q => TMAB_VSCROLL_VALUE(4),
      R => '0'
    );
\TMAB_VSCROLL_VALUE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(4),
      Q => TMAB_VSCROLL_VALUE(5),
      R => '0'
    );
\TMAB_VSCROLL_VALUE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(5),
      Q => TMAB_VSCROLL_VALUE(6),
      R => '0'
    );
\TMAB_VSCROLL_VALUE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(6),
      Q => \^q\(3),
      R => '0'
    );
\TMA_HSCROLL_VALUE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMA_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(7),
      Q => \^tma_hscroll_value_reg[8]_0\(0),
      R => '0'
    );
\TMA_HSCROLL_VALUE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMA_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(0),
      Q => \^tma_hscroll_value_reg[8]_0\(1),
      R => '0'
    );
\TMA_HSCROLL_VALUE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMA_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(1),
      Q => \^tma_hscroll_value_reg[8]_0\(2),
      R => '0'
    );
\TMA_HSCROLL_VALUE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMA_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(2),
      Q => \^tma_hscroll_value_reg[8]_0\(3),
      R => '0'
    );
\TMA_HSCROLL_VALUE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMA_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(3),
      Q => \^tma_hscroll_value_reg[8]_0\(4),
      R => '0'
    );
\TMA_HSCROLL_VALUE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMA_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(4),
      Q => \^tma_hscroll_value_reg[8]_0\(5),
      R => '0'
    );
\TMA_HSCROLL_VALUE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMA_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(5),
      Q => \^tma_hscroll_value_reg[8]_0\(6),
      R => '0'
    );
\TMA_HSCROLL_VALUE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMA_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(6),
      Q => \^tma_hscroll_value_reg[8]_0\(7),
      R => '0'
    );
\TMA_HSCROLL_VALUE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMA_HSCROLL_VALUE_reg[8]_1\(1),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(7),
      Q => \^tma_hscroll_value_reg[8]_0\(8),
      R => '0'
    );
\TMB_HSCROLL_VALUE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMB_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(7),
      Q => \TMB_HSCROLL_VALUE_reg_n_0_[0]\,
      R => '0'
    );
\TMB_HSCROLL_VALUE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMB_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(0),
      Q => \TMB_HSCROLL_VALUE_reg_n_0_[1]\,
      R => '0'
    );
\TMB_HSCROLL_VALUE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMB_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(1),
      Q => \TMB_HSCROLL_VALUE_reg_n_0_[2]\,
      R => '0'
    );
\TMB_HSCROLL_VALUE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMB_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(2),
      Q => \TMB_HSCROLL_VALUE_reg[8]_0\(0),
      R => '0'
    );
\TMB_HSCROLL_VALUE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMB_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(3),
      Q => \TMB_HSCROLL_VALUE_reg[8]_0\(1),
      R => '0'
    );
\TMB_HSCROLL_VALUE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMB_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(4),
      Q => \TMB_HSCROLL_VALUE_reg[8]_0\(2),
      R => '0'
    );
\TMB_HSCROLL_VALUE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMB_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(5),
      Q => \TMB_HSCROLL_VALUE_reg[8]_0\(3),
      R => '0'
    );
\TMB_HSCROLL_VALUE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMB_HSCROLL_VALUE_reg[8]_1\(0),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(6),
      Q => \TMB_HSCROLL_VALUE_reg[8]_0\(4),
      R => '0'
    );
\TMB_HSCROLL_VALUE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \TMB_HSCROLL_VALUE_reg[8]_1\(1),
      D => \TMAB_VSCROLL_VALUE_reg[0]_0\(7),
      Q => \TMB_HSCROLL_VALUE_reg[8]_0\(5),
      R => '0'
    );
\_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__2/i__carry_n_0\,
      CO(2) => \_inferred__2/i__carry_n_1\,
      CO(1) => \_inferred__2/i__carry_n_2\,
      CO(0) => \_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => RAM_reg(6 downto 3),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => RAM_reg_0(3 downto 0)
    );
\_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__2/i__carry_n_0\,
      CO(3 downto 1) => \NLW__inferred__2/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW__inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => horizontal_tile_addr(5 downto 4),
      S(3 downto 2) => B"00",
      S(1 downto 0) => RAM_reg_1(1 downto 0)
    );
\o_TILELINEADDR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \vertical_tile_addr_carry__0_0\(0),
      O => o_TILELINEADDR0(0)
    );
\o_TILELINEADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => o_TILELINEADDR0(0),
      Q => \o_TILELINEADDR_reg[2]_0\(0),
      R => '0'
    );
\o_TILELINEADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(0),
      Q => \o_TILELINEADDR_reg[2]_0\(1),
      R => '0'
    );
\o_TILELINEADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(1),
      Q => \o_TILELINEADDR_reg[2]_0\(2),
      R => '0'
    );
vertical_tile_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vertical_tile_addr_carry_n_0,
      CO(2) => vertical_tile_addr_carry_n_1,
      CO(1) => vertical_tile_addr_carry_n_2,
      CO(0) => vertical_tile_addr_carry_n_3,
      CYINIT => '0',
      DI(3) => TMAB_VSCROLL_VALUE(3),
      DI(2 downto 0) => \^q\(2 downto 0),
      O(3) => vertical_tile_addr(3),
      O(2 downto 0) => NLW_vertical_tile_addr_carry_O_UNCONNECTED(2 downto 0),
      S(3) => vertical_tile_addr_carry_i_1_n_0,
      S(2) => vertical_tile_addr_carry_i_2_n_0,
      S(1) => vertical_tile_addr_carry_i_3_n_0,
      S(0) => vertical_tile_addr_carry_i_4_n_0
    );
\vertical_tile_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vertical_tile_addr_carry_n_0,
      CO(3) => \NLW_vertical_tile_addr_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \vertical_tile_addr_carry__0_n_1\,
      CO(1) => \vertical_tile_addr_carry__0_n_2\,
      CO(0) => \vertical_tile_addr_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => TMAB_VSCROLL_VALUE(6 downto 4),
      O(3 downto 0) => vertical_tile_addr(7 downto 4),
      S(3) => S(0),
      S(2) => \vertical_tile_addr_carry__0_i_2_n_0\,
      S(1) => \vertical_tile_addr_carry__0_i_3_n_0\,
      S(0) => \vertical_tile_addr_carry__0_i_4_n_0\
    );
\vertical_tile_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TMAB_VSCROLL_VALUE(6),
      I1 => \vertical_tile_addr_carry__0_0\(6),
      O => \vertical_tile_addr_carry__0_i_2_n_0\
    );
\vertical_tile_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TMAB_VSCROLL_VALUE(5),
      I1 => \vertical_tile_addr_carry__0_0\(5),
      O => \vertical_tile_addr_carry__0_i_3_n_0\
    );
\vertical_tile_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TMAB_VSCROLL_VALUE(4),
      I1 => \vertical_tile_addr_carry__0_0\(4),
      O => \vertical_tile_addr_carry__0_i_4_n_0\
    );
vertical_tile_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TMAB_VSCROLL_VALUE(3),
      I1 => \vertical_tile_addr_carry__0_0\(3),
      O => vertical_tile_addr_carry_i_1_n_0
    );
vertical_tile_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \vertical_tile_addr_carry__0_0\(2),
      O => vertical_tile_addr_carry_i_2_n_0
    );
vertical_tile_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \vertical_tile_addr_carry__0_0\(1),
      O => vertical_tile_addr_carry_i_3_n_0
    );
vertical_tile_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \vertical_tile_addr_carry__0_0\(0),
      O => vertical_tile_addr_carry_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_tilemapsr is
  port (
    \cen_register_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_A_PIXEL : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ABS_2H_dl : out STD_LOGIC;
    \o_A_PIXEL_reg[2]__0_0\ : out STD_LOGIC;
    \B_PIXEL7_reg[3]_0\ : out STD_LOGIC;
    \o_A_PIXEL_reg[0]__0_0\ : out STD_LOGIC;
    \B_PIXEL7_reg[0]_0\ : out STD_LOGIC;
    \B_PIXEL7_reg[1]_0\ : out STD_LOGIC;
    \B_PIXEL7_reg[3]_1\ : out STD_LOGIC;
    \B_PIXEL7_reg[2]_0\ : out STD_LOGIC;
    i_EMU_MCLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \A_PIXEL7_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \A_PIXEL7_reg[0]_1\ : in STD_LOGIC;
    \B_PIXEL7_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_PIXEL7_reg[0]_2\ : in STD_LOGIC;
    \o_CD[10]_i_11\ : in STD_LOGIC;
    \o_A_PIXEL_reg[0]__0_1\ : in STD_LOGIC;
    \o_A_PIXEL_reg[0]__0_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_TILELINELATCH_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_tilemapsr : entity is "tilemapsr";
end termprj_top_gfx_top_0_0_tilemapsr;

architecture STRUCTURE of termprj_top_gfx_top_0_0_tilemapsr is
  signal \A_PIXEL0[0]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL0[1]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL0[2]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL0[3]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL0_reg_n_0_[0]\ : STD_LOGIC;
  signal \A_PIXEL0_reg_n_0_[1]\ : STD_LOGIC;
  signal \A_PIXEL0_reg_n_0_[2]\ : STD_LOGIC;
  signal \A_PIXEL0_reg_n_0_[3]\ : STD_LOGIC;
  signal A_PIXEL1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \A_PIXEL1[0]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL1[1]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL1[2]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL1[3]_i_1_n_0\ : STD_LOGIC;
  signal A_PIXEL2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \A_PIXEL2[0]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL2[1]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL2[2]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL2[3]_i_1_n_0\ : STD_LOGIC;
  signal A_PIXEL3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \A_PIXEL3[0]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL3[1]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL3[2]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL3[3]_i_1_n_0\ : STD_LOGIC;
  signal A_PIXEL4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \A_PIXEL4[0]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL4[1]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL4[2]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL4[3]_i_1_n_0\ : STD_LOGIC;
  signal A_PIXEL5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \A_PIXEL5[0]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL5[1]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL5[2]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL5[3]_i_1_n_0\ : STD_LOGIC;
  signal A_PIXEL6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \A_PIXEL6[0]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL6[1]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL6[2]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL6[3]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL7[0]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL7[1]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL7[2]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL7[3]_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL7_reg_n_0_[0]\ : STD_LOGIC;
  signal \A_PIXEL7_reg_n_0_[1]\ : STD_LOGIC;
  signal \A_PIXEL7_reg_n_0_[2]\ : STD_LOGIC;
  signal \A_PIXEL7_reg_n_0_[3]\ : STD_LOGIC;
  signal \A_PIXEL_DELAY3_reg[0]_srl3_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL_DELAY3_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \A_PIXEL_DELAY3_reg[1]_srl3_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL_DELAY3_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \A_PIXEL_DELAY3_reg[2]_srl3_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL_DELAY3_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \A_PIXEL_DELAY3_reg[3]_srl3_i_1_n_0\ : STD_LOGIC;
  signal \A_PIXEL_DELAY3_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[0]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[10]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[11]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[12]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[13]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[14]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[15]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[16]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[17]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[18]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[19]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[1]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[20]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[21]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[22]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[23]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[24]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[25]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[26]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[27]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[2]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[3]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[4]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[5]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[6]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[7]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[8]\ : STD_LOGIC;
  signal \A_TILELINELATCH_reg_n_0_[9]\ : STD_LOGIC;
  signal \B_PIXEL0[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL0[1]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL0[2]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL0[3]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL0_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_PIXEL0_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_PIXEL0_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_PIXEL0_reg_n_0_[3]\ : STD_LOGIC;
  signal B_PIXEL1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_PIXEL1[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL1[1]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL1[2]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL1[3]_i_1_n_0\ : STD_LOGIC;
  signal B_PIXEL2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_PIXEL2[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL2[1]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL2[2]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL2[3]_i_1_n_0\ : STD_LOGIC;
  signal B_PIXEL3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_PIXEL3[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL3[1]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL3[2]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL3[3]_i_1_n_0\ : STD_LOGIC;
  signal B_PIXEL4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_PIXEL4[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL4[1]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL4[2]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL4[3]_i_1_n_0\ : STD_LOGIC;
  signal B_PIXEL5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_PIXEL5[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL5[1]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL5[2]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL5[3]_i_1_n_0\ : STD_LOGIC;
  signal B_PIXEL6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_PIXEL6[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL6[1]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL6[2]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL6[3]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL7[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL7[1]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL7[2]_i_1_n_0\ : STD_LOGIC;
  signal \B_PIXEL7[3]_i_1_n_0\ : STD_LOGIC;
  signal \^b_pixel7_reg[3]_0\ : STD_LOGIC;
  signal \B_PIXEL7_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_PIXEL7_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_PIXEL7_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_PIXEL7_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[25]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[26]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[27]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[28]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[29]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[30]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[31]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_TILELINELATCH_reg_n_0_[9]\ : STD_LOGIC;
  signal \^cen_register_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o_a_pixel\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \o_CD[10]_i_26_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \A_PIXEL_DELAY3_reg[0]_srl3\ : label is "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg ";
  attribute srl_name : string;
  attribute srl_name of \A_PIXEL_DELAY3_reg[0]_srl3\ : label is "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg[0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \A_PIXEL_DELAY3_reg[0]_srl3_i_1\ : label is "soft_lutpair94";
  attribute srl_bus_name of \A_PIXEL_DELAY3_reg[1]_srl3\ : label is "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg ";
  attribute srl_name of \A_PIXEL_DELAY3_reg[1]_srl3\ : label is "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg[1]_srl3 ";
  attribute SOFT_HLUTNM of \A_PIXEL_DELAY3_reg[1]_srl3_i_1\ : label is "soft_lutpair93";
  attribute srl_bus_name of \A_PIXEL_DELAY3_reg[2]_srl3\ : label is "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg ";
  attribute srl_name of \A_PIXEL_DELAY3_reg[2]_srl3\ : label is "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg[2]_srl3 ";
  attribute SOFT_HLUTNM of \A_PIXEL_DELAY3_reg[2]_srl3_i_1\ : label is "soft_lutpair94";
  attribute srl_bus_name of \A_PIXEL_DELAY3_reg[3]_srl3\ : label is "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg ";
  attribute srl_name of \A_PIXEL_DELAY3_reg[3]_srl3\ : label is "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg[3]_srl3 ";
  attribute SOFT_HLUTNM of \A_PIXEL_DELAY3_reg[3]_srl3_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \o_CD[0]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \o_CD[10]_i_26\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \o_CD[1]_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \o_CD[3]_i_3\ : label is "soft_lutpair95";
begin
  \B_PIXEL7_reg[3]_0\ <= \^b_pixel7_reg[3]_0\;
  \cen_register_reg[0]\(0) <= \^cen_register_reg[0]\(0);
  o_A_PIXEL(3 downto 0) <= \^o_a_pixel\(3 downto 0);
ABS_2H_dl_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => Q(0),
      Q => ABS_2H_dl,
      R => '0'
    );
\A_PIXEL0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => A_PIXEL1(0),
      I2 => \A_PIXEL7_reg[0]_1\,
      I3 => p_0_in(0),
      O => \A_PIXEL0[0]_i_1_n_0\
    );
\A_PIXEL0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => A_PIXEL1(1),
      I2 => \A_PIXEL7_reg[0]_1\,
      I3 => p_0_in(1),
      O => \A_PIXEL0[1]_i_1_n_0\
    );
\A_PIXEL0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => A_PIXEL1(2),
      I2 => \A_PIXEL7_reg[0]_1\,
      I3 => p_0_in(2),
      O => \A_PIXEL0[2]_i_1_n_0\
    );
\A_PIXEL0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => A_PIXEL1(3),
      I2 => \A_PIXEL7_reg[0]_1\,
      I3 => p_0_in(3),
      O => \A_PIXEL0[3]_i_1_n_0\
    );
\A_PIXEL0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL0[0]_i_1_n_0\,
      Q => \A_PIXEL0_reg_n_0_[0]\,
      R => '0'
    );
\A_PIXEL0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL0[1]_i_1_n_0\,
      Q => \A_PIXEL0_reg_n_0_[1]\,
      R => '0'
    );
\A_PIXEL0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL0[2]_i_1_n_0\,
      Q => \A_PIXEL0_reg_n_0_[2]\,
      R => '0'
    );
\A_PIXEL0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL0[3]_i_1_n_0\,
      Q => \A_PIXEL0_reg_n_0_[3]\,
      R => '0'
    );
\A_PIXEL1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => \A_PIXEL0_reg_n_0_[0]\,
      I3 => A_PIXEL2(0),
      I4 => \A_TILELINELATCH_reg_n_0_[24]\,
      O => \A_PIXEL1[0]_i_1_n_0\
    );
\A_PIXEL1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => \A_PIXEL0_reg_n_0_[1]\,
      I3 => A_PIXEL2(1),
      I4 => \A_TILELINELATCH_reg_n_0_[25]\,
      O => \A_PIXEL1[1]_i_1_n_0\
    );
\A_PIXEL1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => \A_PIXEL0_reg_n_0_[2]\,
      I3 => A_PIXEL2(2),
      I4 => \A_TILELINELATCH_reg_n_0_[26]\,
      O => \A_PIXEL1[2]_i_1_n_0\
    );
\A_PIXEL1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => \A_PIXEL0_reg_n_0_[3]\,
      I3 => A_PIXEL2(3),
      I4 => \A_TILELINELATCH_reg_n_0_[27]\,
      O => \A_PIXEL1[3]_i_1_n_0\
    );
\A_PIXEL1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL1[0]_i_1_n_0\,
      Q => A_PIXEL1(0),
      R => '0'
    );
\A_PIXEL1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL1[1]_i_1_n_0\,
      Q => A_PIXEL1(1),
      R => '0'
    );
\A_PIXEL1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL1[2]_i_1_n_0\,
      Q => A_PIXEL1(2),
      R => '0'
    );
\A_PIXEL1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL1[3]_i_1_n_0\,
      Q => A_PIXEL1(3),
      R => '0'
    );
\A_PIXEL2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL1(0),
      I3 => A_PIXEL3(0),
      I4 => \A_TILELINELATCH_reg_n_0_[20]\,
      O => \A_PIXEL2[0]_i_1_n_0\
    );
\A_PIXEL2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL1(1),
      I3 => A_PIXEL3(1),
      I4 => \A_TILELINELATCH_reg_n_0_[21]\,
      O => \A_PIXEL2[1]_i_1_n_0\
    );
\A_PIXEL2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL1(2),
      I3 => A_PIXEL3(2),
      I4 => \A_TILELINELATCH_reg_n_0_[22]\,
      O => \A_PIXEL2[2]_i_1_n_0\
    );
\A_PIXEL2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL1(3),
      I3 => A_PIXEL3(3),
      I4 => \A_TILELINELATCH_reg_n_0_[23]\,
      O => \A_PIXEL2[3]_i_1_n_0\
    );
\A_PIXEL2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL2[0]_i_1_n_0\,
      Q => A_PIXEL2(0),
      R => '0'
    );
\A_PIXEL2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL2[1]_i_1_n_0\,
      Q => A_PIXEL2(1),
      R => '0'
    );
\A_PIXEL2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL2[2]_i_1_n_0\,
      Q => A_PIXEL2(2),
      R => '0'
    );
\A_PIXEL2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL2[3]_i_1_n_0\,
      Q => A_PIXEL2(3),
      R => '0'
    );
\A_PIXEL3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL2(0),
      I3 => A_PIXEL4(0),
      I4 => \A_TILELINELATCH_reg_n_0_[16]\,
      O => \A_PIXEL3[0]_i_1_n_0\
    );
\A_PIXEL3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL2(1),
      I3 => A_PIXEL4(1),
      I4 => \A_TILELINELATCH_reg_n_0_[17]\,
      O => \A_PIXEL3[1]_i_1_n_0\
    );
\A_PIXEL3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL2(2),
      I3 => A_PIXEL4(2),
      I4 => \A_TILELINELATCH_reg_n_0_[18]\,
      O => \A_PIXEL3[2]_i_1_n_0\
    );
\A_PIXEL3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL2(3),
      I3 => A_PIXEL4(3),
      I4 => \A_TILELINELATCH_reg_n_0_[19]\,
      O => \A_PIXEL3[3]_i_1_n_0\
    );
\A_PIXEL3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL3[0]_i_1_n_0\,
      Q => A_PIXEL3(0),
      R => '0'
    );
\A_PIXEL3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL3[1]_i_1_n_0\,
      Q => A_PIXEL3(1),
      R => '0'
    );
\A_PIXEL3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL3[2]_i_1_n_0\,
      Q => A_PIXEL3(2),
      R => '0'
    );
\A_PIXEL3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL3[3]_i_1_n_0\,
      Q => A_PIXEL3(3),
      R => '0'
    );
\A_PIXEL4[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL3(0),
      I3 => A_PIXEL5(0),
      I4 => \A_TILELINELATCH_reg_n_0_[12]\,
      O => \A_PIXEL4[0]_i_1_n_0\
    );
\A_PIXEL4[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL3(1),
      I3 => A_PIXEL5(1),
      I4 => \A_TILELINELATCH_reg_n_0_[13]\,
      O => \A_PIXEL4[1]_i_1_n_0\
    );
\A_PIXEL4[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL3(2),
      I3 => A_PIXEL5(2),
      I4 => \A_TILELINELATCH_reg_n_0_[14]\,
      O => \A_PIXEL4[2]_i_1_n_0\
    );
\A_PIXEL4[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL3(3),
      I3 => A_PIXEL5(3),
      I4 => \A_TILELINELATCH_reg_n_0_[15]\,
      O => \A_PIXEL4[3]_i_1_n_0\
    );
\A_PIXEL4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL4[0]_i_1_n_0\,
      Q => A_PIXEL4(0),
      R => '0'
    );
\A_PIXEL4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL4[1]_i_1_n_0\,
      Q => A_PIXEL4(1),
      R => '0'
    );
\A_PIXEL4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL4[2]_i_1_n_0\,
      Q => A_PIXEL4(2),
      R => '0'
    );
\A_PIXEL4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL4[3]_i_1_n_0\,
      Q => A_PIXEL4(3),
      R => '0'
    );
\A_PIXEL5[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL4(0),
      I3 => A_PIXEL6(0),
      I4 => \A_TILELINELATCH_reg_n_0_[8]\,
      O => \A_PIXEL5[0]_i_1_n_0\
    );
\A_PIXEL5[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL4(1),
      I3 => A_PIXEL6(1),
      I4 => \A_TILELINELATCH_reg_n_0_[9]\,
      O => \A_PIXEL5[1]_i_1_n_0\
    );
\A_PIXEL5[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL4(2),
      I3 => A_PIXEL6(2),
      I4 => \A_TILELINELATCH_reg_n_0_[10]\,
      O => \A_PIXEL5[2]_i_1_n_0\
    );
\A_PIXEL5[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL4(3),
      I3 => A_PIXEL6(3),
      I4 => \A_TILELINELATCH_reg_n_0_[11]\,
      O => \A_PIXEL5[3]_i_1_n_0\
    );
\A_PIXEL5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL5[0]_i_1_n_0\,
      Q => A_PIXEL5(0),
      R => '0'
    );
\A_PIXEL5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL5[1]_i_1_n_0\,
      Q => A_PIXEL5(1),
      R => '0'
    );
\A_PIXEL5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL5[2]_i_1_n_0\,
      Q => A_PIXEL5(2),
      R => '0'
    );
\A_PIXEL5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL5[3]_i_1_n_0\,
      Q => A_PIXEL5(3),
      R => '0'
    );
\A_PIXEL6[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL5(0),
      I3 => \A_PIXEL7_reg_n_0_[0]\,
      I4 => \A_TILELINELATCH_reg_n_0_[4]\,
      O => \A_PIXEL6[0]_i_1_n_0\
    );
\A_PIXEL6[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL5(1),
      I3 => \A_PIXEL7_reg_n_0_[1]\,
      I4 => \A_TILELINELATCH_reg_n_0_[5]\,
      O => \A_PIXEL6[1]_i_1_n_0\
    );
\A_PIXEL6[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL5(2),
      I3 => \A_PIXEL7_reg_n_0_[2]\,
      I4 => \A_TILELINELATCH_reg_n_0_[6]\,
      O => \A_PIXEL6[2]_i_1_n_0\
    );
\A_PIXEL6[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => \A_PIXEL7_reg[0]_1\,
      I2 => A_PIXEL5(3),
      I3 => \A_PIXEL7_reg_n_0_[3]\,
      I4 => \A_TILELINELATCH_reg_n_0_[7]\,
      O => \A_PIXEL6[3]_i_1_n_0\
    );
\A_PIXEL6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL6[0]_i_1_n_0\,
      Q => A_PIXEL6(0),
      R => '0'
    );
\A_PIXEL6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL6[1]_i_1_n_0\,
      Q => A_PIXEL6(1),
      R => '0'
    );
\A_PIXEL6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL6[2]_i_1_n_0\,
      Q => A_PIXEL6(2),
      R => '0'
    );
\A_PIXEL6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL6[3]_i_1_n_0\,
      Q => A_PIXEL6(3),
      R => '0'
    );
\A_PIXEL7[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => A_PIXEL6(0),
      I2 => \A_PIXEL7_reg[0]_1\,
      I3 => \A_TILELINELATCH_reg_n_0_[0]\,
      O => \A_PIXEL7[0]_i_1_n_0\
    );
\A_PIXEL7[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => A_PIXEL6(1),
      I2 => \A_PIXEL7_reg[0]_1\,
      I3 => \A_TILELINELATCH_reg_n_0_[1]\,
      O => \A_PIXEL7[1]_i_1_n_0\
    );
\A_PIXEL7[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => A_PIXEL6(2),
      I2 => \A_PIXEL7_reg[0]_1\,
      I3 => \A_TILELINELATCH_reg_n_0_[2]\,
      O => \A_PIXEL7[2]_i_1_n_0\
    );
\A_PIXEL7[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \A_PIXEL7_reg[0]_0\(0),
      I1 => A_PIXEL6(3),
      I2 => \A_PIXEL7_reg[0]_1\,
      I3 => \A_TILELINELATCH_reg_n_0_[3]\,
      O => \A_PIXEL7[3]_i_1_n_0\
    );
\A_PIXEL7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL7[0]_i_1_n_0\,
      Q => \A_PIXEL7_reg_n_0_[0]\,
      R => '0'
    );
\A_PIXEL7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL7[1]_i_1_n_0\,
      Q => \A_PIXEL7_reg_n_0_[1]\,
      R => '0'
    );
\A_PIXEL7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL7[2]_i_1_n_0\,
      Q => \A_PIXEL7_reg_n_0_[2]\,
      R => '0'
    );
\A_PIXEL7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL7[3]_i_1_n_0\,
      Q => \A_PIXEL7_reg_n_0_[3]\,
      R => '0'
    );
\A_PIXEL_DELAY3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cen_register_reg[0]\(0),
      CLK => i_EMU_MCLK,
      D => \A_PIXEL_DELAY3_reg[0]_srl3_i_1_n_0\,
      Q => \A_PIXEL_DELAY3_reg[0]_srl3_n_0\
    );
\A_PIXEL_DELAY3_reg[0]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_PIXEL7_reg_n_0_[0]\,
      I1 => \A_PIXEL7_reg[0]_0\(0),
      I2 => \A_PIXEL0_reg_n_0_[0]\,
      O => \A_PIXEL_DELAY3_reg[0]_srl3_i_1_n_0\
    );
\A_PIXEL_DELAY3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cen_register_reg[0]\(0),
      CLK => i_EMU_MCLK,
      D => \A_PIXEL_DELAY3_reg[1]_srl3_i_1_n_0\,
      Q => \A_PIXEL_DELAY3_reg[1]_srl3_n_0\
    );
\A_PIXEL_DELAY3_reg[1]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_PIXEL7_reg_n_0_[1]\,
      I1 => \A_PIXEL7_reg[0]_0\(0),
      I2 => \A_PIXEL0_reg_n_0_[1]\,
      O => \A_PIXEL_DELAY3_reg[1]_srl3_i_1_n_0\
    );
\A_PIXEL_DELAY3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cen_register_reg[0]\(0),
      CLK => i_EMU_MCLK,
      D => \A_PIXEL_DELAY3_reg[2]_srl3_i_1_n_0\,
      Q => \A_PIXEL_DELAY3_reg[2]_srl3_n_0\
    );
\A_PIXEL_DELAY3_reg[2]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_PIXEL7_reg_n_0_[2]\,
      I1 => \A_PIXEL7_reg[0]_0\(0),
      I2 => \A_PIXEL0_reg_n_0_[2]\,
      O => \A_PIXEL_DELAY3_reg[2]_srl3_i_1_n_0\
    );
\A_PIXEL_DELAY3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cen_register_reg[0]\(0),
      CLK => i_EMU_MCLK,
      D => \A_PIXEL_DELAY3_reg[3]_srl3_i_1_n_0\,
      Q => \A_PIXEL_DELAY3_reg[3]_srl3_n_0\
    );
\A_PIXEL_DELAY3_reg[3]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_PIXEL7_reg_n_0_[3]\,
      I1 => \A_PIXEL7_reg[0]_0\(0),
      I2 => \A_PIXEL0_reg_n_0_[3]\,
      O => \A_PIXEL_DELAY3_reg[3]_srl3_i_1_n_0\
    );
\A_TILELINELATCH_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(0),
      Q => \A_TILELINELATCH_reg_n_0_[0]\,
      R => '0'
    );
\A_TILELINELATCH_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(10),
      Q => \A_TILELINELATCH_reg_n_0_[10]\,
      R => '0'
    );
\A_TILELINELATCH_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(11),
      Q => \A_TILELINELATCH_reg_n_0_[11]\,
      R => '0'
    );
\A_TILELINELATCH_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(12),
      Q => \A_TILELINELATCH_reg_n_0_[12]\,
      R => '0'
    );
\A_TILELINELATCH_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(13),
      Q => \A_TILELINELATCH_reg_n_0_[13]\,
      R => '0'
    );
\A_TILELINELATCH_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(14),
      Q => \A_TILELINELATCH_reg_n_0_[14]\,
      R => '0'
    );
\A_TILELINELATCH_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(15),
      Q => \A_TILELINELATCH_reg_n_0_[15]\,
      R => '0'
    );
\A_TILELINELATCH_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(16),
      Q => \A_TILELINELATCH_reg_n_0_[16]\,
      R => '0'
    );
\A_TILELINELATCH_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(17),
      Q => \A_TILELINELATCH_reg_n_0_[17]\,
      R => '0'
    );
\A_TILELINELATCH_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(18),
      Q => \A_TILELINELATCH_reg_n_0_[18]\,
      R => '0'
    );
\A_TILELINELATCH_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(19),
      Q => \A_TILELINELATCH_reg_n_0_[19]\,
      R => '0'
    );
\A_TILELINELATCH_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(1),
      Q => \A_TILELINELATCH_reg_n_0_[1]\,
      R => '0'
    );
\A_TILELINELATCH_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(20),
      Q => \A_TILELINELATCH_reg_n_0_[20]\,
      R => '0'
    );
\A_TILELINELATCH_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(21),
      Q => \A_TILELINELATCH_reg_n_0_[21]\,
      R => '0'
    );
\A_TILELINELATCH_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(22),
      Q => \A_TILELINELATCH_reg_n_0_[22]\,
      R => '0'
    );
\A_TILELINELATCH_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(23),
      Q => \A_TILELINELATCH_reg_n_0_[23]\,
      R => '0'
    );
\A_TILELINELATCH_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(24),
      Q => \A_TILELINELATCH_reg_n_0_[24]\,
      R => '0'
    );
\A_TILELINELATCH_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(25),
      Q => \A_TILELINELATCH_reg_n_0_[25]\,
      R => '0'
    );
\A_TILELINELATCH_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(26),
      Q => \A_TILELINELATCH_reg_n_0_[26]\,
      R => '0'
    );
\A_TILELINELATCH_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(27),
      Q => \A_TILELINELATCH_reg_n_0_[27]\,
      R => '0'
    );
\A_TILELINELATCH_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(28),
      Q => p_0_in(0),
      R => '0'
    );
\A_TILELINELATCH_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(29),
      Q => p_0_in(1),
      R => '0'
    );
\A_TILELINELATCH_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(2),
      Q => \A_TILELINELATCH_reg_n_0_[2]\,
      R => '0'
    );
\A_TILELINELATCH_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(30),
      Q => p_0_in(2),
      R => '0'
    );
\A_TILELINELATCH_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(31),
      Q => p_0_in(3),
      R => '0'
    );
\A_TILELINELATCH_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(3),
      Q => \A_TILELINELATCH_reg_n_0_[3]\,
      R => '0'
    );
\A_TILELINELATCH_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(4),
      Q => \A_TILELINELATCH_reg_n_0_[4]\,
      R => '0'
    );
\A_TILELINELATCH_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(5),
      Q => \A_TILELINELATCH_reg_n_0_[5]\,
      R => '0'
    );
\A_TILELINELATCH_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(6),
      Q => \A_TILELINELATCH_reg_n_0_[6]\,
      R => '0'
    );
\A_TILELINELATCH_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(7),
      Q => \A_TILELINELATCH_reg_n_0_[7]\,
      R => '0'
    );
\A_TILELINELATCH_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(8),
      Q => \A_TILELINELATCH_reg_n_0_[8]\,
      R => '0'
    );
\A_TILELINELATCH_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => E(0),
      D => D(9),
      Q => \A_TILELINELATCH_reg_n_0_[9]\,
      R => '0'
    );
\B_PIXEL0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => B_PIXEL1(0),
      I2 => \B_PIXEL7_reg[0]_2\,
      I3 => \B_TILELINELATCH_reg_n_0_[28]\,
      O => \B_PIXEL0[0]_i_1_n_0\
    );
\B_PIXEL0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => B_PIXEL1(1),
      I2 => \B_PIXEL7_reg[0]_2\,
      I3 => \B_TILELINELATCH_reg_n_0_[29]\,
      O => \B_PIXEL0[1]_i_1_n_0\
    );
\B_PIXEL0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => B_PIXEL1(2),
      I2 => \B_PIXEL7_reg[0]_2\,
      I3 => \B_TILELINELATCH_reg_n_0_[30]\,
      O => \B_PIXEL0[2]_i_1_n_0\
    );
\B_PIXEL0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => B_PIXEL1(3),
      I2 => \B_PIXEL7_reg[0]_2\,
      I3 => \B_TILELINELATCH_reg_n_0_[31]\,
      O => \B_PIXEL0[3]_i_1_n_0\
    );
\B_PIXEL0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL0[0]_i_1_n_0\,
      Q => \B_PIXEL0_reg_n_0_[0]\,
      R => '0'
    );
\B_PIXEL0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL0[1]_i_1_n_0\,
      Q => \B_PIXEL0_reg_n_0_[1]\,
      R => '0'
    );
\B_PIXEL0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL0[2]_i_1_n_0\,
      Q => \B_PIXEL0_reg_n_0_[2]\,
      R => '0'
    );
\B_PIXEL0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL0[3]_i_1_n_0\,
      Q => \B_PIXEL0_reg_n_0_[3]\,
      R => '0'
    );
\B_PIXEL1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => \B_PIXEL0_reg_n_0_[0]\,
      I3 => B_PIXEL2(0),
      I4 => \B_TILELINELATCH_reg_n_0_[24]\,
      O => \B_PIXEL1[0]_i_1_n_0\
    );
\B_PIXEL1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => \B_PIXEL0_reg_n_0_[1]\,
      I3 => B_PIXEL2(1),
      I4 => \B_TILELINELATCH_reg_n_0_[25]\,
      O => \B_PIXEL1[1]_i_1_n_0\
    );
\B_PIXEL1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => \B_PIXEL0_reg_n_0_[2]\,
      I3 => B_PIXEL2(2),
      I4 => \B_TILELINELATCH_reg_n_0_[26]\,
      O => \B_PIXEL1[2]_i_1_n_0\
    );
\B_PIXEL1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => \B_PIXEL0_reg_n_0_[3]\,
      I3 => B_PIXEL2(3),
      I4 => \B_TILELINELATCH_reg_n_0_[27]\,
      O => \B_PIXEL1[3]_i_1_n_0\
    );
\B_PIXEL1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL1[0]_i_1_n_0\,
      Q => B_PIXEL1(0),
      R => '0'
    );
\B_PIXEL1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL1[1]_i_1_n_0\,
      Q => B_PIXEL1(1),
      R => '0'
    );
\B_PIXEL1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL1[2]_i_1_n_0\,
      Q => B_PIXEL1(2),
      R => '0'
    );
\B_PIXEL1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL1[3]_i_1_n_0\,
      Q => B_PIXEL1(3),
      R => '0'
    );
\B_PIXEL2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL1(0),
      I3 => B_PIXEL3(0),
      I4 => \B_TILELINELATCH_reg_n_0_[20]\,
      O => \B_PIXEL2[0]_i_1_n_0\
    );
\B_PIXEL2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL1(1),
      I3 => B_PIXEL3(1),
      I4 => \B_TILELINELATCH_reg_n_0_[21]\,
      O => \B_PIXEL2[1]_i_1_n_0\
    );
\B_PIXEL2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL1(2),
      I3 => B_PIXEL3(2),
      I4 => \B_TILELINELATCH_reg_n_0_[22]\,
      O => \B_PIXEL2[2]_i_1_n_0\
    );
\B_PIXEL2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL1(3),
      I3 => B_PIXEL3(3),
      I4 => \B_TILELINELATCH_reg_n_0_[23]\,
      O => \B_PIXEL2[3]_i_1_n_0\
    );
\B_PIXEL2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL2[0]_i_1_n_0\,
      Q => B_PIXEL2(0),
      R => '0'
    );
\B_PIXEL2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL2[1]_i_1_n_0\,
      Q => B_PIXEL2(1),
      R => '0'
    );
\B_PIXEL2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL2[2]_i_1_n_0\,
      Q => B_PIXEL2(2),
      R => '0'
    );
\B_PIXEL2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL2[3]_i_1_n_0\,
      Q => B_PIXEL2(3),
      R => '0'
    );
\B_PIXEL3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL2(0),
      I3 => B_PIXEL4(0),
      I4 => \B_TILELINELATCH_reg_n_0_[16]\,
      O => \B_PIXEL3[0]_i_1_n_0\
    );
\B_PIXEL3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL2(1),
      I3 => B_PIXEL4(1),
      I4 => \B_TILELINELATCH_reg_n_0_[17]\,
      O => \B_PIXEL3[1]_i_1_n_0\
    );
\B_PIXEL3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL2(2),
      I3 => B_PIXEL4(2),
      I4 => \B_TILELINELATCH_reg_n_0_[18]\,
      O => \B_PIXEL3[2]_i_1_n_0\
    );
\B_PIXEL3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL2(3),
      I3 => B_PIXEL4(3),
      I4 => \B_TILELINELATCH_reg_n_0_[19]\,
      O => \B_PIXEL3[3]_i_1_n_0\
    );
\B_PIXEL3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL3[0]_i_1_n_0\,
      Q => B_PIXEL3(0),
      R => '0'
    );
\B_PIXEL3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL3[1]_i_1_n_0\,
      Q => B_PIXEL3(1),
      R => '0'
    );
\B_PIXEL3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL3[2]_i_1_n_0\,
      Q => B_PIXEL3(2),
      R => '0'
    );
\B_PIXEL3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL3[3]_i_1_n_0\,
      Q => B_PIXEL3(3),
      R => '0'
    );
\B_PIXEL4[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL3(0),
      I3 => B_PIXEL5(0),
      I4 => \B_TILELINELATCH_reg_n_0_[12]\,
      O => \B_PIXEL4[0]_i_1_n_0\
    );
\B_PIXEL4[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL3(1),
      I3 => B_PIXEL5(1),
      I4 => \B_TILELINELATCH_reg_n_0_[13]\,
      O => \B_PIXEL4[1]_i_1_n_0\
    );
\B_PIXEL4[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL3(2),
      I3 => B_PIXEL5(2),
      I4 => \B_TILELINELATCH_reg_n_0_[14]\,
      O => \B_PIXEL4[2]_i_1_n_0\
    );
\B_PIXEL4[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL3(3),
      I3 => B_PIXEL5(3),
      I4 => \B_TILELINELATCH_reg_n_0_[15]\,
      O => \B_PIXEL4[3]_i_1_n_0\
    );
\B_PIXEL4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL4[0]_i_1_n_0\,
      Q => B_PIXEL4(0),
      R => '0'
    );
\B_PIXEL4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL4[1]_i_1_n_0\,
      Q => B_PIXEL4(1),
      R => '0'
    );
\B_PIXEL4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL4[2]_i_1_n_0\,
      Q => B_PIXEL4(2),
      R => '0'
    );
\B_PIXEL4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL4[3]_i_1_n_0\,
      Q => B_PIXEL4(3),
      R => '0'
    );
\B_PIXEL5[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL4(0),
      I3 => B_PIXEL6(0),
      I4 => \B_TILELINELATCH_reg_n_0_[8]\,
      O => \B_PIXEL5[0]_i_1_n_0\
    );
\B_PIXEL5[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL4(1),
      I3 => B_PIXEL6(1),
      I4 => \B_TILELINELATCH_reg_n_0_[9]\,
      O => \B_PIXEL5[1]_i_1_n_0\
    );
\B_PIXEL5[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL4(2),
      I3 => B_PIXEL6(2),
      I4 => \B_TILELINELATCH_reg_n_0_[10]\,
      O => \B_PIXEL5[2]_i_1_n_0\
    );
\B_PIXEL5[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL4(3),
      I3 => B_PIXEL6(3),
      I4 => \B_TILELINELATCH_reg_n_0_[11]\,
      O => \B_PIXEL5[3]_i_1_n_0\
    );
\B_PIXEL5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL5[0]_i_1_n_0\,
      Q => B_PIXEL5(0),
      R => '0'
    );
\B_PIXEL5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL5[1]_i_1_n_0\,
      Q => B_PIXEL5(1),
      R => '0'
    );
\B_PIXEL5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL5[2]_i_1_n_0\,
      Q => B_PIXEL5(2),
      R => '0'
    );
\B_PIXEL5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL5[3]_i_1_n_0\,
      Q => B_PIXEL5(3),
      R => '0'
    );
\B_PIXEL6[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL5(0),
      I3 => \B_PIXEL7_reg_n_0_[0]\,
      I4 => \B_TILELINELATCH_reg_n_0_[4]\,
      O => \B_PIXEL6[0]_i_1_n_0\
    );
\B_PIXEL6[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL5(1),
      I3 => \B_PIXEL7_reg_n_0_[1]\,
      I4 => \B_TILELINELATCH_reg_n_0_[5]\,
      O => \B_PIXEL6[1]_i_1_n_0\
    );
\B_PIXEL6[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL5(2),
      I3 => \B_PIXEL7_reg_n_0_[2]\,
      I4 => \B_TILELINELATCH_reg_n_0_[6]\,
      O => \B_PIXEL6[2]_i_1_n_0\
    );
\B_PIXEL6[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDEC3120"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => \B_PIXEL7_reg[0]_2\,
      I2 => B_PIXEL5(3),
      I3 => \B_PIXEL7_reg_n_0_[3]\,
      I4 => \B_TILELINELATCH_reg_n_0_[7]\,
      O => \B_PIXEL6[3]_i_1_n_0\
    );
\B_PIXEL6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL6[0]_i_1_n_0\,
      Q => B_PIXEL6(0),
      R => '0'
    );
\B_PIXEL6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL6[1]_i_1_n_0\,
      Q => B_PIXEL6(1),
      R => '0'
    );
\B_PIXEL6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL6[2]_i_1_n_0\,
      Q => B_PIXEL6(2),
      R => '0'
    );
\B_PIXEL6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL6[3]_i_1_n_0\,
      Q => B_PIXEL6(3),
      R => '0'
    );
\B_PIXEL7[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => B_PIXEL6(0),
      I2 => \B_PIXEL7_reg[0]_2\,
      I3 => \B_TILELINELATCH_reg_n_0_[0]\,
      O => \B_PIXEL7[0]_i_1_n_0\
    );
\B_PIXEL7[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => B_PIXEL6(1),
      I2 => \B_PIXEL7_reg[0]_2\,
      I3 => \B_TILELINELATCH_reg_n_0_[1]\,
      O => \B_PIXEL7[1]_i_1_n_0\
    );
\B_PIXEL7[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => B_PIXEL6(2),
      I2 => \B_PIXEL7_reg[0]_2\,
      I3 => \B_TILELINELATCH_reg_n_0_[2]\,
      O => \B_PIXEL7[2]_i_1_n_0\
    );
\B_PIXEL7[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \B_PIXEL7_reg[0]_1\(0),
      I1 => B_PIXEL6(3),
      I2 => \B_PIXEL7_reg[0]_2\,
      I3 => \B_TILELINELATCH_reg_n_0_[3]\,
      O => \B_PIXEL7[3]_i_1_n_0\
    );
\B_PIXEL7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL7[0]_i_1_n_0\,
      Q => \B_PIXEL7_reg_n_0_[0]\,
      R => '0'
    );
\B_PIXEL7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL7[1]_i_1_n_0\,
      Q => \B_PIXEL7_reg_n_0_[1]\,
      R => '0'
    );
\B_PIXEL7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL7[2]_i_1_n_0\,
      Q => \B_PIXEL7_reg_n_0_[2]\,
      R => '0'
    );
\B_PIXEL7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \B_PIXEL7[3]_i_1_n_0\,
      Q => \B_PIXEL7_reg_n_0_[3]\,
      R => '0'
    );
\B_TILELINELATCH_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(0),
      Q => \B_TILELINELATCH_reg_n_0_[0]\,
      R => '0'
    );
\B_TILELINELATCH_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(10),
      Q => \B_TILELINELATCH_reg_n_0_[10]\,
      R => '0'
    );
\B_TILELINELATCH_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(11),
      Q => \B_TILELINELATCH_reg_n_0_[11]\,
      R => '0'
    );
\B_TILELINELATCH_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(12),
      Q => \B_TILELINELATCH_reg_n_0_[12]\,
      R => '0'
    );
\B_TILELINELATCH_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(13),
      Q => \B_TILELINELATCH_reg_n_0_[13]\,
      R => '0'
    );
\B_TILELINELATCH_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(14),
      Q => \B_TILELINELATCH_reg_n_0_[14]\,
      R => '0'
    );
\B_TILELINELATCH_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(15),
      Q => \B_TILELINELATCH_reg_n_0_[15]\,
      R => '0'
    );
\B_TILELINELATCH_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(16),
      Q => \B_TILELINELATCH_reg_n_0_[16]\,
      R => '0'
    );
\B_TILELINELATCH_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(17),
      Q => \B_TILELINELATCH_reg_n_0_[17]\,
      R => '0'
    );
\B_TILELINELATCH_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(18),
      Q => \B_TILELINELATCH_reg_n_0_[18]\,
      R => '0'
    );
\B_TILELINELATCH_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(19),
      Q => \B_TILELINELATCH_reg_n_0_[19]\,
      R => '0'
    );
\B_TILELINELATCH_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(1),
      Q => \B_TILELINELATCH_reg_n_0_[1]\,
      R => '0'
    );
\B_TILELINELATCH_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(20),
      Q => \B_TILELINELATCH_reg_n_0_[20]\,
      R => '0'
    );
\B_TILELINELATCH_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(21),
      Q => \B_TILELINELATCH_reg_n_0_[21]\,
      R => '0'
    );
\B_TILELINELATCH_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(22),
      Q => \B_TILELINELATCH_reg_n_0_[22]\,
      R => '0'
    );
\B_TILELINELATCH_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(23),
      Q => \B_TILELINELATCH_reg_n_0_[23]\,
      R => '0'
    );
\B_TILELINELATCH_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(24),
      Q => \B_TILELINELATCH_reg_n_0_[24]\,
      R => '0'
    );
\B_TILELINELATCH_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(25),
      Q => \B_TILELINELATCH_reg_n_0_[25]\,
      R => '0'
    );
\B_TILELINELATCH_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(26),
      Q => \B_TILELINELATCH_reg_n_0_[26]\,
      R => '0'
    );
\B_TILELINELATCH_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(27),
      Q => \B_TILELINELATCH_reg_n_0_[27]\,
      R => '0'
    );
\B_TILELINELATCH_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(28),
      Q => \B_TILELINELATCH_reg_n_0_[28]\,
      R => '0'
    );
\B_TILELINELATCH_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(29),
      Q => \B_TILELINELATCH_reg_n_0_[29]\,
      R => '0'
    );
\B_TILELINELATCH_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(2),
      Q => \B_TILELINELATCH_reg_n_0_[2]\,
      R => '0'
    );
\B_TILELINELATCH_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(30),
      Q => \B_TILELINELATCH_reg_n_0_[30]\,
      R => '0'
    );
\B_TILELINELATCH_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(31),
      Q => \B_TILELINELATCH_reg_n_0_[31]\,
      R => '0'
    );
\B_TILELINELATCH_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(3),
      Q => \B_TILELINELATCH_reg_n_0_[3]\,
      R => '0'
    );
\B_TILELINELATCH_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(4),
      Q => \B_TILELINELATCH_reg_n_0_[4]\,
      R => '0'
    );
\B_TILELINELATCH_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(5),
      Q => \B_TILELINELATCH_reg_n_0_[5]\,
      R => '0'
    );
\B_TILELINELATCH_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(6),
      Q => \B_TILELINELATCH_reg_n_0_[6]\,
      R => '0'
    );
\B_TILELINELATCH_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(7),
      Q => \B_TILELINELATCH_reg_n_0_[7]\,
      R => '0'
    );
\B_TILELINELATCH_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(8),
      Q => \B_TILELINELATCH_reg_n_0_[8]\,
      R => '0'
    );
\B_TILELINELATCH_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \B_TILELINELATCH_reg[31]_0\(0),
      D => D(9),
      Q => \B_TILELINELATCH_reg_n_0_[9]\,
      R => '0'
    );
\o_A_PIXEL_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL_DELAY3_reg[0]_srl3_n_0\,
      Q => \^o_a_pixel\(0),
      R => '0'
    );
\o_A_PIXEL_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL_DELAY3_reg[1]_srl3_n_0\,
      Q => \^o_a_pixel\(1),
      R => '0'
    );
\o_A_PIXEL_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL_DELAY3_reg[2]_srl3_n_0\,
      Q => \^o_a_pixel\(2),
      R => '0'
    );
\o_A_PIXEL_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^cen_register_reg[0]\(0),
      D => \A_PIXEL_DELAY3_reg[3]_srl3_n_0\,
      Q => \^o_a_pixel\(3),
      R => '0'
    );
\o_CD[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_PIXEL7_reg_n_0_[0]\,
      I1 => \B_PIXEL7_reg[0]_1\(0),
      I2 => \B_PIXEL0_reg_n_0_[0]\,
      O => \B_PIXEL7_reg[0]_0\
    );
\o_CD[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => \B_PIXEL7_reg_n_0_[3]\,
      I1 => \B_PIXEL7_reg[0]_1\(0),
      I2 => \B_PIXEL0_reg_n_0_[3]\,
      I3 => \B_PIXEL7_reg_n_0_[2]\,
      I4 => \B_PIXEL0_reg_n_0_[2]\,
      I5 => \o_CD[10]_i_26_n_0\,
      O => \^b_pixel7_reg[3]_0\
    );
\o_CD[10]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^o_a_pixel\(0),
      I1 => \^o_a_pixel\(3),
      I2 => \^o_a_pixel\(1),
      I3 => \^o_a_pixel\(2),
      O => \o_A_PIXEL_reg[0]__0_0\
    );
\o_CD[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^b_pixel7_reg[3]_0\,
      I1 => \o_CD[10]_i_11\,
      I2 => \^o_a_pixel\(2),
      I3 => \^o_a_pixel\(1),
      I4 => \^o_a_pixel\(3),
      I5 => \^o_a_pixel\(0),
      O => \o_A_PIXEL_reg[2]__0_0\
    );
\o_CD[10]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \B_PIXEL0_reg_n_0_[1]\,
      I1 => \B_PIXEL7_reg_n_0_[1]\,
      I2 => \B_PIXEL0_reg_n_0_[0]\,
      I3 => \B_PIXEL7_reg[0]_1\(0),
      I4 => \B_PIXEL7_reg_n_0_[0]\,
      O => \o_CD[10]_i_26_n_0\
    );
\o_CD[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_PIXEL7_reg_n_0_[1]\,
      I1 => \B_PIXEL7_reg[0]_1\(0),
      I2 => \B_PIXEL0_reg_n_0_[1]\,
      O => \B_PIXEL7_reg[1]_0\
    );
\o_CD[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_PIXEL7_reg_n_0_[2]\,
      I1 => \B_PIXEL7_reg[0]_1\(0),
      I2 => \B_PIXEL0_reg_n_0_[2]\,
      O => \B_PIXEL7_reg[2]_0\
    );
\o_CD[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_PIXEL7_reg_n_0_[3]\,
      I1 => \B_PIXEL7_reg[0]_1\(0),
      I2 => \B_PIXEL0_reg_n_0_[3]\,
      O => \B_PIXEL7_reg[3]_1\
    );
\rgblatch[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \o_A_PIXEL_reg[0]__0_1\,
      I1 => \o_A_PIXEL_reg[0]__0_2\(0),
      O => \^cen_register_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_timinggen is
  port (
    VBLANK : out STD_LOGIC;
    VBLANKH_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \horizontal_counter_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vertical_counter_reg[8]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sprite_engine_state_reg[1]\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_0\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_1\ : out STD_LOGIC;
    \horizontal_counter_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \vertical_counter_reg[6]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \horizontal_counter_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \horizontal_counter_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \horizontal_counter_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \horizontal_counter_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \horizontal_counter_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \horizontal_counter_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OBJ_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \horizontal_counter_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \horizontal_counter_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_VBLANK_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \horizontal_counter_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \horizontal_counter_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \horizontal_counter_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \horizontal_counter_reg[0]_6\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    hsize_parity_reg : out STD_LOGIC;
    o_VBLANKH_n_reg_0 : out STD_LOGIC;
    o_VBLANKH_n_reg_1 : out STD_LOGIC;
    \horizontal_counter_reg[0]_7\ : out STD_LOGIC;
    \sprite_engine_state_reg[1]_0\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_4\ : out STD_LOGIC;
    \horizontal_counter_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    charram_addr : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \horizontal_counter_reg[2]_3\ : out STD_LOGIC;
    TIMING_E0 : out STD_LOGIC;
    \horizontal_counter_reg[1]_5\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_AXI_CPU_VBLANK_IRQ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \horizontal_counter_reg[2]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vertical_counter_reg[3]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \horizontal_counter_reg[1]_6\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_7\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_8\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_9\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_10\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_11\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_12\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_13\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_14\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_15\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_16\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_17\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_18\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_19\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_20\ : out STD_LOGIC;
    \horizontal_counter_reg[1]_21\ : out STD_LOGIC;
    \horizontal_counter_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    async_uds_n_reg : out STD_LOGIC;
    \vertical_counter_reg[4]_0\ : out STD_LOGIC;
    o_VBLANKH_n_reg_2 : out STD_LOGIC;
    async_uds_n_reg_0 : out STD_LOGIC;
    end_of_line_reg : out STD_LOGIC;
    start_of_frame_reg : out STD_LOGIC;
    i_EMU_MCLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \horizontal_counter_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_MRST_n : in STD_LOGIC;
    \buffer_x_screencounter_reg[0]\ : in STD_LOGIC;
    \sprite_engine_state[0]_i_2\ : in STD_LOGIC;
    o_PIXELLATCH_WAIT_n_reg_inv : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hzoom_acc[9]_i_4\ : in STD_LOGIC;
    \_inferred__2/i__carry__0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \_inferred__2/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \vertical_tile_addr_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \OBJ_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \OBJ_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prev_hblank : in STD_LOGIC;
    ABS_2H_dl : in STD_LOGIC;
    RAM_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RAM_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \sprite_engine_state[0]_i_2_0\ : in STD_LOGIC;
    \sprite_engine_state[0]_i_2_1\ : in STD_LOGIC;
    \hzoom_acc[9]_i_4_0\ : in STD_LOGIC;
    DMA_4H_CLKD_n_reg : in STD_LOGIC;
    \sprite_engine_state[2]_i_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROW_ADDR_reg[1]_rep\ : in STD_LOGIC;
    \ROW_ADDR_reg[1]_rep_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[2]_rep\ : in STD_LOGIC;
    \ROW_ADDR_reg[2]_rep_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[4]_rep\ : in STD_LOGIC;
    \ROW_ADDR_reg[4]_rep_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[6]_rep\ : in STD_LOGIC;
    \ROW_ADDR_reg[6]_rep_0\ : in STD_LOGIC;
    TIMING_D : in STD_LOGIC;
    CHACS_n : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ROW_ADDR_reg[5]_rep\ : in STD_LOGIC;
    \ROW_ADDR_reg[5]_rep_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[3]_rep\ : in STD_LOGIC;
    \ROW_ADDR_reg[3]_rep_0\ : in STD_LOGIC;
    \ROW_ADDR_reg[0]_rep\ : in STD_LOGIC;
    \ROW_ADDR_reg[7]_rep__6\ : in STD_LOGIC;
    \ROW_ADDR_reg[7]_rep\ : in STD_LOGIC;
    CPU_LDS_n : in STD_LOGIC;
    dtack2_n_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    charramu_en_reg : in STD_LOGIC;
    \dtack2_n__0\ : in STD_LOGIC;
    \TIMING_A__0\ : in STD_LOGIC;
    charramu_en : in STD_LOGIC;
    end_of_line_reg_0 : in STD_LOGIC;
    start_of_frame_reg_0 : in STD_LOGIC;
    vsync_dlyd : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_timinggen : entity is "timinggen";
end termprj_top_gfx_top_0_0_timinggen;

architecture STRUCTURE of termprj_top_gfx_top_0_0_timinggen is
  signal ABS_n1H : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \RAM_reg_i_13__0_n_0\ : STD_LOGIC;
  signal RAM_reg_i_14_n_0 : STD_LOGIC;
  signal RAM_reg_i_15_n_0 : STD_LOGIC;
  signal \^vblank\ : STD_LOGIC;
  signal \^vblankh_n\ : STD_LOGIC;
  signal end_of_line_i_2_n_0 : STD_LOGIC;
  signal end_of_line_i_3_n_0 : STD_LOGIC;
  signal \horizontal_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \horizontal_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \horizontal_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \^horizontal_counter_reg[0]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^horizontal_counter_reg[0]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^horizontal_counter_reg[0]_7\ : STD_LOGIC;
  signal \^horizontal_counter_reg[1]_0\ : STD_LOGIC;
  signal hsync_clken_n_i_1_n_0 : STD_LOGIC;
  signal hsync_clken_n_i_2_n_0 : STD_LOGIC;
  signal hsync_clken_n_i_3_n_0 : STD_LOGIC;
  signal hsync_clken_n_i_4_n_0 : STD_LOGIC;
  signal hsync_clken_n_reg_n_0 : STD_LOGIC;
  signal hsync_i_1_n_0 : STD_LOGIC;
  signal hsync_i_2_n_0 : STD_LOGIC;
  signal hsync_i_3_n_0 : STD_LOGIC;
  signal hsync_reg_n_0 : STD_LOGIC;
  signal narrow_hsync_on_vsync_clken_n_i_1_n_0 : STD_LOGIC;
  signal narrow_hsync_on_vsync_clken_n_i_2_n_0 : STD_LOGIC;
  signal narrow_hsync_on_vsync_clken_n_reg_n_0 : STD_LOGIC;
  signal narrow_hsync_on_vsync_i_1_n_0 : STD_LOGIC;
  signal narrow_hsync_on_vsync_i_2_n_0 : STD_LOGIC;
  signal narrow_hsync_on_vsync_reg_n_0 : STD_LOGIC;
  signal o_FRAMEPARITY_i_1_n_0 : STD_LOGIC;
  signal o_FRAMEPARITY_i_2_n_0 : STD_LOGIC;
  signal o_FRAMEPARITY_reg_n_0 : STD_LOGIC;
  signal o_VBLANKH_n_i_1_n_0 : STD_LOGIC;
  signal \^o_vblankh_n_reg_0\ : STD_LOGIC;
  signal \^o_vblankh_n_reg_1\ : STD_LOGIC;
  signal o_VBLANK_n_i_1_n_0 : STD_LOGIC;
  signal o_VBLANK_n_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal vertical_counter : STD_LOGIC;
  signal \vertical_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \vertical_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \vertical_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \vertical_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \vertical_counter[8]_i_6_n_0\ : STD_LOGIC;
  signal \vertical_counter[8]_i_7_n_0\ : STD_LOGIC;
  signal \vertical_counter[8]_i_8_n_0\ : STD_LOGIC;
  signal \vertical_counter[8]_i_9_n_0\ : STD_LOGIC;
  signal \^vertical_counter_reg[6]_0\ : STD_LOGIC;
  signal \^vertical_counter_reg[8]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \vertical_counter_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \A_PROPERTY_DELAY2[11]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \A_TILELINELATCH[31]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \B_TILELINELATCH[31]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \FSM_SUSPEND_DLY[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FSM_SUSPEND_DLY[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of RAM_reg_i_13 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of RAM_reg_i_15 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of TIMING_A_i_1 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of TIMING_E_i_1 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \TMAB_VSCROLL_VALUE[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \TMA_HSCROLL_VALUE[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \TMA_HSCROLL_VALUE[8]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \TMB_HSCROLL_VALUE[7]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \TMB_HSCROLL_VALUE[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \buffer_x_screencounter[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \buffer_x_screencounter[6]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \buffer_y_screencounter[7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \buffer_y_screencounter[7]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of charramu_en_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \horizontal_counter[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \horizontal_counter[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \horizontal_counter[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \horizontal_counter[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \horizontal_counter[4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \horizontal_counter[6]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \horizontal_counter[7]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \horizontal_counter[8]_i_3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \horizontal_counter[8]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of hsync_clken_n_i_2 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of hsync_clken_n_i_3 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of hsync_clken_n_i_4 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of hsync_i_2 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \hzoom_acc[9]_i_10\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \hzoom_acc[9]_i_9\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of narrow_hsync_on_vsync_i_2 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of o_FRAMEPARITY_i_2 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of o_PIXELLATCH_WAIT_n_inv_i_3 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \o_TILELINEADDR[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of o_VBLANKH_n_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of o_VBLANK_n_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \obj_priority[7]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sprite_engine_state[1]_i_5\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sprite_engine_state[1]_i_7\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sprite_engine_state[2]_i_11\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of start_of_frame_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \vertical_counter[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \vertical_counter[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \vertical_counter[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \vertical_counter[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \vertical_counter[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \vertical_counter[7]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \vertical_counter[8]_i_6\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \vertical_counter[8]_i_8\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \vertical_counter[8]_i_9\ : label is "soft_lutpair111";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  VBLANK <= \^vblank\;
  VBLANKH_n <= \^vblankh_n\;
  \horizontal_counter_reg[0]_3\(0) <= \^horizontal_counter_reg[0]_3\(0);
  \horizontal_counter_reg[0]_4\(0) <= \^horizontal_counter_reg[0]_4\(0);
  \horizontal_counter_reg[0]_7\ <= \^horizontal_counter_reg[0]_7\;
  \horizontal_counter_reg[1]_0\ <= \^horizontal_counter_reg[1]_0\;
  o_VBLANKH_n_reg_0 <= \^o_vblankh_n_reg_0\;
  o_VBLANKH_n_reg_1 <= \^o_vblankh_n_reg_1\;
  \vertical_counter_reg[6]_0\ <= \^vertical_counter_reg[6]_0\;
  \vertical_counter_reg[8]_0\(7 downto 0) <= \^vertical_counter_reg[8]_0\(7 downto 0);
\A_PIXEL0[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \_inferred__2/i__carry__0\(2),
      I2 => \_inferred__2/i__carry__0\(0),
      I3 => \^q\(0),
      I4 => \_inferred__2/i__carry__0\(1),
      I5 => \^q\(1),
      O => \horizontal_counter_reg[2]_3\
    );
\A_PROPERTY_DELAY2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \horizontal_counter_reg[0]_8\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => \horizontal_counter_reg[0]_1\(0)
    );
\A_TILELINELATCH[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \horizontal_counter_reg[0]_8\(0),
      I3 => ABS_2H_dl,
      O => \horizontal_counter_reg[2]_2\(0)
    );
\B_TILELINELATCH[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \horizontal_counter_reg[0]_8\(0),
      I3 => ABS_2H_dl,
      O => \horizontal_counter_reg[2]_1\(0)
    );
DMA_4H_CLKD_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFBFFF0000"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(4),
      I1 => \^vertical_counter_reg[8]_0\(5),
      I2 => \vertical_counter_reg_n_0_[7]\,
      I3 => \^vertical_counter_reg[8]_0\(6),
      I4 => \^horizontal_counter_reg[0]_3\(0),
      I5 => DMA_4H_CLKD_n_reg,
      O => \vertical_counter_reg[4]_0\
    );
\FSM_SUSPEND_DLY[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^vblankh_n\,
      O => \horizontal_counter_reg[8]_2\(0)
    );
\FSM_SUSPEND_DLY[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \horizontal_counter_reg[0]_8\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => \^horizontal_counter_reg[0]_3\(0)
    );
\OBJ[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \horizontal_counter_reg[0]_8\(0),
      I2 => \^vertical_counter_reg[8]_0\(4),
      I3 => \^vertical_counter_reg[8]_0\(5),
      I4 => \vertical_counter_reg_n_0_[7]\,
      I5 => \^vertical_counter_reg[8]_0\(6),
      O => \horizontal_counter_reg[0]_5\(0)
    );
\OBJ[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF0000"
    )
        port map (
      I0 => \OBJ_reg[0]\(4),
      I1 => \OBJ_reg[0]\(7),
      I2 => \OBJ_reg[0]\(5),
      I3 => \OBJ_reg[0]\(6),
      I4 => \^horizontal_counter_reg[0]_4\(0),
      I5 => \OBJ_reg[0]_0\(0),
      O => \OBJ_reg[4]\(0)
    );
\RAM_reg_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(2),
      I1 => \RAM_reg_i_13__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => RAM_reg_0(2),
      O => \horizontal_counter_reg[0]_6\(2)
    );
\RAM_reg_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => RAM_reg_0(2),
      O => \vertical_counter_reg[3]_0\(2)
    );
\RAM_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(1),
      I1 => \RAM_reg_i_13__0_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => RAM_reg_0(1),
      O => \horizontal_counter_reg[0]_6\(1)
    );
\RAM_reg_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => O(3),
      I1 => \^q\(1),
      I2 => RAM_reg_0(3),
      O => \horizontal_counter_reg[2]_4\(3)
    );
\RAM_reg_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => RAM_reg_0(1),
      O => \vertical_counter_reg[3]_0\(1)
    );
\RAM_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(0),
      I1 => \RAM_reg_i_13__0_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => RAM_reg_0(0),
      O => \horizontal_counter_reg[0]_6\(0)
    );
\RAM_reg_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => O(2),
      I1 => \^q\(1),
      I2 => RAM_reg_0(2),
      O => \horizontal_counter_reg[2]_4\(2)
    );
\RAM_reg_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => RAM_reg_0(0),
      O => \vertical_counter_reg[3]_0\(0)
    );
RAM_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(6),
      I1 => \vertical_counter_reg_n_0_[7]\,
      I2 => \^vertical_counter_reg[8]_0\(5),
      I3 => \^vertical_counter_reg[8]_0\(4),
      O => \^vertical_counter_reg[6]_0\
    );
\RAM_reg_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8A8A8"
    )
        port map (
      I0 => hsync_reg_n_0,
      I1 => o_FRAMEPARITY_reg_n_0,
      I2 => RAM_reg_i_14_n_0,
      I3 => narrow_hsync_on_vsync_reg_n_0,
      I4 => \^q\(8),
      O => \RAM_reg_i_13__0_n_0\
    );
\RAM_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => O(1),
      I1 => \^q\(1),
      I2 => RAM_reg_0(1),
      O => \horizontal_counter_reg[2]_4\(1)
    );
RAM_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888080C0C0C0C"
    )
        port map (
      I0 => \vertical_counter[8]_i_6_n_0\,
      I1 => \^vertical_counter_reg[8]_0\(7),
      I2 => RAM_reg_i_15_n_0,
      I3 => \^vertical_counter_reg[8]_0\(1),
      I4 => \^vertical_counter_reg[8]_0\(2),
      I5 => \^vertical_counter_reg[8]_0\(3),
      O => RAM_reg_i_14_n_0
    );
\RAM_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => O(0),
      I1 => \^q\(1),
      I2 => RAM_reg_0(0),
      O => \horizontal_counter_reg[2]_4\(0)
    );
RAM_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \vertical_counter_reg_n_0_[7]\,
      I1 => \^vertical_counter_reg[8]_0\(4),
      I2 => \^vertical_counter_reg[8]_0\(6),
      I3 => \^vertical_counter_reg[8]_0\(5),
      O => RAM_reg_i_15_n_0
    );
\RAM_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^vertical_counter_reg[8]_0\(4),
      I2 => \^vertical_counter_reg[8]_0\(5),
      I3 => \vertical_counter_reg_n_0_[7]\,
      I4 => \^vertical_counter_reg[8]_0\(6),
      O => WEA(0)
    );
\RAM_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => RAM_reg(7),
      I1 => \^vertical_counter_reg[8]_0\(6),
      I2 => \vertical_counter_reg_n_0_[7]\,
      I3 => \^vertical_counter_reg[8]_0\(5),
      I4 => \^vertical_counter_reg[8]_0\(4),
      I5 => \OBJ_reg[0]\(7),
      O => ADDRARDADDR(7)
    );
\RAM_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \RAM_reg_i_13__0_n_0\,
      I1 => \^q\(0),
      I2 => RAM_reg_0(10),
      O => \horizontal_counter_reg[0]_6\(10)
    );
\RAM_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(3),
      I1 => \^q\(0),
      I2 => RAM_reg_0(10),
      O => \vertical_counter_reg[3]_0\(10)
    );
RAM_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => RAM_reg(6),
      I1 => \^vertical_counter_reg[8]_0\(6),
      I2 => \vertical_counter_reg_n_0_[7]\,
      I3 => \^vertical_counter_reg[8]_0\(5),
      I4 => \^vertical_counter_reg[8]_0\(4),
      I5 => \OBJ_reg[0]\(6),
      O => ADDRARDADDR(6)
    );
\RAM_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC5C"
    )
        port map (
      I0 => \RAM_reg_i_13__0_n_0\,
      I1 => RAM_reg_0(9),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \horizontal_counter_reg[0]_6\(9)
    );
\RAM_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => RAM_reg_0(11),
      O => \horizontal_counter_reg[2]_4\(4)
    );
\RAM_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(2),
      I1 => \^q\(0),
      I2 => RAM_reg_0(9),
      O => \vertical_counter_reg[3]_0\(9)
    );
RAM_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => RAM_reg(5),
      I1 => \^vertical_counter_reg[8]_0\(6),
      I2 => \vertical_counter_reg_n_0_[7]\,
      I3 => \^vertical_counter_reg[8]_0\(5),
      I4 => \^vertical_counter_reg[8]_0\(4),
      I5 => \OBJ_reg[0]\(5),
      O => ADDRARDADDR(5)
    );
\RAM_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC5C"
    )
        port map (
      I0 => \RAM_reg_i_13__0_n_0\,
      I1 => RAM_reg_0(8),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \horizontal_counter_reg[0]_6\(8)
    );
\RAM_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(1),
      I1 => \^q\(0),
      I2 => RAM_reg_0(8),
      O => \vertical_counter_reg[3]_0\(8)
    );
RAM_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => RAM_reg(4),
      I1 => \^vertical_counter_reg[8]_0\(6),
      I2 => \vertical_counter_reg_n_0_[7]\,
      I3 => \^vertical_counter_reg[8]_0\(5),
      I4 => \^vertical_counter_reg[8]_0\(4),
      I5 => \OBJ_reg[0]\(4),
      O => ADDRARDADDR(4)
    );
\RAM_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC5C"
    )
        port map (
      I0 => \RAM_reg_i_13__0_n_0\,
      I1 => RAM_reg_0(7),
      I2 => \^q\(0),
      I3 => \vertical_counter_reg_n_0_[7]\,
      O => \horizontal_counter_reg[0]_6\(7)
    );
\RAM_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(0),
      I1 => \^q\(0),
      I2 => RAM_reg_0(7),
      O => \vertical_counter_reg[3]_0\(7)
    );
RAM_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => RAM_reg(3),
      I1 => \^vertical_counter_reg[8]_0\(6),
      I2 => \vertical_counter_reg_n_0_[7]\,
      I3 => \^vertical_counter_reg[8]_0\(5),
      I4 => \^vertical_counter_reg[8]_0\(4),
      I5 => \OBJ_reg[0]\(3),
      O => ADDRARDADDR(3)
    );
\RAM_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(6),
      I1 => \RAM_reg_i_13__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => RAM_reg_0(6),
      O => \horizontal_counter_reg[0]_6\(6)
    );
\RAM_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(0),
      I2 => RAM_reg_0(6),
      O => \vertical_counter_reg[3]_0\(6)
    );
RAM_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => RAM_reg(2),
      I1 => \^vertical_counter_reg[8]_0\(6),
      I2 => \vertical_counter_reg_n_0_[7]\,
      I3 => \^vertical_counter_reg[8]_0\(5),
      I4 => \^vertical_counter_reg[8]_0\(4),
      I5 => \OBJ_reg[0]\(2),
      O => ADDRARDADDR(2)
    );
\RAM_reg_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B00"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(5),
      I1 => \RAM_reg_i_13__0_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(0),
      I4 => RAM_reg_0(5),
      O => \horizontal_counter_reg[0]_6\(5)
    );
\RAM_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(0),
      I2 => RAM_reg_0(5),
      O => \vertical_counter_reg[3]_0\(5)
    );
RAM_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => RAM_reg(1),
      I1 => \^vertical_counter_reg[8]_0\(6),
      I2 => \vertical_counter_reg_n_0_[7]\,
      I3 => \^vertical_counter_reg[8]_0\(5),
      I4 => \^vertical_counter_reg[8]_0\(4),
      I5 => \OBJ_reg[0]\(1),
      O => ADDRARDADDR(1)
    );
\RAM_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(4),
      I1 => \RAM_reg_i_13__0_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(0),
      I4 => RAM_reg_0(4),
      O => \horizontal_counter_reg[0]_6\(4)
    );
\RAM_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(0),
      I2 => RAM_reg_0(4),
      O => \vertical_counter_reg[3]_0\(4)
    );
RAM_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => RAM_reg(0),
      I1 => \^vertical_counter_reg[8]_0\(6),
      I2 => \vertical_counter_reg_n_0_[7]\,
      I3 => \^vertical_counter_reg[8]_0\(5),
      I4 => \^vertical_counter_reg[8]_0\(4),
      I5 => \OBJ_reg[0]\(0),
      O => ADDRARDADDR(0)
    );
\RAM_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(3),
      I1 => \RAM_reg_i_13__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(0),
      I4 => RAM_reg_0(3),
      O => \horizontal_counter_reg[0]_6\(3)
    );
\RAM_reg_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => RAM_reg_0(3),
      O => \vertical_counter_reg[3]_0\(3)
    );
\ROW_ADDR[0]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[0]_rep\,
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => CHACS_n,
      I4 => RAM_reg_0(1),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_7\
    );
\ROW_ADDR[0]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[0]_rep\,
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => CHACS_n,
      I4 => RAM_reg_0(1),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_8\
    );
\ROW_ADDR[0]_rep__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[0]_rep\,
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => CHACS_n,
      I4 => RAM_reg_0(1),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_9\
    );
\ROW_ADDR[0]_rep__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[0]_rep\,
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => CHACS_n,
      I4 => RAM_reg_0(1),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_10\
    );
\ROW_ADDR[0]_rep__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[0]_rep\,
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => CHACS_n,
      I4 => RAM_reg_0(1),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_11\
    );
\ROW_ADDR[0]_rep__5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[0]_rep\,
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => CHACS_n,
      I4 => RAM_reg_0(1),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_12\
    );
\ROW_ADDR[0]_rep__6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[0]_rep\,
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => CHACS_n,
      I4 => RAM_reg_0(1),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_13\
    );
\ROW_ADDR[0]_rep_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[0]_rep\,
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => CHACS_n,
      I4 => RAM_reg_0(1),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_6\
    );
\ROW_ADDR[7]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFFB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[7]_rep\,
      I1 => \^q\(1),
      I2 => \^vertical_counter_reg[8]_0\(4),
      I3 => CHACS_n,
      I4 => RAM_reg_0(8),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_15\
    );
\ROW_ADDR[7]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFFB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[7]_rep\,
      I1 => \^q\(1),
      I2 => \^vertical_counter_reg[8]_0\(4),
      I3 => CHACS_n,
      I4 => RAM_reg_0(8),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_16\
    );
\ROW_ADDR[7]_rep__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFFB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[7]_rep\,
      I1 => \^q\(1),
      I2 => \^vertical_counter_reg[8]_0\(4),
      I3 => CHACS_n,
      I4 => RAM_reg_0(8),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_17\
    );
\ROW_ADDR[7]_rep__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFFB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[7]_rep\,
      I1 => \^q\(1),
      I2 => \^vertical_counter_reg[8]_0\(4),
      I3 => CHACS_n,
      I4 => RAM_reg_0(8),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_18\
    );
\ROW_ADDR[7]_rep__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFFB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[7]_rep\,
      I1 => \^q\(1),
      I2 => \^vertical_counter_reg[8]_0\(4),
      I3 => CHACS_n,
      I4 => RAM_reg_0(8),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_19\
    );
\ROW_ADDR[7]_rep__5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFFB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[7]_rep\,
      I1 => \^q\(1),
      I2 => \^vertical_counter_reg[8]_0\(4),
      I3 => CHACS_n,
      I4 => RAM_reg_0(8),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_20\
    );
\ROW_ADDR[7]_rep__6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFFB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[7]_rep\,
      I1 => \^q\(1),
      I2 => \^vertical_counter_reg[8]_0\(4),
      I3 => CHACS_n,
      I4 => RAM_reg_0(8),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_21\
    );
\ROW_ADDR[7]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFFB8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[7]_rep\,
      I1 => \^q\(1),
      I2 => \^vertical_counter_reg[8]_0\(4),
      I3 => CHACS_n,
      I4 => RAM_reg_0(8),
      I5 => \ROW_ADDR_reg[7]_rep__6\,
      O => \horizontal_counter_reg[1]_14\
    );
\ROW_ADDR_reg[1]_rep_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ROW_ADDR_reg[1]_rep\,
      I1 => \ROW_ADDR_reg[1]_rep_0\,
      O => charram_addr(0),
      S => \^q\(1)
    );
\ROW_ADDR_reg[2]_rep_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ROW_ADDR_reg[2]_rep\,
      I1 => \ROW_ADDR_reg[2]_rep_0\,
      O => charram_addr(1),
      S => \^q\(1)
    );
\ROW_ADDR_reg[3]_rep_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ROW_ADDR_reg[3]_rep\,
      I1 => \ROW_ADDR_reg[3]_rep_0\,
      O => charram_addr(2),
      S => \^q\(1)
    );
\ROW_ADDR_reg[4]_rep_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ROW_ADDR_reg[4]_rep\,
      I1 => \ROW_ADDR_reg[4]_rep_0\,
      O => charram_addr(3),
      S => \^q\(1)
    );
\ROW_ADDR_reg[5]_rep_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ROW_ADDR_reg[5]_rep\,
      I1 => \ROW_ADDR_reg[5]_rep_0\,
      O => charram_addr(4),
      S => \^q\(1)
    );
\ROW_ADDR_reg[6]_rep_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ROW_ADDR_reg[6]_rep\,
      I1 => \ROW_ADDR_reg[6]_rep_0\,
      O => charram_addr(5),
      S => \^q\(1)
    );
TIMING_A_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7000"
    )
        port map (
      I0 => \^vblankh_n\,
      I1 => \^q\(8),
      I2 => \horizontal_counter[8]_i_4_n_0\,
      I3 => \horizontal_counter_reg[0]_8\(0),
      I4 => \TIMING_A__0\,
      O => o_VBLANKH_n_reg_2
    );
TIMING_E_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^vblank\,
      I1 => TIMING_D,
      O => TIMING_E0
    );
\TMAB_VSCROLL_VALUE[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \horizontal_counter_reg[0]_8\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \horizontal_counter_reg[1]_3\(0)
    );
\TMA_HSCROLL_VALUE[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \horizontal_counter_reg[0]_8\(0),
      I3 => \^q\(1),
      I4 => \RAM_reg_i_13__0_n_0\,
      O => \horizontal_counter_reg[1]_2\(0)
    );
\TMA_HSCROLL_VALUE[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \horizontal_counter_reg[0]_8\(0),
      I3 => \^q\(0),
      I4 => \RAM_reg_i_13__0_n_0\,
      O => \horizontal_counter_reg[1]_2\(1)
    );
\TMB_HSCROLL_VALUE[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \horizontal_counter_reg[0]_8\(0),
      I2 => \^q\(0),
      I3 => \RAM_reg_i_13__0_n_0\,
      I4 => \^q\(2),
      O => \horizontal_counter_reg[0]_2\(0)
    );
\TMB_HSCROLL_VALUE[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \horizontal_counter_reg[0]_8\(0),
      I3 => \RAM_reg_i_13__0_n_0\,
      I4 => \^q\(2),
      O => \horizontal_counter_reg[0]_2\(1)
    );
\async_din[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => CHACS_n,
      O => \horizontal_counter_reg[1]_5\
    );
\attr_latch_en_sr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \horizontal_counter_reg[0]_8\(0),
      I1 => \^q\(0),
      O => \^horizontal_counter_reg[0]_4\(0)
    );
\buffer_x_screencounter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \horizontal_counter_reg[0]_8\(0),
      I2 => \buffer_x_screencounter_reg[0]\,
      O => \horizontal_counter_reg[0]_0\(0)
    );
\buffer_x_screencounter[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \horizontal_counter_reg[0]_8\(0),
      I1 => \^q\(0),
      O => E(0)
    );
\buffer_y_screencounter[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \horizontal_counter_reg[0]_8\(0),
      I1 => \^vblank\,
      O => o_VBLANK_n_reg_0(0)
    );
\buffer_y_screencounter[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \horizontal_counter_reg[0]_8\(0),
      I1 => \^q\(8),
      I2 => prev_hblank,
      O => \horizontal_counter_reg[8]_1\(0)
    );
charramu_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => CPU_LDS_n,
      I1 => dtack2_n_reg(0),
      I2 => charramu_en_reg,
      I3 => \^q\(0),
      I4 => charramu_en,
      O => async_uds_n_reg_0
    );
dtack2_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => CPU_LDS_n,
      I1 => dtack2_n_reg(0),
      I2 => charramu_en_reg,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \dtack2_n__0\,
      O => async_uds_n_reg
    );
end_of_line_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3000AAAA"
    )
        port map (
      I0 => end_of_line_reg_0,
      I1 => end_of_line_i_2_n_0,
      I2 => end_of_line_i_3_n_0,
      I3 => i_MRST_n,
      I4 => \horizontal_counter_reg[0]_8\(0),
      O => end_of_line_reg
    );
end_of_line_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => end_of_line_i_2_n_0
    );
end_of_line_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => end_of_line_i_3_n_0
    );
\horizontal_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => ABS_n1H
    );
\horizontal_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\horizontal_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => p_0_in(2)
    );
\horizontal_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => p_0_in(3)
    );
\horizontal_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => p_0_in(4)
    );
\horizontal_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => p_0_in(5)
    );
\horizontal_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^horizontal_counter_reg[0]_7\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => p_0_in(6)
    );
\horizontal_counter[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \^horizontal_counter_reg[0]_7\
    );
\horizontal_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \horizontal_counter[8]_i_4_n_0\,
      O => p_0_in(7)
    );
\horizontal_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \horizontal_counter[8]_i_3_n_0\,
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \horizontal_counter[8]_i_4_n_0\,
      I4 => \horizontal_counter_reg[0]_8\(0),
      I5 => i_MRST_n,
      O => \horizontal_counter[8]_i_1_n_0\
    );
\horizontal_counter[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \horizontal_counter[8]_i_4_n_0\,
      I4 => \^q\(4),
      I5 => \^q\(7),
      O => p_0_in(8)
    );
\horizontal_counter[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      O => \horizontal_counter[8]_i_3_n_0\
    );
\horizontal_counter[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \horizontal_counter[8]_i_4_n_0\
    );
\horizontal_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \horizontal_counter_reg[0]_8\(0),
      D => ABS_n1H,
      Q => \^q\(0),
      R => \horizontal_counter[8]_i_1_n_0\
    );
\horizontal_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \horizontal_counter_reg[0]_8\(0),
      D => p_0_in(1),
      Q => \^q\(1),
      R => \horizontal_counter[8]_i_1_n_0\
    );
\horizontal_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \horizontal_counter_reg[0]_8\(0),
      D => p_0_in(2),
      Q => \^q\(2),
      R => \horizontal_counter[8]_i_1_n_0\
    );
\horizontal_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \horizontal_counter_reg[0]_8\(0),
      D => p_0_in(3),
      Q => \^q\(3),
      R => \horizontal_counter[8]_i_1_n_0\
    );
\horizontal_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \horizontal_counter_reg[0]_8\(0),
      D => p_0_in(4),
      Q => \^q\(4),
      R => \horizontal_counter[8]_i_1_n_0\
    );
\horizontal_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \horizontal_counter_reg[0]_8\(0),
      D => p_0_in(5),
      Q => \^q\(5),
      R => \horizontal_counter[8]_i_1_n_0\
    );
\horizontal_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \horizontal_counter_reg[0]_8\(0),
      D => p_0_in(6),
      Q => \^q\(6),
      R => \horizontal_counter[8]_i_1_n_0\
    );
\horizontal_counter_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \horizontal_counter_reg[0]_8\(0),
      D => p_0_in(7),
      Q => \^q\(7),
      S => \horizontal_counter[8]_i_1_n_0\
    );
\horizontal_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \horizontal_counter_reg[0]_8\(0),
      D => p_0_in(8),
      Q => \^q\(8),
      R => \horizontal_counter[8]_i_1_n_0\
    );
hsync_clken_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEEEEEEEEEEEEEE"
    )
        port map (
      I0 => hsync_clken_n_reg_n_0,
      I1 => hsync_clken_n_i_2_n_0,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => hsync_clken_n_i_3_n_0,
      I5 => hsync_clken_n_i_4_n_0,
      O => hsync_clken_n_i_1_n_0
    );
hsync_clken_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \horizontal_counter_reg[0]_8\(0),
      I1 => i_MRST_n,
      O => hsync_clken_n_i_2_n_0
    );
hsync_clken_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => hsync_clken_n_i_3_n_0
    );
hsync_clken_n_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => i_MRST_n,
      I1 => \horizontal_counter_reg[0]_8\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      O => hsync_clken_n_i_4_n_0
    );
hsync_clken_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => hsync_clken_n_i_1_n_0,
      Q => hsync_clken_n_reg_n_0,
      R => '0'
    );
hsync_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00002000"
    )
        port map (
      I0 => hsync_i_2_n_0,
      I1 => hsync_i_3_n_0,
      I2 => \horizontal_counter_reg[0]_8\(0),
      I3 => \^q\(5),
      I4 => \^q\(6),
      I5 => hsync_reg_n_0,
      O => hsync_i_1_n_0
    );
hsync_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => hsync_i_2_n_0
    );
hsync_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => hsync_i_3_n_0
    );
hsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => hsync_i_1_n_0,
      Q => hsync_reg_n_0,
      R => SR(0)
    );
\hzoom_acc[9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \hzoom_acc[9]_i_4\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \horizontal_counter_reg[1]_1\
    );
\hzoom_acc[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \hzoom_acc[9]_i_4_0\,
      O => \horizontal_counter_reg[1]_4\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(5),
      O => DI(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q\(8),
      I1 => \_inferred__2/i__carry__0\(8),
      I2 => \^q\(2),
      I3 => \_inferred__2/i__carry__0_0\(5),
      O => \horizontal_counter_reg[8]_0\(1)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \_inferred__2/i__carry__0\(7),
      I4 => \^q\(2),
      I5 => \_inferred__2/i__carry__0_0\(4),
      O => \horizontal_counter_reg[8]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \_inferred__2/i__carry__0\(6),
      I2 => \^q\(2),
      I3 => \_inferred__2/i__carry__0_0\(3),
      O => \horizontal_counter_reg[6]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \_inferred__2/i__carry__0\(5),
      I2 => \^q\(2),
      I3 => \_inferred__2/i__carry__0_0\(2),
      O => \horizontal_counter_reg[6]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \_inferred__2/i__carry__0\(4),
      I2 => \^q\(2),
      I3 => \_inferred__2/i__carry__0_0\(1),
      O => \horizontal_counter_reg[6]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \_inferred__2/i__carry__0\(3),
      I2 => \^q\(2),
      I3 => \_inferred__2/i__carry__0_0\(0),
      O => \horizontal_counter_reg[6]_0\(0)
    );
narrow_hsync_on_vsync_clken_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFAFACAFAFA"
    )
        port map (
      I0 => narrow_hsync_on_vsync_clken_n_reg_n_0,
      I1 => narrow_hsync_on_vsync_clken_n_i_2_n_0,
      I2 => hsync_clken_n_i_2_n_0,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => narrow_hsync_on_vsync_clken_n_i_1_n_0
    );
narrow_hsync_on_vsync_clken_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => narrow_hsync_on_vsync_clken_n_i_2_n_0
    );
narrow_hsync_on_vsync_clken_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => narrow_hsync_on_vsync_clken_n_i_1_n_0,
      Q => narrow_hsync_on_vsync_clken_n_reg_n_0,
      R => '0'
    );
narrow_hsync_on_vsync_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0040"
    )
        port map (
      I0 => \^q\(4),
      I1 => \horizontal_counter_reg[0]_8\(0),
      I2 => \horizontal_counter[8]_i_4_n_0\,
      I3 => narrow_hsync_on_vsync_i_2_n_0,
      I4 => narrow_hsync_on_vsync_reg_n_0,
      O => narrow_hsync_on_vsync_i_1_n_0
    );
narrow_hsync_on_vsync_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFBF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => narrow_hsync_on_vsync_i_2_n_0
    );
narrow_hsync_on_vsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => narrow_hsync_on_vsync_i_1_n_0,
      Q => narrow_hsync_on_vsync_reg_n_0,
      R => SR(0)
    );
o_AXI_CPU_VBLANK_IRQ_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vblank\,
      O => o_AXI_CPU_VBLANK_IRQ
    );
o_FRAMEPARITY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \vertical_counter[8]_i_5_n_0\,
      I1 => o_FRAMEPARITY_i_2_n_0,
      I2 => \vertical_counter[7]_i_2_n_0\,
      I3 => \^vertical_counter_reg[8]_0\(7),
      I4 => \^vertical_counter_reg[6]_0\,
      I5 => o_FRAMEPARITY_reg_n_0,
      O => o_FRAMEPARITY_i_1_n_0
    );
o_FRAMEPARITY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => i_MRST_n,
      I1 => \horizontal_counter_reg[0]_8\(0),
      I2 => \vertical_counter[8]_i_4_n_0\,
      O => o_FRAMEPARITY_i_2_n_0
    );
o_FRAMEPARITY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => o_FRAMEPARITY_i_1_n_0,
      Q => o_FRAMEPARITY_reg_n_0,
      R => '0'
    );
o_PIXELLATCH_WAIT_n_inv_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77770070"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => o_PIXELLATCH_WAIT_n_reg_inv(1),
      I3 => o_PIXELLATCH_WAIT_n_reg_inv(0),
      I4 => CO(0),
      O => \^horizontal_counter_reg[1]_0\
    );
\o_TILELINEADDR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(1),
      I1 => \vertical_tile_addr_carry__0\(1),
      I2 => \vertical_tile_addr_carry__0\(0),
      I3 => \^vertical_counter_reg[8]_0\(0),
      O => D(0)
    );
\o_TILELINEADDR[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996966696669666"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(2),
      I1 => \vertical_tile_addr_carry__0\(2),
      I2 => \vertical_tile_addr_carry__0\(1),
      I3 => \^vertical_counter_reg[8]_0\(1),
      I4 => \vertical_tile_addr_carry__0\(0),
      I5 => \^vertical_counter_reg[8]_0\(0),
      O => D(1)
    );
o_VBLANKH_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => o_VBLANK_n_i_2_n_0,
      I1 => \vertical_counter[8]_i_5_n_0\,
      I2 => o_FRAMEPARITY_i_2_n_0,
      I3 => \^vblankh_n\,
      O => o_VBLANKH_n_i_1_n_0
    );
o_VBLANKH_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => o_VBLANKH_n_i_1_n_0,
      Q => \^vblankh_n\,
      R => '0'
    );
o_VBLANK_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \vertical_counter[8]_i_5_n_0\,
      I1 => o_FRAMEPARITY_i_2_n_0,
      I2 => o_VBLANK_n_i_2_n_0,
      I3 => \^vblank\,
      O => o_VBLANK_n_i_1_n_0
    );
o_VBLANK_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(7),
      I1 => \^vertical_counter_reg[8]_0\(4),
      I2 => \vertical_counter[7]_i_2_n_0\,
      I3 => \^vertical_counter_reg[8]_0\(5),
      I4 => \vertical_counter_reg_n_0_[7]\,
      I5 => \^vertical_counter_reg[8]_0\(6),
      O => o_VBLANK_n_i_2_n_0
    );
o_VBLANK_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => o_VBLANK_n_i_1_n_0,
      Q => \^vblank\,
      R => '0'
    );
\obj_priority[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \horizontal_counter_reg[0]_8\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \horizontal_counter_reg[2]_0\(0)
    );
\sprite_engine_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACAFFCFCFCFCF"
    )
        port map (
      I0 => \sprite_engine_state[0]_i_2_0\,
      I1 => \^horizontal_counter_reg[1]_0\,
      I2 => \hzoom_acc[9]_i_4\,
      I3 => \^o_vblankh_n_reg_0\,
      I4 => \^o_vblankh_n_reg_1\,
      I5 => \^horizontal_counter_reg[0]_7\,
      O => hsize_parity_reg
    );
\sprite_engine_state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0000000C000800"
    )
        port map (
      I0 => \^o_vblankh_n_reg_1\,
      I1 => \sprite_engine_state[0]_i_2\,
      I2 => \sprite_engine_state[0]_i_2_1\,
      I3 => \^horizontal_counter_reg[0]_7\,
      I4 => \^o_vblankh_n_reg_0\,
      I5 => \hzoom_acc[9]_i_4_0\,
      O => \sprite_engine_state_reg[1]_0\
    );
\sprite_engine_state[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vblankh_n\,
      I1 => DMA_4H_CLKD_n_reg,
      O => \^o_vblankh_n_reg_0\
    );
\sprite_engine_state[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \sprite_engine_state[0]_i_2\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \sprite_engine_state_reg[1]\
    );
\sprite_engine_state[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^vblankh_n\,
      I1 => \^q\(8),
      I2 => DMA_4H_CLKD_n_reg,
      I3 => \sprite_engine_state[2]_i_9\(0),
      O => \^o_vblankh_n_reg_1\
    );
start_of_frame_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3000AAAA"
    )
        port map (
      I0 => start_of_frame_reg_0,
      I1 => \^vertical_counter_reg[8]_0\(7),
      I2 => vsync_dlyd,
      I3 => i_MRST_n,
      I4 => \horizontal_counter_reg[0]_8\(0),
      O => start_of_frame_reg
    );
\vertical_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(0),
      O => \p_0_in__0\(0)
    );
\vertical_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(0),
      I1 => \^vertical_counter_reg[8]_0\(1),
      O => \p_0_in__0\(1)
    );
\vertical_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(2),
      I1 => \^vertical_counter_reg[8]_0\(1),
      I2 => \^vertical_counter_reg[8]_0\(0),
      O => \p_0_in__0\(2)
    );
\vertical_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(3),
      I1 => \^vertical_counter_reg[8]_0\(0),
      I2 => \^vertical_counter_reg[8]_0\(1),
      I3 => \^vertical_counter_reg[8]_0\(2),
      O => \p_0_in__0\(3)
    );
\vertical_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(4),
      I1 => \^vertical_counter_reg[8]_0\(3),
      I2 => \^vertical_counter_reg[8]_0\(2),
      I3 => \^vertical_counter_reg[8]_0\(1),
      I4 => \^vertical_counter_reg[8]_0\(0),
      O => \p_0_in__0\(4)
    );
\vertical_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(5),
      I1 => \^vertical_counter_reg[8]_0\(4),
      I2 => \^vertical_counter_reg[8]_0\(0),
      I3 => \^vertical_counter_reg[8]_0\(1),
      I4 => \^vertical_counter_reg[8]_0\(2),
      I5 => \^vertical_counter_reg[8]_0\(3),
      O => \p_0_in__0\(5)
    );
\vertical_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(6),
      I1 => \vertical_counter[7]_i_2_n_0\,
      I2 => \^vertical_counter_reg[8]_0\(4),
      I3 => \^vertical_counter_reg[8]_0\(5),
      O => \p_0_in__0\(6)
    );
\vertical_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \vertical_counter_reg_n_0_[7]\,
      I1 => \^vertical_counter_reg[8]_0\(5),
      I2 => \^vertical_counter_reg[8]_0\(4),
      I3 => \vertical_counter[7]_i_2_n_0\,
      I4 => \^vertical_counter_reg[8]_0\(6),
      O => \p_0_in__0\(7)
    );
\vertical_counter[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(0),
      I1 => \^vertical_counter_reg[8]_0\(1),
      I2 => \^vertical_counter_reg[8]_0\(2),
      I3 => \^vertical_counter_reg[8]_0\(3),
      O => \vertical_counter[7]_i_2_n_0\
    );
\vertical_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \horizontal_counter_reg[0]_8\(0),
      I1 => \vertical_counter[8]_i_4_n_0\,
      I2 => \vertical_counter[8]_i_5_n_0\,
      I3 => i_MRST_n,
      O => \vertical_counter[8]_i_1_n_0\
    );
\vertical_counter[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \horizontal_counter_reg[0]_8\(0),
      I1 => \vertical_counter[8]_i_4_n_0\,
      O => vertical_counter
    );
\vertical_counter[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(7),
      I1 => \vertical_counter[8]_i_6_n_0\,
      I2 => \^vertical_counter_reg[8]_0\(3),
      I3 => \^vertical_counter_reg[8]_0\(2),
      I4 => \^vertical_counter_reg[8]_0\(1),
      I5 => \^vertical_counter_reg[8]_0\(0),
      O => \p_0_in__0\(8)
    );
\vertical_counter[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => hsync_clken_n_reg_n_0,
      I1 => o_FRAMEPARITY_reg_n_0,
      I2 => \vertical_counter[8]_i_7_n_0\,
      I3 => narrow_hsync_on_vsync_clken_n_reg_n_0,
      O => \vertical_counter[8]_i_4_n_0\
    );
\vertical_counter[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(5),
      I1 => \vertical_counter_reg_n_0_[7]\,
      I2 => \^vertical_counter_reg[8]_0\(6),
      I3 => \^vertical_counter_reg[8]_0\(4),
      I4 => \vertical_counter[7]_i_2_n_0\,
      I5 => \^vertical_counter_reg[8]_0\(7),
      O => \vertical_counter[8]_i_5_n_0\
    );
\vertical_counter[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(4),
      I1 => \^vertical_counter_reg[8]_0\(6),
      I2 => \vertical_counter_reg_n_0_[7]\,
      I3 => \^vertical_counter_reg[8]_0\(5),
      O => \vertical_counter[8]_i_6_n_0\
    );
\vertical_counter[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0505000000050"
    )
        port map (
      I0 => \vertical_counter[8]_i_8_n_0\,
      I1 => \^vertical_counter_reg[8]_0\(0),
      I2 => \^vertical_counter_reg[8]_0\(7),
      I3 => \vertical_counter[8]_i_9_n_0\,
      I4 => \^vertical_counter_reg[8]_0\(3),
      I5 => \vertical_counter[8]_i_6_n_0\,
      O => \vertical_counter[8]_i_7_n_0\
    );
\vertical_counter[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => RAM_reg_i_15_n_0,
      I1 => \^vertical_counter_reg[8]_0\(1),
      I2 => \^vertical_counter_reg[8]_0\(2),
      I3 => \^vertical_counter_reg[8]_0\(3),
      O => \vertical_counter[8]_i_8_n_0\
    );
\vertical_counter[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^vertical_counter_reg[8]_0\(2),
      I1 => \^vertical_counter_reg[8]_0\(1),
      I2 => \^vertical_counter_reg[8]_0\(0),
      O => \vertical_counter[8]_i_9_n_0\
    );
\vertical_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => vertical_counter,
      D => \p_0_in__0\(0),
      Q => \^vertical_counter_reg[8]_0\(0),
      R => \vertical_counter[8]_i_1_n_0\
    );
\vertical_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => vertical_counter,
      D => \p_0_in__0\(1),
      Q => \^vertical_counter_reg[8]_0\(1),
      R => \vertical_counter[8]_i_1_n_0\
    );
\vertical_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => vertical_counter,
      D => \p_0_in__0\(2),
      Q => \^vertical_counter_reg[8]_0\(2),
      R => \vertical_counter[8]_i_1_n_0\
    );
\vertical_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => vertical_counter,
      D => \p_0_in__0\(3),
      Q => \^vertical_counter_reg[8]_0\(3),
      S => \vertical_counter[8]_i_1_n_0\
    );
\vertical_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => vertical_counter,
      D => \p_0_in__0\(4),
      Q => \^vertical_counter_reg[8]_0\(4),
      S => \vertical_counter[8]_i_1_n_0\
    );
\vertical_counter_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => vertical_counter,
      D => \p_0_in__0\(5),
      Q => \^vertical_counter_reg[8]_0\(5),
      S => \vertical_counter[8]_i_1_n_0\
    );
\vertical_counter_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => vertical_counter,
      D => \p_0_in__0\(6),
      Q => \^vertical_counter_reg[8]_0\(6),
      S => \vertical_counter[8]_i_1_n_0\
    );
\vertical_counter_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => vertical_counter,
      D => \p_0_in__0\(7),
      Q => \vertical_counter_reg_n_0_[7]\,
      S => \vertical_counter[8]_i_1_n_0\
    );
\vertical_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => vertical_counter,
      D => \p_0_in__0\(8),
      Q => \^vertical_counter_reg[8]_0\(7),
      R => \vertical_counter[8]_i_1_n_0\
    );
\vertical_tile_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vertical_counter_reg_n_0_[7]\,
      I1 => \vertical_tile_addr_carry__0\(3),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_tmds_encoder is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \disparity_acc_reg[2]_0\ : out STD_LOGIC;
    \disparity_acc_reg[3]_0\ : out STD_LOGIC;
    \disparity_acc_reg[0]_0\ : out STD_LOGIC;
    \disparity_acc_reg[1]_0\ : out STD_LOGIC;
    \o_TMDS_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \disparity_acc[3]_i_4__1_0\ : in STD_LOGIC;
    \disparity_acc_reg[3]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \disparity_acc_reg[3]_2\ : in STD_LOGIC;
    \disparity_acc_reg[3]_3\ : in STD_LOGIC;
    \disparity_acc_reg[1]_1\ : in STD_LOGIC;
    \disparity_acc_reg[1]_2\ : in STD_LOGIC;
    \disparity_acc_reg[1]_3\ : in STD_LOGIC;
    \disparity_acc_reg[3]_4\ : in STD_LOGIC;
    \disparity_acc_reg[3]_5\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk27mcen : in STD_LOGIC;
    i_EMU_MCLK : in STD_LOGIC;
    \o_TMDS_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_tmds_encoder : entity is "tmds_encoder";
end termprj_top_gfx_top_0_0_tmds_encoder;

architecture STRUCTURE of termprj_top_gfx_top_0_0_tmds_encoder is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \disparity_acc[1]_i_6_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_10_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \disparity_acc[3]_i_9_n_0\ : STD_LOGIC;
  signal disparity_acc_new : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^disparity_acc_reg[3]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \disparity_acc[1]_i_6\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \disparity_acc[2]_i_4__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \disparity_acc[3]_i_15\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \disparity_acc[3]_i_6__1\ : label is "soft_lutpair14";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \disparity_acc_reg[3]_0\ <= \^disparity_acc_reg[3]_0\;
\disparity_acc[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666633633333993"
    )
        port map (
      I0 => \^q\(0),
      I1 => \disparity_acc[1]_i_6_n_0\,
      I2 => \disparity_acc_reg[1]_3\,
      I3 => \^disparity_acc_reg[3]_0\,
      I4 => \disparity_acc_reg[1]_2\,
      I5 => \disparity_acc_reg[1]_1\,
      O => \disparity_acc_reg[0]_0\
    );
\disparity_acc[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \disparity_acc[3]_i_4__1_0\,
      O => \disparity_acc[1]_i_6_n_0\
    );
\disparity_acc[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \disparity_acc_reg[3]_1\,
      O => \disparity_acc_reg[2]_0\
    );
\disparity_acc[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7575755175517575"
    )
        port map (
      I0 => \disparity_acc[1]_i_6_n_0\,
      I1 => \^q\(0),
      I2 => \disparity_acc_reg[1]_1\,
      I3 => \disparity_acc_reg[1]_2\,
      I4 => \^disparity_acc_reg[3]_0\,
      I5 => \disparity_acc_reg[1]_3\,
      O => \disparity_acc[3]_i_10_n_0\
    );
\disparity_acc[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \disparity_acc_reg[1]_0\
    );
\disparity_acc[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A95656A9A9A9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \disparity_acc_reg[1]_3\,
      I2 => \disparity_acc_reg[3]_2\,
      I3 => \disparity_acc_reg[3]_4\,
      I4 => \disparity_acc_reg[3]_5\,
      I5 => \^q\(2),
      O => \disparity_acc[3]_i_3__1_n_0\
    );
\disparity_acc[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42424DB2D4D4DB24"
    )
        port map (
      I0 => \disparity_acc[3]_i_9_n_0\,
      I1 => \disparity_acc[3]_i_10_n_0\,
      I2 => \disparity_acc_reg[3]_1\,
      I3 => \^q\(3),
      I4 => \disparity_acc_reg[3]_3\,
      I5 => \^q\(2),
      O => \disparity_acc[3]_i_4__1_n_0\
    );
\disparity_acc[3]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \disparity_acc_reg[3]_1\,
      O => \^disparity_acc_reg[3]_0\
    );
\disparity_acc[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \disparity_acc[3]_i_4__1_0\,
      O => \disparity_acc[3]_i_9_n_0\
    );
\disparity_acc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\disparity_acc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\disparity_acc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\disparity_acc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => disparity_acc_new(3),
      Q => \^q\(3),
      R => SR(0)
    );
\disparity_acc_reg[3]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \disparity_acc[3]_i_3__1_n_0\,
      I1 => \disparity_acc[3]_i_4__1_n_0\,
      O => disparity_acc_new(3),
      S => \disparity_acc_reg[3]_2\
    );
\o_TMDS_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[9]_1\(0),
      Q => \o_TMDS_reg[9]_0\(0),
      R => '0'
    );
\o_TMDS_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[9]_1\(1),
      Q => \o_TMDS_reg[9]_0\(1),
      R => '0'
    );
\o_TMDS_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[9]_1\(2),
      Q => \o_TMDS_reg[9]_0\(2),
      R => '0'
    );
\o_TMDS_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[9]_1\(3),
      Q => \o_TMDS_reg[9]_0\(3),
      R => '0'
    );
\o_TMDS_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[9]_1\(4),
      Q => \o_TMDS_reg[9]_0\(4),
      R => '0'
    );
\o_TMDS_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[9]_1\(5),
      Q => \o_TMDS_reg[9]_0\(5),
      R => '0'
    );
\o_TMDS_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[9]_1\(6),
      Q => \o_TMDS_reg[9]_0\(6),
      R => '0'
    );
\o_TMDS_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[9]_1\(7),
      Q => \o_TMDS_reg[9]_0\(7),
      R => '0'
    );
\o_TMDS_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[9]_1\(8),
      Q => \o_TMDS_reg[9]_0\(8),
      R => '0'
    );
\o_TMDS_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[9]_1\(9),
      Q => \o_TMDS_reg[9]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_tmds_encoder_2 is
  port (
    \disparity_acc_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_TMDS_reg[3]_0\ : out STD_LOGIC;
    \o_TMDS_reg[1]_0\ : out STD_LOGIC;
    \o_TMDS_reg[7]_0\ : out STD_LOGIC;
    \o_TMDS_reg[5]_0\ : out STD_LOGIC;
    \o_TMDS_reg[0]_0\ : out STD_LOGIC;
    \o_TMDS_reg[8]_0\ : out STD_LOGIC;
    \o_TMDS_reg[6]_0\ : out STD_LOGIC;
    \o_TMDS_reg[4]_0\ : out STD_LOGIC;
    \o_TMDS_reg[2]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk27mcen : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    \o_TMDS_reg[3]_1\ : in STD_LOGIC;
    \o_TMDS_reg[1]_1\ : in STD_LOGIC;
    \o_TMDS_reg[7]_1\ : in STD_LOGIC;
    \o_TMDS_reg[5]_1\ : in STD_LOGIC;
    \o_TMDS_reg[0]_1\ : in STD_LOGIC;
    \o_TMDS_reg[8]_1\ : in STD_LOGIC;
    \o_TMDS_reg[6]_1\ : in STD_LOGIC;
    \o_TMDS_reg[4]_1\ : in STD_LOGIC;
    \o_TMDS_reg[2]_1\ : in STD_LOGIC;
    hdmi_de : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_tmds_encoder_2 : entity is "tmds_encoder";
end termprj_top_gfx_top_0_0_tmds_encoder_2;

architecture STRUCTURE of termprj_top_gfx_top_0_0_tmds_encoder_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \o_TMDS[2]_i_1_n_0\ : STD_LOGIC;
  signal \^o_tmds_reg[2]_0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \o_TMDS_reg[2]_0\ <= \^o_tmds_reg[2]_0\;
\disparity_acc[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \disparity_acc_reg[1]_0\
    );
\disparity_acc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\disparity_acc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\disparity_acc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\disparity_acc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
\o_TMDS[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FAA"
    )
        port map (
      I0 => \^o_tmds_reg[2]_0\,
      I1 => \o_TMDS_reg[2]_1\,
      I2 => hdmi_de,
      I3 => clk27mcen,
      O => \o_TMDS[2]_i_1_n_0\
    );
\o_TMDS_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[0]_1\,
      Q => \o_TMDS_reg[0]_0\,
      R => '0'
    );
\o_TMDS_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[1]_1\,
      Q => \o_TMDS_reg[1]_0\,
      R => '0'
    );
\o_TMDS_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \o_TMDS[2]_i_1_n_0\,
      Q => \^o_tmds_reg[2]_0\,
      R => '0'
    );
\o_TMDS_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[3]_1\,
      Q => \o_TMDS_reg[3]_0\,
      R => SR(0)
    );
\o_TMDS_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[4]_1\,
      Q => \o_TMDS_reg[4]_0\,
      S => '0'
    );
\o_TMDS_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[5]_1\,
      Q => \o_TMDS_reg[5]_0\,
      R => '0'
    );
\o_TMDS_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[6]_1\,
      Q => \o_TMDS_reg[6]_0\,
      S => '0'
    );
\o_TMDS_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[7]_1\,
      Q => \o_TMDS_reg[7]_0\,
      R => '0'
    );
\o_TMDS_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[8]_1\,
      Q => \o_TMDS_reg[8]_0\,
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_tmds_encoder_3 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \disparity_acc_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \disparity_acc_reg[2]_0\ : out STD_LOGIC;
    \disparity_acc_reg[1]_1\ : out STD_LOGIC;
    o_TMDS : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk27mcen : in STD_LOGIC;
    hdmi_de : in STD_LOGIC;
    \disparity_acc_reg[2]_1\ : in STD_LOGIC;
    \disparity_acc_reg[2]_2\ : in STD_LOGIC;
    \disparity_acc_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    \o_TMDS_reg[5]_0\ : in STD_LOGIC;
    \o_TMDS_reg[3]_0\ : in STD_LOGIC;
    \o_TMDS_reg[0]_0\ : in STD_LOGIC;
    \o_TMDS_reg[7]_0\ : in STD_LOGIC;
    \o_TMDS_reg[1]_0\ : in STD_LOGIC;
    \o_TMDS_reg[6]_0\ : in STD_LOGIC;
    \o_TMDS_reg[8]_0\ : in STD_LOGIC;
    \o_TMDS_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_tmds_encoder_3 : entity is "tmds_encoder";
end termprj_top_gfx_top_0_0_tmds_encoder_3;

architecture STRUCTURE of termprj_top_gfx_top_0_0_tmds_encoder_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \disparity_acc[0]_i_1_n_0\ : STD_LOGIC;
  signal \^o_tmds\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \o_TMDS[4]_i_1_n_0\ : STD_LOGIC;
  signal \o_TMDS[8]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \disparity_acc[3]_i_7\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \o_TMDS[0]_i_4\ : label is "soft_lutpair15";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  SR(0) <= \^sr\(0);
  o_TMDS(8 downto 0) <= \^o_tmds\(8 downto 0);
\disparity_acc[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => hdmi_de,
      I1 => \^q\(0),
      I2 => \disparity_acc_reg[0]_0\,
      O => \disparity_acc[0]_i_1_n_0\
    );
\disparity_acc[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \disparity_acc_reg[2]_1\,
      I2 => \disparity_acc_reg[2]_2\,
      I3 => \^q\(2),
      O => \disparity_acc_reg[1]_0\
    );
\disparity_acc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk27mcen,
      I1 => hdmi_de,
      O => \^sr\(0)
    );
\disparity_acc[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \disparity_acc_reg[2]_2\,
      O => \disparity_acc_reg[2]_0\
    );
\disparity_acc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \disparity_acc[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\disparity_acc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => D(0),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\disparity_acc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => D(1),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\disparity_acc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => D(2),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\o_TMDS[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \disparity_acc_reg[1]_1\
    );
\o_TMDS[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3FFAAAA"
    )
        port map (
      I0 => \^o_tmds\(4),
      I1 => \o_TMDS_reg[0]_0\,
      I2 => \o_TMDS_reg[4]_0\,
      I3 => hdmi_de,
      I4 => clk27mcen,
      O => \o_TMDS[4]_i_1_n_0\
    );
\o_TMDS[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FAA"
    )
        port map (
      I0 => \^o_tmds\(8),
      I1 => \o_TMDS_reg[8]_0\,
      I2 => hdmi_de,
      I3 => clk27mcen,
      O => \o_TMDS[8]_i_1_n_0\
    );
\o_TMDS_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[0]_0\,
      Q => \^o_tmds\(0),
      R => \^sr\(0)
    );
\o_TMDS_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[1]_0\,
      Q => \^o_tmds\(1),
      R => '0'
    );
\o_TMDS_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[0]_0\,
      Q => \^o_tmds\(2),
      S => \^sr\(0)
    );
\o_TMDS_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[3]_0\,
      Q => \^o_tmds\(3),
      R => \^sr\(0)
    );
\o_TMDS_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \o_TMDS[4]_i_1_n_0\,
      Q => \^o_tmds\(4),
      R => '0'
    );
\o_TMDS_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[5]_0\,
      Q => \^o_tmds\(5),
      R => '0'
    );
\o_TMDS_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[6]_0\,
      Q => \^o_tmds\(6),
      S => '0'
    );
\o_TMDS_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \o_TMDS_reg[7]_0\,
      Q => \^o_tmds\(7),
      R => '0'
    );
\o_TMDS_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \o_TMDS[8]_i_1_n_0\,
      Q => \^o_tmds\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_gfx_cpu is
  port (
    CPU_DOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CPU_LDS_n : out STD_LOGIC;
    \dtack2_n__0\ : out STD_LOGIC;
    o_AXI_CPU_BUSY : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_DOUT0 : out STD_LOGIC;
    \async_addr_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    CHACS_n : out STD_LOGIC;
    \async_cs_n_reg[2]_0\ : out STD_LOGIC;
    \async_addr_reg[0]_0\ : out STD_LOGIC;
    \async_cs_n_reg[1]_0\ : out STD_LOGIC;
    \async_cs_n_reg[0]_0\ : out STD_LOGIC;
    \async_cs_n_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \async_cs_n_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_bridge_fsm_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \horizontal_counter_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    async_rw_reg_0 : out STD_LOGIC;
    async_rw_reg_1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \async_cs_n_reg[1]_2\ : out STD_LOGIC;
    \async_addr_reg[0]_1\ : out STD_LOGIC;
    \vertical_counter_reg[3]\ : out STD_LOGIC;
    \vertical_counter_reg[2]\ : out STD_LOGIC;
    \vertical_counter_reg[1]\ : out STD_LOGIC;
    \vertical_counter_reg[0]\ : out STD_LOGIC;
    \horizontal_counter_reg[7]\ : out STD_LOGIC;
    \horizontal_counter_reg[6]\ : out STD_LOGIC;
    o_AXI_CPU_DIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rgblatch_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    dtack2_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RAM_reg_1 : in STD_LOGIC;
    RAM_reg_1_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    TIMING_F : in STD_LOGIC;
    RAM_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \async_addr_reg[0]_2\ : in STD_LOGIC;
    \async_addr_reg[0]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    charramu_en : in STD_LOGIC;
    i_MRST_n : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \async_din_reg[0]_0\ : in STD_LOGIC;
    \async_din_reg[1]_0\ : in STD_LOGIC;
    \async_din_reg[2]_0\ : in STD_LOGIC;
    \async_din_reg[3]_0\ : in STD_LOGIC;
    \async_din_reg[4]_0\ : in STD_LOGIC;
    \async_din_reg[5]_0\ : in STD_LOGIC;
    \async_din_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \async_din_reg[6]_0\ : in STD_LOGIC;
    \async_din_reg[7]_1\ : in STD_LOGIC;
    \async_din[0]_i_3\ : in STD_LOGIC;
    async_rw_reg_2 : in STD_LOGIC;
    \async_cs_n_reg[0]_1\ : in STD_LOGIC;
    \async_cs_n_reg[0]_2\ : in STD_LOGIC;
    \async_din_reg[0]_1\ : in STD_LOGIC;
    \async_cs_n_reg[0]_3\ : in STD_LOGIC;
    i_AXI_CPU_COMMAND : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RAM_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ROW_ADDR_reg[6]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CHAMPX2 : in STD_LOGIC;
    B_PIXEL0 : in STD_LOGIC;
    i_AXI_CPU_ADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    i_AXI_CPU_DOUT : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_gfx_cpu : entity is "gfx_cpu";
end termprj_top_gfx_top_0_0_gfx_cpu;

architecture STRUCTURE of termprj_top_gfx_top_0_0_gfx_cpu is
  signal \^chacs_n\ : STD_LOGIC;
  signal COLORRAM_LOW_n_8 : STD_LOGIC;
  signal CPU_ADDR : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal \^cpu_dout\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^cpu_lds_n\ : STD_LOGIC;
  signal CPU_RW : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bridge_fsm_state[4]_i_9_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_bridge_fsm_state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal OBJRAM_n : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal VCS1_n : STD_LOGIC;
  signal VCS2_n : STD_LOGIC;
  signal VZCS_n : STD_LOGIC;
  signal \async_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[11]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[12]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[13]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[14]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[14]_i_2_n_0\ : STD_LOGIC;
  signal \async_addr[14]_i_3_n_0\ : STD_LOGIC;
  signal \async_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \async_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal \^async_addr_reg[0]_0\ : STD_LOGIC;
  signal \^async_addr_reg[0]_1\ : STD_LOGIC;
  signal \^async_addr_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal async_busy_i_1_n_0 : STD_LOGIC;
  signal async_busy_i_2_n_0 : STD_LOGIC;
  signal async_busy_i_3_n_0 : STD_LOGIC;
  signal \async_cs_n[0]_i_1_n_0\ : STD_LOGIC;
  signal \async_cs_n[1]_i_1_n_0\ : STD_LOGIC;
  signal \async_cs_n[2]_i_1_n_0\ : STD_LOGIC;
  signal \async_cs_n[3]_i_1_n_0\ : STD_LOGIC;
  signal \async_cs_n[4]_i_1_n_0\ : STD_LOGIC;
  signal \async_cs_n[5]_i_2_n_0\ : STD_LOGIC;
  signal \async_cs_n[5]_i_3_n_0\ : STD_LOGIC;
  signal \async_cs_n[5]_i_4_n_0\ : STD_LOGIC;
  signal \^async_cs_n_reg[0]_0\ : STD_LOGIC;
  signal \^async_cs_n_reg[1]_0\ : STD_LOGIC;
  signal \^async_cs_n_reg[1]_2\ : STD_LOGIC;
  signal \async_cs_n_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \async_cs_n_reg_n_0_[0]\ : STD_LOGIC;
  signal async_din : STD_LOGIC;
  signal \async_din[10]_i_2_n_0\ : STD_LOGIC;
  signal \async_din[10]_i_3_n_0\ : STD_LOGIC;
  signal \async_din[11]_i_2_n_0\ : STD_LOGIC;
  signal \async_din[11]_i_3_n_0\ : STD_LOGIC;
  signal \async_din[12]_i_2_n_0\ : STD_LOGIC;
  signal \async_din[12]_i_3_n_0\ : STD_LOGIC;
  signal \async_din[13]_i_2_n_0\ : STD_LOGIC;
  signal \async_din[13]_i_3_n_0\ : STD_LOGIC;
  signal \async_din[14]_i_2_n_0\ : STD_LOGIC;
  signal \async_din[14]_i_3_n_0\ : STD_LOGIC;
  signal \async_din[15]_i_4_n_0\ : STD_LOGIC;
  signal \async_din[15]_i_5_n_0\ : STD_LOGIC;
  signal \async_din[15]_i_6_n_0\ : STD_LOGIC;
  signal \async_din[5]_i_2_n_0\ : STD_LOGIC;
  signal \async_din[7]_i_2_n_0\ : STD_LOGIC;
  signal \async_din[8]_i_2_n_0\ : STD_LOGIC;
  signal \async_din[8]_i_3_n_0\ : STD_LOGIC;
  signal \async_din[9]_i_2_n_0\ : STD_LOGIC;
  signal \async_din[9]_i_3_n_0\ : STD_LOGIC;
  signal \async_dout[0]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[10]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[11]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[12]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[13]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[14]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[15]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[15]_i_2_n_0\ : STD_LOGIC;
  signal \async_dout[1]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[2]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[3]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[4]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[5]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[6]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[7]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[8]_i_1_n_0\ : STD_LOGIC;
  signal \async_dout[9]_i_1_n_0\ : STD_LOGIC;
  signal async_rw_i_1_n_0 : STD_LOGIC;
  signal async_rw_i_2_n_0 : STD_LOGIC;
  signal async_uds_n : STD_LOGIC;
  signal async_uds_n_i_1_n_0 : STD_LOGIC;
  signal \axi_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal axi_command : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_command[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_command__0\ : STD_LOGIC_VECTOR ( 31 downto 26 );
  signal axi_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bridge_fsm_state : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal colorram_addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal colorram_dout : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal cpu_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dtack0_n : STD_LOGIC;
  signal dtack0_n_i_1_n_0 : STD_LOGIC;
  signal \dtack1_n__0\ : STD_LOGIC;
  signal dtack1_n_i_1_n_0 : STD_LOGIC;
  signal \^dtack2_n__0\ : STD_LOGIC;
  signal \^o_axi_cpu_busy\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_bridge_fsm_state[1]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_sequential_bridge_fsm_state[4]_i_5\ : label is "soft_lutpair5";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_bridge_fsm_state_reg[0]\ : label is "READ_W1:01001,READ_W0:01000,WRITE_S3:10000,WRITE_S2:01111,DONE_S0:10111,WRITE_S1:01110,OPSTART_S1:00010,WRITE_S0:01101,WRITE_W1:10011,WRITE_S7:10110,OPSTART_S0:00001,WRITE_S6:10101,READ_S7:01100,STANDBY_S0:00000,WRITE_W0:10010,READ_S6:01011,READ_S3:00110,WRITE_S5:10100,READ_S2:00101,WRITE_S4:10001,READ_S5:01010,READ_S4:00111,READ_S1:00100,READ_S0:00011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bridge_fsm_state_reg[1]\ : label is "READ_W1:01001,READ_W0:01000,WRITE_S3:10000,WRITE_S2:01111,DONE_S0:10111,WRITE_S1:01110,OPSTART_S1:00010,WRITE_S0:01101,WRITE_W1:10011,WRITE_S7:10110,OPSTART_S0:00001,WRITE_S6:10101,READ_S7:01100,STANDBY_S0:00000,WRITE_W0:10010,READ_S6:01011,READ_S3:00110,WRITE_S5:10100,READ_S2:00101,WRITE_S4:10001,READ_S5:01010,READ_S4:00111,READ_S1:00100,READ_S0:00011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bridge_fsm_state_reg[2]\ : label is "READ_W1:01001,READ_W0:01000,WRITE_S3:10000,WRITE_S2:01111,DONE_S0:10111,WRITE_S1:01110,OPSTART_S1:00010,WRITE_S0:01101,WRITE_W1:10011,WRITE_S7:10110,OPSTART_S0:00001,WRITE_S6:10101,READ_S7:01100,STANDBY_S0:00000,WRITE_W0:10010,READ_S6:01011,READ_S3:00110,WRITE_S5:10100,READ_S2:00101,WRITE_S4:10001,READ_S5:01010,READ_S4:00111,READ_S1:00100,READ_S0:00011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bridge_fsm_state_reg[3]\ : label is "READ_W1:01001,READ_W0:01000,WRITE_S3:10000,WRITE_S2:01111,DONE_S0:10111,WRITE_S1:01110,OPSTART_S1:00010,WRITE_S0:01101,WRITE_W1:10011,WRITE_S7:10110,OPSTART_S0:00001,WRITE_S6:10101,READ_S7:01100,STANDBY_S0:00000,WRITE_W0:10010,READ_S6:01011,READ_S3:00110,WRITE_S5:10100,READ_S2:00101,WRITE_S4:10001,READ_S5:01010,READ_S4:00111,READ_S1:00100,READ_S0:00011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bridge_fsm_state_reg[4]\ : label is "READ_W1:01001,READ_W0:01000,WRITE_S3:10000,WRITE_S2:01111,DONE_S0:10111,WRITE_S1:01110,OPSTART_S1:00010,WRITE_S0:01101,WRITE_W1:10011,WRITE_S7:10110,OPSTART_S0:00001,WRITE_S6:10101,READ_S7:01100,STANDBY_S0:00000,WRITE_W0:10010,READ_S6:01011,READ_S3:00110,WRITE_S5:10100,READ_S2:00101,WRITE_S4:10001,READ_S5:01010,READ_S4:00111,READ_S1:00100,READ_S0:00011";
  attribute SOFT_HLUTNM of async_busy_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of async_busy_i_2 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \async_cs_n[5]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \async_din[10]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \async_din[11]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \async_din[12]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \async_din[13]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \async_din[14]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \async_din[15]_i_5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \async_din[8]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \async_din[9]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \async_dout[15]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of async_rw_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of async_uds_n_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of dtack0_n_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of dtack1_n_i_1 : label is "soft_lutpair11";
begin
  CHACS_n <= \^chacs_n\;
  CPU_DOUT(15 downto 0) <= \^cpu_dout\(15 downto 0);
  CPU_LDS_n <= \^cpu_lds_n\;
  \FSM_sequential_bridge_fsm_state_reg[0]_0\(0) <= \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0);
  SR(0) <= \^sr\(0);
  \async_addr_reg[0]_0\ <= \^async_addr_reg[0]_0\;
  \async_addr_reg[0]_1\ <= \^async_addr_reg[0]_1\;
  \async_addr_reg[11]_0\(11 downto 0) <= \^async_addr_reg[11]_0\(11 downto 0);
  \async_cs_n_reg[0]_0\ <= \^async_cs_n_reg[0]_0\;
  \async_cs_n_reg[1]_0\ <= \^async_cs_n_reg[1]_0\;
  \async_cs_n_reg[1]_2\ <= \^async_cs_n_reg[1]_2\;
  \dtack2_n__0\ <= \^dtack2_n__0\;
  o_AXI_CPU_BUSY <= \^o_axi_cpu_busy\;
COLORRAM_HIGH: entity work.termprj_top_gfx_top_0_0_SRAM
     port map (
      ADDRARDADDR(10 downto 0) => colorram_addr(10 downto 0),
      CPU_DOUT(7 downto 0) => \^cpu_dout\(15 downto 8),
      D(6 downto 0) => colorram_dout(14 downto 8),
      RAM_reg_0(7 downto 0) => cpu_din(15 downto 8),
      WEA(0) => COLORRAM_LOW_n_8,
      \async_din_reg[10]\ => \async_din[10]_i_2_n_0\,
      \async_din_reg[10]_0\ => \async_din[10]_i_3_n_0\,
      \async_din_reg[11]\ => \async_din[11]_i_2_n_0\,
      \async_din_reg[11]_0\ => \async_din[11]_i_3_n_0\,
      \async_din_reg[12]\ => \async_din[12]_i_2_n_0\,
      \async_din_reg[12]_0\ => \async_din[12]_i_3_n_0\,
      \async_din_reg[13]\ => \async_din[13]_i_2_n_0\,
      \async_din_reg[13]_0\ => \async_din[13]_i_3_n_0\,
      \async_din_reg[14]\ => \async_din[14]_i_2_n_0\,
      \async_din_reg[14]_0\ => \async_din[14]_i_3_n_0\,
      \async_din_reg[15]\ => \async_din[15]_i_4_n_0\,
      \async_din_reg[15]_0\ => \async_din[15]_i_5_n_0\,
      \async_din_reg[15]_1\ => \async_din[15]_i_6_n_0\,
      \async_din_reg[8]\ => \async_din[8]_i_2_n_0\,
      \async_din_reg[8]_0\ => \async_din[8]_i_3_n_0\,
      \async_din_reg[9]\ => \async_din[9]_i_2_n_0\,
      \async_din_reg[9]_0\ => \async_din[9]_i_3_n_0\,
      i_EMU_MCLK => i_EMU_MCLK
    );
COLORRAM_LOW: entity work.\termprj_top_gfx_top_0_0_SRAM__parameterized0\
     port map (
      ADDRARDADDR(10 downto 0) => colorram_addr(10 downto 0),
      CPU_DOUT(7 downto 0) => \^cpu_dout\(7 downto 0),
      CPU_RW => CPU_RW,
      D(7 downto 0) => colorram_dout(7 downto 0),
      RAM_reg_0(7 downto 0) => cpu_din(7 downto 0),
      RAM_reg_1(10 downto 0) => RAM_reg_0(10 downto 0),
      RAM_reg_2 => \async_cs_n_reg_n_0_[0]\,
      RAM_reg_3(10 downto 0) => \^async_addr_reg[11]_0\(10 downto 0),
      RAM_reg_4 => \^cpu_lds_n\,
      WEA(0) => COLORRAM_LOW_n_8,
      \async_din_reg[0]\ => \async_din[15]_i_4_n_0\,
      \async_din_reg[0]_0\ => \async_din_reg[0]_0\,
      \async_din_reg[1]\ => \async_din_reg[1]_0\,
      \async_din_reg[2]\ => \async_din_reg[2]_0\,
      \async_din_reg[3]\ => \async_din_reg[3]_0\,
      \async_din_reg[4]\ => \async_din_reg[4]_0\,
      \async_din_reg[5]\ => \async_din[5]_i_2_n_0\,
      \async_din_reg[6]\ => \async_din_reg[6]_0\,
      \async_din_reg[7]\ => \async_din[7]_i_2_n_0\,
      i_EMU_MCLK => i_EMU_MCLK
    );
\FSM_sequential_bridge_fsm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D555D5FFFF0000"
    )
        port map (
      I0 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => \FSM_sequential_bridge_fsm_state[4]_i_4_n_0\,
      I4 => \FSM_sequential_bridge_fsm_state[0]_i_2_n_0\,
      I5 => bridge_fsm_state(4),
      O => \FSM_sequential_bridge_fsm_state[0]_i_1_n_0\
    );
\FSM_sequential_bridge_fsm_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF6FFFF"
    )
        port map (
      I0 => axi_command(1),
      I1 => axi_command(0),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => bridge_fsm_state(1),
      I5 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \FSM_sequential_bridge_fsm_state[0]_i_2_n_0\
    );
\FSM_sequential_bridge_fsm_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \FSM_sequential_bridge_fsm_state[1]_i_2_n_0\,
      I1 => bridge_fsm_state(4),
      I2 => bridge_fsm_state(3),
      I3 => \FSM_sequential_bridge_fsm_state[1]_i_3_n_0\,
      O => \FSM_sequential_bridge_fsm_state[1]_i_1_n_0\
    );
\FSM_sequential_bridge_fsm_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0000FFFF00CFFF"
    )
        port map (
      I0 => \FSM_sequential_bridge_fsm_state[2]_i_2_n_0\,
      I1 => axi_command(1),
      I2 => axi_command(0),
      I3 => bridge_fsm_state(1),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => bridge_fsm_state(2),
      O => \FSM_sequential_bridge_fsm_state[1]_i_2_n_0\
    );
\FSM_sequential_bridge_fsm_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF0F0F5D2F0D0D"
    )
        port map (
      I0 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I1 => \FSM_sequential_bridge_fsm_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_bridge_fsm_state[1]_i_4_n_0\,
      I3 => bridge_fsm_state(1),
      I4 => \FSM_sequential_bridge_fsm_state[1]_i_5_n_0\,
      I5 => bridge_fsm_state(2),
      O => \FSM_sequential_bridge_fsm_state[1]_i_3_n_0\
    );
\FSM_sequential_bridge_fsm_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF57"
    )
        port map (
      I0 => bridge_fsm_state(4),
      I1 => bridge_fsm_state(1),
      I2 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I3 => \FSM_sequential_bridge_fsm_state[4]_i_9_n_0\,
      O => \FSM_sequential_bridge_fsm_state[1]_i_4_n_0\
    );
\FSM_sequential_bridge_fsm_state[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bridge_fsm_state(3),
      I1 => bridge_fsm_state(4),
      O => \FSM_sequential_bridge_fsm_state[1]_i_5_n_0\
    );
\FSM_sequential_bridge_fsm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00F00020"
    )
        port map (
      I0 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I1 => \FSM_sequential_bridge_fsm_state[2]_i_2_n_0\,
      I2 => bridge_fsm_state(4),
      I3 => \FSM_sequential_bridge_fsm_state[4]_i_9_n_0\,
      I4 => bridge_fsm_state(2),
      I5 => \FSM_sequential_bridge_fsm_state[2]_i_3_n_0\,
      O => \FSM_sequential_bridge_fsm_state[2]_i_1_n_0\
    );
\FSM_sequential_bridge_fsm_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => \FSM_sequential_bridge_fsm_state[2]_i_4_n_0\,
      I1 => \FSM_sequential_bridge_fsm_state[2]_i_5_n_0\,
      I2 => VCS2_n,
      I3 => \FSM_sequential_bridge_fsm_state[2]_i_6_n_0\,
      O => \FSM_sequential_bridge_fsm_state[2]_i_2_n_0\
    );
\FSM_sequential_bridge_fsm_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001FF1F1F1"
    )
        port map (
      I0 => \FSM_sequential_bridge_fsm_state[3]_i_2_n_0\,
      I1 => bridge_fsm_state(3),
      I2 => bridge_fsm_state(2),
      I3 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I4 => bridge_fsm_state(1),
      I5 => bridge_fsm_state(4),
      O => \FSM_sequential_bridge_fsm_state[2]_i_3_n_0\
    );
\FSM_sequential_bridge_fsm_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF5F5FFFBFFFFFFF"
    )
        port map (
      I0 => VCS1_n,
      I1 => \^dtack2_n__0\,
      I2 => \^chacs_n\,
      I3 => OBJRAM_n,
      I4 => VZCS_n,
      I5 => \dtack1_n__0\,
      O => \FSM_sequential_bridge_fsm_state[2]_i_4_n_0\
    );
\FSM_sequential_bridge_fsm_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC0A000A000A000A"
    )
        port map (
      I0 => dtack0_n,
      I1 => \^dtack2_n__0\,
      I2 => \^chacs_n\,
      I3 => OBJRAM_n,
      I4 => VCS1_n,
      I5 => VZCS_n,
      O => \FSM_sequential_bridge_fsm_state[2]_i_5_n_0\
    );
\FSM_sequential_bridge_fsm_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B3F3FFF08000000"
    )
        port map (
      I0 => \^dtack2_n__0\,
      I1 => \FSM_sequential_bridge_fsm_state[2]_i_7_n_0\,
      I2 => VCS2_n,
      I3 => VZCS_n,
      I4 => VCS1_n,
      I5 => dtack0_n,
      O => \FSM_sequential_bridge_fsm_state[2]_i_6_n_0\
    );
\FSM_sequential_bridge_fsm_state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^chacs_n\,
      I1 => OBJRAM_n,
      O => \FSM_sequential_bridge_fsm_state[2]_i_7_n_0\
    );
\FSM_sequential_bridge_fsm_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1545154540004505"
    )
        port map (
      I0 => bridge_fsm_state(4),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I4 => \FSM_sequential_bridge_fsm_state[3]_i_2_n_0\,
      I5 => bridge_fsm_state(3),
      O => \FSM_sequential_bridge_fsm_state[3]_i_1_n_0\
    );
\FSM_sequential_bridge_fsm_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I1 => bridge_fsm_state(1),
      I2 => axi_command(0),
      I3 => axi_command(1),
      O => \FSM_sequential_bridge_fsm_state[3]_i_2_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_MRST_n,
      O => \^sr\(0)
    );
\FSM_sequential_bridge_fsm_state[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => i_AXI_CPU_COMMAND(16),
      I1 => i_AXI_CPU_COMMAND(26),
      I2 => i_AXI_CPU_COMMAND(31),
      I3 => i_AXI_CPU_COMMAND(12),
      I4 => \FSM_sequential_bridge_fsm_state[4]_i_15_n_0\,
      O => \FSM_sequential_bridge_fsm_state[4]_i_10_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => i_AXI_CPU_COMMAND(18),
      I1 => i_AXI_CPU_COMMAND(15),
      I2 => i_AXI_CPU_COMMAND(6),
      I3 => i_AXI_CPU_COMMAND(10),
      I4 => \FSM_sequential_bridge_fsm_state[4]_i_16_n_0\,
      O => \FSM_sequential_bridge_fsm_state[4]_i_11_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => i_AXI_CPU_COMMAND(25),
      I1 => i_AXI_CPU_COMMAND(29),
      I2 => i_AXI_CPU_COMMAND(5),
      I3 => i_AXI_CPU_COMMAND(3),
      I4 => \FSM_sequential_bridge_fsm_state[4]_i_17_n_0\,
      O => \FSM_sequential_bridge_fsm_state[4]_i_12_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => i_AXI_CPU_COMMAND(4),
      I1 => i_AXI_CPU_COMMAND(2),
      I2 => i_AXI_CPU_COMMAND(23),
      I3 => i_AXI_CPU_COMMAND(13),
      I4 => \FSM_sequential_bridge_fsm_state[4]_i_18_n_0\,
      O => \FSM_sequential_bridge_fsm_state[4]_i_13_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I1 => \async_addr_reg[0]_3\(1),
      I2 => \async_addr_reg[0]_2\,
      O => \FSM_sequential_bridge_fsm_state[4]_i_14_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_AXI_CPU_COMMAND(11),
      I1 => i_AXI_CPU_COMMAND(21),
      I2 => i_AXI_CPU_COMMAND(8),
      I3 => i_AXI_CPU_COMMAND(22),
      O => \FSM_sequential_bridge_fsm_state[4]_i_15_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_AXI_CPU_COMMAND(14),
      I1 => i_AXI_CPU_COMMAND(19),
      I2 => i_AXI_CPU_COMMAND(0),
      I3 => i_AXI_CPU_COMMAND(20),
      O => \FSM_sequential_bridge_fsm_state[4]_i_16_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_AXI_CPU_COMMAND(7),
      I1 => i_AXI_CPU_COMMAND(30),
      I2 => i_AXI_CPU_COMMAND(9),
      I3 => i_AXI_CPU_COMMAND(17),
      O => \FSM_sequential_bridge_fsm_state[4]_i_17_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_AXI_CPU_COMMAND(1),
      I1 => i_AXI_CPU_COMMAND(27),
      I2 => i_AXI_CPU_COMMAND(28),
      I3 => i_AXI_CPU_COMMAND(24),
      O => \FSM_sequential_bridge_fsm_state[4]_i_18_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \FSM_sequential_bridge_fsm_state[4]_i_4_n_0\,
      I1 => \FSM_sequential_bridge_fsm_state[4]_i_5_n_0\,
      I2 => \FSM_sequential_bridge_fsm_state[4]_i_6_n_0\,
      I3 => \FSM_sequential_bridge_fsm_state[4]_i_7_n_0\,
      I4 => \FSM_sequential_bridge_fsm_state[4]_i_8_n_0\,
      O => \FSM_sequential_bridge_fsm_state[4]_i_2_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7222222222227222"
    )
        port map (
      I0 => bridge_fsm_state(4),
      I1 => \FSM_sequential_bridge_fsm_state[4]_i_9_n_0\,
      I2 => bridge_fsm_state(3),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => bridge_fsm_state(1),
      O => \FSM_sequential_bridge_fsm_state[4]_i_3_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \FSM_sequential_bridge_fsm_state[4]_i_10_n_0\,
      I1 => \FSM_sequential_bridge_fsm_state[4]_i_11_n_0\,
      I2 => \FSM_sequential_bridge_fsm_state[4]_i_12_n_0\,
      I3 => \FSM_sequential_bridge_fsm_state[4]_i_13_n_0\,
      O => \FSM_sequential_bridge_fsm_state[4]_i_4_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bridge_fsm_state(1),
      I1 => bridge_fsm_state(2),
      I2 => bridge_fsm_state(3),
      I3 => bridge_fsm_state(4),
      O => \FSM_sequential_bridge_fsm_state[4]_i_5_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000005050000000C"
    )
        port map (
      I0 => \async_addr_reg[0]_3\(0),
      I1 => bridge_fsm_state(3),
      I2 => bridge_fsm_state(4),
      I3 => \async_addr_reg[0]_3\(1),
      I4 => \async_addr_reg[0]_2\,
      I5 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \FSM_sequential_bridge_fsm_state[4]_i_6_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81FF81FF81FFFFFF"
    )
        port map (
      I0 => bridge_fsm_state(4),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I4 => \async_addr_reg[0]_2\,
      I5 => \async_addr_reg[0]_3\(0),
      O => \FSM_sequential_bridge_fsm_state[4]_i_7_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \FSM_sequential_bridge_fsm_state[4]_i_14_n_0\,
      I1 => bridge_fsm_state(4),
      I2 => bridge_fsm_state(2),
      I3 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I4 => bridge_fsm_state(1),
      I5 => bridge_fsm_state(3),
      O => \FSM_sequential_bridge_fsm_state[4]_i_8_n_0\
    );
\FSM_sequential_bridge_fsm_state[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_bridge_fsm_state[4]_i_4_n_0\,
      I1 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(1),
      O => \FSM_sequential_bridge_fsm_state[4]_i_9_n_0\
    );
\FSM_sequential_bridge_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \FSM_sequential_bridge_fsm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bridge_fsm_state[0]_i_1_n_0\,
      Q => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      R => \^sr\(0)
    );
\FSM_sequential_bridge_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \FSM_sequential_bridge_fsm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bridge_fsm_state[1]_i_1_n_0\,
      Q => bridge_fsm_state(1),
      R => \^sr\(0)
    );
\FSM_sequential_bridge_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \FSM_sequential_bridge_fsm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bridge_fsm_state[2]_i_1_n_0\,
      Q => bridge_fsm_state(2),
      R => \^sr\(0)
    );
\FSM_sequential_bridge_fsm_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \FSM_sequential_bridge_fsm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bridge_fsm_state[3]_i_1_n_0\,
      Q => bridge_fsm_state(3),
      R => \^sr\(0)
    );
\FSM_sequential_bridge_fsm_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \FSM_sequential_bridge_fsm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bridge_fsm_state[4]_i_3_n_0\,
      Q => bridge_fsm_state(4),
      R => \^sr\(0)
    );
RAM_reg_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => CPU_RW,
      I1 => Q(1),
      I2 => \^chacs_n\,
      I3 => \^async_addr_reg[11]_0\(0),
      I4 => charramu_en,
      O => async_rw_reg_0
    );
\RAM_reg_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => CPU_RW,
      I1 => \^async_addr_reg[11]_0\(0),
      I2 => Q(1),
      I3 => \^chacs_n\,
      I4 => charramu_en,
      O => async_rw_reg_1
    );
RAM_reg_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \^async_addr_reg[11]_0\(0),
      I1 => \^chacs_n\,
      I2 => Q(1),
      I3 => CPU_RW,
      I4 => RAM_reg_1,
      O => o_DOUT0
    );
\RAM_reg_0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \^chacs_n\,
      I1 => Q(1),
      I2 => \^async_addr_reg[11]_0\(0),
      I3 => CPU_RW,
      I4 => RAM_reg_1_0,
      O => \async_cs_n_reg[2]_0\
    );
\RAM_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^cpu_lds_n\,
      I3 => CPU_RW,
      I4 => VCS1_n,
      O => \horizontal_counter_reg[1]\(0)
    );
\RAM_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => VCS2_n,
      I1 => CPU_RW,
      I2 => \^cpu_lds_n\,
      I3 => Q(0),
      I4 => Q(1),
      O => WEA(0)
    );
\RAM_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => OBJRAM_n,
      I1 => TIMING_F,
      I2 => RAM_reg(0),
      I3 => CPU_RW,
      I4 => \^cpu_lds_n\,
      O => \async_cs_n_reg[1]_1\(0)
    );
\RAM_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => VZCS_n,
      I1 => TIMING_F,
      I2 => RAM_reg(0),
      I3 => CPU_RW,
      I4 => \^cpu_lds_n\,
      O => \async_cs_n_reg[5]_0\(0)
    );
\ROW_ADDR[1]_rep_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \^chacs_n\,
      I2 => \^async_addr_reg[11]_0\(9),
      I3 => CHAMPX2,
      I4 => \^async_addr_reg[11]_0\(2),
      O => \horizontal_counter_reg[6]\
    );
\ROW_ADDR[2]_rep_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \^chacs_n\,
      I2 => \^async_addr_reg[11]_0\(10),
      I3 => CHAMPX2,
      I4 => \^async_addr_reg[11]_0\(3),
      O => \horizontal_counter_reg[7]\
    );
\ROW_ADDR[3]_rep_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[6]_rep\(0),
      I1 => \^chacs_n\,
      I2 => \^async_addr_reg[11]_0\(11),
      I3 => CHAMPX2,
      I4 => \^async_addr_reg[11]_0\(4),
      O => \vertical_counter_reg[0]\
    );
\ROW_ADDR[4]_rep_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[6]_rep\(1),
      I1 => \^chacs_n\,
      I2 => CPU_ADDR(12),
      I3 => CHAMPX2,
      I4 => \^async_addr_reg[11]_0\(5),
      O => \vertical_counter_reg[1]\
    );
\ROW_ADDR[5]_rep_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[6]_rep\(2),
      I1 => \^chacs_n\,
      I2 => CPU_ADDR(13),
      I3 => CHAMPX2,
      I4 => \^async_addr_reg[11]_0\(6),
      O => \vertical_counter_reg[2]\
    );
\ROW_ADDR[6]_rep_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ROW_ADDR_reg[6]_rep\(3),
      I1 => \^chacs_n\,
      I2 => CPU_ADDR(14),
      I3 => CHAMPX2,
      I4 => \^async_addr_reg[11]_0\(7),
      O => \vertical_counter_reg[3]\
    );
\async_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[0]\,
      O => \async_addr[0]_i_1_n_0\
    );
\async_addr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[10]\,
      O => \async_addr[10]_i_1_n_0\
    );
\async_addr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[11]\,
      O => \async_addr[11]_i_1_n_0\
    );
\async_addr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[12]\,
      O => \async_addr[12]_i_1_n_0\
    );
\async_addr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[13]\,
      O => \async_addr[13]_i_1_n_0\
    );
\async_addr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bridge_fsm_state(4),
      I1 => bridge_fsm_state(2),
      I2 => bridge_fsm_state(3),
      I3 => bridge_fsm_state(1),
      O => \async_addr[14]_i_1_n_0\
    );
\async_addr[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0030300000F"
    )
        port map (
      I0 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I1 => async_rw_reg_2,
      I2 => bridge_fsm_state(4),
      I3 => bridge_fsm_state(2),
      I4 => bridge_fsm_state(3),
      I5 => bridge_fsm_state(1),
      O => \async_addr[14]_i_2_n_0\
    );
\async_addr[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[14]\,
      O => \async_addr[14]_i_3_n_0\
    );
\async_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[1]\,
      O => \async_addr[1]_i_1_n_0\
    );
\async_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[2]\,
      O => \async_addr[2]_i_1_n_0\
    );
\async_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[3]\,
      O => \async_addr[3]_i_1_n_0\
    );
\async_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[4]\,
      O => \async_addr[4]_i_1_n_0\
    );
\async_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[5]\,
      O => \async_addr[5]_i_1_n_0\
    );
\async_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[6]\,
      O => \async_addr[6]_i_1_n_0\
    );
\async_addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[7]\,
      O => \async_addr[7]_i_1_n_0\
    );
\async_addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[8]\,
      O => \async_addr[8]_i_1_n_0\
    );
\async_addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEEEE0000EEEE"
    )
        port map (
      I0 => \async_addr_reg[0]_2\,
      I1 => \async_addr_reg[0]_3\(1),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => \axi_addr_reg_n_0_[9]\,
      O => \async_addr[9]_i_1_n_0\
    );
\async_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[0]_i_1_n_0\,
      Q => \^async_addr_reg[11]_0\(0),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[10]_i_1_n_0\,
      Q => \^async_addr_reg[11]_0\(10),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[11]_i_1_n_0\,
      Q => \^async_addr_reg[11]_0\(11),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[12]_i_1_n_0\,
      Q => CPU_ADDR(12),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[13]_i_1_n_0\,
      Q => CPU_ADDR(13),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[14]_i_3_n_0\,
      Q => CPU_ADDR(14),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[1]_i_1_n_0\,
      Q => \^async_addr_reg[11]_0\(1),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[2]_i_1_n_0\,
      Q => \^async_addr_reg[11]_0\(2),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[3]_i_1_n_0\,
      Q => \^async_addr_reg[11]_0\(3),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[4]_i_1_n_0\,
      Q => \^async_addr_reg[11]_0\(4),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[5]_i_1_n_0\,
      Q => \^async_addr_reg[11]_0\(5),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[6]_i_1_n_0\,
      Q => \^async_addr_reg[11]_0\(6),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[7]_i_1_n_0\,
      Q => \^async_addr_reg[11]_0\(7),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[8]_i_1_n_0\,
      Q => \^async_addr_reg[11]_0\(8),
      R => \async_addr[14]_i_1_n_0\
    );
\async_addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_addr[14]_i_2_n_0\,
      D => \async_addr[9]_i_1_n_0\,
      Q => \^async_addr_reg[11]_0\(9),
      R => \async_addr[14]_i_1_n_0\
    );
async_busy_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => async_busy_i_2_n_0,
      I1 => async_busy_i_3_n_0,
      I2 => \^o_axi_cpu_busy\,
      O => async_busy_i_1_n_0
    );
async_busy_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555FFFE"
    )
        port map (
      I0 => bridge_fsm_state(3),
      I1 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(2),
      I4 => bridge_fsm_state(4),
      O => async_busy_i_2_n_0
    );
async_busy_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F01FF000F01FF"
    )
        port map (
      I0 => bridge_fsm_state(1),
      I1 => bridge_fsm_state(2),
      I2 => bridge_fsm_state(3),
      I3 => async_rw_reg_2,
      I4 => bridge_fsm_state(4),
      I5 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => async_busy_i_3_n_0
    );
async_busy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => async_busy_i_1_n_0,
      Q => \^o_axi_cpu_busy\,
      R => '0'
    );
\async_cs_n[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47677777"
    )
        port map (
      I0 => bridge_fsm_state(3),
      I1 => bridge_fsm_state(4),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(1),
      I4 => \axi_command__0\(26),
      O => \async_cs_n[0]_i_1_n_0\
    );
\async_cs_n[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47677777"
    )
        port map (
      I0 => bridge_fsm_state(3),
      I1 => bridge_fsm_state(4),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(1),
      I4 => \axi_command__0\(27),
      O => \async_cs_n[1]_i_1_n_0\
    );
\async_cs_n[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47677777"
    )
        port map (
      I0 => bridge_fsm_state(3),
      I1 => bridge_fsm_state(4),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(1),
      I4 => \axi_command__0\(28),
      O => \async_cs_n[2]_i_1_n_0\
    );
\async_cs_n[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47677777"
    )
        port map (
      I0 => bridge_fsm_state(3),
      I1 => bridge_fsm_state(4),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(1),
      I4 => \axi_command__0\(29),
      O => \async_cs_n[3]_i_1_n_0\
    );
\async_cs_n[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47677777"
    )
        port map (
      I0 => bridge_fsm_state(3),
      I1 => bridge_fsm_state(4),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(1),
      I4 => \axi_command__0\(30),
      O => \async_cs_n[4]_i_1_n_0\
    );
\async_cs_n[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47677777"
    )
        port map (
      I0 => bridge_fsm_state(3),
      I1 => bridge_fsm_state(4),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(1),
      I4 => \axi_command__0\(31),
      O => \async_cs_n[5]_i_2_n_0\
    );
\async_cs_n[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE0F"
    )
        port map (
      I0 => \async_din_reg[0]_1\,
      I1 => \async_cs_n_reg[0]_3\,
      I2 => bridge_fsm_state(3),
      I3 => bridge_fsm_state(1),
      I4 => bridge_fsm_state(4),
      O => \async_cs_n[5]_i_3_n_0\
    );
\async_cs_n[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542B440850234000"
    )
        port map (
      I0 => bridge_fsm_state(3),
      I1 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I2 => bridge_fsm_state(1),
      I3 => bridge_fsm_state(4),
      I4 => \async_cs_n_reg[0]_1\,
      I5 => \async_cs_n_reg[0]_2\,
      O => \async_cs_n[5]_i_4_n_0\
    );
\async_cs_n_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_cs_n_reg[5]_i_1_n_0\,
      D => \async_cs_n[0]_i_1_n_0\,
      Q => \async_cs_n_reg_n_0_[0]\,
      R => '0'
    );
\async_cs_n_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_cs_n_reg[5]_i_1_n_0\,
      D => \async_cs_n[1]_i_1_n_0\,
      Q => OBJRAM_n,
      R => '0'
    );
\async_cs_n_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_cs_n_reg[5]_i_1_n_0\,
      D => \async_cs_n[2]_i_1_n_0\,
      Q => \^chacs_n\,
      R => '0'
    );
\async_cs_n_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_cs_n_reg[5]_i_1_n_0\,
      D => \async_cs_n[3]_i_1_n_0\,
      Q => VCS2_n,
      R => '0'
    );
\async_cs_n_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_cs_n_reg[5]_i_1_n_0\,
      D => \async_cs_n[4]_i_1_n_0\,
      Q => VCS1_n,
      R => '0'
    );
\async_cs_n_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_cs_n_reg[5]_i_1_n_0\,
      D => \async_cs_n[5]_i_2_n_0\,
      Q => VZCS_n,
      R => '0'
    );
\async_cs_n_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \async_cs_n[5]_i_3_n_0\,
      I1 => \async_cs_n[5]_i_4_n_0\,
      O => \async_cs_n_reg[5]_i_1_n_0\,
      S => bridge_fsm_state(2)
    );
\async_din[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => D(4),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_0\,
      I3 => \^async_cs_n_reg[0]_0\,
      O => \async_din[10]_i_2_n_0\
    );
\async_din[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04C4"
    )
        port map (
      I0 => D(12),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_2\,
      I3 => DOBDO(2),
      I4 => \^async_cs_n_reg[1]_0\,
      O => \async_din[10]_i_3_n_0\
    );
\async_din[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => D(5),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_0\,
      I3 => \^async_cs_n_reg[0]_0\,
      O => \async_din[11]_i_2_n_0\
    );
\async_din[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04C4"
    )
        port map (
      I0 => D(13),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_2\,
      I3 => DOBDO(3),
      I4 => \^async_cs_n_reg[1]_0\,
      O => \async_din[11]_i_3_n_0\
    );
\async_din[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => D(6),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_0\,
      I3 => \^async_cs_n_reg[0]_0\,
      O => \async_din[12]_i_2_n_0\
    );
\async_din[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04C4"
    )
        port map (
      I0 => D(14),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_2\,
      I3 => DOBDO(4),
      I4 => \^async_cs_n_reg[1]_0\,
      O => \async_din[12]_i_3_n_0\
    );
\async_din[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => D(7),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_0\,
      I3 => \^async_cs_n_reg[0]_0\,
      O => \async_din[13]_i_2_n_0\
    );
\async_din[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04C4"
    )
        port map (
      I0 => D(15),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_2\,
      I3 => DOBDO(5),
      I4 => \^async_cs_n_reg[1]_0\,
      O => \async_din[13]_i_3_n_0\
    );
\async_din[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => D(8),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_0\,
      I3 => \^async_cs_n_reg[0]_0\,
      O => \async_din[14]_i_2_n_0\
    );
\async_din[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04C4"
    )
        port map (
      I0 => D(16),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_2\,
      I3 => DOBDO(6),
      I4 => \^async_cs_n_reg[1]_0\,
      O => \async_din[14]_i_3_n_0\
    );
\async_din[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \async_din_reg[0]_1\,
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(3),
      I3 => bridge_fsm_state(2),
      I4 => bridge_fsm_state(4),
      O => async_din
    );
\async_din[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000048804880"
    )
        port map (
      I0 => OBJRAM_n,
      I1 => VCS2_n,
      I2 => VCS1_n,
      I3 => VZCS_n,
      I4 => \^async_addr_reg[11]_0\(0),
      I5 => \async_din[0]_i_3\,
      O => \^async_cs_n_reg[1]_2\
    );
\async_din[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \async_cs_n_reg_n_0_[0]\,
      I1 => VZCS_n,
      I2 => VCS1_n,
      I3 => VCS2_n,
      I4 => \^chacs_n\,
      I5 => OBJRAM_n,
      O => \async_din[15]_i_4_n_0\
    );
\async_din[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => D(9),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_0\,
      I3 => \^async_cs_n_reg[0]_0\,
      O => \async_din[15]_i_5_n_0\
    );
\async_din[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04C4"
    )
        port map (
      I0 => D(17),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_2\,
      I3 => DOBDO(7),
      I4 => \^async_cs_n_reg[1]_0\,
      O => \async_din[15]_i_6_n_0\
    );
\async_din[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000C0C000"
    )
        port map (
      I0 => \^async_addr_reg[11]_0\(0),
      I1 => VZCS_n,
      I2 => VCS2_n,
      I3 => OBJRAM_n,
      I4 => VCS1_n,
      I5 => \async_din[0]_i_3\,
      O => \^async_addr_reg[0]_0\
    );
\async_din[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000400000004000"
    )
        port map (
      I0 => OBJRAM_n,
      I1 => VZCS_n,
      I2 => VCS1_n,
      I3 => VCS2_n,
      I4 => \async_din[0]_i_3\,
      I5 => \^async_addr_reg[11]_0\(0),
      O => \^async_cs_n_reg[1]_0\
    );
\async_din[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \async_cs_n_reg_n_0_[0]\,
      I1 => VZCS_n,
      I2 => VCS1_n,
      I3 => VCS2_n,
      I4 => \^chacs_n\,
      I5 => OBJRAM_n,
      O => \^async_cs_n_reg[0]_0\
    );
\async_din[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A02A002AA02"
    )
        port map (
      I0 => \^async_cs_n_reg[0]_0\,
      I1 => \async_din_reg[5]_0\,
      I2 => \^async_addr_reg[0]_1\,
      I3 => \^async_cs_n_reg[1]_0\,
      I4 => \async_din_reg[7]_0\(0),
      I5 => D(0),
      O => \async_din[5]_i_2_n_0\
    );
\async_din[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A02A002AA02"
    )
        port map (
      I0 => \^async_cs_n_reg[0]_0\,
      I1 => \async_din_reg[7]_1\,
      I2 => \^async_addr_reg[0]_1\,
      I3 => \^async_cs_n_reg[1]_0\,
      I4 => \async_din_reg[7]_0\(1),
      I5 => D(1),
      O => \async_din[7]_i_2_n_0\
    );
\async_din[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFC33F3FFF"
    )
        port map (
      I0 => \^async_addr_reg[11]_0\(0),
      I1 => VZCS_n,
      I2 => VCS2_n,
      I3 => OBJRAM_n,
      I4 => VCS1_n,
      I5 => \async_din[0]_i_3\,
      O => \^async_addr_reg[0]_1\
    );
\async_din[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => D(2),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_0\,
      I3 => \^async_cs_n_reg[0]_0\,
      O => \async_din[8]_i_2_n_0\
    );
\async_din[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04C4"
    )
        port map (
      I0 => D(10),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_2\,
      I3 => DOBDO(0),
      I4 => \^async_cs_n_reg[1]_0\,
      O => \async_din[8]_i_3_n_0\
    );
\async_din[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => D(3),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_0\,
      I3 => \^async_cs_n_reg[0]_0\,
      O => \async_din[9]_i_2_n_0\
    );
\async_din[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04C4"
    )
        port map (
      I0 => D(11),
      I1 => \^async_addr_reg[0]_0\,
      I2 => \^async_cs_n_reg[1]_2\,
      I3 => DOBDO(1),
      I4 => \^async_cs_n_reg[1]_0\,
      O => \async_din[9]_i_3_n_0\
    );
\async_din_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(0),
      Q => o_AXI_CPU_DIN(0),
      R => '0'
    );
\async_din_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(10),
      Q => o_AXI_CPU_DIN(10),
      R => '0'
    );
\async_din_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(11),
      Q => o_AXI_CPU_DIN(11),
      R => '0'
    );
\async_din_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(12),
      Q => o_AXI_CPU_DIN(12),
      R => '0'
    );
\async_din_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(13),
      Q => o_AXI_CPU_DIN(13),
      R => '0'
    );
\async_din_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(14),
      Q => o_AXI_CPU_DIN(14),
      R => '0'
    );
\async_din_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(15),
      Q => o_AXI_CPU_DIN(15),
      R => '0'
    );
\async_din_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(1),
      Q => o_AXI_CPU_DIN(1),
      R => '0'
    );
\async_din_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(2),
      Q => o_AXI_CPU_DIN(2),
      R => '0'
    );
\async_din_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(3),
      Q => o_AXI_CPU_DIN(3),
      R => '0'
    );
\async_din_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(4),
      Q => o_AXI_CPU_DIN(4),
      R => '0'
    );
\async_din_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(5),
      Q => o_AXI_CPU_DIN(5),
      R => '0'
    );
\async_din_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(6),
      Q => o_AXI_CPU_DIN(6),
      R => '0'
    );
\async_din_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(7),
      Q => o_AXI_CPU_DIN(7),
      R => '0'
    );
\async_din_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(8),
      Q => o_AXI_CPU_DIN(8),
      R => '0'
    );
\async_din_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => async_din,
      D => cpu_din(9),
      Q => o_AXI_CPU_DIN(9),
      R => '0'
    );
\async_dout[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(0),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[0]_i_1_n_0\
    );
\async_dout[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(10),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[10]_i_1_n_0\
    );
\async_dout[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(11),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[11]_i_1_n_0\
    );
\async_dout[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(12),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[12]_i_1_n_0\
    );
\async_dout[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(13),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[13]_i_1_n_0\
    );
\async_dout[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(14),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[14]_i_1_n_0\
    );
\async_dout[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03B303030303030F"
    )
        port map (
      I0 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I1 => async_rw_reg_2,
      I2 => bridge_fsm_state(4),
      I3 => bridge_fsm_state(3),
      I4 => bridge_fsm_state(1),
      I5 => bridge_fsm_state(2),
      O => \async_dout[15]_i_1_n_0\
    );
\async_dout[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(15),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[15]_i_2_n_0\
    );
\async_dout[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(1),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[1]_i_1_n_0\
    );
\async_dout[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(2),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[2]_i_1_n_0\
    );
\async_dout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(3),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[3]_i_1_n_0\
    );
\async_dout[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(4),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[4]_i_1_n_0\
    );
\async_dout[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(5),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[5]_i_1_n_0\
    );
\async_dout[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(6),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[6]_i_1_n_0\
    );
\async_dout[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(7),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[7]_i_1_n_0\
    );
\async_dout[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(8),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[8]_i_1_n_0\
    );
\async_dout[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => axi_dout(9),
      I1 => bridge_fsm_state(1),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(3),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \async_dout[9]_i_1_n_0\
    );
\async_dout_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[0]_i_1_n_0\,
      Q => \^cpu_dout\(0),
      R => '0'
    );
\async_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[10]_i_1_n_0\,
      Q => \^cpu_dout\(10),
      R => '0'
    );
\async_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[11]_i_1_n_0\,
      Q => \^cpu_dout\(11),
      R => '0'
    );
\async_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[12]_i_1_n_0\,
      Q => \^cpu_dout\(12),
      R => '0'
    );
\async_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[13]_i_1_n_0\,
      Q => \^cpu_dout\(13),
      R => '0'
    );
\async_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[14]_i_1_n_0\,
      Q => \^cpu_dout\(14),
      R => '0'
    );
\async_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[15]_i_2_n_0\,
      Q => \^cpu_dout\(15),
      R => '0'
    );
\async_dout_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[1]_i_1_n_0\,
      Q => \^cpu_dout\(1),
      R => '0'
    );
\async_dout_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[2]_i_1_n_0\,
      Q => \^cpu_dout\(2),
      R => '0'
    );
\async_dout_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[3]_i_1_n_0\,
      Q => \^cpu_dout\(3),
      R => '0'
    );
\async_dout_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[4]_i_1_n_0\,
      Q => \^cpu_dout\(4),
      R => '0'
    );
\async_dout_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[5]_i_1_n_0\,
      Q => \^cpu_dout\(5),
      R => '0'
    );
\async_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[6]_i_1_n_0\,
      Q => \^cpu_dout\(6),
      R => '0'
    );
\async_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[7]_i_1_n_0\,
      Q => \^cpu_dout\(7),
      R => '0'
    );
\async_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[8]_i_1_n_0\,
      Q => \^cpu_dout\(8),
      R => '0'
    );
\async_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \async_dout[15]_i_1_n_0\,
      D => \async_dout[9]_i_1_n_0\,
      Q => \^cpu_dout\(9),
      R => '0'
    );
async_rw_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EBFFFFF0EBF0000"
    )
        port map (
      I0 => async_rw_reg_2,
      I1 => async_rw_i_2_n_0,
      I2 => bridge_fsm_state(3),
      I3 => bridge_fsm_state(4),
      I4 => async_busy_i_3_n_0,
      I5 => CPU_RW,
      O => async_rw_i_1_n_0
    );
async_rw_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bridge_fsm_state(2),
      I1 => bridge_fsm_state(1),
      O => async_rw_i_2_n_0
    );
async_rw_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => async_rw_i_1_n_0,
      Q => CPU_RW,
      R => '0'
    );
async_uds_n_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => async_uds_n,
      I1 => async_busy_i_3_n_0,
      I2 => \^cpu_lds_n\,
      O => async_uds_n_i_1_n_0
    );
async_uds_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E3E3E2F2F2B2B2B"
    )
        port map (
      I0 => async_rw_reg_2,
      I1 => bridge_fsm_state(3),
      I2 => bridge_fsm_state(4),
      I3 => bridge_fsm_state(1),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      I5 => bridge_fsm_state(2),
      O => async_uds_n
    );
async_uds_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => async_uds_n_i_1_n_0,
      Q => \^cpu_lds_n\,
      R => '0'
    );
\axi_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(0),
      Q => \axi_addr_reg_n_0_[0]\,
      R => '0'
    );
\axi_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(10),
      Q => \axi_addr_reg_n_0_[10]\,
      R => '0'
    );
\axi_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(11),
      Q => \axi_addr_reg_n_0_[11]\,
      R => '0'
    );
\axi_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(12),
      Q => \axi_addr_reg_n_0_[12]\,
      R => '0'
    );
\axi_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(13),
      Q => \axi_addr_reg_n_0_[13]\,
      R => '0'
    );
\axi_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(14),
      Q => \axi_addr_reg_n_0_[14]\,
      R => '0'
    );
\axi_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(1),
      Q => \axi_addr_reg_n_0_[1]\,
      R => '0'
    );
\axi_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(2),
      Q => \axi_addr_reg_n_0_[2]\,
      R => '0'
    );
\axi_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(3),
      Q => \axi_addr_reg_n_0_[3]\,
      R => '0'
    );
\axi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(4),
      Q => \axi_addr_reg_n_0_[4]\,
      R => '0'
    );
\axi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(5),
      Q => \axi_addr_reg_n_0_[5]\,
      R => '0'
    );
\axi_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(6),
      Q => \axi_addr_reg_n_0_[6]\,
      R => '0'
    );
\axi_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(7),
      Q => \axi_addr_reg_n_0_[7]\,
      R => '0'
    );
\axi_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(8),
      Q => \axi_addr_reg_n_0_[8]\,
      R => '0'
    );
\axi_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_ADDR(9),
      Q => \axi_addr_reg_n_0_[9]\,
      R => '0'
    );
\axi_command[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => bridge_fsm_state(4),
      I1 => bridge_fsm_state(3),
      I2 => bridge_fsm_state(2),
      I3 => bridge_fsm_state(1),
      I4 => \^fsm_sequential_bridge_fsm_state_reg[0]_0\(0),
      O => \axi_command[31]_i_1_n_0\
    );
\axi_command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_COMMAND(0),
      Q => axi_command(0),
      R => '0'
    );
\axi_command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_COMMAND(1),
      Q => axi_command(1),
      R => '0'
    );
\axi_command_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_COMMAND(26),
      Q => \axi_command__0\(26),
      R => '0'
    );
\axi_command_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_COMMAND(27),
      Q => \axi_command__0\(27),
      R => '0'
    );
\axi_command_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_COMMAND(28),
      Q => \axi_command__0\(28),
      R => '0'
    );
\axi_command_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_COMMAND(29),
      Q => \axi_command__0\(29),
      R => '0'
    );
\axi_command_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_COMMAND(30),
      Q => \axi_command__0\(30),
      R => '0'
    );
\axi_command_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_COMMAND(31),
      Q => \axi_command__0\(31),
      R => '0'
    );
\axi_dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(0),
      Q => axi_dout(0),
      R => '0'
    );
\axi_dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(10),
      Q => axi_dout(10),
      R => '0'
    );
\axi_dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(11),
      Q => axi_dout(11),
      R => '0'
    );
\axi_dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(12),
      Q => axi_dout(12),
      R => '0'
    );
\axi_dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(13),
      Q => axi_dout(13),
      R => '0'
    );
\axi_dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(14),
      Q => axi_dout(14),
      R => '0'
    );
\axi_dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(15),
      Q => axi_dout(15),
      R => '0'
    );
\axi_dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(1),
      Q => axi_dout(1),
      R => '0'
    );
\axi_dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(2),
      Q => axi_dout(2),
      R => '0'
    );
\axi_dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(3),
      Q => axi_dout(3),
      R => '0'
    );
\axi_dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(4),
      Q => axi_dout(4),
      R => '0'
    );
\axi_dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(5),
      Q => axi_dout(5),
      R => '0'
    );
\axi_dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(6),
      Q => axi_dout(6),
      R => '0'
    );
\axi_dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(7),
      Q => axi_dout(7),
      R => '0'
    );
\axi_dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(8),
      Q => axi_dout(8),
      R => '0'
    );
\axi_dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \axi_command[31]_i_1_n_0\,
      D => i_AXI_CPU_DOUT(9),
      Q => axi_dout(9),
      R => '0'
    );
dtack0_n_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cpu_lds_n\,
      I1 => B_PIXEL0,
      I2 => dtack0_n,
      O => dtack0_n_i_1_n_0
    );
dtack0_n_reg: unisim.vcomponents.FDPE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => dtack0_n_i_1_n_0,
      PRE => \^cpu_lds_n\,
      Q => dtack0_n
    );
dtack1_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^cpu_lds_n\,
      I1 => B_PIXEL0,
      I2 => Q(0),
      I3 => \dtack1_n__0\,
      O => dtack1_n_i_1_n_0
    );
dtack1_n_reg: unisim.vcomponents.FDPE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => dtack1_n_i_1_n_0,
      PRE => \^cpu_lds_n\,
      Q => \dtack1_n__0\
    );
dtack2_n_reg: unisim.vcomponents.FDPE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => dtack2_n_reg_0,
      PRE => \^cpu_lds_n\,
      Q => \^dtack2_n__0\
    );
\rgblatch_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(0),
      Q => \rgblatch_reg[14]_0\(0),
      R => '0'
    );
\rgblatch_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(10),
      Q => \rgblatch_reg[14]_0\(10),
      R => '0'
    );
\rgblatch_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(11),
      Q => \rgblatch_reg[14]_0\(11),
      R => '0'
    );
\rgblatch_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(12),
      Q => \rgblatch_reg[14]_0\(12),
      R => '0'
    );
\rgblatch_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(13),
      Q => \rgblatch_reg[14]_0\(13),
      R => '0'
    );
\rgblatch_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(14),
      Q => \rgblatch_reg[14]_0\(14),
      R => '0'
    );
\rgblatch_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(1),
      Q => \rgblatch_reg[14]_0\(1),
      R => '0'
    );
\rgblatch_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(2),
      Q => \rgblatch_reg[14]_0\(2),
      R => '0'
    );
\rgblatch_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(3),
      Q => \rgblatch_reg[14]_0\(3),
      R => '0'
    );
\rgblatch_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(4),
      Q => \rgblatch_reg[14]_0\(4),
      R => '0'
    );
\rgblatch_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(5),
      Q => \rgblatch_reg[14]_0\(5),
      R => '0'
    );
\rgblatch_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(6),
      Q => \rgblatch_reg[14]_0\(6),
      R => '0'
    );
\rgblatch_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(7),
      Q => \rgblatch_reg[14]_0\(7),
      R => '0'
    );
\rgblatch_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(8),
      Q => \rgblatch_reg[14]_0\(8),
      R => '0'
    );
\rgblatch_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => B_PIXEL0,
      D => colorram_dout(9),
      Q => \rgblatch_reg[14]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_gfx_hdmi is
  port (
    o_TMDS_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_TMDS_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_TMDSCLK_p : out STD_LOGIC;
    o_TMDSCLK_n : out STD_LOGIC;
    frame_parity_27m_reg_0 : out STD_LOGIC;
    i_EMU_TMDSCLK : in STD_LOGIC;
    i_EMU_MCLK : in STD_LOGIC;
    i_DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_1_4 : in STD_LOGIC;
    RAM_reg_0_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_1_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_1_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_0_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_0_11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_1_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_1_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_0_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_0_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_0_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_1_5_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_0_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_0_14 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_0_11_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sof_27m_dlyd_reg[0]_0\ : in STD_LOGIC;
    \fbwr_vcntr_reg[0]_0\ : in STD_LOGIC;
    \fbwr_vcntr_reg[7]_0\ : in STD_LOGIC;
    clear : in STD_LOGIC;
    p_7_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_gfx_hdmi : entity is "gfx_hdmi";
end termprj_top_gfx_top_0_0_gfx_hdmi;

architecture STRUCTURE of termprj_top_gfx_top_0_0_gfx_hdmi is
  signal clk27mcen : STD_LOGIC;
  signal clk27mcen0 : STD_LOGIC;
  signal disparity_acc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal disparity_acc_new : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal disparity_acc_new_0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal disparity_acc_new_1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal encoder_b_n_0 : STD_LOGIC;
  signal encoder_b_n_1 : STD_LOGIC;
  signal encoder_b_n_10 : STD_LOGIC;
  signal encoder_b_n_11 : STD_LOGIC;
  signal encoder_b_n_12 : STD_LOGIC;
  signal encoder_b_n_13 : STD_LOGIC;
  signal encoder_b_n_14 : STD_LOGIC;
  signal encoder_b_n_15 : STD_LOGIC;
  signal encoder_b_n_16 : STD_LOGIC;
  signal encoder_b_n_17 : STD_LOGIC;
  signal encoder_b_n_2 : STD_LOGIC;
  signal encoder_b_n_3 : STD_LOGIC;
  signal encoder_b_n_4 : STD_LOGIC;
  signal encoder_b_n_5 : STD_LOGIC;
  signal encoder_b_n_6 : STD_LOGIC;
  signal encoder_b_n_7 : STD_LOGIC;
  signal encoder_b_n_8 : STD_LOGIC;
  signal encoder_b_n_9 : STD_LOGIC;
  signal encoder_g_n_0 : STD_LOGIC;
  signal encoder_g_n_1 : STD_LOGIC;
  signal encoder_g_n_10 : STD_LOGIC;
  signal encoder_g_n_11 : STD_LOGIC;
  signal encoder_g_n_12 : STD_LOGIC;
  signal encoder_g_n_13 : STD_LOGIC;
  signal encoder_g_n_2 : STD_LOGIC;
  signal encoder_g_n_3 : STD_LOGIC;
  signal encoder_g_n_4 : STD_LOGIC;
  signal encoder_g_n_5 : STD_LOGIC;
  signal encoder_g_n_6 : STD_LOGIC;
  signal encoder_g_n_7 : STD_LOGIC;
  signal encoder_g_n_8 : STD_LOGIC;
  signal encoder_g_n_9 : STD_LOGIC;
  signal encoder_r_n_0 : STD_LOGIC;
  signal encoder_r_n_1 : STD_LOGIC;
  signal encoder_r_n_6 : STD_LOGIC;
  signal encoder_r_n_7 : STD_LOGIC;
  signal fb_even_n_0 : STD_LOGIC;
  signal fb_even_n_1 : STD_LOGIC;
  signal fb_even_n_16 : STD_LOGIC;
  signal fb_even_n_17 : STD_LOGIC;
  signal fb_even_n_18 : STD_LOGIC;
  signal fb_even_n_19 : STD_LOGIC;
  signal fb_even_n_2 : STD_LOGIC;
  signal fb_even_n_20 : STD_LOGIC;
  signal fb_even_n_21 : STD_LOGIC;
  signal fb_even_n_22 : STD_LOGIC;
  signal fb_even_n_23 : STD_LOGIC;
  signal fb_even_n_27 : STD_LOGIC;
  signal fb_even_n_29 : STD_LOGIC;
  signal fb_even_n_3 : STD_LOGIC;
  signal fb_even_n_30 : STD_LOGIC;
  signal fb_even_n_31 : STD_LOGIC;
  signal fb_even_n_32 : STD_LOGIC;
  signal fb_even_n_33 : STD_LOGIC;
  signal fb_even_n_34 : STD_LOGIC;
  signal fb_even_n_35 : STD_LOGIC;
  signal fb_even_n_36 : STD_LOGIC;
  signal fb_even_n_37 : STD_LOGIC;
  signal fb_even_n_38 : STD_LOGIC;
  signal fb_even_n_39 : STD_LOGIC;
  signal fb_even_n_4 : STD_LOGIC;
  signal fb_even_n_40 : STD_LOGIC;
  signal fb_even_n_41 : STD_LOGIC;
  signal fb_even_n_42 : STD_LOGIC;
  signal fb_even_n_43 : STD_LOGIC;
  signal fb_even_n_44 : STD_LOGIC;
  signal fb_even_n_45 : STD_LOGIC;
  signal fb_even_n_46 : STD_LOGIC;
  signal fb_even_n_47 : STD_LOGIC;
  signal fb_even_n_48 : STD_LOGIC;
  signal fb_even_n_49 : STD_LOGIC;
  signal fb_even_n_5 : STD_LOGIC;
  signal fb_even_n_53 : STD_LOGIC;
  signal fb_even_n_54 : STD_LOGIC;
  signal fb_even_n_55 : STD_LOGIC;
  signal fb_even_n_56 : STD_LOGIC;
  signal fb_even_n_57 : STD_LOGIC;
  signal fb_even_n_58 : STD_LOGIC;
  signal fb_even_n_59 : STD_LOGIC;
  signal fb_even_n_60 : STD_LOGIC;
  signal fb_even_n_61 : STD_LOGIC;
  signal fb_even_n_62 : STD_LOGIC;
  signal fb_even_n_63 : STD_LOGIC;
  signal fb_even_n_64 : STD_LOGIC;
  signal fb_odd_n_0 : STD_LOGIC;
  signal fb_odd_n_1 : STD_LOGIC;
  signal fb_odd_n_14 : STD_LOGIC;
  signal fb_odd_n_2 : STD_LOGIC;
  signal fb_odd_n_29 : STD_LOGIC;
  signal fb_odd_n_3 : STD_LOGIC;
  signal fb_odd_n_30 : STD_LOGIC;
  signal fb_odd_n_31 : STD_LOGIC;
  signal fb_odd_n_32 : STD_LOGIC;
  signal fb_odd_n_34 : STD_LOGIC;
  signal fb_odd_n_35 : STD_LOGIC;
  signal fb_odd_n_36 : STD_LOGIC;
  signal fb_odd_n_37 : STD_LOGIC;
  signal fb_odd_n_38 : STD_LOGIC;
  signal fb_odd_n_39 : STD_LOGIC;
  signal fb_odd_n_4 : STD_LOGIC;
  signal fb_odd_n_40 : STD_LOGIC;
  signal fb_odd_n_41 : STD_LOGIC;
  signal fb_odd_n_42 : STD_LOGIC;
  signal fb_odd_n_43 : STD_LOGIC;
  signal fb_odd_n_44 : STD_LOGIC;
  signal fb_odd_n_45 : STD_LOGIC;
  signal fb_odd_n_46 : STD_LOGIC;
  signal fb_odd_n_47 : STD_LOGIC;
  signal fb_odd_n_48 : STD_LOGIC;
  signal fb_odd_n_49 : STD_LOGIC;
  signal fb_odd_n_50 : STD_LOGIC;
  signal fb_odd_n_51 : STD_LOGIC;
  signal fb_odd_n_52 : STD_LOGIC;
  signal fb_odd_n_53 : STD_LOGIC;
  signal fb_odd_n_54 : STD_LOGIC;
  signal fb_odd_n_55 : STD_LOGIC;
  signal fb_odd_n_56 : STD_LOGIC;
  signal fb_odd_n_57 : STD_LOGIC;
  signal fb_odd_n_58 : STD_LOGIC;
  signal fb_odd_n_59 : STD_LOGIC;
  signal fb_odd_n_60 : STD_LOGIC;
  signal fb_odd_n_61 : STD_LOGIC;
  signal fb_odd_n_62 : STD_LOGIC;
  signal fb_odd_n_63 : STD_LOGIC;
  signal fb_odd_n_64 : STD_LOGIC;
  signal fbrd_ae : STD_LOGIC;
  signal fbrd_data_even : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal fbrd_data_odd : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal fbrd_de : STD_LOGIC;
  signal fbrd_hcntr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal fbrd_vcntr : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \fbwr_hcntr[0]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[0]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[1]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[2]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[2]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[3]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[4]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[5]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[6]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[6]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[7]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr[7]_rep_i_1_n_0\ : STD_LOGIC;
  signal fbwr_hcntr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fbwr_hcntr_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[7]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_hcntr_reg[7]_rep_n_0\ : STD_LOGIC;
  signal fbwr_vcntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fbwr_vcntr[0]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[0]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[1]_i_2_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[1]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[2]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[3]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[4]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[5]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[6]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[6]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[7]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[7]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr[7]_rep_i_1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[7]_rep__0_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[7]_rep__1_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg[7]_rep_n_0\ : STD_LOGIC;
  signal \fbwr_vcntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fbwr_vcntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fbwr_vcntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fbwr_vcntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fbwr_vcntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fbwr_vcntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \fbwr_vcntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \fbwr_vcntr_reg_n_0_[7]\ : STD_LOGIC;
  signal frame_parity_27m : STD_LOGIC;
  signal frame_parity_27m_i_1_n_0 : STD_LOGIC;
  signal \^frame_parity_27m_reg_0\ : STD_LOGIC;
  signal hdmi_de : STD_LOGIC;
  signal hdmi_de0 : STD_LOGIC;
  signal hdmi_de_i_2_n_0 : STD_LOGIC;
  signal hdmi_de_i_3_n_0 : STD_LOGIC;
  signal hdmi_hcntr : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal \hdmi_hcntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[1]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[2]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[6]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[9]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr[9]_i_4_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \hdmi_hcntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \hdmi_hcntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \hdmi_hcntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \hdmi_hcntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \hdmi_hcntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \hdmi_hcntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \hdmi_hcntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \hdmi_hcntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \hdmi_hcntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \hdmi_hcntr_reg_n_0_[9]\ : STD_LOGIC;
  signal hdmi_hsync_i_1_n_0 : STD_LOGIC;
  signal hdmi_hsync_i_2_n_0 : STD_LOGIC;
  signal hdmi_hsync_i_3_n_0 : STD_LOGIC;
  signal \hdmi_vcntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[1]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[1]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[6]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[9]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[9]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr[9]_i_4_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \hdmi_vcntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \hdmi_vcntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \hdmi_vcntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \hdmi_vcntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \hdmi_vcntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \hdmi_vcntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \hdmi_vcntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \hdmi_vcntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \hdmi_vcntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \hdmi_vcntr_reg_n_0_[9]\ : STD_LOGIC;
  signal hdmi_vsync0 : STD_LOGIC;
  signal hdmi_vsync_i_2_n_0 : STD_LOGIC;
  signal i_CONTROL : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal o_TMDS : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sof_27m_dlyd : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sof_27m_synced : STD_LOGIC;
  signal sof_27m_synced_i_1_n_0 : STD_LOGIC;
  signal tmds_clk : STD_LOGIC;
  signal tmds_clk_i_1_n_0 : STD_LOGIC;
  signal \tmds_ringcntr_reg[3]_srl4_n_0\ : STD_LOGIC;
  signal \tmds_ringcntr_reg[4]__0_n_0\ : STD_LOGIC;
  signal \tmds_ringcntr_reg[8]_srl4_n_0\ : STD_LOGIC;
  signal tmds_shifter_blue : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmds_shifter_blue[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_blue[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_blue[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_blue[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_blue[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_blue[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_blue[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_blue[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_blue[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_blue[9]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_blue__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmds_shifter_green : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmds_shifter_green[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_green[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_green[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_green[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_green[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_green[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_green[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_green[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_green[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_green[9]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_green__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \tmds_shifter_red[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_red[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_red[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_red[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_red[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_red[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_red[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_red[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_red[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_red[9]_i_1_n_0\ : STD_LOGIC;
  signal \tmds_shifter_red_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmds_shifter_red_reg_n_0_[1]\ : STD_LOGIC;
  signal \tmds_shifter_red_reg_n_0_[2]\ : STD_LOGIC;
  signal \tmds_shifter_red_reg_n_0_[3]\ : STD_LOGIC;
  signal \tmds_shifter_red_reg_n_0_[4]\ : STD_LOGIC;
  signal \tmds_shifter_red_reg_n_0_[5]\ : STD_LOGIC;
  signal \tmds_shifter_red_reg_n_0_[6]\ : STD_LOGIC;
  signal \tmds_shifter_red_reg_n_0_[7]\ : STD_LOGIC;
  signal \tmds_shifter_red_reg_n_0_[8]\ : STD_LOGIC;
  signal \tmds_shifter_red_reg_n_0_[9]\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OBUFDS_b : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of OBUFDS_b : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of OBUFDS_b : label is "OBUFDS";
  attribute BOX_TYPE of OBUFDS_clock : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_clock : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM of OBUFDS_clock : label is "OBUFDS";
  attribute BOX_TYPE of OBUFDS_g : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_g : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM of OBUFDS_g : label is "OBUFDS";
  attribute BOX_TYPE of OBUFDS_r : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_r : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM of OBUFDS_r : label is "OBUFDS";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fbwr_hcntr[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \fbwr_hcntr[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \fbwr_hcntr[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \fbwr_hcntr[7]_i_3\ : label is "soft_lutpair43";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[0]\ : label is "fbwr_hcntr_reg[0]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[0]_rep\ : label is "fbwr_hcntr_reg[0]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[0]_rep__0\ : label is "fbwr_hcntr_reg[0]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[0]_rep__1\ : label is "fbwr_hcntr_reg[0]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[1]\ : label is "fbwr_hcntr_reg[1]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[1]_rep\ : label is "fbwr_hcntr_reg[1]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[1]_rep__0\ : label is "fbwr_hcntr_reg[1]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[2]\ : label is "fbwr_hcntr_reg[2]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[2]_rep\ : label is "fbwr_hcntr_reg[2]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[2]_rep__0\ : label is "fbwr_hcntr_reg[2]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[2]_rep__1\ : label is "fbwr_hcntr_reg[2]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[3]\ : label is "fbwr_hcntr_reg[3]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[3]_rep\ : label is "fbwr_hcntr_reg[3]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[3]_rep__0\ : label is "fbwr_hcntr_reg[3]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[4]\ : label is "fbwr_hcntr_reg[4]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[4]_rep\ : label is "fbwr_hcntr_reg[4]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[4]_rep__0\ : label is "fbwr_hcntr_reg[4]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[5]\ : label is "fbwr_hcntr_reg[5]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[5]_rep\ : label is "fbwr_hcntr_reg[5]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[5]_rep__0\ : label is "fbwr_hcntr_reg[5]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[6]\ : label is "fbwr_hcntr_reg[6]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[6]_rep\ : label is "fbwr_hcntr_reg[6]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[6]_rep__0\ : label is "fbwr_hcntr_reg[6]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[7]\ : label is "fbwr_hcntr_reg[7]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[7]_rep\ : label is "fbwr_hcntr_reg[7]";
  attribute ORIG_CELL_NAME of \fbwr_hcntr_reg[7]_rep__0\ : label is "fbwr_hcntr_reg[7]";
  attribute SOFT_HLUTNM of \fbwr_vcntr[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \fbwr_vcntr[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \fbwr_vcntr[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \fbwr_vcntr[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \fbwr_vcntr[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \fbwr_vcntr[7]_i_4\ : label is "soft_lutpair36";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[0]\ : label is "fbwr_vcntr_reg[0]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[0]_rep\ : label is "fbwr_vcntr_reg[0]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[0]_rep__0\ : label is "fbwr_vcntr_reg[0]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[0]_rep__1\ : label is "fbwr_vcntr_reg[0]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[1]\ : label is "fbwr_vcntr_reg[1]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[1]_rep\ : label is "fbwr_vcntr_reg[1]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[1]_rep__0\ : label is "fbwr_vcntr_reg[1]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[2]\ : label is "fbwr_vcntr_reg[2]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[2]_rep\ : label is "fbwr_vcntr_reg[2]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[2]_rep__0\ : label is "fbwr_vcntr_reg[2]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[3]\ : label is "fbwr_vcntr_reg[3]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[3]_rep\ : label is "fbwr_vcntr_reg[3]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[3]_rep__0\ : label is "fbwr_vcntr_reg[3]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[4]\ : label is "fbwr_vcntr_reg[4]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[4]_rep\ : label is "fbwr_vcntr_reg[4]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[4]_rep__0\ : label is "fbwr_vcntr_reg[4]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[5]\ : label is "fbwr_vcntr_reg[5]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[5]_rep\ : label is "fbwr_vcntr_reg[5]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[5]_rep__0\ : label is "fbwr_vcntr_reg[5]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[6]\ : label is "fbwr_vcntr_reg[6]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[6]_rep\ : label is "fbwr_vcntr_reg[6]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[6]_rep__0\ : label is "fbwr_vcntr_reg[6]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[7]\ : label is "fbwr_vcntr_reg[7]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[7]_rep\ : label is "fbwr_vcntr_reg[7]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[7]_rep__0\ : label is "fbwr_vcntr_reg[7]";
  attribute ORIG_CELL_NAME of \fbwr_vcntr_reg[7]_rep__1\ : label is "fbwr_vcntr_reg[7]";
  attribute SOFT_HLUTNM of frame_parity_27m_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of hdmi_de_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \hdmi_hcntr[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \hdmi_hcntr[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \hdmi_hcntr[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \hdmi_hcntr[7]_i_2\ : label is "soft_lutpair35";
  attribute ORIG_CELL_NAME of \hdmi_hcntr_reg[1]\ : label is "hdmi_hcntr_reg[1]";
  attribute ORIG_CELL_NAME of \hdmi_hcntr_reg[1]_rep\ : label is "hdmi_hcntr_reg[1]";
  attribute ORIG_CELL_NAME of \hdmi_hcntr_reg[1]_rep__0\ : label is "hdmi_hcntr_reg[1]";
  attribute ORIG_CELL_NAME of \hdmi_hcntr_reg[2]\ : label is "hdmi_hcntr_reg[2]";
  attribute ORIG_CELL_NAME of \hdmi_hcntr_reg[2]_rep\ : label is "hdmi_hcntr_reg[2]";
  attribute ORIG_CELL_NAME of \hdmi_hcntr_reg[2]_rep__0\ : label is "hdmi_hcntr_reg[2]";
  attribute SOFT_HLUTNM of \hdmi_vcntr[6]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \hdmi_vcntr[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \hdmi_vcntr[8]_i_1\ : label is "soft_lutpair40";
  attribute ORIG_CELL_NAME of \hdmi_vcntr_reg[1]\ : label is "hdmi_vcntr_reg[1]";
  attribute ORIG_CELL_NAME of \hdmi_vcntr_reg[1]_rep\ : label is "hdmi_vcntr_reg[1]";
  attribute ORIG_CELL_NAME of \hdmi_vcntr_reg[1]_rep__0\ : label is "hdmi_vcntr_reg[1]";
  attribute ORIG_CELL_NAME of \hdmi_vcntr_reg[1]_rep__1\ : label is "hdmi_vcntr_reg[1]";
  attribute SOFT_HLUTNM of sof_27m_synced_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of tmds_clk_i_1 : label is "soft_lutpair44";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \tmds_ringcntr_reg[3]_srl4\ : label is "\inst/hdmi_main/tmds_ringcntr_reg ";
  attribute srl_name : string;
  attribute srl_name of \tmds_ringcntr_reg[3]_srl4\ : label is "\inst/hdmi_main/tmds_ringcntr_reg[3]_srl4 ";
  attribute srl_bus_name of \tmds_ringcntr_reg[8]_srl4\ : label is "\inst/hdmi_main/tmds_ringcntr_reg ";
  attribute srl_name of \tmds_ringcntr_reg[8]_srl4\ : label is "\inst/hdmi_main/tmds_ringcntr_reg[8]_srl4 ";
  attribute SOFT_HLUTNM of \tmds_shifter_blue[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tmds_shifter_blue[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tmds_shifter_blue[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tmds_shifter_blue[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tmds_shifter_blue[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tmds_shifter_blue[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tmds_shifter_blue[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tmds_shifter_blue[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tmds_shifter_blue[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tmds_shifter_blue[9]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tmds_shifter_green[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tmds_shifter_green[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tmds_shifter_green[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tmds_shifter_green[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tmds_shifter_green[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tmds_shifter_green[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tmds_shifter_green[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \tmds_shifter_green[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tmds_shifter_green[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tmds_shifter_green[9]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tmds_shifter_red[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tmds_shifter_red[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tmds_shifter_red[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tmds_shifter_red[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \tmds_shifter_red[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tmds_shifter_red[6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tmds_shifter_red[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tmds_shifter_red[8]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tmds_shifter_red[9]_i_1\ : label is "soft_lutpair57";
begin
  frame_parity_27m_reg_0 <= \^frame_parity_27m_reg_0\;
OBUFDS_b: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tmds_shifter_blue(0),
      O => o_TMDS_p(0),
      OB => o_TMDS_n(0)
    );
OBUFDS_clock: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tmds_clk,
      O => o_TMDSCLK_p,
      OB => o_TMDSCLK_n
    );
OBUFDS_g: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => tmds_shifter_green(0),
      O => o_TMDS_p(1),
      OB => o_TMDS_n(1)
    );
OBUFDS_r: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \tmds_shifter_red_reg_n_0_[0]\,
      O => o_TMDS_p(2),
      OB => o_TMDS_n(2)
    );
clk27mcen_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk27mcen,
      O => clk27mcen0
    );
clk27mcen_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => clk27mcen0,
      Q => clk27mcen,
      R => '0'
    );
encoder_b: entity work.termprj_top_gfx_top_0_0_tmds_encoder
     port map (
      D(2 downto 1) => disparity_acc_new_0(2 downto 1),
      D(0) => fb_even_n_29,
      Q(3) => encoder_b_n_0,
      Q(2) => encoder_b_n_1,
      Q(1) => encoder_b_n_2,
      Q(0) => encoder_b_n_3,
      SR(0) => encoder_r_n_0,
      clk27mcen => clk27mcen,
      \disparity_acc[3]_i_4__1_0\ => fb_even_n_58,
      \disparity_acc_reg[0]_0\ => encoder_b_n_6,
      \disparity_acc_reg[1]_0\ => encoder_b_n_7,
      \disparity_acc_reg[1]_1\ => fb_even_n_17,
      \disparity_acc_reg[1]_2\ => fb_even_n_61,
      \disparity_acc_reg[1]_3\ => fb_odd_n_2,
      \disparity_acc_reg[2]_0\ => encoder_b_n_4,
      \disparity_acc_reg[3]_0\ => encoder_b_n_5,
      \disparity_acc_reg[3]_1\ => fb_even_n_64,
      \disparity_acc_reg[3]_2\ => fb_odd_n_34,
      \disparity_acc_reg[3]_3\ => fb_odd_n_1,
      \disparity_acc_reg[3]_4\ => fb_even_n_60,
      \disparity_acc_reg[3]_5\ => fb_even_n_22,
      i_EMU_MCLK => i_EMU_MCLK,
      \o_TMDS_reg[9]_0\(9) => encoder_b_n_8,
      \o_TMDS_reg[9]_0\(8) => encoder_b_n_9,
      \o_TMDS_reg[9]_0\(7) => encoder_b_n_10,
      \o_TMDS_reg[9]_0\(6) => encoder_b_n_11,
      \o_TMDS_reg[9]_0\(5) => encoder_b_n_12,
      \o_TMDS_reg[9]_0\(4) => encoder_b_n_13,
      \o_TMDS_reg[9]_0\(3) => encoder_b_n_14,
      \o_TMDS_reg[9]_0\(2) => encoder_b_n_15,
      \o_TMDS_reg[9]_0\(1) => encoder_b_n_16,
      \o_TMDS_reg[9]_0\(0) => encoder_b_n_17,
      \o_TMDS_reg[9]_1\(9) => fb_odd_n_35,
      \o_TMDS_reg[9]_1\(8) => fb_odd_n_36,
      \o_TMDS_reg[9]_1\(7) => fb_odd_n_37,
      \o_TMDS_reg[9]_1\(6) => fb_odd_n_38,
      \o_TMDS_reg[9]_1\(5) => fb_odd_n_39,
      \o_TMDS_reg[9]_1\(4) => fb_odd_n_40,
      \o_TMDS_reg[9]_1\(3) => fb_even_n_62,
      \o_TMDS_reg[9]_1\(2) => fb_odd_n_41,
      \o_TMDS_reg[9]_1\(1) => fb_even_n_63,
      \o_TMDS_reg[9]_1\(0) => fb_odd_n_42
    );
encoder_g: entity work.termprj_top_gfx_top_0_0_tmds_encoder_2
     port map (
      D(3 downto 1) => disparity_acc_new_1(3 downto 1),
      D(0) => fb_even_n_27,
      Q(3) => encoder_g_n_1,
      Q(2) => encoder_g_n_2,
      Q(1) => encoder_g_n_3,
      Q(0) => encoder_g_n_4,
      SR(0) => encoder_r_n_0,
      clk27mcen => clk27mcen,
      \disparity_acc_reg[1]_0\ => encoder_g_n_0,
      hdmi_de => hdmi_de,
      i_EMU_MCLK => i_EMU_MCLK,
      \o_TMDS_reg[0]_0\ => encoder_g_n_9,
      \o_TMDS_reg[0]_1\ => fb_even_n_33,
      \o_TMDS_reg[1]_0\ => encoder_g_n_6,
      \o_TMDS_reg[1]_1\ => fb_even_n_30,
      \o_TMDS_reg[2]_0\ => encoder_g_n_13,
      \o_TMDS_reg[2]_1\ => fb_even_n_21,
      \o_TMDS_reg[3]_0\ => encoder_g_n_5,
      \o_TMDS_reg[3]_1\ => fb_even_n_57,
      \o_TMDS_reg[4]_0\ => encoder_g_n_12,
      \o_TMDS_reg[4]_1\ => fb_odd_n_3,
      \o_TMDS_reg[5]_0\ => encoder_g_n_8,
      \o_TMDS_reg[5]_1\ => fb_even_n_32,
      \o_TMDS_reg[6]_0\ => encoder_g_n_11,
      \o_TMDS_reg[6]_1\ => fb_even_n_35,
      \o_TMDS_reg[7]_0\ => encoder_g_n_7,
      \o_TMDS_reg[7]_1\ => fb_even_n_31,
      \o_TMDS_reg[8]_0\ => encoder_g_n_10,
      \o_TMDS_reg[8]_1\ => fb_even_n_34
    );
encoder_r: entity work.termprj_top_gfx_top_0_0_tmds_encoder_3
     port map (
      D(2 downto 0) => disparity_acc_new(3 downto 1),
      Q(3 downto 0) => disparity_acc(3 downto 0),
      SR(0) => encoder_r_n_0,
      clk27mcen => clk27mcen,
      \disparity_acc_reg[0]_0\ => fb_even_n_55,
      \disparity_acc_reg[1]_0\ => encoder_r_n_1,
      \disparity_acc_reg[1]_1\ => encoder_r_n_7,
      \disparity_acc_reg[2]_0\ => encoder_r_n_6,
      \disparity_acc_reg[2]_1\ => fb_even_n_54,
      \disparity_acc_reg[2]_2\ => fb_even_n_53,
      hdmi_de => hdmi_de,
      i_EMU_MCLK => i_EMU_MCLK,
      o_TMDS(8 downto 0) => o_TMDS(8 downto 0),
      \o_TMDS_reg[0]_0\ => fb_even_n_37,
      \o_TMDS_reg[1]_0\ => fb_even_n_40,
      \o_TMDS_reg[3]_0\ => fb_even_n_56,
      \o_TMDS_reg[4]_0\ => fb_even_n_5,
      \o_TMDS_reg[5]_0\ => fb_even_n_36,
      \o_TMDS_reg[6]_0\ => fb_even_n_41,
      \o_TMDS_reg[7]_0\ => fb_even_n_38,
      \o_TMDS_reg[8]_0\ => fb_even_n_39
    );
fb_even: entity work.termprj_top_gfx_top_0_0_hdmi_framebuffer
     port map (
      ADDRARDADDR(15) => \fbwr_vcntr_reg[7]_rep_n_0\,
      ADDRARDADDR(14) => \fbwr_vcntr_reg_n_0_[6]\,
      ADDRARDADDR(13) => \fbwr_vcntr_reg[5]_rep__0_n_0\,
      ADDRARDADDR(12) => \fbwr_vcntr_reg_n_0_[4]\,
      ADDRARDADDR(11) => \fbwr_vcntr_reg_n_0_[3]\,
      ADDRARDADDR(10) => \fbwr_vcntr_reg_n_0_[2]\,
      ADDRARDADDR(9) => \fbwr_vcntr_reg_n_0_[1]\,
      ADDRARDADDR(8) => \fbwr_vcntr_reg[0]_rep_n_0\,
      ADDRARDADDR(7 downto 5) => fbwr_hcntr_reg(7 downto 5),
      ADDRARDADDR(4) => \fbwr_hcntr_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => fbwr_hcntr_reg(3),
      ADDRARDADDR(2) => \fbwr_hcntr_reg[2]_rep__1_n_0\,
      ADDRARDADDR(1) => \fbwr_hcntr_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \fbwr_hcntr_reg[0]_rep_n_0\,
      ADDRBWRADDR(3) => fb_even_n_42,
      ADDRBWRADDR(2) => fb_even_n_43,
      ADDRBWRADDR(1) => fb_even_n_44,
      ADDRBWRADDR(0) => fb_even_n_45,
      D(3 downto 1) => disparity_acc_new_1(3 downto 1),
      D(0) => fb_even_n_27,
      Q(8) => \hdmi_vcntr_reg_n_0_[9]\,
      Q(7) => \hdmi_vcntr_reg_n_0_[8]\,
      Q(6) => \hdmi_vcntr_reg_n_0_[7]\,
      Q(5) => \hdmi_vcntr_reg_n_0_[6]\,
      Q(4) => \hdmi_vcntr_reg_n_0_[5]\,
      Q(3) => \hdmi_vcntr_reg_n_0_[4]\,
      Q(2) => \hdmi_vcntr_reg_n_0_[3]\,
      Q(1) => \hdmi_vcntr_reg_n_0_[2]\,
      Q(0) => \hdmi_vcntr_reg_n_0_[1]\,
      RAM_reg_0_0_0(8) => \hdmi_hcntr_reg_n_0_[9]\,
      RAM_reg_0_0_0(7) => \hdmi_hcntr_reg_n_0_[8]\,
      RAM_reg_0_0_0(6) => \hdmi_hcntr_reg_n_0_[7]\,
      RAM_reg_0_0_0(5) => \hdmi_hcntr_reg_n_0_[6]\,
      RAM_reg_0_0_0(4) => \hdmi_hcntr_reg_n_0_[5]\,
      RAM_reg_0_0_0(3) => \hdmi_hcntr_reg_n_0_[4]\,
      RAM_reg_0_0_0(2) => \hdmi_hcntr_reg_n_0_[3]\,
      RAM_reg_0_0_0(1) => \hdmi_hcntr_reg_n_0_[2]\,
      RAM_reg_0_0_0(0) => \hdmi_hcntr_reg_n_0_[1]\,
      RAM_reg_0_11_0(1 downto 0) => RAM_reg_0_11(1 downto 0),
      RAM_reg_0_13_0 => \fbwr_hcntr_reg[0]_rep__1_n_0\,
      RAM_reg_0_14_0(0) => \hdmi_vcntr_reg[1]_rep_n_0\,
      RAM_reg_0_14_1(14) => \fbwr_vcntr_reg[7]_rep__1_n_0\,
      RAM_reg_0_14_1(13) => \fbwr_vcntr_reg[6]_rep_n_0\,
      RAM_reg_0_14_1(12) => \fbwr_vcntr_reg[5]_rep_n_0\,
      RAM_reg_0_14_1(11) => \fbwr_vcntr_reg[4]_rep_n_0\,
      RAM_reg_0_14_1(10) => \fbwr_vcntr_reg[3]_rep_n_0\,
      RAM_reg_0_14_1(9) => \fbwr_vcntr_reg[2]_rep_n_0\,
      RAM_reg_0_14_1(8) => \fbwr_vcntr_reg[1]_rep_n_0\,
      RAM_reg_0_14_1(7) => \fbwr_vcntr_reg[0]_rep__1_n_0\,
      RAM_reg_0_14_1(6) => \fbwr_hcntr_reg[7]_rep__0_n_0\,
      RAM_reg_0_14_1(5) => \fbwr_hcntr_reg[6]_rep__0_n_0\,
      RAM_reg_0_14_1(4) => \fbwr_hcntr_reg[5]_rep_n_0\,
      RAM_reg_0_14_1(3) => \fbwr_hcntr_reg[4]_rep_n_0\,
      RAM_reg_0_14_1(2) => \fbwr_hcntr_reg[3]_rep_n_0\,
      RAM_reg_0_14_1(1) => \fbwr_hcntr_reg[2]_rep_n_0\,
      RAM_reg_0_14_1(0) => \fbwr_hcntr_reg[1]_rep_n_0\,
      RAM_reg_0_14_2(10) => fb_odd_n_56,
      RAM_reg_0_14_2(9) => fb_odd_n_57,
      RAM_reg_0_14_2(8) => fb_odd_n_58,
      RAM_reg_0_14_2(7) => fb_odd_n_59,
      RAM_reg_0_14_2(6) => fb_odd_n_60,
      RAM_reg_0_14_2(5) => fb_odd_n_61,
      RAM_reg_0_14_2(4) => fb_odd_n_62,
      RAM_reg_0_14_2(3) => fb_odd_n_63,
      RAM_reg_0_14_2(2) => fb_odd_n_64,
      RAM_reg_0_14_2(1) => \hdmi_hcntr_reg[2]_rep__0_n_0\,
      RAM_reg_0_14_2(0) => \hdmi_hcntr_reg[1]_rep__0_n_0\,
      RAM_reg_0_7_0(1 downto 0) => RAM_reg_0_7(1 downto 0),
      RAM_reg_0_9_0(11) => fb_odd_n_47,
      RAM_reg_0_9_0(10) => fb_odd_n_48,
      RAM_reg_0_9_0(9) => fb_odd_n_49,
      RAM_reg_0_9_0(8) => fb_odd_n_50,
      RAM_reg_0_9_0(7) => fb_odd_n_51,
      RAM_reg_0_9_0(6) => fb_odd_n_52,
      RAM_reg_0_9_0(5) => \hdmi_vcntr_reg[1]_rep__1_n_0\,
      RAM_reg_0_9_0(4) => fb_odd_n_53,
      RAM_reg_0_9_0(3) => fb_odd_n_54,
      RAM_reg_0_9_0(2) => fb_odd_n_55,
      RAM_reg_0_9_0(1) => \hdmi_hcntr_reg[2]_rep_n_0\,
      RAM_reg_0_9_0(0) => \hdmi_hcntr_reg[1]_rep_n_0\,
      RAM_reg_0_9_1(15) => \fbwr_vcntr_reg[7]_rep__0_n_0\,
      RAM_reg_0_9_1(14) => \fbwr_vcntr_reg[6]_rep__0_n_0\,
      RAM_reg_0_9_1(13) => \fbwr_vcntr_reg_n_0_[5]\,
      RAM_reg_0_9_1(12) => \fbwr_vcntr_reg[4]_rep__0_n_0\,
      RAM_reg_0_9_1(11) => \fbwr_vcntr_reg[3]_rep__0_n_0\,
      RAM_reg_0_9_1(10) => \fbwr_vcntr_reg[2]_rep__0_n_0\,
      RAM_reg_0_9_1(9) => \fbwr_vcntr_reg[1]_rep__0_n_0\,
      RAM_reg_0_9_1(8) => \fbwr_vcntr_reg[0]_rep__0_n_0\,
      RAM_reg_0_9_1(7) => \fbwr_hcntr_reg[7]_rep_n_0\,
      RAM_reg_0_9_1(6) => \fbwr_hcntr_reg[6]_rep_n_0\,
      RAM_reg_0_9_1(5) => \fbwr_hcntr_reg[5]_rep__0_n_0\,
      RAM_reg_0_9_1(4) => fbwr_hcntr_reg(4),
      RAM_reg_0_9_1(3) => \fbwr_hcntr_reg[3]_rep__0_n_0\,
      RAM_reg_0_9_1(2) => \fbwr_hcntr_reg[2]_rep__0_n_0\,
      RAM_reg_0_9_1(1 downto 0) => fbwr_hcntr_reg(1 downto 0),
      RAM_reg_1_0_0 => fb_even_n_58,
      RAM_reg_1_0_1 => fb_even_n_61,
      RAM_reg_1_10_0 => fb_even_n_56,
      RAM_reg_1_11_0 => fb_even_n_5,
      RAM_reg_1_11_1 => fb_even_n_39,
      RAM_reg_1_12_0 => fb_even_n_53,
      RAM_reg_1_12_1 => fb_even_n_54,
      RAM_reg_1_13_0(1) => RAM_reg_1_13(0),
      RAM_reg_1_13_0(0) => RAM_reg_1_10(0),
      RAM_reg_1_14_0 => fb_even_n_55,
      RAM_reg_1_2_0 => fb_even_n_17,
      RAM_reg_1_2_1 => fb_even_n_23,
      RAM_reg_1_3_0 => \fbwr_hcntr_reg[0]_rep__0_n_0\,
      RAM_reg_1_4_0 => fb_even_n_16,
      RAM_reg_1_4_1 => fb_even_n_64,
      RAM_reg_1_4_2(9 downto 7) => fbrd_vcntr(7 downto 5),
      RAM_reg_1_4_2(6 downto 4) => fbrd_vcntr(3 downto 1),
      RAM_reg_1_4_2(3) => \hdmi_vcntr_reg[1]_rep__0_n_0\,
      RAM_reg_1_4_2(2) => fbrd_hcntr(7),
      RAM_reg_1_4_2(1 downto 0) => fbrd_hcntr(3 downto 2),
      RAM_reg_1_4_3(1) => RAM_reg_1_4,
      RAM_reg_1_4_3(0) => RAM_reg_0_4(0),
      RAM_reg_1_5_0 => fb_even_n_57,
      RAM_reg_1_5_1(1) => RAM_reg_1_5(0),
      RAM_reg_1_5_1(0) => RAM_reg_1_6(0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk27mcen => clk27mcen,
      \disparity_acc[1]_i_3__0\ => encoder_b_n_7,
      \disparity_acc[3]_i_3__1\ => fb_odd_n_44,
      \disparity_acc[3]_i_3__1_0\ => fb_odd_n_43,
      \disparity_acc[3]_i_4_0\ => encoder_r_n_6,
      \disparity_acc[3]_i_7__1_0\(3) => encoder_b_n_0,
      \disparity_acc[3]_i_7__1_0\(2) => encoder_b_n_1,
      \disparity_acc[3]_i_7__1_0\(1) => encoder_b_n_2,
      \disparity_acc[3]_i_7__1_0\(0) => encoder_b_n_3,
      \disparity_acc[3]_i_8__0_0\ => fb_odd_n_46,
      \disparity_acc_reg[0]\ => fb_even_n_59,
      \disparity_acc_reg[0]_0\ => fb_even_n_60,
      \disparity_acc_reg[0]_1\(13 downto 3) => fbrd_data_odd(14 downto 4),
      \disparity_acc_reg[0]_1\(2 downto 0) => fbrd_data_odd(2 downto 0),
      \disparity_acc_reg[0]_2\ => encoder_b_n_5,
      \disparity_acc_reg[0]_3\ => fb_odd_n_2,
      \disparity_acc_reg[1]\ => fb_even_n_22,
      \disparity_acc_reg[1]_0\ => fb_odd_n_45,
      \disparity_acc_reg[2]\(1) => disparity_acc_new_0(2),
      \disparity_acc_reg[2]\(0) => fb_even_n_29,
      \disparity_acc_reg[2]_0\ => fb_odd_n_14,
      \disparity_acc_reg[2]_1\ => fb_odd_n_29,
      \disparity_acc_reg[2]_2\ => fb_odd_n_30,
      \disparity_acc_reg[2]_3\ => encoder_r_n_1,
      \disparity_acc_reg[2]_4\ => fb_odd_n_34,
      \disparity_acc_reg[2]_5\ => encoder_b_n_4,
      \disparity_acc_reg[3]\ => fb_even_n_21,
      \disparity_acc_reg[3]_0\ => fb_even_n_37,
      \disparity_acc_reg[3]_1\(2 downto 0) => disparity_acc_new(3 downto 1),
      \disparity_acc_reg[3]_2\(3) => encoder_g_n_1,
      \disparity_acc_reg[3]_2\(2) => encoder_g_n_2,
      \disparity_acc_reg[3]_2\(1) => encoder_g_n_3,
      \disparity_acc_reg[3]_2\(0) => encoder_g_n_4,
      \disparity_acc_reg[3]_3\ => encoder_g_n_0,
      fbrd_de => fbrd_de,
      fbrd_de_reg => fb_odd_n_0,
      hdmi_de => hdmi_de,
      hdmi_de_reg => fb_even_n_30,
      hdmi_de_reg_0 => fb_even_n_31,
      hdmi_de_reg_1 => fb_even_n_32,
      hdmi_de_reg_2 => fb_even_n_33,
      hdmi_de_reg_3 => fb_even_n_34,
      hdmi_de_reg_4 => fb_even_n_35,
      hdmi_de_reg_5 => fb_even_n_36,
      hdmi_de_reg_6 => fb_even_n_38,
      hdmi_de_reg_7 => fb_even_n_40,
      hdmi_de_reg_8 => fb_even_n_41,
      hdmi_de_reg_9(1) => fb_even_n_62,
      hdmi_de_reg_9(0) => fb_even_n_63,
      \hdmi_hcntr_reg[6]\ => fb_even_n_20,
      \hdmi_vcntr_reg[5]\(3) => fb_even_n_46,
      \hdmi_vcntr_reg[5]\(2) => fb_even_n_47,
      \hdmi_vcntr_reg[5]\(1) => fb_even_n_48,
      \hdmi_vcntr_reg[5]\(0) => fb_even_n_49,
      \hdmi_vcntr_reg[6]\ => fb_even_n_19,
      \hdmi_vcntr_reg[8]\ => fb_even_n_18,
      \hdmi_vcntr_reg[9]\ => fb_even_n_0,
      i_CONTROL(0) => i_CONTROL(0),
      i_DIN(14 downto 0) => i_DIN(14 downto 0),
      i_EMU_MCLK => i_EMU_MCLK,
      i_RDADDR(3) => fb_even_n_1,
      i_RDADDR(2) => fb_even_n_2,
      i_RDADDR(1) => fb_even_n_3,
      i_RDADDR(0) => fb_even_n_4,
      o_DOUT(9 downto 8) => fbrd_data_even(12 downto 11),
      o_DOUT(7 downto 4) => fbrd_data_even(8 downto 5),
      o_DOUT(3 downto 0) => fbrd_data_even(3 downto 0),
      \o_TMDS_reg[0]\(3 downto 0) => disparity_acc(3 downto 0),
      \o_TMDS_reg[0]_0\ => encoder_r_n_7,
      \o_TMDS_reg[3]\ => \^frame_parity_27m_reg_0\,
      \o_TMDS_reg[5]\ => fb_odd_n_4,
      \o_TMDS_reg[8]\ => fb_odd_n_31,
      \o_TMDS_reg[8]_0\ => fb_odd_n_32
    );
fb_odd: entity work.termprj_top_gfx_top_0_0_hdmi_framebuffer_4
     port map (
      ADDRARDADDR(15) => \fbwr_vcntr_reg[7]_rep_n_0\,
      ADDRARDADDR(14) => \fbwr_vcntr_reg_n_0_[6]\,
      ADDRARDADDR(13) => \fbwr_vcntr_reg[5]_rep__0_n_0\,
      ADDRARDADDR(12) => \fbwr_vcntr_reg_n_0_[4]\,
      ADDRARDADDR(11) => \fbwr_vcntr_reg_n_0_[3]\,
      ADDRARDADDR(10) => \fbwr_vcntr_reg_n_0_[2]\,
      ADDRARDADDR(9) => \fbwr_vcntr_reg_n_0_[1]\,
      ADDRARDADDR(8) => \fbwr_vcntr_reg[0]_rep_n_0\,
      ADDRARDADDR(7 downto 5) => fbwr_hcntr_reg(7 downto 5),
      ADDRARDADDR(4) => \fbwr_hcntr_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => fbwr_hcntr_reg(3),
      ADDRARDADDR(2) => \fbwr_hcntr_reg[2]_rep__1_n_0\,
      ADDRARDADDR(1) => \fbwr_hcntr_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \fbwr_hcntr_reg[0]_rep_n_0\,
      ADDRBWRADDR(4) => fb_even_n_46,
      ADDRBWRADDR(3) => \hdmi_vcntr_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(2) => fb_even_n_47,
      ADDRBWRADDR(1) => fb_even_n_48,
      ADDRBWRADDR(0) => fb_even_n_49,
      D(0) => disparity_acc_new_0(1),
      Q(7) => \hdmi_vcntr_reg_n_0_[8]\,
      Q(6) => \hdmi_vcntr_reg_n_0_[7]\,
      Q(5) => \hdmi_vcntr_reg_n_0_[6]\,
      Q(4) => \hdmi_vcntr_reg_n_0_[5]\,
      Q(3) => \hdmi_vcntr_reg_n_0_[4]\,
      Q(2) => \hdmi_vcntr_reg_n_0_[3]\,
      Q(1) => \hdmi_vcntr_reg_n_0_[2]\,
      Q(0) => \hdmi_vcntr_reg_n_0_[1]\,
      RAM_reg_0_11_0(1) => RAM_reg_0_11_0(0),
      RAM_reg_0_11_0(0) => RAM_reg_0_10(0),
      RAM_reg_0_14_0(15) => \fbwr_vcntr_reg[7]_rep__1_n_0\,
      RAM_reg_0_14_0(14) => \fbwr_vcntr_reg[6]_rep_n_0\,
      RAM_reg_0_14_0(13) => \fbwr_vcntr_reg[5]_rep_n_0\,
      RAM_reg_0_14_0(12) => \fbwr_vcntr_reg[4]_rep_n_0\,
      RAM_reg_0_14_0(11) => \fbwr_vcntr_reg[3]_rep_n_0\,
      RAM_reg_0_14_0(10) => \fbwr_vcntr_reg[2]_rep_n_0\,
      RAM_reg_0_14_0(9) => \fbwr_vcntr_reg[1]_rep_n_0\,
      RAM_reg_0_14_0(8) => \fbwr_vcntr_reg[0]_rep__1_n_0\,
      RAM_reg_0_14_0(7) => \fbwr_hcntr_reg[7]_rep__0_n_0\,
      RAM_reg_0_14_0(6) => \fbwr_hcntr_reg[6]_rep__0_n_0\,
      RAM_reg_0_14_0(5) => \fbwr_hcntr_reg[5]_rep_n_0\,
      RAM_reg_0_14_0(4) => \fbwr_hcntr_reg[4]_rep_n_0\,
      RAM_reg_0_14_0(3) => \fbwr_hcntr_reg[3]_rep_n_0\,
      RAM_reg_0_14_0(2) => \fbwr_hcntr_reg[2]_rep_n_0\,
      RAM_reg_0_14_0(1) => \fbwr_hcntr_reg[1]_rep_n_0\,
      RAM_reg_0_14_0(0) => \fbwr_hcntr_reg[0]_rep__1_n_0\,
      RAM_reg_0_14_1(1 downto 0) => RAM_reg_0_14(1 downto 0),
      RAM_reg_0_3_0(1 downto 0) => RAM_reg_0_3(1 downto 0),
      RAM_reg_0_3_1 => \fbwr_hcntr_reg[0]_rep__0_n_0\,
      RAM_reg_0_6_0(1) => RAM_reg_0_6(0),
      RAM_reg_0_6_0(0) => RAM_reg_1_5_0(0),
      RAM_reg_0_7_0(0) => \hdmi_vcntr_reg[1]_rep__1_n_0\,
      RAM_reg_0_8_0(6) => fb_even_n_42,
      RAM_reg_0_8_0(5) => \hdmi_vcntr_reg[1]_rep_n_0\,
      RAM_reg_0_8_0(4) => fb_even_n_43,
      RAM_reg_0_8_0(3) => fb_even_n_44,
      RAM_reg_0_8_0(2) => fb_even_n_45,
      RAM_reg_0_8_0(1) => \hdmi_hcntr_reg[2]_rep_n_0\,
      RAM_reg_0_8_0(0) => \hdmi_hcntr_reg[1]_rep_n_0\,
      RAM_reg_0_8_1(1 downto 0) => RAM_reg_0_8(1 downto 0),
      RAM_reg_0_9_0(15) => \fbwr_vcntr_reg[7]_rep__0_n_0\,
      RAM_reg_0_9_0(14) => \fbwr_vcntr_reg[6]_rep__0_n_0\,
      RAM_reg_0_9_0(13) => \fbwr_vcntr_reg_n_0_[5]\,
      RAM_reg_0_9_0(12) => \fbwr_vcntr_reg[4]_rep__0_n_0\,
      RAM_reg_0_9_0(11) => \fbwr_vcntr_reg[3]_rep__0_n_0\,
      RAM_reg_0_9_0(10) => \fbwr_vcntr_reg[2]_rep__0_n_0\,
      RAM_reg_0_9_0(9) => \fbwr_vcntr_reg[1]_rep__0_n_0\,
      RAM_reg_0_9_0(8) => \fbwr_vcntr_reg[0]_rep__0_n_0\,
      RAM_reg_0_9_0(7) => \fbwr_hcntr_reg[7]_rep_n_0\,
      RAM_reg_0_9_0(6) => \fbwr_hcntr_reg[6]_rep_n_0\,
      RAM_reg_0_9_0(5) => \fbwr_hcntr_reg[5]_rep__0_n_0\,
      RAM_reg_0_9_0(4) => fbwr_hcntr_reg(4),
      RAM_reg_0_9_0(3) => \fbwr_hcntr_reg[3]_rep__0_n_0\,
      RAM_reg_0_9_0(2) => \fbwr_hcntr_reg[2]_rep__0_n_0\,
      RAM_reg_0_9_0(1 downto 0) => fbwr_hcntr_reg(1 downto 0),
      RAM_reg_1_0_0 => fb_odd_n_45,
      RAM_reg_1_11_0 => fb_odd_n_14,
      RAM_reg_1_12_0 => fb_odd_n_29,
      RAM_reg_1_14_0 => \^frame_parity_27m_reg_0\,
      RAM_reg_1_14_1 => fb_even_n_18,
      RAM_reg_1_2_0 => fb_odd_n_46,
      RAM_reg_1_3_0 => fb_odd_n_44,
      RAM_reg_1_4_0(7) => \hdmi_hcntr_reg_n_0_[8]\,
      RAM_reg_1_4_0(6) => \hdmi_hcntr_reg_n_0_[7]\,
      RAM_reg_1_4_0(5) => \hdmi_hcntr_reg_n_0_[6]\,
      RAM_reg_1_4_0(4) => \hdmi_hcntr_reg_n_0_[5]\,
      RAM_reg_1_4_0(3) => \hdmi_hcntr_reg_n_0_[4]\,
      RAM_reg_1_4_0(2) => \hdmi_hcntr_reg_n_0_[3]\,
      RAM_reg_1_4_0(1) => \hdmi_hcntr_reg_n_0_[2]\,
      RAM_reg_1_4_0(0) => \hdmi_hcntr_reg_n_0_[1]\,
      RAM_reg_1_6_0 => fb_odd_n_4,
      RAM_reg_1_6_1 => fb_odd_n_31,
      RAM_reg_1_7_0 => fb_odd_n_30,
      RAM_reg_1_8_0 => fb_odd_n_32,
      WEA(1) => RAM_reg_0_1(0),
      WEA(0) => RAM_reg_1_0(0),
      \disparity_acc[2]_i_8__0\(9 downto 8) => fbrd_data_even(12 downto 11),
      \disparity_acc[2]_i_8__0\(7 downto 4) => fbrd_data_even(8 downto 5),
      \disparity_acc[2]_i_8__0\(3 downto 0) => fbrd_data_even(3 downto 0),
      \disparity_acc[3]_i_5__1\ => fb_odd_n_1,
      \disparity_acc_reg[1]\ => fb_even_n_61,
      \disparity_acc_reg[1]_0\ => fb_even_n_59,
      \disparity_acc_reg[1]_1\ => encoder_b_n_6,
      \disparity_acc_reg[1]_2\ => encoder_b_n_5,
      \disparity_acc_reg[3]\ => fb_odd_n_34,
      fbrd_de => fbrd_de,
      frame_parity_27m_reg => fb_odd_n_2,
      frame_parity_27m_reg_0 => fb_odd_n_43,
      hdmi_de => hdmi_de,
      hdmi_de_reg => fb_odd_n_3,
      hdmi_de_reg_0(7) => fb_odd_n_35,
      hdmi_de_reg_0(6) => fb_odd_n_36,
      hdmi_de_reg_0(5) => fb_odd_n_37,
      hdmi_de_reg_0(4) => fb_odd_n_38,
      hdmi_de_reg_0(3) => fb_odd_n_39,
      hdmi_de_reg_0(2) => fb_odd_n_40,
      hdmi_de_reg_0(1) => fb_odd_n_41,
      hdmi_de_reg_0(0) => fb_odd_n_42,
      \hdmi_vcntr_reg[5]\ => fb_odd_n_0,
      \hdmi_vcntr_reg[8]\(8 downto 6) => fbrd_vcntr(7 downto 5),
      \hdmi_vcntr_reg[8]\(5 downto 3) => fbrd_vcntr(3 downto 1),
      \hdmi_vcntr_reg[8]\(2) => fbrd_hcntr(7),
      \hdmi_vcntr_reg[8]\(1 downto 0) => fbrd_hcntr(3 downto 2),
      \hdmi_vcntr_reg[8]_0\(8) => fb_odd_n_47,
      \hdmi_vcntr_reg[8]_0\(7) => fb_odd_n_48,
      \hdmi_vcntr_reg[8]_0\(6) => fb_odd_n_49,
      \hdmi_vcntr_reg[8]_0\(5) => fb_odd_n_50,
      \hdmi_vcntr_reg[8]_0\(4) => fb_odd_n_51,
      \hdmi_vcntr_reg[8]_0\(3) => fb_odd_n_52,
      \hdmi_vcntr_reg[8]_0\(2) => fb_odd_n_53,
      \hdmi_vcntr_reg[8]_0\(1) => fb_odd_n_54,
      \hdmi_vcntr_reg[8]_0\(0) => fb_odd_n_55,
      \hdmi_vcntr_reg[8]_1\(8) => fb_odd_n_56,
      \hdmi_vcntr_reg[8]_1\(7) => fb_odd_n_57,
      \hdmi_vcntr_reg[8]_1\(6) => fb_odd_n_58,
      \hdmi_vcntr_reg[8]_1\(5) => fb_odd_n_59,
      \hdmi_vcntr_reg[8]_1\(4) => fb_odd_n_60,
      \hdmi_vcntr_reg[8]_1\(3) => fb_odd_n_61,
      \hdmi_vcntr_reg[8]_1\(2) => fb_odd_n_62,
      \hdmi_vcntr_reg[8]_1\(1) => fb_odd_n_63,
      \hdmi_vcntr_reg[8]_1\(0) => fb_odd_n_64,
      i_CONTROL(1 downto 0) => i_CONTROL(1 downto 0),
      i_DIN(14 downto 0) => i_DIN(14 downto 0),
      i_EMU_MCLK => i_EMU_MCLK,
      i_RDADDR(5) => fb_even_n_1,
      i_RDADDR(4) => fb_even_n_2,
      i_RDADDR(3) => fb_even_n_3,
      i_RDADDR(2) => fb_even_n_4,
      i_RDADDR(1) => \hdmi_hcntr_reg[2]_rep__0_n_0\,
      i_RDADDR(0) => \hdmi_hcntr_reg[1]_rep__0_n_0\,
      o_DOUT(13 downto 3) => fbrd_data_odd(14 downto 4),
      o_DOUT(2 downto 0) => fbrd_data_odd(2 downto 0),
      \o_TMDS_reg[4]\ => fb_even_n_21,
      \o_TMDS_reg[5]\ => fb_even_n_23,
      \o_TMDS_reg[7]\ => fb_even_n_16
    );
fbrd_de_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A20000A2"
    )
        port map (
      I0 => fb_even_n_0,
      I1 => fb_even_n_19,
      I2 => \hdmi_vcntr_reg_n_0_[8]\,
      I3 => \hdmi_hcntr_reg_n_0_[9]\,
      I4 => fb_even_n_20,
      O => fbrd_ae
    );
fbrd_de_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => fbrd_ae,
      Q => fbrd_de,
      R => '0'
    );
\fbwr_hcntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fbwr_hcntr_reg[0]_rep__0_n_0\,
      O => \p_0_in__3\(0)
    );
\fbwr_hcntr[0]_rep__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fbwr_hcntr_reg[0]_rep__0_n_0\,
      O => \fbwr_hcntr[0]_rep__0_i_1_n_0\
    );
\fbwr_hcntr[0]_rep__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fbwr_hcntr_reg[0]_rep__0_n_0\,
      O => \fbwr_hcntr[0]_rep__1_i_1_n_0\
    );
\fbwr_hcntr[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fbwr_hcntr_reg[0]_rep__0_n_0\,
      O => \fbwr_hcntr[0]_rep_i_1_n_0\
    );
\fbwr_hcntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fbwr_hcntr_reg[0]_rep_n_0\,
      I1 => \fbwr_hcntr_reg[1]_rep_n_0\,
      O => \p_0_in__3\(1)
    );
\fbwr_hcntr[1]_rep__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fbwr_hcntr_reg[0]_rep_n_0\,
      I1 => \fbwr_hcntr_reg[1]_rep_n_0\,
      O => \fbwr_hcntr[1]_rep__0_i_1_n_0\
    );
\fbwr_hcntr[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fbwr_hcntr_reg[0]_rep_n_0\,
      I1 => \fbwr_hcntr_reg[1]_rep_n_0\,
      O => \fbwr_hcntr[1]_rep_i_1_n_0\
    );
\fbwr_hcntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => fbwr_hcntr_reg(2),
      I1 => fbwr_hcntr_reg(1),
      I2 => \fbwr_hcntr_reg[0]_rep_n_0\,
      O => \p_0_in__3\(2)
    );
\fbwr_hcntr[2]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => fbwr_hcntr_reg(2),
      I1 => fbwr_hcntr_reg(1),
      I2 => \fbwr_hcntr_reg[0]_rep__1_n_0\,
      O => \fbwr_hcntr[2]_rep__0_i_1_n_0\
    );
\fbwr_hcntr[2]_rep__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => fbwr_hcntr_reg(2),
      I1 => \fbwr_hcntr_reg[1]_rep__0_n_0\,
      I2 => \fbwr_hcntr_reg[0]_rep__0_n_0\,
      O => \fbwr_hcntr[2]_rep__1_i_1_n_0\
    );
\fbwr_hcntr[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => fbwr_hcntr_reg(2),
      I1 => \fbwr_hcntr_reg[1]_rep_n_0\,
      I2 => \fbwr_hcntr_reg[0]_rep__1_n_0\,
      O => \fbwr_hcntr[2]_rep_i_1_n_0\
    );
\fbwr_hcntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => fbwr_hcntr_reg(3),
      I1 => \fbwr_hcntr_reg[0]_rep_n_0\,
      I2 => fbwr_hcntr_reg(1),
      I3 => fbwr_hcntr_reg(2),
      O => \p_0_in__3\(3)
    );
\fbwr_hcntr[3]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => fbwr_hcntr_reg(3),
      I1 => \fbwr_hcntr_reg[0]_rep_n_0\,
      I2 => fbwr_hcntr_reg(1),
      I3 => fbwr_hcntr_reg(2),
      O => \fbwr_hcntr[3]_rep__0_i_1_n_0\
    );
\fbwr_hcntr[3]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => fbwr_hcntr_reg(3),
      I1 => \fbwr_hcntr_reg[0]_rep__1_n_0\,
      I2 => \fbwr_hcntr_reg[1]_rep_n_0\,
      I3 => fbwr_hcntr_reg(2),
      O => \fbwr_hcntr[3]_rep_i_1_n_0\
    );
\fbwr_hcntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => fbwr_hcntr_reg(4),
      I1 => fbwr_hcntr_reg(2),
      I2 => fbwr_hcntr_reg(1),
      I3 => \fbwr_hcntr_reg[0]_rep__1_n_0\,
      I4 => \fbwr_hcntr_reg[3]_rep__0_n_0\,
      O => \p_0_in__3\(4)
    );
\fbwr_hcntr[4]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => fbwr_hcntr_reg(4),
      I1 => fbwr_hcntr_reg(2),
      I2 => \fbwr_hcntr_reg[1]_rep__0_n_0\,
      I3 => \fbwr_hcntr_reg[0]_rep_n_0\,
      I4 => fbwr_hcntr_reg(3),
      O => \fbwr_hcntr[4]_rep__0_i_1_n_0\
    );
\fbwr_hcntr[4]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => fbwr_hcntr_reg(4),
      I1 => fbwr_hcntr_reg(2),
      I2 => \fbwr_hcntr_reg[1]_rep__0_n_0\,
      I3 => \fbwr_hcntr_reg[0]_rep__0_n_0\,
      I4 => \fbwr_hcntr_reg[3]_rep_n_0\,
      O => \fbwr_hcntr[4]_rep_i_1_n_0\
    );
\fbwr_hcntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => fbwr_hcntr_reg(5),
      I1 => fbwr_hcntr_reg(3),
      I2 => \fbwr_hcntr_reg[0]_rep_n_0\,
      I3 => fbwr_hcntr_reg(1),
      I4 => fbwr_hcntr_reg(2),
      I5 => \fbwr_hcntr_reg[4]_rep__0_n_0\,
      O => \p_0_in__3\(5)
    );
\fbwr_hcntr[5]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => fbwr_hcntr_reg(5),
      I1 => \fbwr_hcntr_reg[3]_rep__0_n_0\,
      I2 => \fbwr_hcntr_reg[0]_rep_n_0\,
      I3 => fbwr_hcntr_reg(1),
      I4 => fbwr_hcntr_reg(2),
      I5 => fbwr_hcntr_reg(4),
      O => \fbwr_hcntr[5]_rep__0_i_1_n_0\
    );
\fbwr_hcntr[5]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => fbwr_hcntr_reg(5),
      I1 => \fbwr_hcntr_reg[3]_rep_n_0\,
      I2 => \fbwr_hcntr_reg[0]_rep__1_n_0\,
      I3 => \fbwr_hcntr_reg[1]_rep_n_0\,
      I4 => fbwr_hcntr_reg(2),
      I5 => \fbwr_hcntr_reg[4]_rep_n_0\,
      O => \fbwr_hcntr[5]_rep_i_1_n_0\
    );
\fbwr_hcntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fbwr_hcntr_reg(6),
      I1 => \fbwr_hcntr[7]_i_4_n_0\,
      O => \p_0_in__3\(6)
    );
\fbwr_hcntr[6]_rep__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fbwr_hcntr_reg(6),
      I1 => \fbwr_hcntr[7]_i_4_n_0\,
      O => \fbwr_hcntr[6]_rep__0_i_1_n_0\
    );
\fbwr_hcntr[6]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fbwr_hcntr_reg(6),
      I1 => \fbwr_hcntr[7]_i_4_n_0\,
      O => \fbwr_hcntr[6]_rep_i_1_n_0\
    );
\fbwr_hcntr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => fbwr_hcntr_reg(7),
      I1 => \fbwr_hcntr[7]_i_4_n_0\,
      I2 => fbwr_hcntr_reg(6),
      O => \p_0_in__3\(7)
    );
\fbwr_hcntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \fbwr_hcntr_reg[5]_rep_n_0\,
      I1 => \fbwr_hcntr_reg[3]_rep_n_0\,
      I2 => \fbwr_hcntr_reg[0]_rep__0_n_0\,
      I3 => \fbwr_hcntr_reg[1]_rep_n_0\,
      I4 => \fbwr_hcntr_reg[2]_rep_n_0\,
      I5 => \fbwr_hcntr_reg[4]_rep_n_0\,
      O => \fbwr_hcntr[7]_i_4_n_0\
    );
\fbwr_hcntr[7]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => fbwr_hcntr_reg(7),
      I1 => \fbwr_hcntr[7]_i_4_n_0\,
      I2 => fbwr_hcntr_reg(6),
      O => \fbwr_hcntr[7]_rep__0_i_1_n_0\
    );
\fbwr_hcntr[7]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => fbwr_hcntr_reg(7),
      I1 => \fbwr_hcntr[7]_i_4_n_0\,
      I2 => fbwr_hcntr_reg(6),
      O => \fbwr_hcntr[7]_rep_i_1_n_0\
    );
\fbwr_hcntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \p_0_in__3\(0),
      Q => fbwr_hcntr_reg(0),
      R => clear
    );
\fbwr_hcntr_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[0]_rep_i_1_n_0\,
      Q => \fbwr_hcntr_reg[0]_rep_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[0]_rep__0_i_1_n_0\,
      Q => \fbwr_hcntr_reg[0]_rep__0_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[0]_rep__1_i_1_n_0\,
      Q => \fbwr_hcntr_reg[0]_rep__1_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \p_0_in__3\(1),
      Q => fbwr_hcntr_reg(1),
      R => clear
    );
\fbwr_hcntr_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[1]_rep_i_1_n_0\,
      Q => \fbwr_hcntr_reg[1]_rep_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[1]_rep__0_i_1_n_0\,
      Q => \fbwr_hcntr_reg[1]_rep__0_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \p_0_in__3\(2),
      Q => fbwr_hcntr_reg(2),
      R => clear
    );
\fbwr_hcntr_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[2]_rep_i_1_n_0\,
      Q => \fbwr_hcntr_reg[2]_rep_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[2]_rep__0_i_1_n_0\,
      Q => \fbwr_hcntr_reg[2]_rep__0_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[2]_rep__1_i_1_n_0\,
      Q => \fbwr_hcntr_reg[2]_rep__1_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \p_0_in__3\(3),
      Q => fbwr_hcntr_reg(3),
      R => clear
    );
\fbwr_hcntr_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[3]_rep_i_1_n_0\,
      Q => \fbwr_hcntr_reg[3]_rep_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[3]_rep__0_i_1_n_0\,
      Q => \fbwr_hcntr_reg[3]_rep__0_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \p_0_in__3\(4),
      Q => fbwr_hcntr_reg(4),
      R => clear
    );
\fbwr_hcntr_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[4]_rep_i_1_n_0\,
      Q => \fbwr_hcntr_reg[4]_rep_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[4]_rep__0_i_1_n_0\,
      Q => \fbwr_hcntr_reg[4]_rep__0_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \p_0_in__3\(5),
      Q => fbwr_hcntr_reg(5),
      R => clear
    );
\fbwr_hcntr_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[5]_rep_i_1_n_0\,
      Q => \fbwr_hcntr_reg[5]_rep_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[5]_rep__0_i_1_n_0\,
      Q => \fbwr_hcntr_reg[5]_rep__0_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \p_0_in__3\(6),
      Q => fbwr_hcntr_reg(6),
      R => clear
    );
\fbwr_hcntr_reg[6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[6]_rep_i_1_n_0\,
      Q => \fbwr_hcntr_reg[6]_rep_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[6]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[6]_rep__0_i_1_n_0\,
      Q => \fbwr_hcntr_reg[6]_rep__0_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \p_0_in__3\(7),
      Q => fbwr_hcntr_reg(7),
      R => clear
    );
\fbwr_hcntr_reg[7]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[7]_rep_i_1_n_0\,
      Q => \fbwr_hcntr_reg[7]_rep_n_0\,
      R => clear
    );
\fbwr_hcntr_reg[7]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => p_7_in,
      D => \fbwr_hcntr[7]_rep__0_i_1_n_0\,
      Q => \fbwr_hcntr_reg[7]_rep__0_n_0\,
      R => clear
    );
\fbwr_vcntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fbwr_vcntr_reg_n_0_[0]\,
      O => fbwr_vcntr(0)
    );
\fbwr_vcntr[0]_rep__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fbwr_vcntr_reg_n_0_[0]\,
      O => \fbwr_vcntr[0]_rep__0_i_1_n_0\
    );
\fbwr_vcntr[0]_rep__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fbwr_vcntr_reg_n_0_[0]\,
      O => \fbwr_vcntr[0]_rep__1_i_1_n_0\
    );
\fbwr_vcntr[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fbwr_vcntr_reg_n_0_[0]\,
      O => \fbwr_vcntr[0]_rep_i_1_n_0\
    );
\fbwr_vcntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45555555AAAAAAAA"
    )
        port map (
      I0 => \fbwr_vcntr_reg[1]_rep_n_0\,
      I1 => \fbwr_vcntr[1]_i_2_n_0\,
      I2 => \fbwr_vcntr_reg_n_0_[7]\,
      I3 => \fbwr_vcntr_reg[6]_rep__0_n_0\,
      I4 => \fbwr_vcntr_reg[4]_rep_n_0\,
      I5 => \fbwr_vcntr_reg_n_0_[0]\,
      O => fbwr_vcntr(1)
    );
\fbwr_vcntr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \fbwr_vcntr_reg[2]_rep_n_0\,
      I1 => \fbwr_vcntr_reg[3]_rep_n_0\,
      I2 => \fbwr_vcntr_reg[1]_rep_n_0\,
      I3 => \fbwr_vcntr_reg_n_0_[5]\,
      O => \fbwr_vcntr[1]_i_2_n_0\
    );
\fbwr_vcntr[1]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45555555AAAAAAAA"
    )
        port map (
      I0 => \fbwr_vcntr_reg[1]_rep_n_0\,
      I1 => \fbwr_vcntr[1]_i_2_n_0\,
      I2 => \fbwr_vcntr_reg_n_0_[7]\,
      I3 => \fbwr_vcntr_reg[6]_rep__0_n_0\,
      I4 => \fbwr_vcntr_reg[4]_rep_n_0\,
      I5 => \fbwr_vcntr_reg_n_0_[0]\,
      O => \fbwr_vcntr[1]_rep__0_i_1_n_0\
    );
\fbwr_vcntr[1]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45555555AAAAAAAA"
    )
        port map (
      I0 => \fbwr_vcntr_reg[1]_rep_n_0\,
      I1 => \fbwr_vcntr[1]_i_2_n_0\,
      I2 => \fbwr_vcntr_reg_n_0_[7]\,
      I3 => \fbwr_vcntr_reg[6]_rep__0_n_0\,
      I4 => \fbwr_vcntr_reg[4]_rep_n_0\,
      I5 => \fbwr_vcntr_reg_n_0_[0]\,
      O => \fbwr_vcntr[1]_rep_i_1_n_0\
    );
\fbwr_vcntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fbwr_vcntr_reg_n_0_[1]\,
      I1 => \fbwr_vcntr_reg_n_0_[0]\,
      I2 => \fbwr_vcntr_reg_n_0_[2]\,
      O => fbwr_vcntr(2)
    );
\fbwr_vcntr[2]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fbwr_vcntr_reg[1]_rep__0_n_0\,
      I1 => \fbwr_vcntr_reg_n_0_[0]\,
      I2 => \fbwr_vcntr_reg_n_0_[2]\,
      O => \fbwr_vcntr[2]_rep__0_i_1_n_0\
    );
\fbwr_vcntr[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fbwr_vcntr_reg_n_0_[1]\,
      I1 => \fbwr_vcntr_reg_n_0_[0]\,
      I2 => \fbwr_vcntr_reg_n_0_[2]\,
      O => \fbwr_vcntr[2]_rep_i_1_n_0\
    );
\fbwr_vcntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \fbwr_vcntr_reg_n_0_[2]\,
      I1 => \fbwr_vcntr_reg_n_0_[0]\,
      I2 => \fbwr_vcntr_reg_n_0_[1]\,
      I3 => \fbwr_vcntr_reg_n_0_[3]\,
      O => fbwr_vcntr(3)
    );
\fbwr_vcntr[3]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \fbwr_vcntr_reg[2]_rep__0_n_0\,
      I1 => \fbwr_vcntr_reg_n_0_[0]\,
      I2 => \fbwr_vcntr_reg[1]_rep__0_n_0\,
      I3 => \fbwr_vcntr_reg_n_0_[3]\,
      O => \fbwr_vcntr[3]_rep__0_i_1_n_0\
    );
\fbwr_vcntr[3]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \fbwr_vcntr_reg_n_0_[2]\,
      I1 => \fbwr_vcntr_reg_n_0_[0]\,
      I2 => \fbwr_vcntr_reg_n_0_[1]\,
      I3 => \fbwr_vcntr_reg_n_0_[3]\,
      O => \fbwr_vcntr[3]_rep_i_1_n_0\
    );
\fbwr_vcntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \fbwr_vcntr_reg_n_0_[3]\,
      I1 => \fbwr_vcntr_reg_n_0_[1]\,
      I2 => \fbwr_vcntr_reg_n_0_[0]\,
      I3 => \fbwr_vcntr_reg_n_0_[2]\,
      I4 => \fbwr_vcntr_reg_n_0_[4]\,
      O => fbwr_vcntr(4)
    );
\fbwr_vcntr[4]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \fbwr_vcntr_reg[3]_rep__0_n_0\,
      I1 => \fbwr_vcntr_reg[1]_rep__0_n_0\,
      I2 => \fbwr_vcntr_reg_n_0_[0]\,
      I3 => \fbwr_vcntr_reg[2]_rep__0_n_0\,
      I4 => \fbwr_vcntr_reg_n_0_[4]\,
      O => \fbwr_vcntr[4]_rep__0_i_1_n_0\
    );
\fbwr_vcntr[4]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \fbwr_vcntr_reg[3]_rep_n_0\,
      I1 => \fbwr_vcntr_reg[1]_rep_n_0\,
      I2 => \fbwr_vcntr_reg_n_0_[0]\,
      I3 => \fbwr_vcntr_reg[2]_rep_n_0\,
      I4 => \fbwr_vcntr_reg_n_0_[4]\,
      O => \fbwr_vcntr[4]_rep_i_1_n_0\
    );
\fbwr_vcntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA15"
    )
        port map (
      I0 => \fbwr_vcntr[7]_i_4_n_0\,
      I1 => \fbwr_vcntr_reg_n_0_[7]\,
      I2 => \fbwr_vcntr_reg_n_0_[6]\,
      I3 => \fbwr_vcntr_reg_n_0_[5]\,
      O => fbwr_vcntr(5)
    );
\fbwr_vcntr[5]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA15"
    )
        port map (
      I0 => \fbwr_vcntr[7]_i_4_n_0\,
      I1 => \fbwr_vcntr_reg_n_0_[7]\,
      I2 => \fbwr_vcntr_reg_n_0_[6]\,
      I3 => \fbwr_vcntr_reg_n_0_[5]\,
      O => \fbwr_vcntr[5]_rep__0_i_1_n_0\
    );
\fbwr_vcntr[5]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA15"
    )
        port map (
      I0 => \fbwr_vcntr[7]_i_4_n_0\,
      I1 => \fbwr_vcntr_reg_n_0_[7]\,
      I2 => \fbwr_vcntr_reg_n_0_[6]\,
      I3 => \fbwr_vcntr_reg_n_0_[5]\,
      O => \fbwr_vcntr[5]_rep_i_1_n_0\
    );
\fbwr_vcntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01C"
    )
        port map (
      I0 => \fbwr_vcntr_reg_n_0_[7]\,
      I1 => \fbwr_vcntr_reg[5]_rep__0_n_0\,
      I2 => \fbwr_vcntr_reg_n_0_[6]\,
      I3 => \fbwr_vcntr[7]_i_4_n_0\,
      O => fbwr_vcntr(6)
    );
\fbwr_vcntr[6]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01C"
    )
        port map (
      I0 => \fbwr_vcntr_reg_n_0_[7]\,
      I1 => \fbwr_vcntr_reg_n_0_[5]\,
      I2 => \fbwr_vcntr_reg_n_0_[6]\,
      I3 => \fbwr_vcntr[7]_i_4_n_0\,
      O => \fbwr_vcntr[6]_rep__0_i_1_n_0\
    );
\fbwr_vcntr[6]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01C"
    )
        port map (
      I0 => \fbwr_vcntr_reg_n_0_[7]\,
      I1 => \fbwr_vcntr_reg[5]_rep_n_0\,
      I2 => \fbwr_vcntr_reg_n_0_[6]\,
      I3 => \fbwr_vcntr[7]_i_4_n_0\,
      O => \fbwr_vcntr[6]_rep_i_1_n_0\
    );
\fbwr_vcntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB40"
    )
        port map (
      I0 => \fbwr_vcntr[7]_i_4_n_0\,
      I1 => \fbwr_vcntr_reg[6]_rep_n_0\,
      I2 => \fbwr_vcntr_reg[5]_rep_n_0\,
      I3 => \fbwr_vcntr_reg_n_0_[7]\,
      O => fbwr_vcntr(7)
    );
\fbwr_vcntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \fbwr_vcntr_reg_n_0_[3]\,
      I1 => \fbwr_vcntr_reg_n_0_[1]\,
      I2 => \fbwr_vcntr_reg_n_0_[0]\,
      I3 => \fbwr_vcntr_reg_n_0_[2]\,
      I4 => \fbwr_vcntr_reg_n_0_[4]\,
      O => \fbwr_vcntr[7]_i_4_n_0\
    );
\fbwr_vcntr[7]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB40"
    )
        port map (
      I0 => \fbwr_vcntr[7]_i_4_n_0\,
      I1 => \fbwr_vcntr_reg[6]_rep_n_0\,
      I2 => \fbwr_vcntr_reg[5]_rep_n_0\,
      I3 => \fbwr_vcntr_reg_n_0_[7]\,
      O => \fbwr_vcntr[7]_rep__0_i_1_n_0\
    );
\fbwr_vcntr[7]_rep__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB40"
    )
        port map (
      I0 => \fbwr_vcntr[7]_i_4_n_0\,
      I1 => \fbwr_vcntr_reg[6]_rep_n_0\,
      I2 => \fbwr_vcntr_reg[5]_rep_n_0\,
      I3 => \fbwr_vcntr_reg_n_0_[7]\,
      O => \fbwr_vcntr[7]_rep__1_i_1_n_0\
    );
\fbwr_vcntr[7]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB40"
    )
        port map (
      I0 => \fbwr_vcntr[7]_i_4_n_0\,
      I1 => \fbwr_vcntr_reg[6]_rep__0_n_0\,
      I2 => \fbwr_vcntr_reg_n_0_[5]\,
      I3 => \fbwr_vcntr_reg_n_0_[7]\,
      O => \fbwr_vcntr[7]_rep_i_1_n_0\
    );
\fbwr_vcntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => fbwr_vcntr(0),
      Q => \fbwr_vcntr_reg_n_0_[0]\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[0]_rep_i_1_n_0\,
      Q => \fbwr_vcntr_reg[0]_rep_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[0]_rep__0_i_1_n_0\,
      Q => \fbwr_vcntr_reg[0]_rep__0_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[0]_rep__1_i_1_n_0\,
      Q => \fbwr_vcntr_reg[0]_rep__1_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => fbwr_vcntr(1),
      Q => \fbwr_vcntr_reg_n_0_[1]\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[1]_rep_i_1_n_0\,
      Q => \fbwr_vcntr_reg[1]_rep_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[1]_rep__0_i_1_n_0\,
      Q => \fbwr_vcntr_reg[1]_rep__0_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => fbwr_vcntr(2),
      Q => \fbwr_vcntr_reg_n_0_[2]\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[2]_rep_i_1_n_0\,
      Q => \fbwr_vcntr_reg[2]_rep_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[2]_rep__0_i_1_n_0\,
      Q => \fbwr_vcntr_reg[2]_rep__0_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => fbwr_vcntr(3),
      Q => \fbwr_vcntr_reg_n_0_[3]\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[3]_rep_i_1_n_0\,
      Q => \fbwr_vcntr_reg[3]_rep_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[3]_rep__0_i_1_n_0\,
      Q => \fbwr_vcntr_reg[3]_rep__0_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => fbwr_vcntr(4),
      Q => \fbwr_vcntr_reg_n_0_[4]\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[4]_rep_i_1_n_0\,
      Q => \fbwr_vcntr_reg[4]_rep_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[4]_rep__0_i_1_n_0\,
      Q => \fbwr_vcntr_reg[4]_rep__0_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => fbwr_vcntr(5),
      Q => \fbwr_vcntr_reg_n_0_[5]\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[5]_rep_i_1_n_0\,
      Q => \fbwr_vcntr_reg[5]_rep_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[5]_rep__0_i_1_n_0\,
      Q => \fbwr_vcntr_reg[5]_rep__0_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => fbwr_vcntr(6),
      Q => \fbwr_vcntr_reg_n_0_[6]\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[6]_rep_i_1_n_0\,
      Q => \fbwr_vcntr_reg[6]_rep_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[6]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[6]_rep__0_i_1_n_0\,
      Q => \fbwr_vcntr_reg[6]_rep__0_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => fbwr_vcntr(7),
      Q => \fbwr_vcntr_reg_n_0_[7]\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[7]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[7]_rep_i_1_n_0\,
      Q => \fbwr_vcntr_reg[7]_rep_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[7]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[7]_rep__0_i_1_n_0\,
      Q => \fbwr_vcntr_reg[7]_rep__0_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
\fbwr_vcntr_reg[7]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => \fbwr_vcntr_reg[7]_0\,
      D => \fbwr_vcntr[7]_rep__1_i_1_n_0\,
      Q => \fbwr_vcntr_reg[7]_rep__1_n_0\,
      R => \fbwr_vcntr_reg[0]_0\
    );
frame_parity_27m_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sof_27m_synced,
      I1 => clk27mcen,
      I2 => \^frame_parity_27m_reg_0\,
      O => frame_parity_27m_i_1_n_0
    );
frame_parity_27m_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => frame_parity_27m_i_1_n_0,
      Q => \^frame_parity_27m_reg_0\,
      R => '0'
    );
hdmi_de_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001F"
    )
        port map (
      I0 => \hdmi_vcntr_reg[1]_rep__0_n_0\,
      I1 => \hdmi_vcntr_reg_n_0_[2]\,
      I2 => hdmi_de_i_2_n_0,
      I3 => hdmi_de_i_3_n_0,
      I4 => \hdmi_vcntr_reg_n_0_[9]\,
      O => hdmi_de0
    );
hdmi_de_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[8]\,
      I1 => \hdmi_vcntr_reg_n_0_[7]\,
      I2 => \hdmi_vcntr_reg_n_0_[6]\,
      I3 => \hdmi_vcntr_reg_n_0_[5]\,
      I4 => \hdmi_vcntr_reg_n_0_[4]\,
      I5 => \hdmi_vcntr_reg_n_0_[3]\,
      O => hdmi_de_i_2_n_0
    );
hdmi_de_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A888A888A888"
    )
        port map (
      I0 => \hdmi_hcntr_reg_n_0_[9]\,
      I1 => \hdmi_hcntr_reg_n_0_[8]\,
      I2 => \hdmi_hcntr_reg_n_0_[6]\,
      I3 => \hdmi_hcntr_reg_n_0_[7]\,
      I4 => \hdmi_hcntr_reg_n_0_[5]\,
      I5 => \hdmi_hcntr_reg_n_0_[4]\,
      O => hdmi_de_i_3_n_0
    );
hdmi_de_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => hdmi_de0,
      Q => hdmi_de,
      R => '0'
    );
\hdmi_hcntr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sof_27m_synced,
      I1 => \hdmi_hcntr_reg_n_0_[0]\,
      O => \hdmi_hcntr[0]_i_1_n_0\
    );
\hdmi_hcntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => sof_27m_synced,
      I1 => \hdmi_hcntr_reg[1]_rep__0_n_0\,
      I2 => \hdmi_hcntr_reg_n_0_[0]\,
      O => \hdmi_hcntr[1]_i_1_n_0\
    );
\hdmi_hcntr[1]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => sof_27m_synced,
      I1 => \hdmi_hcntr_reg[1]_rep__0_n_0\,
      I2 => \hdmi_hcntr_reg_n_0_[0]\,
      O => \hdmi_hcntr[1]_rep__0_i_1_n_0\
    );
\hdmi_hcntr[1]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => sof_27m_synced,
      I1 => \hdmi_hcntr_reg[1]_rep__0_n_0\,
      I2 => \hdmi_hcntr_reg_n_0_[0]\,
      O => \hdmi_hcntr[1]_rep_i_1_n_0\
    );
\hdmi_hcntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1444"
    )
        port map (
      I0 => sof_27m_synced,
      I1 => \hdmi_hcntr_reg[2]_rep__0_n_0\,
      I2 => \hdmi_hcntr_reg_n_0_[0]\,
      I3 => \hdmi_hcntr_reg[1]_rep_n_0\,
      O => \hdmi_hcntr[2]_i_1_n_0\
    );
\hdmi_hcntr[2]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1444"
    )
        port map (
      I0 => sof_27m_synced,
      I1 => \hdmi_hcntr_reg[2]_rep__0_n_0\,
      I2 => \hdmi_hcntr_reg_n_0_[0]\,
      I3 => \hdmi_hcntr_reg[1]_rep_n_0\,
      O => \hdmi_hcntr[2]_rep__0_i_1_n_0\
    );
\hdmi_hcntr[2]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1444"
    )
        port map (
      I0 => sof_27m_synced,
      I1 => \hdmi_hcntr_reg[2]_rep__0_n_0\,
      I2 => \hdmi_hcntr_reg_n_0_[0]\,
      I3 => \hdmi_hcntr_reg[1]_rep_n_0\,
      O => \hdmi_hcntr[2]_rep_i_1_n_0\
    );
\hdmi_hcntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444444"
    )
        port map (
      I0 => sof_27m_synced,
      I1 => \hdmi_hcntr_reg_n_0_[3]\,
      I2 => \hdmi_hcntr_reg_n_0_[1]\,
      I3 => \hdmi_hcntr_reg_n_0_[2]\,
      I4 => \hdmi_hcntr_reg_n_0_[0]\,
      O => \hdmi_hcntr[3]_i_1_n_0\
    );
\hdmi_hcntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1444444444444444"
    )
        port map (
      I0 => sof_27m_synced,
      I1 => \hdmi_hcntr_reg_n_0_[4]\,
      I2 => \hdmi_hcntr_reg_n_0_[3]\,
      I3 => \hdmi_hcntr_reg_n_0_[0]\,
      I4 => \hdmi_hcntr_reg_n_0_[2]\,
      I5 => \hdmi_hcntr_reg_n_0_[1]\,
      O => \hdmi_hcntr[4]_i_1_n_0\
    );
\hdmi_hcntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1450505010505050"
    )
        port map (
      I0 => sof_27m_synced,
      I1 => \hdmi_hcntr_reg_n_0_[4]\,
      I2 => \hdmi_hcntr_reg_n_0_[5]\,
      I3 => \hdmi_hcntr_reg_n_0_[3]\,
      I4 => \hdmi_hcntr[7]_i_2_n_0\,
      I5 => \hdmi_hcntr[6]_i_2_n_0\,
      O => \hdmi_hcntr[5]_i_1_n_0\
    );
\hdmi_hcntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A8AAAAAAAAAAAAA"
    )
        port map (
      I0 => \hdmi_hcntr_reg_n_0_[6]\,
      I1 => \hdmi_hcntr[6]_i_2_n_0\,
      I2 => \hdmi_hcntr_reg_n_0_[4]\,
      I3 => \hdmi_hcntr_reg_n_0_[5]\,
      I4 => \hdmi_hcntr[7]_i_2_n_0\,
      I5 => \hdmi_hcntr_reg_n_0_[3]\,
      O => hdmi_hcntr(6)
    );
\hdmi_hcntr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \hdmi_hcntr_reg_n_0_[9]\,
      I1 => \hdmi_hcntr_reg_n_0_[7]\,
      I2 => \hdmi_hcntr_reg_n_0_[8]\,
      I3 => \hdmi_hcntr_reg_n_0_[6]\,
      O => \hdmi_hcntr[6]_i_2_n_0\
    );
\hdmi_hcntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \hdmi_hcntr_reg_n_0_[7]\,
      I1 => \hdmi_hcntr_reg_n_0_[6]\,
      I2 => \hdmi_hcntr_reg_n_0_[4]\,
      I3 => \hdmi_hcntr_reg_n_0_[3]\,
      I4 => \hdmi_hcntr[7]_i_2_n_0\,
      I5 => \hdmi_hcntr_reg_n_0_[5]\,
      O => hdmi_hcntr(7)
    );
\hdmi_hcntr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \hdmi_hcntr_reg_n_0_[0]\,
      I1 => \hdmi_hcntr_reg_n_0_[2]\,
      I2 => \hdmi_hcntr_reg_n_0_[1]\,
      O => \hdmi_hcntr[7]_i_2_n_0\
    );
\hdmi_hcntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110101010101010"
    )
        port map (
      I0 => sof_27m_synced,
      I1 => \hdmi_hcntr[8]_i_2_n_0\,
      I2 => \hdmi_hcntr_reg_n_0_[8]\,
      I3 => \hdmi_hcntr_reg_n_0_[6]\,
      I4 => \hdmi_hcntr_reg_n_0_[7]\,
      I5 => \hdmi_hcntr[9]_i_3_n_0\,
      O => \hdmi_hcntr[8]_i_1_n_0\
    );
\hdmi_hcntr[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \hdmi_hcntr_reg_n_0_[3]\,
      I1 => \hdmi_hcntr[7]_i_2_n_0\,
      I2 => \hdmi_hcntr_reg_n_0_[5]\,
      I3 => \hdmi_hcntr_reg_n_0_[4]\,
      I4 => \hdmi_hcntr[6]_i_2_n_0\,
      O => \hdmi_hcntr[8]_i_2_n_0\
    );
\hdmi_hcntr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk27mcen,
      I1 => sof_27m_synced,
      O => frame_parity_27m
    );
\hdmi_hcntr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF80004FFF8000"
    )
        port map (
      I0 => \hdmi_hcntr[9]_i_3_n_0\,
      I1 => \hdmi_hcntr_reg_n_0_[7]\,
      I2 => \hdmi_hcntr_reg_n_0_[6]\,
      I3 => \hdmi_hcntr_reg_n_0_[8]\,
      I4 => \hdmi_hcntr_reg_n_0_[9]\,
      I5 => \hdmi_hcntr[9]_i_4_n_0\,
      O => hdmi_hcntr(9)
    );
\hdmi_hcntr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \hdmi_hcntr_reg_n_0_[4]\,
      I1 => \hdmi_hcntr_reg_n_0_[3]\,
      I2 => \hdmi_hcntr_reg_n_0_[0]\,
      I3 => \hdmi_hcntr_reg_n_0_[2]\,
      I4 => \hdmi_hcntr_reg_n_0_[1]\,
      I5 => \hdmi_hcntr_reg_n_0_[5]\,
      O => \hdmi_hcntr[9]_i_3_n_0\
    );
\hdmi_hcntr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \hdmi_hcntr_reg_n_0_[4]\,
      I1 => \hdmi_hcntr_reg_n_0_[5]\,
      I2 => \hdmi_hcntr_reg_n_0_[3]\,
      I3 => \hdmi_hcntr_reg_n_0_[0]\,
      I4 => \hdmi_hcntr_reg_n_0_[2]\,
      I5 => \hdmi_hcntr_reg_n_0_[1]\,
      O => \hdmi_hcntr[9]_i_4_n_0\
    );
\hdmi_hcntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \hdmi_hcntr[0]_i_1_n_0\,
      Q => \hdmi_hcntr_reg_n_0_[0]\,
      R => '0'
    );
\hdmi_hcntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \hdmi_hcntr[1]_i_1_n_0\,
      Q => \hdmi_hcntr_reg_n_0_[1]\,
      R => '0'
    );
\hdmi_hcntr_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \hdmi_hcntr[1]_rep_i_1_n_0\,
      Q => \hdmi_hcntr_reg[1]_rep_n_0\,
      R => '0'
    );
\hdmi_hcntr_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \hdmi_hcntr[1]_rep__0_i_1_n_0\,
      Q => \hdmi_hcntr_reg[1]_rep__0_n_0\,
      R => '0'
    );
\hdmi_hcntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \hdmi_hcntr[2]_i_1_n_0\,
      Q => \hdmi_hcntr_reg_n_0_[2]\,
      R => '0'
    );
\hdmi_hcntr_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \hdmi_hcntr[2]_rep_i_1_n_0\,
      Q => \hdmi_hcntr_reg[2]_rep_n_0\,
      R => '0'
    );
\hdmi_hcntr_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \hdmi_hcntr[2]_rep__0_i_1_n_0\,
      Q => \hdmi_hcntr_reg[2]_rep__0_n_0\,
      R => '0'
    );
\hdmi_hcntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \hdmi_hcntr[3]_i_1_n_0\,
      Q => \hdmi_hcntr_reg_n_0_[3]\,
      R => '0'
    );
\hdmi_hcntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \hdmi_hcntr[4]_i_1_n_0\,
      Q => \hdmi_hcntr_reg_n_0_[4]\,
      R => '0'
    );
\hdmi_hcntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \hdmi_hcntr[5]_i_1_n_0\,
      Q => \hdmi_hcntr_reg_n_0_[5]\,
      R => '0'
    );
\hdmi_hcntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => hdmi_hcntr(6),
      Q => \hdmi_hcntr_reg_n_0_[6]\,
      R => frame_parity_27m
    );
\hdmi_hcntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => hdmi_hcntr(7),
      Q => \hdmi_hcntr_reg_n_0_[7]\,
      R => frame_parity_27m
    );
\hdmi_hcntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \hdmi_hcntr[8]_i_1_n_0\,
      Q => \hdmi_hcntr_reg_n_0_[8]\,
      R => '0'
    );
\hdmi_hcntr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => hdmi_hcntr(9),
      Q => \hdmi_hcntr_reg_n_0_[9]\,
      R => frame_parity_27m
    );
hdmi_hsync_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FFFFFF7FFF7F"
    )
        port map (
      I0 => \hdmi_hcntr_reg_n_0_[9]\,
      I1 => \hdmi_hcntr_reg_n_0_[7]\,
      I2 => \hdmi_hcntr_reg_n_0_[6]\,
      I3 => hdmi_hsync_i_2_n_0,
      I4 => hdmi_hsync_i_3_n_0,
      I5 => \hdmi_hcntr_reg_n_0_[8]\,
      O => hdmi_hsync_i_1_n_0
    );
hdmi_hsync_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000015"
    )
        port map (
      I0 => \hdmi_hcntr_reg_n_0_[8]\,
      I1 => \hdmi_hcntr_reg_n_0_[1]\,
      I2 => \hdmi_hcntr_reg_n_0_[2]\,
      I3 => \hdmi_hcntr_reg_n_0_[4]\,
      I4 => \hdmi_hcntr_reg_n_0_[3]\,
      I5 => \hdmi_hcntr_reg_n_0_[5]\,
      O => hdmi_hsync_i_2_n_0
    );
hdmi_hsync_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \hdmi_hcntr_reg_n_0_[7]\,
      I1 => \hdmi_hcntr_reg_n_0_[6]\,
      I2 => \hdmi_hcntr_reg_n_0_[5]\,
      I3 => \hdmi_hcntr_reg_n_0_[3]\,
      I4 => \hdmi_hcntr_reg_n_0_[4]\,
      I5 => \hdmi_hcntr[7]_i_2_n_0\,
      O => hdmi_hsync_i_3_n_0
    );
hdmi_hsync_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => hdmi_hsync_i_1_n_0,
      Q => i_CONTROL(0),
      R => '0'
    );
\hdmi_vcntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFFFFFF"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[7]\,
      I1 => \hdmi_vcntr_reg_n_0_[9]\,
      I2 => \hdmi_vcntr[2]_i_2_n_0\,
      I3 => \hdmi_vcntr_reg_n_0_[2]\,
      I4 => \hdmi_vcntr_reg[1]_rep__0_n_0\,
      I5 => \hdmi_vcntr_reg_n_0_[0]\,
      O => \hdmi_vcntr[0]_i_1_n_0\
    );
\hdmi_vcntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFBFFF0000"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[7]\,
      I1 => \hdmi_vcntr_reg_n_0_[9]\,
      I2 => \hdmi_vcntr[2]_i_2_n_0\,
      I3 => \hdmi_vcntr_reg_n_0_[2]\,
      I4 => \hdmi_vcntr_reg_n_0_[1]\,
      I5 => \hdmi_vcntr_reg_n_0_[0]\,
      O => \hdmi_vcntr[1]_i_1_n_0\
    );
\hdmi_vcntr[1]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFBFFF0000"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[7]\,
      I1 => \hdmi_vcntr_reg_n_0_[9]\,
      I2 => \hdmi_vcntr[2]_i_2_n_0\,
      I3 => \hdmi_vcntr_reg_n_0_[2]\,
      I4 => \hdmi_vcntr_reg_n_0_[1]\,
      I5 => \hdmi_vcntr_reg_n_0_[0]\,
      O => \hdmi_vcntr[1]_rep__0_i_1_n_0\
    );
\hdmi_vcntr[1]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFBFFF0000"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[7]\,
      I1 => \hdmi_vcntr_reg_n_0_[9]\,
      I2 => \hdmi_vcntr[2]_i_2_n_0\,
      I3 => \hdmi_vcntr_reg_n_0_[2]\,
      I4 => \hdmi_vcntr_reg_n_0_[1]\,
      I5 => \hdmi_vcntr_reg_n_0_[0]\,
      O => \hdmi_vcntr[1]_rep__1_i_1_n_0\
    );
\hdmi_vcntr[1]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFBFFF0000"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[7]\,
      I1 => \hdmi_vcntr_reg_n_0_[9]\,
      I2 => \hdmi_vcntr[2]_i_2_n_0\,
      I3 => \hdmi_vcntr_reg_n_0_[2]\,
      I4 => \hdmi_vcntr_reg_n_0_[1]\,
      I5 => \hdmi_vcntr_reg_n_0_[0]\,
      O => \hdmi_vcntr[1]_rep_i_1_n_0\
    );
\hdmi_vcntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF00BF00FF00"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[7]\,
      I1 => \hdmi_vcntr_reg_n_0_[9]\,
      I2 => \hdmi_vcntr[2]_i_2_n_0\,
      I3 => \hdmi_vcntr_reg_n_0_[2]\,
      I4 => \hdmi_vcntr_reg[1]_rep__0_n_0\,
      I5 => \hdmi_vcntr_reg_n_0_[0]\,
      O => \hdmi_vcntr[2]_i_1_n_0\
    );
\hdmi_vcntr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[6]\,
      I1 => \hdmi_vcntr_reg_n_0_[7]\,
      I2 => \hdmi_vcntr_reg_n_0_[8]\,
      I3 => \hdmi_vcntr_reg_n_0_[3]\,
      I4 => \hdmi_vcntr_reg_n_0_[5]\,
      I5 => \hdmi_vcntr_reg_n_0_[4]\,
      O => \hdmi_vcntr[2]_i_2_n_0\
    );
\hdmi_vcntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CCC6CCC"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[0]\,
      I1 => \hdmi_vcntr_reg_n_0_[3]\,
      I2 => \hdmi_vcntr_reg[1]_rep__0_n_0\,
      I3 => \hdmi_vcntr_reg_n_0_[2]\,
      I4 => \hdmi_vcntr[3]_i_2_n_0\,
      O => \hdmi_vcntr[3]_i_1_n_0\
    );
\hdmi_vcntr[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \hdmi_vcntr[2]_i_2_n_0\,
      I1 => \hdmi_vcntr_reg_n_0_[9]\,
      I2 => \hdmi_vcntr_reg_n_0_[7]\,
      O => \hdmi_vcntr[3]_i_2_n_0\
    );
\hdmi_vcntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[4]\,
      I1 => \hdmi_vcntr_reg_n_0_[0]\,
      I2 => \hdmi_vcntr_reg[1]_rep__0_n_0\,
      I3 => \hdmi_vcntr_reg_n_0_[3]\,
      I4 => \hdmi_vcntr_reg_n_0_[2]\,
      O => \hdmi_vcntr[4]_i_1_n_0\
    );
\hdmi_vcntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[5]\,
      I1 => \hdmi_vcntr_reg_n_0_[2]\,
      I2 => \hdmi_vcntr_reg_n_0_[3]\,
      I3 => \hdmi_vcntr_reg[1]_rep__0_n_0\,
      I4 => \hdmi_vcntr_reg_n_0_[0]\,
      I5 => \hdmi_vcntr_reg_n_0_[4]\,
      O => \hdmi_vcntr[5]_i_1_n_0\
    );
\hdmi_vcntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[6]\,
      I1 => \hdmi_vcntr_reg_n_0_[3]\,
      I2 => \hdmi_vcntr_reg_n_0_[4]\,
      I3 => \hdmi_vcntr_reg_n_0_[5]\,
      I4 => \hdmi_vcntr[6]_i_2_n_0\,
      I5 => \hdmi_vcntr_reg_n_0_[0]\,
      O => \hdmi_vcntr[6]_i_1_n_0\
    );
\hdmi_vcntr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \hdmi_vcntr_reg[1]_rep__0_n_0\,
      I1 => \hdmi_vcntr_reg_n_0_[2]\,
      O => \hdmi_vcntr[6]_i_2_n_0\
    );
\hdmi_vcntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[7]\,
      I1 => \hdmi_vcntr[9]_i_3_n_0\,
      I2 => \hdmi_vcntr_reg_n_0_[6]\,
      O => \hdmi_vcntr[7]_i_1_n_0\
    );
\hdmi_vcntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[8]\,
      I1 => \hdmi_vcntr_reg_n_0_[6]\,
      I2 => \hdmi_vcntr[9]_i_3_n_0\,
      I3 => \hdmi_vcntr_reg_n_0_[7]\,
      O => \hdmi_vcntr[8]_i_1_n_0\
    );
\hdmi_vcntr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \hdmi_hcntr[8]_i_2_n_0\,
      I1 => clk27mcen,
      O => \hdmi_vcntr[9]_i_1_n_0\
    );
\hdmi_vcntr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080007FFF8000"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[8]\,
      I1 => \hdmi_vcntr_reg_n_0_[7]\,
      I2 => \hdmi_vcntr_reg_n_0_[6]\,
      I3 => \hdmi_vcntr[9]_i_3_n_0\,
      I4 => \hdmi_vcntr_reg_n_0_[9]\,
      I5 => \hdmi_vcntr[9]_i_4_n_0\,
      O => \hdmi_vcntr[9]_i_2_n_0\
    );
\hdmi_vcntr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[0]\,
      I1 => \hdmi_vcntr_reg[1]_rep__0_n_0\,
      I2 => \hdmi_vcntr_reg_n_0_[2]\,
      I3 => \hdmi_vcntr_reg_n_0_[5]\,
      I4 => \hdmi_vcntr_reg_n_0_[4]\,
      I5 => \hdmi_vcntr_reg_n_0_[3]\,
      O => \hdmi_vcntr[9]_i_3_n_0\
    );
\hdmi_vcntr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \hdmi_vcntr[2]_i_2_n_0\,
      I1 => \hdmi_vcntr_reg_n_0_[7]\,
      I2 => \hdmi_vcntr_reg_n_0_[8]\,
      I3 => \hdmi_vcntr_reg_n_0_[2]\,
      I4 => \hdmi_vcntr_reg[1]_rep__0_n_0\,
      I5 => \hdmi_vcntr_reg_n_0_[0]\,
      O => \hdmi_vcntr[9]_i_4_n_0\
    );
\hdmi_vcntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \hdmi_vcntr[9]_i_1_n_0\,
      D => \hdmi_vcntr[0]_i_1_n_0\,
      Q => \hdmi_vcntr_reg_n_0_[0]\,
      R => frame_parity_27m
    );
\hdmi_vcntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \hdmi_vcntr[9]_i_1_n_0\,
      D => \hdmi_vcntr[1]_i_1_n_0\,
      Q => \hdmi_vcntr_reg_n_0_[1]\,
      R => frame_parity_27m
    );
\hdmi_vcntr_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \hdmi_vcntr[9]_i_1_n_0\,
      D => \hdmi_vcntr[1]_rep_i_1_n_0\,
      Q => \hdmi_vcntr_reg[1]_rep_n_0\,
      R => frame_parity_27m
    );
\hdmi_vcntr_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \hdmi_vcntr[9]_i_1_n_0\,
      D => \hdmi_vcntr[1]_rep__0_i_1_n_0\,
      Q => \hdmi_vcntr_reg[1]_rep__0_n_0\,
      R => frame_parity_27m
    );
\hdmi_vcntr_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \hdmi_vcntr[9]_i_1_n_0\,
      D => \hdmi_vcntr[1]_rep__1_i_1_n_0\,
      Q => \hdmi_vcntr_reg[1]_rep__1_n_0\,
      R => frame_parity_27m
    );
\hdmi_vcntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \hdmi_vcntr[9]_i_1_n_0\,
      D => \hdmi_vcntr[2]_i_1_n_0\,
      Q => \hdmi_vcntr_reg_n_0_[2]\,
      R => frame_parity_27m
    );
\hdmi_vcntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \hdmi_vcntr[9]_i_1_n_0\,
      D => \hdmi_vcntr[3]_i_1_n_0\,
      Q => \hdmi_vcntr_reg_n_0_[3]\,
      R => frame_parity_27m
    );
\hdmi_vcntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \hdmi_vcntr[9]_i_1_n_0\,
      D => \hdmi_vcntr[4]_i_1_n_0\,
      Q => \hdmi_vcntr_reg_n_0_[4]\,
      R => frame_parity_27m
    );
\hdmi_vcntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \hdmi_vcntr[9]_i_1_n_0\,
      D => \hdmi_vcntr[5]_i_1_n_0\,
      Q => \hdmi_vcntr_reg_n_0_[5]\,
      R => frame_parity_27m
    );
\hdmi_vcntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \hdmi_vcntr[9]_i_1_n_0\,
      D => \hdmi_vcntr[6]_i_1_n_0\,
      Q => \hdmi_vcntr_reg_n_0_[6]\,
      R => frame_parity_27m
    );
\hdmi_vcntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \hdmi_vcntr[9]_i_1_n_0\,
      D => \hdmi_vcntr[7]_i_1_n_0\,
      Q => \hdmi_vcntr_reg_n_0_[7]\,
      R => frame_parity_27m
    );
\hdmi_vcntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \hdmi_vcntr[9]_i_1_n_0\,
      D => \hdmi_vcntr[8]_i_1_n_0\,
      Q => \hdmi_vcntr_reg_n_0_[8]\,
      R => frame_parity_27m
    );
\hdmi_vcntr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \hdmi_vcntr[9]_i_1_n_0\,
      D => \hdmi_vcntr[9]_i_2_n_0\,
      Q => \hdmi_vcntr_reg_n_0_[9]\,
      R => frame_parity_27m
    );
hdmi_vsync_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030747474444444"
    )
        port map (
      I0 => hdmi_vsync_i_2_n_0,
      I1 => \hdmi_vcntr_reg_n_0_[9]\,
      I2 => hdmi_de_i_2_n_0,
      I3 => \hdmi_vcntr_reg_n_0_[0]\,
      I4 => \hdmi_vcntr_reg[1]_rep__0_n_0\,
      I5 => \hdmi_vcntr_reg_n_0_[2]\,
      O => hdmi_vsync0
    );
hdmi_vsync_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \hdmi_vcntr_reg_n_0_[3]\,
      I1 => \hdmi_vcntr_reg_n_0_[4]\,
      I2 => \hdmi_vcntr_reg_n_0_[6]\,
      I3 => \hdmi_vcntr_reg_n_0_[5]\,
      I4 => \hdmi_vcntr_reg_n_0_[8]\,
      I5 => \hdmi_vcntr_reg_n_0_[7]\,
      O => hdmi_vsync_i_2_n_0
    );
hdmi_vsync_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => hdmi_vsync0,
      Q => i_CONTROL(1),
      R => '0'
    );
\sof_27m_dlyd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => \sof_27m_dlyd_reg[0]_0\,
      Q => sof_27m_dlyd(0),
      R => '0'
    );
\sof_27m_dlyd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => clk27mcen,
      D => sof_27m_dlyd(0),
      Q => sof_27m_dlyd(1),
      R => '0'
    );
sof_27m_synced_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => sof_27m_synced,
      I1 => sof_27m_dlyd(1),
      I2 => clk27mcen,
      I3 => sof_27m_dlyd(0),
      O => sof_27m_synced_i_1_n_0
    );
sof_27m_synced_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => sof_27m_synced_i_1_n_0,
      Q => sof_27m_synced,
      R => '0'
    );
tmds_clk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \tmds_ringcntr_reg[4]__0_n_0\,
      I1 => tmds_clk,
      I2 => p_0_in1_in,
      O => tmds_clk_i_1_n_0
    );
tmds_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => tmds_clk_i_1_n_0,
      Q => tmds_clk,
      R => '0'
    );
\tmds_ringcntr_reg[3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0001"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_EMU_TMDSCLK,
      D => p_0_in1_in,
      Q => \tmds_ringcntr_reg[3]_srl4_n_0\
    );
\tmds_ringcntr_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_ringcntr_reg[3]_srl4_n_0\,
      Q => \tmds_ringcntr_reg[4]__0_n_0\,
      R => '0'
    );
\tmds_ringcntr_reg[8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_EMU_TMDSCLK,
      D => \tmds_ringcntr_reg[4]__0_n_0\,
      Q => \tmds_ringcntr_reg[8]_srl4_n_0\
    );
\tmds_ringcntr_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_ringcntr_reg[8]_srl4_n_0\,
      Q => p_0_in1_in,
      R => '0'
    );
\tmds_shifter_blue[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_b_n_17,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_blue__0\(1),
      O => \tmds_shifter_blue[0]_i_1_n_0\
    );
\tmds_shifter_blue[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_b_n_16,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_blue__0\(2),
      O => \tmds_shifter_blue[1]_i_1_n_0\
    );
\tmds_shifter_blue[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_b_n_15,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_blue__0\(3),
      O => \tmds_shifter_blue[2]_i_1_n_0\
    );
\tmds_shifter_blue[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_b_n_14,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_blue__0\(4),
      O => \tmds_shifter_blue[3]_i_1_n_0\
    );
\tmds_shifter_blue[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_b_n_13,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_blue__0\(5),
      O => \tmds_shifter_blue[4]_i_1_n_0\
    );
\tmds_shifter_blue[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_b_n_12,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_blue__0\(6),
      O => \tmds_shifter_blue[5]_i_1_n_0\
    );
\tmds_shifter_blue[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_b_n_11,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_blue__0\(7),
      O => \tmds_shifter_blue[6]_i_1_n_0\
    );
\tmds_shifter_blue[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_b_n_10,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_blue__0\(8),
      O => \tmds_shifter_blue[7]_i_1_n_0\
    );
\tmds_shifter_blue[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_b_n_9,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_blue__0\(9),
      O => \tmds_shifter_blue[8]_i_1_n_0\
    );
\tmds_shifter_blue[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => encoder_b_n_8,
      O => \tmds_shifter_blue[9]_i_1_n_0\
    );
\tmds_shifter_blue_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_blue[0]_i_1_n_0\,
      Q => tmds_shifter_blue(0),
      R => '0'
    );
\tmds_shifter_blue_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_blue[1]_i_1_n_0\,
      Q => \tmds_shifter_blue__0\(1),
      R => '0'
    );
\tmds_shifter_blue_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_blue[2]_i_1_n_0\,
      Q => \tmds_shifter_blue__0\(2),
      R => '0'
    );
\tmds_shifter_blue_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_blue[3]_i_1_n_0\,
      Q => \tmds_shifter_blue__0\(3),
      R => '0'
    );
\tmds_shifter_blue_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_blue[4]_i_1_n_0\,
      Q => \tmds_shifter_blue__0\(4),
      R => '0'
    );
\tmds_shifter_blue_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_blue[5]_i_1_n_0\,
      Q => \tmds_shifter_blue__0\(5),
      R => '0'
    );
\tmds_shifter_blue_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_blue[6]_i_1_n_0\,
      Q => \tmds_shifter_blue__0\(6),
      R => '0'
    );
\tmds_shifter_blue_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_blue[7]_i_1_n_0\,
      Q => \tmds_shifter_blue__0\(7),
      R => '0'
    );
\tmds_shifter_blue_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_blue[8]_i_1_n_0\,
      Q => \tmds_shifter_blue__0\(8),
      R => '0'
    );
\tmds_shifter_blue_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_blue[9]_i_1_n_0\,
      Q => \tmds_shifter_blue__0\(9),
      R => '0'
    );
\tmds_shifter_green[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_g_n_9,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_green__0\(1),
      O => \tmds_shifter_green[0]_i_1_n_0\
    );
\tmds_shifter_green[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_g_n_6,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_green__0\(2),
      O => \tmds_shifter_green[1]_i_1_n_0\
    );
\tmds_shifter_green[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_g_n_13,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_green__0\(3),
      O => \tmds_shifter_green[2]_i_1_n_0\
    );
\tmds_shifter_green[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_g_n_5,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_green__0\(4),
      O => \tmds_shifter_green[3]_i_1_n_0\
    );
\tmds_shifter_green[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_g_n_12,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_green__0\(5),
      O => \tmds_shifter_green[4]_i_1_n_0\
    );
\tmds_shifter_green[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_g_n_8,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_green__0\(6),
      O => \tmds_shifter_green[5]_i_1_n_0\
    );
\tmds_shifter_green[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_g_n_11,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_green__0\(7),
      O => \tmds_shifter_green[6]_i_1_n_0\
    );
\tmds_shifter_green[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_g_n_7,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_green__0\(8),
      O => \tmds_shifter_green[7]_i_1_n_0\
    );
\tmds_shifter_green[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => encoder_g_n_10,
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_green__0\(9),
      O => \tmds_shifter_green[8]_i_1_n_0\
    );
\tmds_shifter_green[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => encoder_g_n_13,
      O => \tmds_shifter_green[9]_i_1_n_0\
    );
\tmds_shifter_green_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_green[0]_i_1_n_0\,
      Q => tmds_shifter_green(0),
      R => '0'
    );
\tmds_shifter_green_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_green[1]_i_1_n_0\,
      Q => \tmds_shifter_green__0\(1),
      R => '0'
    );
\tmds_shifter_green_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_green[2]_i_1_n_0\,
      Q => \tmds_shifter_green__0\(2),
      R => '0'
    );
\tmds_shifter_green_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_green[3]_i_1_n_0\,
      Q => \tmds_shifter_green__0\(3),
      R => '0'
    );
\tmds_shifter_green_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_green[4]_i_1_n_0\,
      Q => \tmds_shifter_green__0\(4),
      R => '0'
    );
\tmds_shifter_green_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_green[5]_i_1_n_0\,
      Q => \tmds_shifter_green__0\(5),
      R => '0'
    );
\tmds_shifter_green_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_green[6]_i_1_n_0\,
      Q => \tmds_shifter_green__0\(6),
      R => '0'
    );
\tmds_shifter_green_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_green[7]_i_1_n_0\,
      Q => \tmds_shifter_green__0\(7),
      R => '0'
    );
\tmds_shifter_green_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_green[8]_i_1_n_0\,
      Q => \tmds_shifter_green__0\(8),
      R => '0'
    );
\tmds_shifter_green_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_green[9]_i_1_n_0\,
      Q => \tmds_shifter_green__0\(9),
      R => '0'
    );
\tmds_shifter_red[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_TMDS(0),
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_red_reg_n_0_[1]\,
      O => \tmds_shifter_red[0]_i_1_n_0\
    );
\tmds_shifter_red[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_TMDS(1),
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_red_reg_n_0_[2]\,
      O => \tmds_shifter_red[1]_i_1_n_0\
    );
\tmds_shifter_red[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_TMDS(2),
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_red_reg_n_0_[3]\,
      O => \tmds_shifter_red[2]_i_1_n_0\
    );
\tmds_shifter_red[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_TMDS(3),
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_red_reg_n_0_[4]\,
      O => \tmds_shifter_red[3]_i_1_n_0\
    );
\tmds_shifter_red[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_TMDS(4),
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_red_reg_n_0_[5]\,
      O => \tmds_shifter_red[4]_i_1_n_0\
    );
\tmds_shifter_red[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_TMDS(5),
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_red_reg_n_0_[6]\,
      O => \tmds_shifter_red[5]_i_1_n_0\
    );
\tmds_shifter_red[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_TMDS(6),
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_red_reg_n_0_[7]\,
      O => \tmds_shifter_red[6]_i_1_n_0\
    );
\tmds_shifter_red[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_TMDS(7),
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_red_reg_n_0_[8]\,
      O => \tmds_shifter_red[7]_i_1_n_0\
    );
\tmds_shifter_red[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_TMDS(8),
      I1 => p_0_in1_in,
      I2 => \tmds_shifter_red_reg_n_0_[9]\,
      O => \tmds_shifter_red[8]_i_1_n_0\
    );
\tmds_shifter_red[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => o_TMDS(2),
      O => \tmds_shifter_red[9]_i_1_n_0\
    );
\tmds_shifter_red_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_red[0]_i_1_n_0\,
      Q => \tmds_shifter_red_reg_n_0_[0]\,
      R => '0'
    );
\tmds_shifter_red_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_red[1]_i_1_n_0\,
      Q => \tmds_shifter_red_reg_n_0_[1]\,
      R => '0'
    );
\tmds_shifter_red_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_red[2]_i_1_n_0\,
      Q => \tmds_shifter_red_reg_n_0_[2]\,
      R => '0'
    );
\tmds_shifter_red_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_red[3]_i_1_n_0\,
      Q => \tmds_shifter_red_reg_n_0_[3]\,
      R => '0'
    );
\tmds_shifter_red_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_red[4]_i_1_n_0\,
      Q => \tmds_shifter_red_reg_n_0_[4]\,
      R => '0'
    );
\tmds_shifter_red_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_red[5]_i_1_n_0\,
      Q => \tmds_shifter_red_reg_n_0_[5]\,
      R => '0'
    );
\tmds_shifter_red_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_red[6]_i_1_n_0\,
      Q => \tmds_shifter_red_reg_n_0_[6]\,
      R => '0'
    );
\tmds_shifter_red_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_red[7]_i_1_n_0\,
      Q => \tmds_shifter_red_reg_n_0_[7]\,
      R => '0'
    );
\tmds_shifter_red_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_red[8]_i_1_n_0\,
      Q => \tmds_shifter_red_reg_n_0_[8]\,
      R => '0'
    );
\tmds_shifter_red_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_TMDSCLK,
      CE => '1',
      D => \tmds_shifter_red[9]_i_1_n_0\,
      Q => \tmds_shifter_red_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_gfx_video is
  port (
    B_PIXEL0 : out STD_LOGIC;
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CHAMPX2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    TIMING_F : out STD_LOGIC;
    charramu_en : out STD_LOGIC;
    start_of_frame_reg : out STD_LOGIC;
    \vertical_counter_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \cen_register_reg[2]_0\ : out STD_LOGIC;
    \cen_register_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TIMING_E_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TIMING_E_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_E_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_E_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_E_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_E_reg_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TIMING_E_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_E_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_E_reg_8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clear : out STD_LOGIC;
    end_of_line_reg : out STD_LOGIC;
    p_7_in : out STD_LOGIC;
    \TIMING_SR_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    prev_cas_reg : out STD_LOGIC;
    RAM_reg_0 : out STD_LOGIC;
    RAM_reg_0_0 : out STD_LOGIC;
    RAM_reg_1 : out STD_LOGIC;
    RAM_reg_1_0 : out STD_LOGIC;
    RAM_reg_0_1 : out STD_LOGIC;
    RAM_reg_1_1 : out STD_LOGIC;
    RAM_reg : out STD_LOGIC;
    RAM_reg_2 : out STD_LOGIC;
    \horizontal_counter_reg[1]\ : out STD_LOGIC;
    o_AXI_CPU_VBLANK_IRQ : out STD_LOGIC;
    \cen_register_reg[2]_1\ : out STD_LOGIC;
    \cen_register_reg[3]_1\ : out STD_LOGIC;
    \cen_register_reg[0]_0\ : out STD_LOGIC;
    \cen_register_reg[0]_1\ : out STD_LOGIC;
    i_DIN : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \REGISTER_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prev_cas_reg_0 : out STD_LOGIC;
    TIMING_E_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_E_reg_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_E_reg_11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TIMING_E_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_E_reg_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_E_reg_14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TIMING_E_reg_15 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TIMING_E_reg_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TIMING_E_reg_17 : out STD_LOGIC;
    async_uds_n_reg : out STD_LOGIC;
    end_of_line_reg_0 : out STD_LOGIC;
    start_of_frame_reg_0 : out STD_LOGIC;
    \o_CD_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    i_EMU_MCLK : in STD_LOGIC;
    RAM_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CPU_DOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RAM_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_0_2 : in STD_LOGIC;
    o_DOUT0 : in STD_LOGIC;
    RAM_reg_0_3 : in STD_LOGIC;
    RAM_reg_1_2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_MRST_n : in STD_LOGIC;
    start_of_frame_reg_1 : in STD_LOGIC;
    charramu_en_reg_0 : in STD_LOGIC;
    async_rw_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_0_14 : in STD_LOGIC;
    end_of_line_reg_1 : in STD_LOGIC;
    RAM_reg_6 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ROW_ADDR_reg[1]_rep\ : in STD_LOGIC;
    \ROW_ADDR_reg[2]_rep\ : in STD_LOGIC;
    \ROW_ADDR_reg[4]_rep\ : in STD_LOGIC;
    \ROW_ADDR_reg[6]_rep\ : in STD_LOGIC;
    \async_din_reg[6]\ : in STD_LOGIC;
    \async_din_reg[6]_0\ : in STD_LOGIC;
    \async_din_reg[6]_1\ : in STD_LOGIC;
    \async_din[0]_i_2\ : in STD_LOGIC;
    \async_din[0]_i_2_0\ : in STD_LOGIC;
    CHACS_n : in STD_LOGIC;
    RAM_reg_0_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ROW_ADDR_reg[5]_rep\ : in STD_LOGIC;
    \ROW_ADDR_reg[3]_rep\ : in STD_LOGIC;
    CPU_LDS_n : in STD_LOGIC;
    \dtack2_n__0\ : in STD_LOGIC;
    vsync_dlyd : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_gfx_video : entity is "gfx_video";
end termprj_top_gfx_top_0_0_gfx_video;

architecture STRUCTURE of termprj_top_gfx_top_0_0_gfx_video is
  signal ABS_128HA : STD_LOGIC;
  signal ABS_2H_dl : STD_LOGIC;
  signal A_FLIP : STD_LOGIC;
  signal A_PROPERTY_DELAY1 : STD_LOGIC;
  signal A_PROPERTY_DELAY2 : STD_LOGIC;
  signal A_PROPERTY_DELAY3 : STD_LOGIC;
  signal A_PROPERTY_DELAY4 : STD_LOGIC;
  signal A_TILELINELATCH : STD_LOGIC;
  signal BLK : STD_LOGIC;
  signal B_FLIP : STD_LOGIC;
  signal \^b_pixel0\ : STD_LOGIC;
  signal B_TILELINELATCH : STD_LOGIC;
  signal CHAMPX : STD_LOGIC;
  signal \^champx2\ : STD_LOGIC;
  signal CHARRAM_PX0_n_10 : STD_LOGIC;
  signal CHARRAM_PX0_n_11 : STD_LOGIC;
  signal CHARRAM_PX0_n_5 : STD_LOGIC;
  signal CHARRAM_PX0_n_6 : STD_LOGIC;
  signal CHARRAM_PX0_n_7 : STD_LOGIC;
  signal CHARRAM_PX0_n_8 : STD_LOGIC;
  signal CHARRAM_PX0_n_9 : STD_LOGIC;
  signal CHARRAM_PX4_n_0 : STD_LOGIC;
  signal CHARRAM_PX4_n_1 : STD_LOGIC;
  signal CHARRAM_PX4_n_10 : STD_LOGIC;
  signal CHARRAM_PX4_n_11 : STD_LOGIC;
  signal CHARRAM_PX4_n_12 : STD_LOGIC;
  signal CHARRAM_PX4_n_13 : STD_LOGIC;
  signal CHARRAM_PX4_n_14 : STD_LOGIC;
  signal CHARRAM_PX4_n_15 : STD_LOGIC;
  signal CHARRAM_PX4_n_16 : STD_LOGIC;
  signal CHARRAM_PX4_n_17 : STD_LOGIC;
  signal CHARRAM_PX4_n_18 : STD_LOGIC;
  signal CHARRAM_PX4_n_19 : STD_LOGIC;
  signal CHARRAM_PX4_n_2 : STD_LOGIC;
  signal CHARRAM_PX4_n_20 : STD_LOGIC;
  signal CHARRAM_PX4_n_21 : STD_LOGIC;
  signal CHARRAM_PX4_n_22 : STD_LOGIC;
  signal CHARRAM_PX4_n_23 : STD_LOGIC;
  signal CHARRAM_PX4_n_24 : STD_LOGIC;
  signal CHARRAM_PX4_n_25 : STD_LOGIC;
  signal CHARRAM_PX4_n_26 : STD_LOGIC;
  signal CHARRAM_PX4_n_27 : STD_LOGIC;
  signal CHARRAM_PX4_n_28 : STD_LOGIC;
  signal CHARRAM_PX4_n_29 : STD_LOGIC;
  signal CHARRAM_PX4_n_3 : STD_LOGIC;
  signal CHARRAM_PX4_n_30 : STD_LOGIC;
  signal CHARRAM_PX4_n_31 : STD_LOGIC;
  signal CHARRAM_PX4_n_32 : STD_LOGIC;
  signal CHARRAM_PX4_n_33 : STD_LOGIC;
  signal CHARRAM_PX4_n_34 : STD_LOGIC;
  signal CHARRAM_PX4_n_35 : STD_LOGIC;
  signal CHARRAM_PX4_n_36 : STD_LOGIC;
  signal CHARRAM_PX4_n_37 : STD_LOGIC;
  signal CHARRAM_PX4_n_38 : STD_LOGIC;
  signal CHARRAM_PX4_n_39 : STD_LOGIC;
  signal CHARRAM_PX4_n_4 : STD_LOGIC;
  signal CHARRAM_PX4_n_40 : STD_LOGIC;
  signal CHARRAM_PX4_n_41 : STD_LOGIC;
  signal CHARRAM_PX4_n_42 : STD_LOGIC;
  signal CHARRAM_PX4_n_43 : STD_LOGIC;
  signal CHARRAM_PX4_n_44 : STD_LOGIC;
  signal CHARRAM_PX4_n_45 : STD_LOGIC;
  signal CHARRAM_PX4_n_46 : STD_LOGIC;
  signal CHARRAM_PX4_n_47 : STD_LOGIC;
  signal CHARRAM_PX4_n_48 : STD_LOGIC;
  signal CHARRAM_PX4_n_49 : STD_LOGIC;
  signal CHARRAM_PX4_n_5 : STD_LOGIC;
  signal CHARRAM_PX4_n_50 : STD_LOGIC;
  signal CHARRAM_PX4_n_51 : STD_LOGIC;
  signal CHARRAM_PX4_n_52 : STD_LOGIC;
  signal CHARRAM_PX4_n_53 : STD_LOGIC;
  signal CHARRAM_PX4_n_54 : STD_LOGIC;
  signal CHARRAM_PX4_n_55 : STD_LOGIC;
  signal CHARRAM_PX4_n_56 : STD_LOGIC;
  signal CHARRAM_PX4_n_57 : STD_LOGIC;
  signal CHARRAM_PX4_n_58 : STD_LOGIC;
  signal CHARRAM_PX4_n_59 : STD_LOGIC;
  signal CHARRAM_PX4_n_6 : STD_LOGIC;
  signal CHARRAM_PX4_n_60 : STD_LOGIC;
  signal CHARRAM_PX4_n_61 : STD_LOGIC;
  signal CHARRAM_PX4_n_62 : STD_LOGIC;
  signal CHARRAM_PX4_n_63 : STD_LOGIC;
  signal CHARRAM_PX4_n_64 : STD_LOGIC;
  signal CHARRAM_PX4_n_65 : STD_LOGIC;
  signal CHARRAM_PX4_n_66 : STD_LOGIC;
  signal CHARRAM_PX4_n_67 : STD_LOGIC;
  signal CHARRAM_PX4_n_68 : STD_LOGIC;
  signal CHARRAM_PX4_n_69 : STD_LOGIC;
  signal CHARRAM_PX4_n_7 : STD_LOGIC;
  signal CHARRAM_PX4_n_70 : STD_LOGIC;
  signal CHARRAM_PX4_n_71 : STD_LOGIC;
  signal CHARRAM_PX4_n_72 : STD_LOGIC;
  signal CHARRAM_PX4_n_73 : STD_LOGIC;
  signal CHARRAM_PX4_n_74 : STD_LOGIC;
  signal CHARRAM_PX4_n_75 : STD_LOGIC;
  signal CHARRAM_PX4_n_76 : STD_LOGIC;
  signal CHARRAM_PX4_n_77 : STD_LOGIC;
  signal CHARRAM_PX4_n_78 : STD_LOGIC;
  signal CHARRAM_PX4_n_79 : STD_LOGIC;
  signal CHARRAM_PX4_n_8 : STD_LOGIC;
  signal CHARRAM_PX4_n_80 : STD_LOGIC;
  signal CHARRAM_PX4_n_81 : STD_LOGIC;
  signal CHARRAM_PX4_n_82 : STD_LOGIC;
  signal CHARRAM_PX4_n_83 : STD_LOGIC;
  signal CHARRAM_PX4_n_84 : STD_LOGIC;
  signal CHARRAM_PX4_n_85 : STD_LOGIC;
  signal CHARRAM_PX4_n_86 : STD_LOGIC;
  signal CHARRAM_PX4_n_87 : STD_LOGIC;
  signal CHARRAM_PX4_n_88 : STD_LOGIC;
  signal CHARRAM_PX4_n_89 : STD_LOGIC;
  signal CHARRAM_PX4_n_9 : STD_LOGIC;
  signal CHARRAM_PX4_n_90 : STD_LOGIC;
  signal CHARRAM_PX4_n_91 : STD_LOGIC;
  signal CHARRAM_PX4_n_92 : STD_LOGIC;
  signal CHARRAM_PX4_n_93 : STD_LOGIC;
  signal CHARRAM_PX4_n_94 : STD_LOGIC;
  signal CHARRAM_PX4_n_95 : STD_LOGIC;
  signal CHARRAM_PX4_n_96 : STD_LOGIC;
  signal CHARRAM_PX4_n_97 : STD_LOGIC;
  signal COL_ADDR0 : STD_LOGIC;
  signal COL_ADDR0_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal EVENBUF_n_0 : STD_LOGIC;
  signal EVENBUF_n_1 : STD_LOGIC;
  signal EVENBUF_n_10 : STD_LOGIC;
  signal EVENBUF_n_11 : STD_LOGIC;
  signal EVENBUF_n_12 : STD_LOGIC;
  signal EVENBUF_n_13 : STD_LOGIC;
  signal EVENBUF_n_14 : STD_LOGIC;
  signal EVENBUF_n_15 : STD_LOGIC;
  signal EVENBUF_n_4 : STD_LOGIC;
  signal EVENBUF_n_5 : STD_LOGIC;
  signal EVENBUF_n_6 : STD_LOGIC;
  signal EVENBUF_n_7 : STD_LOGIC;
  signal EVENBUF_n_8 : STD_LOGIC;
  signal EVENBUF_n_9 : STD_LOGIC;
  signal FBTIMING_A : STD_LOGIC;
  signal FBTIMING_B : STD_LOGIC;
  signal FBTIMING_B_i_1_n_0 : STD_LOGIC;
  signal FBTIMING_C : STD_LOGIC;
  signal FSM_SUSPEND_DLY0 : STD_LOGIC;
  signal LATCH_D : STD_LOGIC;
  signal LATCH_F_2H_NCLKD_en_n : STD_LOGIC;
  signal OBJ : STD_LOGIC;
  signal OBJHL : STD_LOGIC;
  signal OBJHL_i_1_n_0 : STD_LOGIC;
  signal OBJRAM_CPULATCH_n_1 : STD_LOGIC;
  signal OBJRAM_CPULATCH_n_3 : STD_LOGIC;
  signal OBJRAM_CPULATCH_n_4 : STD_LOGIC;
  signal OBJRAM_CPULATCH_n_5 : STD_LOGIC;
  signal OBJRAM_CPULATCH_n_6 : STD_LOGIC;
  signal OBJRAM_CPULATCH_n_7 : STD_LOGIC;
  signal \OBJ[7]_i_4_n_0\ : STD_LOGIC;
  signal OBJ_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ODDBUF_n_0 : STD_LOGIC;
  signal ODDBUF_n_1 : STD_LOGIC;
  signal ODDBUF_n_2 : STD_LOGIC;
  signal ODDBUF_n_3 : STD_LOGIC;
  signal ODDBUF_n_4 : STD_LOGIC;
  signal ODDBUF_n_5 : STD_LOGIC;
  signal ODDBUF_n_6 : STD_LOGIC;
  signal ODDBUF_n_7 : STD_LOGIC;
  signal ORINC : STD_LOGIC;
  signal PIXELSEL : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ROW_ADDR0 : STD_LOGIC;
  signal ROW_ADDR0_1 : STD_LOGIC;
  signal \TIMING_A__0\ : STD_LOGIC;
  signal TIMING_B_reg_n_0 : STD_LOGIC;
  signal \TIMING_C__0\ : STD_LOGIC;
  signal TIMING_D : STD_LOGIC;
  signal TIMING_E0 : STD_LOGIC;
  signal \^timing_f\ : STD_LOGIC;
  signal \^timing_sr_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \TIMING_SR_reg_n_0_[3]\ : STD_LOGIC;
  signal TMAB_VSCROLL_VALUE : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TMA_HSCROLL_VALUE : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal TMB_HSCROLL_VALUE : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal VBLANK : STD_LOGIC;
  signal VBLANKH_n : STD_LOGIC;
  signal VRAM1_LOW_n_0 : STD_LOGIC;
  signal VRAM1_LOW_n_1 : STD_LOGIC;
  signal VRAM1_LOW_n_2 : STD_LOGIC;
  signal VRAM1_LOW_n_3 : STD_LOGIC;
  signal VRAM1_LOW_n_4 : STD_LOGIC;
  signal VRAM1_LOW_n_5 : STD_LOGIC;
  signal VRAM1_LOW_n_6 : STD_LOGIC;
  signal VRAM1_LOW_n_7 : STD_LOGIC;
  signal VRAM1_LOW_n_8 : STD_LOGIC;
  signal VVFF_reg_n_0 : STD_LOGIC;
  signal WRTIME2 : STD_LOGIC;
  signal XA7 : STD_LOGIC;
  signal XB7 : STD_LOGIC;
  signal \__REF_CLK6M\ : STD_LOGIC;
  signal attr_latch_en_sr : STD_LOGIC;
  signal \cen_register[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cen_register[1]_i_1_n_0\ : STD_LOGIC;
  signal \cen_register[2]_i_1_n_0\ : STD_LOGIC;
  signal \cen_register[3]_i_1_n_0\ : STD_LOGIC;
  signal \^cen_register_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cen_register_reg_n_0_[0]\ : STD_LOGIC;
  signal charram_addr : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal charram_cas_n : STD_LOGIC;
  signal charram_cas_n_i_1_n_0 : STD_LOGIC;
  signal charram_ras_n : STD_LOGIC;
  signal \^charramu_en\ : STD_LOGIC;
  signal \clock_counter_6[0]_i_1_n_0\ : STD_LOGIC;
  signal \clock_counter_6[1]_i_1_n_0\ : STD_LOGIC;
  signal \clock_counter_6[2]_i_1_n_0\ : STD_LOGIC;
  signal \clock_counter_6_reg_n_0_[0]\ : STD_LOGIC;
  signal \clock_counter_6_reg_n_0_[1]\ : STD_LOGIC;
  signal \clock_counter_6_reg_n_0_[2]\ : STD_LOGIC;
  signal hcounter : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \hcounter__0\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal horizontal_tile_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_ADDR : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_DIN_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_GFXDATA : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal line_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal o_A_PIXEL : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal o_Q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal o_TILELINEADDR0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \obj_attr_reg_n_0_[0]\ : STD_LOGIC;
  signal \obj_attr_reg_n_0_[1]\ : STD_LOGIC;
  signal \obj_attr_reg_n_0_[2]\ : STD_LOGIC;
  signal \obj_attr_reg_n_0_[3]\ : STD_LOGIC;
  signal \obj_attr_reg_n_0_[4]\ : STD_LOGIC;
  signal \obj_attr_reg_n_0_[5]\ : STD_LOGIC;
  signal \obj_attr_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_attr_reg_n_0_[7]\ : STD_LOGIC;
  signal obj_priority : STD_LOGIC;
  signal \obj_priority_reg_n_0_[0]\ : STD_LOGIC;
  signal \obj_priority_reg_n_0_[1]\ : STD_LOGIC;
  signal \obj_priority_reg_n_0_[2]\ : STD_LOGIC;
  signal \obj_priority_reg_n_0_[3]\ : STD_LOGIC;
  signal \obj_priority_reg_n_0_[4]\ : STD_LOGIC;
  signal \obj_priority_reg_n_0_[5]\ : STD_LOGIC;
  signal \obj_priority_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_priority_reg_n_0_[7]\ : STD_LOGIC;
  signal objengine_main_n_0 : STD_LOGIC;
  signal objengine_main_n_10 : STD_LOGIC;
  signal objengine_main_n_11 : STD_LOGIC;
  signal objengine_main_n_17 : STD_LOGIC;
  signal objengine_main_n_18 : STD_LOGIC;
  signal objengine_main_n_19 : STD_LOGIC;
  signal objengine_main_n_20 : STD_LOGIC;
  signal objengine_main_n_21 : STD_LOGIC;
  signal objengine_main_n_22 : STD_LOGIC;
  signal objengine_main_n_23 : STD_LOGIC;
  signal objengine_main_n_24 : STD_LOGIC;
  signal objengine_main_n_33 : STD_LOGIC;
  signal objengine_main_n_34 : STD_LOGIC;
  signal objengine_main_n_35 : STD_LOGIC;
  signal objengine_main_n_36 : STD_LOGIC;
  signal objengine_main_n_37 : STD_LOGIC;
  signal objengine_main_n_38 : STD_LOGIC;
  signal objengine_main_n_39 : STD_LOGIC;
  signal objengine_main_n_43 : STD_LOGIC;
  signal objengine_main_n_44 : STD_LOGIC;
  signal objengine_main_n_45 : STD_LOGIC;
  signal objengine_main_n_5 : STD_LOGIC;
  signal objengine_main_n_6 : STD_LOGIC;
  signal objengine_main_n_8 : STD_LOGIC;
  signal objengine_main_n_9 : STD_LOGIC;
  signal objlinelatch_main_n_10 : STD_LOGIC;
  signal objlinelatch_main_n_11 : STD_LOGIC;
  signal objlinelatch_main_n_12 : STD_LOGIC;
  signal objlinelatch_main_n_13 : STD_LOGIC;
  signal objlinelatch_main_n_14 : STD_LOGIC;
  signal objlinelatch_main_n_15 : STD_LOGIC;
  signal objlinelatch_main_n_8 : STD_LOGIC;
  signal objlinelatch_main_n_9 : STD_LOGIC;
  signal objram_addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal objram_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal objtable_addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal objtable_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in_1 : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal prev_hblank : STD_LOGIC;
  signal prihandler_main_n_0 : STD_LOGIC;
  signal scrollram_addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal scrollram_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tile_code_reg_n_0_[0]\ : STD_LOGIC;
  signal \tile_code_reg_n_0_[10]\ : STD_LOGIC;
  signal \tile_code_reg_n_0_[1]\ : STD_LOGIC;
  signal \tile_code_reg_n_0_[2]\ : STD_LOGIC;
  signal \tile_code_reg_n_0_[3]\ : STD_LOGIC;
  signal \tile_code_reg_n_0_[4]\ : STD_LOGIC;
  signal \tile_code_reg_n_0_[5]\ : STD_LOGIC;
  signal \tile_code_reg_n_0_[6]\ : STD_LOGIC;
  signal \tile_code_reg_n_0_[7]\ : STD_LOGIC;
  signal \tile_code_reg_n_0_[8]\ : STD_LOGIC;
  signal \tile_code_reg_n_0_[9]\ : STD_LOGIC;
  signal tileline0_complete : STD_LOGIC;
  signal tilemapgen_main_n_11 : STD_LOGIC;
  signal tilemapgen_main_n_12 : STD_LOGIC;
  signal tilemapgen_main_n_13 : STD_LOGIC;
  signal tilemapgen_main_n_14 : STD_LOGIC;
  signal tilemapgen_main_n_15 : STD_LOGIC;
  signal tilemapgen_main_n_16 : STD_LOGIC;
  signal tilemapgen_main_n_17 : STD_LOGIC;
  signal tilemapgen_main_n_18 : STD_LOGIC;
  signal tilemapgen_main_n_19 : STD_LOGIC;
  signal tilemapgen_main_n_31 : STD_LOGIC;
  signal tilemapgen_main_n_32 : STD_LOGIC;
  signal tilemapgen_main_n_33 : STD_LOGIC;
  signal tilemapgen_main_n_34 : STD_LOGIC;
  signal tilemapgen_main_n_35 : STD_LOGIC;
  signal tilemapgen_main_n_36 : STD_LOGIC;
  signal tilemapgen_main_n_8 : STD_LOGIC;
  signal tilemapgen_main_n_9 : STD_LOGIC;
  signal tilemapsr_main_n_10 : STD_LOGIC;
  signal tilemapsr_main_n_11 : STD_LOGIC;
  signal tilemapsr_main_n_12 : STD_LOGIC;
  signal tilemapsr_main_n_6 : STD_LOGIC;
  signal tilemapsr_main_n_7 : STD_LOGIC;
  signal tilemapsr_main_n_8 : STD_LOGIC;
  signal tilemapsr_main_n_9 : STD_LOGIC;
  signal timinggen_main_n_100 : STD_LOGIC;
  signal timinggen_main_n_101 : STD_LOGIC;
  signal timinggen_main_n_102 : STD_LOGIC;
  signal timinggen_main_n_103 : STD_LOGIC;
  signal timinggen_main_n_104 : STD_LOGIC;
  signal timinggen_main_n_105 : STD_LOGIC;
  signal timinggen_main_n_106 : STD_LOGIC;
  signal timinggen_main_n_107 : STD_LOGIC;
  signal timinggen_main_n_108 : STD_LOGIC;
  signal timinggen_main_n_109 : STD_LOGIC;
  signal timinggen_main_n_11 : STD_LOGIC;
  signal timinggen_main_n_110 : STD_LOGIC;
  signal timinggen_main_n_111 : STD_LOGIC;
  signal timinggen_main_n_112 : STD_LOGIC;
  signal timinggen_main_n_113 : STD_LOGIC;
  signal timinggen_main_n_114 : STD_LOGIC;
  signal timinggen_main_n_115 : STD_LOGIC;
  signal timinggen_main_n_116 : STD_LOGIC;
  signal timinggen_main_n_117 : STD_LOGIC;
  signal timinggen_main_n_118 : STD_LOGIC;
  signal timinggen_main_n_12 : STD_LOGIC;
  signal timinggen_main_n_120 : STD_LOGIC;
  signal timinggen_main_n_121 : STD_LOGIC;
  signal timinggen_main_n_122 : STD_LOGIC;
  signal timinggen_main_n_13 : STD_LOGIC;
  signal timinggen_main_n_15 : STD_LOGIC;
  signal timinggen_main_n_16 : STD_LOGIC;
  signal timinggen_main_n_17 : STD_LOGIC;
  signal timinggen_main_n_22 : STD_LOGIC;
  signal timinggen_main_n_23 : STD_LOGIC;
  signal timinggen_main_n_24 : STD_LOGIC;
  signal timinggen_main_n_25 : STD_LOGIC;
  signal timinggen_main_n_26 : STD_LOGIC;
  signal timinggen_main_n_27 : STD_LOGIC;
  signal timinggen_main_n_40 : STD_LOGIC;
  signal timinggen_main_n_41 : STD_LOGIC;
  signal timinggen_main_n_42 : STD_LOGIC;
  signal timinggen_main_n_64 : STD_LOGIC;
  signal timinggen_main_n_65 : STD_LOGIC;
  signal timinggen_main_n_66 : STD_LOGIC;
  signal timinggen_main_n_67 : STD_LOGIC;
  signal timinggen_main_n_68 : STD_LOGIC;
  signal timinggen_main_n_69 : STD_LOGIC;
  signal timinggen_main_n_77 : STD_LOGIC;
  signal timinggen_main_n_80 : STD_LOGIC;
  signal timinggen_main_n_99 : STD_LOGIC;
  signal \^vertical_counter_reg[8]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal vram2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vram_addr : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CHAMPX2_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of FBTIMING_B_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of OBJHL_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \OBJ[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \OBJ[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \OBJ[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \OBJ[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \OBJ[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \OBJ[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \OBJ[7]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \OBJ[7]_i_4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \async_addr[14]_i_4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \async_cs_n[5]_i_6\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \async_cs_n[5]_i_7\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \async_din[15]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \cen_register[0]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \cen_register[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \cen_register[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \cen_register[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \clock_counter_6[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \clock_counter_6[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \clock_counter_6[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \fbwr_hcntr[7]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \fbwr_hcntr[7]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \fbwr_vcntr[7]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \fbwr_vcntr[7]_i_2\ : label is "soft_lutpair132";
begin
  B_PIXEL0 <= \^b_pixel0\;
  CHAMPX2 <= \^champx2\;
  D(17 downto 0) <= \^d\(17 downto 0);
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  TIMING_F <= \^timing_f\;
  \TIMING_SR_reg[2]_0\(0) <= \^timing_sr_reg[2]_0\(0);
  \cen_register_reg[3]_0\(1 downto 0) <= \^cen_register_reg[3]_0\(1 downto 0);
  charramu_en <= \^charramu_en\;
  \vertical_counter_reg[8]\(4 downto 0) <= \^vertical_counter_reg[8]\(4 downto 0);
CHAMPX2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in_1,
      I1 => \^timing_sr_reg[2]_0\(0),
      O => CHAMPX
    );
CHAMPX2_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => charram_cas_n_i_1_n_0,
      D => CHAMPX,
      Q => \^champx2\,
      R => '0'
    );
CHARRAM_PX0: entity work.termprj_top_gfx_top_0_0_DRAM
     port map (
      ADDRARDADDR(13) => CHARRAM_PX4_n_84,
      ADDRARDADDR(12) => CHARRAM_PX4_n_85,
      ADDRARDADDR(11) => CHARRAM_PX4_n_86,
      ADDRARDADDR(10) => CHARRAM_PX4_n_87,
      ADDRARDADDR(9) => CHARRAM_PX4_n_88,
      ADDRARDADDR(8) => CHARRAM_PX4_n_89,
      ADDRARDADDR(7) => CHARRAM_PX4_n_90,
      ADDRARDADDR(6) => CHARRAM_PX4_n_91,
      ADDRARDADDR(5) => CHARRAM_PX4_n_92,
      ADDRARDADDR(4) => CHARRAM_PX4_n_93,
      ADDRARDADDR(3) => CHARRAM_PX4_n_94,
      ADDRARDADDR(2) => CHARRAM_PX4_n_95,
      ADDRARDADDR(1) => CHARRAM_PX4_n_96,
      ADDRARDADDR(0) => CHARRAM_PX4_n_97,
      COL_ADDR0 => COL_ADDR0,
      CPU_DOUT(3 downto 0) => CPU_DOUT(15 downto 12),
      Q(1) => \^timing_sr_reg[2]_0\(0),
      Q(0) => p_0_in_1,
      RAM_reg_1_0 => RAM_reg_0_3,
      RAM_reg_1_1 => RAM_reg_1_2,
      ROW_ADDR0 => ROW_ADDR0,
      WEA(0) => CHARRAM_PX0_n_6,
      charram_cas_n => charram_cas_n,
      charram_ras_n => charram_ras_n,
      i_EMU_MCLK => i_EMU_MCLK,
      o_DOUT(3 downto 0) => \^d\(17 downto 14),
      o_DOUT1 => CHARRAM_PX0_n_5,
      prev_cas_reg_0 => prev_cas_reg,
      prev_cas_reg_1 => prev_cas_reg_0,
      prev_cas_reg_2(0) => CHARRAM_PX0_n_7,
      prev_cas_reg_3(0) => CHARRAM_PX0_n_8,
      prev_cas_reg_4(0) => CHARRAM_PX0_n_9,
      prev_cas_reg_5(0) => CHARRAM_PX0_n_10,
      prev_cas_reg_6 => CHARRAM_PX0_n_11
    );
CHARRAM_PX1: entity work.\termprj_top_gfx_top_0_0_DRAM__parameterized0\
     port map (
      ADDR(13) => CHARRAM_PX4_n_0,
      ADDR(12) => CHARRAM_PX4_n_1,
      ADDR(11) => CHARRAM_PX4_n_2,
      ADDR(10) => CHARRAM_PX4_n_3,
      ADDR(9) => CHARRAM_PX4_n_4,
      ADDR(8) => CHARRAM_PX4_n_5,
      ADDR(7) => CHARRAM_PX4_n_6,
      ADDR(6) => CHARRAM_PX4_n_7,
      ADDR(5) => CHARRAM_PX4_n_8,
      ADDR(4) => CHARRAM_PX4_n_9,
      ADDR(3) => CHARRAM_PX4_n_10,
      ADDR(2) => CHARRAM_PX4_n_11,
      ADDR(1) => CHARRAM_PX4_n_12,
      ADDR(0) => CHARRAM_PX4_n_13,
      CPU_DOUT(3 downto 0) => CPU_DOUT(11 downto 8),
      RAM_reg_1_0 => RAM_reg_0_3,
      RAM_reg_1_1 => RAM_reg_1_2,
      RAM_reg_1_2(0) => CHARRAM_PX0_n_7,
      i_EMU_MCLK => i_EMU_MCLK,
      o_DOUT(3 downto 0) => \^d\(13 downto 10)
    );
CHARRAM_PX2: entity work.\termprj_top_gfx_top_0_0_DRAM__parameterized1\
     port map (
      ADDRARDADDR(13) => CHARRAM_PX4_n_70,
      ADDRARDADDR(12) => CHARRAM_PX4_n_71,
      ADDRARDADDR(11) => CHARRAM_PX4_n_72,
      ADDRARDADDR(10) => CHARRAM_PX4_n_73,
      ADDRARDADDR(9) => CHARRAM_PX4_n_74,
      ADDRARDADDR(8) => CHARRAM_PX4_n_75,
      ADDRARDADDR(7) => CHARRAM_PX4_n_76,
      ADDRARDADDR(6) => CHARRAM_PX4_n_77,
      ADDRARDADDR(5) => CHARRAM_PX4_n_78,
      ADDRARDADDR(4) => CHARRAM_PX4_n_79,
      ADDRARDADDR(3) => CHARRAM_PX4_n_80,
      ADDRARDADDR(2) => CHARRAM_PX4_n_81,
      ADDRARDADDR(1) => CHARRAM_PX4_n_82,
      ADDRARDADDR(0) => CHARRAM_PX4_n_83,
      CPU_DOUT(3 downto 0) => CPU_DOUT(7 downto 4),
      RAM_reg_1_0 => RAM_reg_0_3,
      RAM_reg_1_1 => RAM_reg_1_2,
      i_EMU_MCLK => i_EMU_MCLK,
      o_DOUT(3 downto 0) => i_GFXDATA(23 downto 20),
      o_DOUT1 => CHARRAM_PX0_n_5
    );
CHARRAM_PX3: entity work.\termprj_top_gfx_top_0_0_DRAM__parameterized2\
     port map (
      ADDRBWRADDR(13) => CHARRAM_PX4_n_14,
      ADDRBWRADDR(12) => CHARRAM_PX4_n_15,
      ADDRBWRADDR(11) => CHARRAM_PX4_n_16,
      ADDRBWRADDR(10) => CHARRAM_PX4_n_17,
      ADDRBWRADDR(9) => CHARRAM_PX4_n_18,
      ADDRBWRADDR(8) => CHARRAM_PX4_n_19,
      ADDRBWRADDR(7) => CHARRAM_PX4_n_20,
      ADDRBWRADDR(6) => CHARRAM_PX4_n_21,
      ADDRBWRADDR(5) => CHARRAM_PX4_n_22,
      ADDRBWRADDR(4) => CHARRAM_PX4_n_23,
      ADDRBWRADDR(3) => CHARRAM_PX4_n_24,
      ADDRBWRADDR(2) => CHARRAM_PX4_n_25,
      ADDRBWRADDR(1) => CHARRAM_PX4_n_26,
      ADDRBWRADDR(0) => CHARRAM_PX4_n_27,
      CPU_DOUT(3 downto 0) => CPU_DOUT(3 downto 0),
      D(3 downto 0) => i_GFXDATA(19 downto 16),
      RAM_reg_0_0 => RAM_reg_0_3,
      RAM_reg_1_0 => RAM_reg_1_2,
      WEA(0) => CHARRAM_PX0_n_6,
      i_EMU_MCLK => i_EMU_MCLK
    );
CHARRAM_PX4: entity work.\termprj_top_gfx_top_0_0_DRAM__parameterized3\
     port map (
      ADDR(13) => CHARRAM_PX4_n_0,
      ADDR(12) => CHARRAM_PX4_n_1,
      ADDR(11) => CHARRAM_PX4_n_2,
      ADDR(10) => CHARRAM_PX4_n_3,
      ADDR(9) => CHARRAM_PX4_n_4,
      ADDR(8) => CHARRAM_PX4_n_5,
      ADDR(7) => CHARRAM_PX4_n_6,
      ADDR(6) => CHARRAM_PX4_n_7,
      ADDR(5) => CHARRAM_PX4_n_8,
      ADDR(4) => CHARRAM_PX4_n_9,
      ADDR(3) => CHARRAM_PX4_n_10,
      ADDR(2) => CHARRAM_PX4_n_11,
      ADDR(1) => CHARRAM_PX4_n_12,
      ADDR(0) => CHARRAM_PX4_n_13,
      ADDRARDADDR(13) => CHARRAM_PX4_n_56,
      ADDRARDADDR(12) => CHARRAM_PX4_n_57,
      ADDRARDADDR(11) => CHARRAM_PX4_n_58,
      ADDRARDADDR(10) => CHARRAM_PX4_n_59,
      ADDRARDADDR(9) => CHARRAM_PX4_n_60,
      ADDRARDADDR(8) => CHARRAM_PX4_n_61,
      ADDRARDADDR(7) => CHARRAM_PX4_n_62,
      ADDRARDADDR(6) => CHARRAM_PX4_n_63,
      ADDRARDADDR(5) => CHARRAM_PX4_n_64,
      ADDRARDADDR(4) => CHARRAM_PX4_n_65,
      ADDRARDADDR(3) => CHARRAM_PX4_n_66,
      ADDRARDADDR(2) => CHARRAM_PX4_n_67,
      ADDRARDADDR(1) => CHARRAM_PX4_n_68,
      ADDRARDADDR(0) => CHARRAM_PX4_n_69,
      ADDRBWRADDR(13) => CHARRAM_PX4_n_14,
      ADDRBWRADDR(12) => CHARRAM_PX4_n_15,
      ADDRBWRADDR(11) => CHARRAM_PX4_n_16,
      ADDRBWRADDR(10) => CHARRAM_PX4_n_17,
      ADDRBWRADDR(9) => CHARRAM_PX4_n_18,
      ADDRBWRADDR(8) => CHARRAM_PX4_n_19,
      ADDRBWRADDR(7) => CHARRAM_PX4_n_20,
      ADDRBWRADDR(6) => CHARRAM_PX4_n_21,
      ADDRBWRADDR(5) => CHARRAM_PX4_n_22,
      ADDRBWRADDR(4) => CHARRAM_PX4_n_23,
      ADDRBWRADDR(3) => CHARRAM_PX4_n_24,
      ADDRBWRADDR(2) => CHARRAM_PX4_n_25,
      ADDRBWRADDR(1) => CHARRAM_PX4_n_26,
      ADDRBWRADDR(0) => CHARRAM_PX4_n_27,
      COL_ADDR0 => COL_ADDR0,
      \COL_ADDR_reg[5]_rep__1_0\(13) => CHARRAM_PX4_n_28,
      \COL_ADDR_reg[5]_rep__1_0\(12) => CHARRAM_PX4_n_29,
      \COL_ADDR_reg[5]_rep__1_0\(11) => CHARRAM_PX4_n_30,
      \COL_ADDR_reg[5]_rep__1_0\(10) => CHARRAM_PX4_n_31,
      \COL_ADDR_reg[5]_rep__1_0\(9) => CHARRAM_PX4_n_32,
      \COL_ADDR_reg[5]_rep__1_0\(8) => CHARRAM_PX4_n_33,
      \COL_ADDR_reg[5]_rep__1_0\(7) => CHARRAM_PX4_n_34,
      \COL_ADDR_reg[5]_rep__1_0\(6) => CHARRAM_PX4_n_35,
      \COL_ADDR_reg[5]_rep__1_0\(5) => CHARRAM_PX4_n_36,
      \COL_ADDR_reg[5]_rep__1_0\(4) => CHARRAM_PX4_n_37,
      \COL_ADDR_reg[5]_rep__1_0\(3) => CHARRAM_PX4_n_38,
      \COL_ADDR_reg[5]_rep__1_0\(2) => CHARRAM_PX4_n_39,
      \COL_ADDR_reg[5]_rep__1_0\(1) => CHARRAM_PX4_n_40,
      \COL_ADDR_reg[5]_rep__1_0\(0) => CHARRAM_PX4_n_41,
      \COL_ADDR_reg[5]_rep__2_0\(13) => CHARRAM_PX4_n_42,
      \COL_ADDR_reg[5]_rep__2_0\(12) => CHARRAM_PX4_n_43,
      \COL_ADDR_reg[5]_rep__2_0\(11) => CHARRAM_PX4_n_44,
      \COL_ADDR_reg[5]_rep__2_0\(10) => CHARRAM_PX4_n_45,
      \COL_ADDR_reg[5]_rep__2_0\(9) => CHARRAM_PX4_n_46,
      \COL_ADDR_reg[5]_rep__2_0\(8) => CHARRAM_PX4_n_47,
      \COL_ADDR_reg[5]_rep__2_0\(7) => CHARRAM_PX4_n_48,
      \COL_ADDR_reg[5]_rep__2_0\(6) => CHARRAM_PX4_n_49,
      \COL_ADDR_reg[5]_rep__2_0\(5) => CHARRAM_PX4_n_50,
      \COL_ADDR_reg[5]_rep__2_0\(4) => CHARRAM_PX4_n_51,
      \COL_ADDR_reg[5]_rep__2_0\(3) => CHARRAM_PX4_n_52,
      \COL_ADDR_reg[5]_rep__2_0\(2) => CHARRAM_PX4_n_53,
      \COL_ADDR_reg[5]_rep__2_0\(1) => CHARRAM_PX4_n_54,
      \COL_ADDR_reg[5]_rep__2_0\(0) => CHARRAM_PX4_n_55,
      \COL_ADDR_reg[5]_rep__5_0\(13) => CHARRAM_PX4_n_70,
      \COL_ADDR_reg[5]_rep__5_0\(12) => CHARRAM_PX4_n_71,
      \COL_ADDR_reg[5]_rep__5_0\(11) => CHARRAM_PX4_n_72,
      \COL_ADDR_reg[5]_rep__5_0\(10) => CHARRAM_PX4_n_73,
      \COL_ADDR_reg[5]_rep__5_0\(9) => CHARRAM_PX4_n_74,
      \COL_ADDR_reg[5]_rep__5_0\(8) => CHARRAM_PX4_n_75,
      \COL_ADDR_reg[5]_rep__5_0\(7) => CHARRAM_PX4_n_76,
      \COL_ADDR_reg[5]_rep__5_0\(6) => CHARRAM_PX4_n_77,
      \COL_ADDR_reg[5]_rep__5_0\(5) => CHARRAM_PX4_n_78,
      \COL_ADDR_reg[5]_rep__5_0\(4) => CHARRAM_PX4_n_79,
      \COL_ADDR_reg[5]_rep__5_0\(3) => CHARRAM_PX4_n_80,
      \COL_ADDR_reg[5]_rep__5_0\(2) => CHARRAM_PX4_n_81,
      \COL_ADDR_reg[5]_rep__5_0\(1) => CHARRAM_PX4_n_82,
      \COL_ADDR_reg[5]_rep__5_0\(0) => CHARRAM_PX4_n_83,
      \COL_ADDR_reg[5]_rep__6_0\(13) => CHARRAM_PX4_n_84,
      \COL_ADDR_reg[5]_rep__6_0\(12) => CHARRAM_PX4_n_85,
      \COL_ADDR_reg[5]_rep__6_0\(11) => CHARRAM_PX4_n_86,
      \COL_ADDR_reg[5]_rep__6_0\(10) => CHARRAM_PX4_n_87,
      \COL_ADDR_reg[5]_rep__6_0\(9) => CHARRAM_PX4_n_88,
      \COL_ADDR_reg[5]_rep__6_0\(8) => CHARRAM_PX4_n_89,
      \COL_ADDR_reg[5]_rep__6_0\(7) => CHARRAM_PX4_n_90,
      \COL_ADDR_reg[5]_rep__6_0\(6) => CHARRAM_PX4_n_91,
      \COL_ADDR_reg[5]_rep__6_0\(5) => CHARRAM_PX4_n_92,
      \COL_ADDR_reg[5]_rep__6_0\(4) => CHARRAM_PX4_n_93,
      \COL_ADDR_reg[5]_rep__6_0\(3) => CHARRAM_PX4_n_94,
      \COL_ADDR_reg[5]_rep__6_0\(2) => CHARRAM_PX4_n_95,
      \COL_ADDR_reg[5]_rep__6_0\(1) => CHARRAM_PX4_n_96,
      \COL_ADDR_reg[5]_rep__6_0\(0) => CHARRAM_PX4_n_97,
      CPU_DOUT(3 downto 0) => CPU_DOUT(15 downto 12),
      RAM_reg_0_0(0) => CHARRAM_PX0_n_8,
      RAM_reg_1_0 => RAM_reg_0_2,
      ROW_ADDR0 => ROW_ADDR0,
      \ROW_ADDR_reg[0]_rep_0\ => timinggen_main_n_99,
      \ROW_ADDR_reg[0]_rep__0_0\ => timinggen_main_n_100,
      \ROW_ADDR_reg[0]_rep__1_0\ => timinggen_main_n_101,
      \ROW_ADDR_reg[0]_rep__2_0\ => timinggen_main_n_102,
      \ROW_ADDR_reg[0]_rep__3_0\ => timinggen_main_n_103,
      \ROW_ADDR_reg[0]_rep__4_0\ => timinggen_main_n_104,
      \ROW_ADDR_reg[0]_rep__5_0\ => timinggen_main_n_105,
      \ROW_ADDR_reg[0]_rep__6_0\ => timinggen_main_n_106,
      \ROW_ADDR_reg[7]_rep_0\ => timinggen_main_n_107,
      \ROW_ADDR_reg[7]_rep__0_0\ => timinggen_main_n_108,
      \ROW_ADDR_reg[7]_rep__1_0\ => timinggen_main_n_109,
      \ROW_ADDR_reg[7]_rep__2_0\ => timinggen_main_n_110,
      \ROW_ADDR_reg[7]_rep__3_0\ => timinggen_main_n_111,
      \ROW_ADDR_reg[7]_rep__4_0\ => timinggen_main_n_112,
      \ROW_ADDR_reg[7]_rep__5_0\ => timinggen_main_n_113,
      \ROW_ADDR_reg[7]_rep__6_0\ => timinggen_main_n_114,
      charram_addr(5 downto 0) => charram_addr(6 downto 1),
      i_EMU_MCLK => i_EMU_MCLK,
      o_DOUT(3 downto 0) => \^d\(9 downto 6),
      o_DOUT0 => o_DOUT0
    );
CHARRAM_PX5: entity work.\termprj_top_gfx_top_0_0_DRAM__parameterized4\
     port map (
      ADDR(13) => CHARRAM_PX4_n_28,
      ADDR(12) => CHARRAM_PX4_n_29,
      ADDR(11) => CHARRAM_PX4_n_30,
      ADDR(10) => CHARRAM_PX4_n_31,
      ADDR(9) => CHARRAM_PX4_n_32,
      ADDR(8) => CHARRAM_PX4_n_33,
      ADDR(7) => CHARRAM_PX4_n_34,
      ADDR(6) => CHARRAM_PX4_n_35,
      ADDR(5) => CHARRAM_PX4_n_36,
      ADDR(4) => CHARRAM_PX4_n_37,
      ADDR(3) => CHARRAM_PX4_n_38,
      ADDR(2) => CHARRAM_PX4_n_39,
      ADDR(1) => CHARRAM_PX4_n_40,
      ADDR(0) => CHARRAM_PX4_n_41,
      CPU_DOUT(3 downto 0) => CPU_DOUT(11 downto 8),
      RAM_reg_1_0 => RAM_reg_0_2,
      i_EMU_MCLK => i_EMU_MCLK,
      o_DOUT(3 downto 0) => \^d\(5 downto 2),
      o_DOUT0 => o_DOUT0,
      o_DOUT1 => CHARRAM_PX0_n_11
    );
CHARRAM_PX6: entity work.\termprj_top_gfx_top_0_0_DRAM__parameterized5\
     port map (
      ADDRARDADDR(13) => CHARRAM_PX4_n_56,
      ADDRARDADDR(12) => CHARRAM_PX4_n_57,
      ADDRARDADDR(11) => CHARRAM_PX4_n_58,
      ADDRARDADDR(10) => CHARRAM_PX4_n_59,
      ADDRARDADDR(9) => CHARRAM_PX4_n_60,
      ADDRARDADDR(8) => CHARRAM_PX4_n_61,
      ADDRARDADDR(7) => CHARRAM_PX4_n_62,
      ADDRARDADDR(6) => CHARRAM_PX4_n_63,
      ADDRARDADDR(5) => CHARRAM_PX4_n_64,
      ADDRARDADDR(4) => CHARRAM_PX4_n_65,
      ADDRARDADDR(3) => CHARRAM_PX4_n_66,
      ADDRARDADDR(2) => CHARRAM_PX4_n_67,
      ADDRARDADDR(1) => CHARRAM_PX4_n_68,
      ADDRARDADDR(0) => CHARRAM_PX4_n_69,
      CPU_DOUT(3 downto 0) => CPU_DOUT(7 downto 4),
      RAM_reg_0_0(0) => CHARRAM_PX0_n_9,
      RAM_reg_1_0 => RAM_reg_0_2,
      i_EMU_MCLK => i_EMU_MCLK,
      o_DOUT(3) => \^d\(1),
      o_DOUT(2) => i_GFXDATA(6),
      o_DOUT(1) => \^d\(0),
      o_DOUT(0) => i_GFXDATA(4),
      o_DOUT0 => o_DOUT0
    );
CHARRAM_PX7: entity work.\termprj_top_gfx_top_0_0_DRAM__parameterized6\
     port map (
      CPU_DOUT(3 downto 0) => CPU_DOUT(3 downto 0),
      D(3 downto 0) => i_GFXDATA(3 downto 0),
      RAM_reg_0_0 => RAM_reg_0_2,
      RAM_reg_0_1(13) => CHARRAM_PX4_n_42,
      RAM_reg_0_1(12) => CHARRAM_PX4_n_43,
      RAM_reg_0_1(11) => CHARRAM_PX4_n_44,
      RAM_reg_0_1(10) => CHARRAM_PX4_n_45,
      RAM_reg_0_1(9) => CHARRAM_PX4_n_46,
      RAM_reg_0_1(8) => CHARRAM_PX4_n_47,
      RAM_reg_0_1(7) => CHARRAM_PX4_n_48,
      RAM_reg_0_1(6) => CHARRAM_PX4_n_49,
      RAM_reg_0_1(5) => CHARRAM_PX4_n_50,
      RAM_reg_0_1(4) => CHARRAM_PX4_n_51,
      RAM_reg_0_1(3) => CHARRAM_PX4_n_52,
      RAM_reg_0_1(2) => CHARRAM_PX4_n_53,
      RAM_reg_0_1(1) => CHARRAM_PX4_n_54,
      RAM_reg_0_1(0) => CHARRAM_PX4_n_55,
      RAM_reg_0_2(0) => CHARRAM_PX0_n_10,
      i_EMU_MCLK => i_EMU_MCLK,
      o_DOUT0 => o_DOUT0
    );
EVENBUF: entity work.\termprj_top_gfx_top_0_0_DRAM__parameterized7\
     port map (
      ADDR(1) => EVENBUF_n_4,
      ADDR(0) => EVENBUF_n_5,
      ADDRARDADDR(1) => EVENBUF_n_0,
      ADDRARDADDR(0) => EVENBUF_n_1,
      E(0) => ROW_ADDR0_1,
      FBTIMING_A => FBTIMING_A,
      FBTIMING_B => FBTIMING_B,
      FBTIMING_C => FBTIMING_C,
      OBJHL => OBJHL,
      Q(1) => \^timing_sr_reg[2]_0\(0),
      Q(0) => p_0_in_1,
      RAM_reg_1_6_0(0) => \__REF_CLK6M\,
      \ROW_ADDR_reg[7]_0\ => TIMING_B_reg_n_0,
      i_ADDR(7 downto 0) => i_ADDR(7 downto 0),
      i_DIN(7 downto 0) => i_DIN_0(7 downto 0),
      i_EMU_MCLK => i_EMU_MCLK,
      o_DOUT(7) => EVENBUF_n_8,
      o_DOUT(6) => EVENBUF_n_9,
      o_DOUT(5) => EVENBUF_n_10,
      o_DOUT(4) => EVENBUF_n_11,
      o_DOUT(3) => EVENBUF_n_12,
      o_DOUT(2) => EVENBUF_n_13,
      o_DOUT(1) => EVENBUF_n_14,
      o_DOUT(0) => EVENBUF_n_15,
      o_DOUT1 => EVENBUF_n_7,
      prev_cas_reg_0(0) => COL_ADDR0_0,
      prev_cas_reg_1 => EVENBUF_n_6
    );
FBTIMING_A_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^b_pixel0\,
      D => WRTIME2,
      Q => FBTIMING_A,
      R => '0'
    );
FBTIMING_B_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => FBTIMING_A,
      I1 => charramu_en_reg_0,
      I2 => \cen_register_reg_n_0_[0]\,
      I3 => FBTIMING_B,
      O => FBTIMING_B_i_1_n_0
    );
FBTIMING_B_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => FBTIMING_B_i_1_n_0,
      Q => FBTIMING_B,
      R => '0'
    );
FBTIMING_C_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^b_pixel0\,
      D => FBTIMING_A,
      Q => FBTIMING_C,
      R => '0'
    );
OBJHL_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EFEFE"
    )
        port map (
      I0 => p_0_in_1,
      I1 => \^timing_sr_reg[2]_0\(0),
      I2 => TIMING_B_reg_n_0,
      I3 => FBTIMING_B,
      I4 => FBTIMING_A,
      O => OBJHL_i_1_n_0
    );
OBJHL_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => charram_cas_n_i_1_n_0,
      D => OBJHL_i_1_n_0,
      Q => OBJHL,
      R => '0'
    );
OBJRAM_CPULATCH: entity work.termprj_top_gfx_top_0_0_latch_asyncread
     port map (
      D(7) => \REGISTER_reg[7]\(1),
      D(6) => OBJRAM_CPULATCH_n_1,
      D(5) => \REGISTER_reg[7]\(0),
      D(4) => OBJRAM_CPULATCH_n_3,
      D(3) => OBJRAM_CPULATCH_n_4,
      D(2) => OBJRAM_CPULATCH_n_5,
      D(1) => OBJRAM_CPULATCH_n_6,
      D(0) => OBJRAM_CPULATCH_n_7,
      Q(0) => \__REF_CLK6M\,
      \REGISTER_reg[7]_0\(0) => \^timing_f\,
      \REGISTER_reg[7]_1\(7 downto 0) => objram_dout(7 downto 0),
      i_EMU_MCLK => i_EMU_MCLK
    );
OBJRAM_LOW: entity work.\termprj_top_gfx_top_0_0_SRAM__parameterized5\
     port map (
      ADDRARDADDR(10 downto 0) => objram_addr(10 downto 0),
      CPU_DOUT(7 downto 0) => CPU_DOUT(7 downto 0),
      D(7 downto 0) => objram_dout(7 downto 0),
      RAM_reg_0(0) => RAM_reg_5(0),
      i_EMU_MCLK => i_EMU_MCLK
    );
OBJTABLE: entity work.\termprj_top_gfx_top_0_0_SRAM__parameterized6\
     port map (
      ADDRARDADDR(10 downto 0) => objtable_addr(10 downto 0),
      D(7 downto 0) => objtable_dout(7 downto 0),
      Q(7) => \obj_attr_reg_n_0_[7]\,
      Q(6) => \obj_attr_reg_n_0_[6]\,
      Q(5) => \obj_attr_reg_n_0_[5]\,
      Q(4) => \obj_attr_reg_n_0_[4]\,
      Q(3) => \obj_attr_reg_n_0_[3]\,
      Q(2) => \obj_attr_reg_n_0_[2]\,
      Q(1) => \obj_attr_reg_n_0_[1]\,
      Q(0) => \obj_attr_reg_n_0_[0]\,
      WEA(0) => timinggen_main_n_13,
      i_EMU_MCLK => i_EMU_MCLK
    );
\OBJ[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OBJ_reg(0),
      O => \p_0_in__2\(0)
    );
\OBJ[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OBJ_reg(0),
      I1 => OBJ_reg(1),
      O => \p_0_in__2\(1)
    );
\OBJ[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => OBJ_reg(2),
      I1 => OBJ_reg(1),
      I2 => OBJ_reg(0),
      O => \p_0_in__2\(2)
    );
\OBJ[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => OBJ_reg(3),
      I1 => OBJ_reg(0),
      I2 => OBJ_reg(1),
      I3 => OBJ_reg(2),
      O => \p_0_in__2\(3)
    );
\OBJ[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => OBJ_reg(4),
      I1 => OBJ_reg(2),
      I2 => OBJ_reg(1),
      I3 => OBJ_reg(0),
      I4 => OBJ_reg(3),
      O => \p_0_in__2\(4)
    );
\OBJ[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => OBJ_reg(5),
      I1 => OBJ_reg(3),
      I2 => OBJ_reg(0),
      I3 => OBJ_reg(1),
      I4 => OBJ_reg(2),
      I5 => OBJ_reg(4),
      O => \p_0_in__2\(5)
    );
\OBJ[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => OBJ_reg(6),
      I1 => \OBJ[7]_i_4_n_0\,
      I2 => OBJ_reg(5),
      O => \p_0_in__2\(6)
    );
\OBJ[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => OBJ_reg(7),
      I1 => OBJ_reg(5),
      I2 => OBJ_reg(6),
      I3 => \OBJ[7]_i_4_n_0\,
      O => \p_0_in__2\(7)
    );
\OBJ[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => OBJ_reg(4),
      I1 => OBJ_reg(2),
      I2 => OBJ_reg(1),
      I3 => OBJ_reg(0),
      I4 => OBJ_reg(3),
      O => \OBJ[7]_i_4_n_0\
    );
\OBJ_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => OBJ,
      D => \p_0_in__2\(0),
      Q => OBJ_reg(0),
      R => timinggen_main_n_40
    );
\OBJ_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => OBJ,
      D => \p_0_in__2\(1),
      Q => OBJ_reg(1),
      R => timinggen_main_n_40
    );
\OBJ_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => OBJ,
      D => \p_0_in__2\(2),
      Q => OBJ_reg(2),
      R => timinggen_main_n_40
    );
\OBJ_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => OBJ,
      D => \p_0_in__2\(3),
      Q => OBJ_reg(3),
      R => timinggen_main_n_40
    );
\OBJ_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => OBJ,
      D => \p_0_in__2\(4),
      Q => OBJ_reg(4),
      R => timinggen_main_n_40
    );
\OBJ_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => OBJ,
      D => \p_0_in__2\(5),
      Q => OBJ_reg(5),
      R => timinggen_main_n_40
    );
\OBJ_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => OBJ,
      D => \p_0_in__2\(6),
      Q => OBJ_reg(6),
      R => timinggen_main_n_40
    );
\OBJ_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => OBJ,
      D => \p_0_in__2\(7),
      Q => OBJ_reg(7),
      R => timinggen_main_n_40
    );
ODDBUF: entity work.\termprj_top_gfx_top_0_0_DRAM__parameterized7_0\
     port map (
      ADDR(1) => EVENBUF_n_4,
      ADDR(0) => EVENBUF_n_5,
      ADDRARDADDR(1) => EVENBUF_n_0,
      ADDRARDADDR(0) => EVENBUF_n_1,
      \COL_ADDR_reg[0]_0\(0) => COL_ADDR0_0,
      D(7) => ODDBUF_n_0,
      D(6) => ODDBUF_n_1,
      D(5) => ODDBUF_n_2,
      D(4) => ODDBUF_n_3,
      D(3) => ODDBUF_n_4,
      D(2) => ODDBUF_n_5,
      D(1) => ODDBUF_n_6,
      D(0) => ODDBUF_n_7,
      DIADI(0) => objlinelatch_main_n_9,
      E(0) => ROW_ADDR0_1,
      FBTIMING_C => FBTIMING_C,
      Q(1) => \^timing_sr_reg[2]_0\(0),
      Q(0) => p_0_in_1,
      RAM_reg_0_0_0 => EVENBUF_n_6,
      RAM_reg_1_1_0(0) => objlinelatch_main_n_10,
      RAM_reg_1_2_0(0) => objlinelatch_main_n_11,
      RAM_reg_1_3_0(0) => objlinelatch_main_n_8,
      RAM_reg_1_4_0(0) => objlinelatch_main_n_12,
      RAM_reg_1_5_0(0) => objlinelatch_main_n_13,
      RAM_reg_1_6_0(0) => objlinelatch_main_n_14,
      RAM_reg_1_6_1 => TIMING_B_reg_n_0,
      RAM_reg_1_6_2(0) => \__REF_CLK6M\,
      RAM_reg_1_7_0(0) => objlinelatch_main_n_15,
      \ROW_ADDR_reg[6]_0\(6) => objengine_main_n_33,
      \ROW_ADDR_reg[6]_0\(5) => objengine_main_n_34,
      \ROW_ADDR_reg[6]_0\(4) => objengine_main_n_35,
      \ROW_ADDR_reg[6]_0\(3) => objengine_main_n_36,
      \ROW_ADDR_reg[6]_0\(2) => objengine_main_n_37,
      \ROW_ADDR_reg[6]_0\(1) => objengine_main_n_38,
      \ROW_ADDR_reg[6]_0\(0) => objengine_main_n_39,
      i_EMU_MCLK => i_EMU_MCLK,
      o_DOUT1 => EVENBUF_n_7
    );
RAM_reg_0_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(10),
      O => i_DIN(0)
    );
RAM_reg_0_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_15(0)
    );
\RAM_reg_0_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_8(0)
    );
RAM_reg_0_10_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(0),
      O => i_DIN(10)
    );
RAM_reg_0_10_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_11(1)
    );
\RAM_reg_0_10_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_2(0)
    );
RAM_reg_0_11_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(1),
      O => i_DIN(11)
    );
\RAM_reg_0_11_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_1(0)
    );
RAM_reg_0_11_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_11(0)
    );
RAM_reg_0_12_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(2),
      O => i_DIN(12)
    );
RAM_reg_0_13_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(3),
      O => i_DIN(13)
    );
RAM_reg_0_14_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(4),
      O => i_DIN(14)
    );
\RAM_reg_0_1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(11),
      O => i_DIN(1)
    );
\RAM_reg_0_1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_15(1)
    );
\RAM_reg_0_2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(12),
      O => i_DIN(2)
    );
\RAM_reg_0_3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(13),
      O => i_DIN(3)
    );
\RAM_reg_0_3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_8(1)
    );
\RAM_reg_0_4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(14),
      O => i_DIN(4)
    );
RAM_reg_0_5_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(5),
      O => i_DIN(5)
    );
RAM_reg_0_5_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_13(0)
    );
\RAM_reg_0_5_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_5(0)
    );
\RAM_reg_0_6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(6),
      O => i_DIN(6)
    );
RAM_reg_0_6_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_14(1)
    );
\RAM_reg_0_7_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(7),
      O => i_DIN(7)
    );
RAM_reg_0_7_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_14(0)
    );
RAM_reg_0_8_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(8),
      O => i_DIN(8)
    );
\RAM_reg_0_8_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_5(1)
    );
RAM_reg_0_9_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => RAM_reg_0_4(9),
      O => i_DIN(9)
    );
RAM_reg_1_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_17
    );
\RAM_reg_1_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_7(0)
    );
RAM_reg_1_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_6(0)
    );
RAM_reg_1_10_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_10(0)
    );
\RAM_reg_1_10_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_0(1)
    );
RAM_reg_1_12_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_0(0)
    );
RAM_reg_1_13_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_9(0)
    );
\RAM_reg_1_2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_16(0)
    );
\RAM_reg_1_5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_12(0)
    );
\RAM_reg_1_5_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_4(0)
    );
RAM_reg_1_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => BLK,
      I2 => RAM_reg_0_14,
      O => TIMING_E_reg_3(0)
    );
SCROLLRAM_CPULATCH: entity work.termprj_top_gfx_top_0_0_latch_asyncread_1
     port map (
      D(7 downto 0) => o_Q(7 downto 0),
      Q(0) => \__REF_CLK6M\,
      \REGISTER_reg[0]_0\(7) => scrollram_dout(0),
      \REGISTER_reg[0]_0\(6 downto 0) => scrollram_dout(7 downto 1),
      \REGISTER_reg[7]_0\(0) => \^timing_f\,
      i_EMU_MCLK => i_EMU_MCLK
    );
SCROLLRAM_LOW: entity work.\termprj_top_gfx_top_0_0_SRAM__parameterized1\
     port map (
      ADDRARDADDR(10 downto 0) => scrollram_addr(10 downto 0),
      CPU_DOUT(7 downto 0) => CPU_DOUT(7 downto 0),
      D(7) => scrollram_dout(0),
      D(6 downto 0) => scrollram_dout(7 downto 1),
      RAM_reg_0(0) => RAM_reg_3(0),
      i_EMU_MCLK => i_EMU_MCLK
    );
TIMING_A_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => timinggen_main_n_121,
      Q => \TIMING_A__0\,
      R => '0'
    );
TIMING_B_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => timinggen_main_n_12,
      D => \TIMING_A__0\,
      Q => TIMING_B_reg_n_0,
      R => '0'
    );
TIMING_C_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n,
      D => \TIMING_A__0\,
      Q => \TIMING_C__0\,
      R => '0'
    );
TIMING_D_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^b_pixel0\,
      D => \TIMING_C__0\,
      Q => TIMING_D,
      R => '0'
    );
TIMING_E_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^b_pixel0\,
      D => TIMING_E0,
      Q => BLK,
      R => '0'
    );
TIMING_F_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \^b_pixel0\,
      D => \^q\(0),
      Q => \^timing_f\,
      R => '0'
    );
\TIMING_SR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => charram_cas_n_i_1_n_0,
      D => \^timing_sr_reg[2]_0\(0),
      Q => p_0_in_1,
      R => '0'
    );
\TIMING_SR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => charram_cas_n_i_1_n_0,
      D => \TIMING_SR_reg_n_0_[3]\,
      Q => \^timing_sr_reg[2]_0\(0),
      R => '0'
    );
\TIMING_SR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => charram_cas_n_i_1_n_0,
      D => \^timing_f\,
      Q => \TIMING_SR_reg_n_0_[3]\,
      R => '0'
    );
VRAM1_HIGH: entity work.\termprj_top_gfx_top_0_0_SRAM__parameterized2\
     port map (
      ADDRARDADDR(11 downto 0) => vram_addr(11 downto 0),
      CPU_DOUT(7 downto 0) => CPU_DOUT(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      RAM_reg_0(0) => RAM_reg_4(0),
      RAM_reg_1 => VRAM1_LOW_n_8,
      i_EMU_MCLK => i_EMU_MCLK
    );
VRAM1_LOW: entity work.\termprj_top_gfx_top_0_0_SRAM__parameterized3\
     port map (
      ADDRARDADDR(11 downto 0) => vram_addr(11 downto 0),
      CPU_DOUT(7 downto 0) => CPU_DOUT(7 downto 0),
      D(7) => VRAM1_LOW_n_0,
      D(6) => VRAM1_LOW_n_1,
      D(5) => VRAM1_LOW_n_2,
      D(4) => VRAM1_LOW_n_3,
      D(3) => VRAM1_LOW_n_4,
      D(2) => VRAM1_LOW_n_5,
      D(1) => VRAM1_LOW_n_6,
      D(0) => VRAM1_LOW_n_7,
      RAM_reg_0 => RAM_reg_0,
      RAM_reg_0_0 => RAM_reg_0_0,
      RAM_reg_0_1 => RAM_reg_0_1,
      RAM_reg_1 => RAM_reg_1,
      RAM_reg_1_0 => RAM_reg_1_0,
      RAM_reg_1_1 => RAM_reg_1_1,
      RAM_reg_2 => RAM_reg,
      RAM_reg_3 => RAM_reg_2,
      RAM_reg_4(0) => RAM_reg_4(0),
      RAM_reg_5(1) => \^timing_f\,
      RAM_reg_5(0) => \TIMING_SR_reg_n_0_[3]\,
      TIMING_F_reg => VRAM1_LOW_n_8,
      \async_din[0]_i_2_0\ => \async_din[0]_i_2\,
      \async_din[0]_i_2_1\ => \async_din[0]_i_2_0\,
      \async_din[7]_i_2\(13 downto 6) => i_GFXDATA(23 downto 16),
      \async_din[7]_i_2\(5) => i_GFXDATA(6),
      \async_din[7]_i_2\(4 downto 0) => i_GFXDATA(4 downto 0),
      \async_din[7]_i_2_0\(7 downto 0) => o_Q(7 downto 0),
      \async_din[7]_i_2_1\(7 downto 0) => vram2_dout(7 downto 0),
      \async_din_reg[6]\ => \async_din_reg[6]\,
      \async_din_reg[6]_0\(5) => OBJRAM_CPULATCH_n_1,
      \async_din_reg[6]_0\(4) => OBJRAM_CPULATCH_n_3,
      \async_din_reg[6]_0\(3) => OBJRAM_CPULATCH_n_4,
      \async_din_reg[6]_0\(2) => OBJRAM_CPULATCH_n_5,
      \async_din_reg[6]_0\(1) => OBJRAM_CPULATCH_n_6,
      \async_din_reg[6]_0\(0) => OBJRAM_CPULATCH_n_7,
      \async_din_reg[6]_1\ => \async_din_reg[6]_0\,
      \async_din_reg[6]_2\ => \async_din_reg[6]_1\,
      i_EMU_MCLK => i_EMU_MCLK
    );
VRAM2_LOW: entity work.\termprj_top_gfx_top_0_0_SRAM__parameterized4\
     port map (
      ADDRARDADDR(11 downto 0) => vram_addr(11 downto 0),
      CPU_DOUT(7 downto 0) => CPU_DOUT(7 downto 0),
      D(7 downto 0) => vram2_dout(7 downto 0),
      RAM_reg_0 => VRAM1_LOW_n_8,
      WEA(0) => WEA(0),
      i_EMU_MCLK => i_EMU_MCLK
    );
VVFF_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n,
      D => \^dobdo\(3),
      Q => VVFF_reg_n_0,
      R => '0'
    );
\async_addr[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \^cen_register_reg[3]_0\(0),
      I1 => async_rw_reg(0),
      I2 => charramu_en_reg_0,
      I3 => \^cen_register_reg[3]_0\(1),
      O => \cen_register_reg[2]_1\
    );
\async_cs_n[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^cen_register_reg[3]_0\(1),
      I1 => charramu_en_reg_0,
      I2 => async_rw_reg(0),
      O => \cen_register_reg[3]_1\
    );
\async_cs_n[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => charramu_en_reg_0,
      I1 => \^cen_register_reg[3]_0\(1),
      O => \cen_register_reg[0]_0\
    );
\async_cs_n[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => charramu_en_reg_0,
      I1 => \^cen_register_reg[3]_0\(0),
      O => \cen_register_reg[0]_1\
    );
\async_din[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^cen_register_reg[3]_0\(0),
      I1 => charramu_en_reg_0,
      I2 => async_rw_reg(0),
      O => \cen_register_reg[2]_0\
    );
\cen_register[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \clock_counter_6_reg_n_0_[2]\,
      I1 => \clock_counter_6_reg_n_0_[0]\,
      I2 => \clock_counter_6_reg_n_0_[1]\,
      O => \cen_register[0]_i_1__0_n_0\
    );
\cen_register[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \clock_counter_6_reg_n_0_[1]\,
      I1 => \clock_counter_6_reg_n_0_[2]\,
      I2 => \clock_counter_6_reg_n_0_[0]\,
      O => \cen_register[1]_i_1_n_0\
    );
\cen_register[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \clock_counter_6_reg_n_0_[2]\,
      I1 => \clock_counter_6_reg_n_0_[1]\,
      I2 => \clock_counter_6_reg_n_0_[0]\,
      O => \cen_register[2]_i_1_n_0\
    );
\cen_register[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \clock_counter_6_reg_n_0_[0]\,
      I1 => \clock_counter_6_reg_n_0_[2]\,
      I2 => \clock_counter_6_reg_n_0_[1]\,
      O => \cen_register[3]_i_1_n_0\
    );
\cen_register_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => charram_cas_n_i_1_n_0,
      D => \cen_register[0]_i_1__0_n_0\,
      Q => \cen_register_reg_n_0_[0]\,
      R => '0'
    );
\cen_register_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => charram_cas_n_i_1_n_0,
      D => \cen_register[1]_i_1_n_0\,
      Q => \__REF_CLK6M\,
      R => '0'
    );
\cen_register_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => charram_cas_n_i_1_n_0,
      D => \cen_register[2]_i_1_n_0\,
      Q => \^cen_register_reg[3]_0\(0),
      R => '0'
    );
\cen_register_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => charram_cas_n_i_1_n_0,
      D => \cen_register[3]_i_1_n_0\,
      Q => \^cen_register_reg[3]_0\(1),
      R => '0'
    );
charram_cas_n_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => charramu_en_reg_0,
      O => charram_cas_n_i_1_n_0
    );
charram_cas_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => charram_cas_n_i_1_n_0,
      D => charram_ras_n,
      Q => charram_cas_n,
      R => '0'
    );
charramu_en_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => timinggen_main_n_122,
      Q => \^charramu_en\,
      R => '0'
    );
\clock_counter_6[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA15"
    )
        port map (
      I0 => charramu_en_reg_0,
      I1 => \clock_counter_6_reg_n_0_[2]\,
      I2 => \clock_counter_6_reg_n_0_[1]\,
      I3 => \clock_counter_6_reg_n_0_[0]\,
      O => \clock_counter_6[0]_i_1_n_0\
    );
\clock_counter_6[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A1B0"
    )
        port map (
      I0 => charramu_en_reg_0,
      I1 => \clock_counter_6_reg_n_0_[2]\,
      I2 => \clock_counter_6_reg_n_0_[1]\,
      I3 => \clock_counter_6_reg_n_0_[0]\,
      O => \clock_counter_6[1]_i_1_n_0\
    );
\clock_counter_6[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"988C"
    )
        port map (
      I0 => charramu_en_reg_0,
      I1 => \clock_counter_6_reg_n_0_[2]\,
      I2 => \clock_counter_6_reg_n_0_[1]\,
      I3 => \clock_counter_6_reg_n_0_[0]\,
      O => \clock_counter_6[2]_i_1_n_0\
    );
\clock_counter_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \clock_counter_6[0]_i_1_n_0\,
      Q => \clock_counter_6_reg_n_0_[0]\,
      R => '0'
    );
\clock_counter_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \clock_counter_6[1]_i_1_n_0\,
      Q => \clock_counter_6_reg_n_0_[1]\,
      R => '0'
    );
\clock_counter_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \clock_counter_6[2]_i_1_n_0\,
      Q => \clock_counter_6_reg_n_0_[2]\,
      R => '0'
    );
\fbwr_hcntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD55DD55"
    )
        port map (
      I0 => i_MRST_n,
      I1 => start_of_frame_reg_1,
      I2 => BLK,
      I3 => \^b_pixel0\,
      I4 => end_of_line_reg_1,
      O => clear
    );
\fbwr_hcntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BLK,
      I1 => \^b_pixel0\,
      O => p_7_in
    );
\fbwr_vcntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^b_pixel0\,
      I1 => start_of_frame_reg_1,
      I2 => i_MRST_n,
      O => start_of_frame_reg
    );
\fbwr_vcntr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => end_of_line_reg_1,
      I1 => \^b_pixel0\,
      I2 => BLK,
      O => end_of_line_reg
    );
\obj_attr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => timinggen_main_n_12,
      D => objram_dout(0),
      Q => \obj_attr_reg_n_0_[0]\,
      R => '0'
    );
\obj_attr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => timinggen_main_n_12,
      D => objram_dout(1),
      Q => \obj_attr_reg_n_0_[1]\,
      R => '0'
    );
\obj_attr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => timinggen_main_n_12,
      D => objram_dout(2),
      Q => \obj_attr_reg_n_0_[2]\,
      R => '0'
    );
\obj_attr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => timinggen_main_n_12,
      D => objram_dout(3),
      Q => \obj_attr_reg_n_0_[3]\,
      R => '0'
    );
\obj_attr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => timinggen_main_n_12,
      D => objram_dout(4),
      Q => \obj_attr_reg_n_0_[4]\,
      R => '0'
    );
\obj_attr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => timinggen_main_n_12,
      D => objram_dout(5),
      Q => \obj_attr_reg_n_0_[5]\,
      R => '0'
    );
\obj_attr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => timinggen_main_n_12,
      D => objram_dout(6),
      Q => \obj_attr_reg_n_0_[6]\,
      R => '0'
    );
\obj_attr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => timinggen_main_n_12,
      D => objram_dout(7),
      Q => \obj_attr_reg_n_0_[7]\,
      R => '0'
    );
\obj_priority_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => obj_priority,
      D => objram_dout(0),
      Q => \obj_priority_reg_n_0_[0]\,
      R => '0'
    );
\obj_priority_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => obj_priority,
      D => objram_dout(1),
      Q => \obj_priority_reg_n_0_[1]\,
      R => '0'
    );
\obj_priority_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => obj_priority,
      D => objram_dout(2),
      Q => \obj_priority_reg_n_0_[2]\,
      R => '0'
    );
\obj_priority_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => obj_priority,
      D => objram_dout(3),
      Q => \obj_priority_reg_n_0_[3]\,
      R => '0'
    );
\obj_priority_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => obj_priority,
      D => objram_dout(4),
      Q => \obj_priority_reg_n_0_[4]\,
      R => '0'
    );
\obj_priority_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => obj_priority,
      D => objram_dout(5),
      Q => \obj_priority_reg_n_0_[5]\,
      R => '0'
    );
\obj_priority_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => obj_priority,
      D => objram_dout(6),
      Q => \obj_priority_reg_n_0_[6]\,
      R => '0'
    );
\obj_priority_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => obj_priority,
      D => objram_dout(7),
      Q => \obj_priority_reg_n_0_[7]\,
      R => '0'
    );
objengine_main: entity work.termprj_top_gfx_top_0_0_objengine
     port map (
      ADDRARDADDR(2 downto 0) => objtable_addr(2 downto 0),
      CO(0) => tileline0_complete,
      D(7 downto 0) => objtable_dout(7 downto 0),
      DMA_4H_CLKD_n_reg_0 => objengine_main_n_8,
      DMA_4H_CLKD_n_reg_1 => timinggen_main_n_120,
      E(0) => \^b_pixel0\,
      \FSM_SUSPEND_DLY_reg[0]_0\(0) => A_PROPERTY_DELAY1,
      \FSM_SUSPEND_DLY_reg[0]_1\(0) => FSM_SUSPEND_DLY0,
      \FSM_SUSPEND_DLY_reg[1]_0\(0) => objengine_main_n_9,
      \LATCH_E_reg[0]_0\(0) => objengine_main_n_24,
      LATCH_F_2H_NCLKD_en_n_reg_0 => objengine_main_n_0,
      LATCH_F_2H_NCLKD_en_n_reg_1(0) => LATCH_F_2H_NCLKD_en_n,
      OBJHL => OBJHL,
      PIXELSEL(2 downto 0) => PIXELSEL(2 downto 0),
      Q(4) => hcounter(8),
      Q(3 downto 2) => \hcounter__0\(3 downto 2),
      Q(1 downto 0) => \^q\(1 downto 0),
      RAM_reg => timinggen_main_n_27,
      \ROW_ADDR_reg[0]_rep\ => \^champx2\,
      \ROW_ADDR_reg[1]_rep\ => VVFF_reg_n_0,
      \ROW_ADDR_reg[2]_rep\(2 downto 0) => line_addr(2 downto 0),
      \ROW_ADDR_reg[6]_rep\(10) => \tile_code_reg_n_0_[10]\,
      \ROW_ADDR_reg[6]_rep\(9) => \tile_code_reg_n_0_[9]\,
      \ROW_ADDR_reg[6]_rep\(8) => \tile_code_reg_n_0_[8]\,
      \ROW_ADDR_reg[6]_rep\(7) => \tile_code_reg_n_0_[7]\,
      \ROW_ADDR_reg[6]_rep\(6) => \tile_code_reg_n_0_[6]\,
      \ROW_ADDR_reg[6]_rep\(5) => \tile_code_reg_n_0_[5]\,
      \ROW_ADDR_reg[6]_rep\(4) => \tile_code_reg_n_0_[4]\,
      \ROW_ADDR_reg[6]_rep\(3) => \tile_code_reg_n_0_[3]\,
      \ROW_ADDR_reg[6]_rep\(2) => \tile_code_reg_n_0_[2]\,
      \ROW_ADDR_reg[6]_rep\(1) => \tile_code_reg_n_0_[1]\,
      \ROW_ADDR_reg[6]_rep\(0) => \tile_code_reg_n_0_[0]\,
      \ROW_ADDR_reg[7]\ => TIMING_B_reg_n_0,
      SR(0) => timinggen_main_n_11,
      VBLANK => VBLANK,
      VBLANKH_n => VBLANKH_n,
      VVFF_reg => objengine_main_n_45,
      WRTIME2 => WRTIME2,
      XA7 => XA7,
      XB7 => XB7,
      \attr_latch_en_sr_reg[0]_0\(0) => ORINC,
      \attr_latch_en_sr_reg[3]_0\(0) => LATCH_D,
      \attr_latch_en_sr_reg[6]_0\(0) => attr_latch_en_sr,
      \buffer_x_screencounter_reg[0]_0\(0) => timinggen_main_n_12,
      \buffer_y_screencounter_reg[3]_0\(0) => timinggen_main_n_41,
      \buffer_y_screencounter_reg[7]_0\(0) => timinggen_main_n_42,
      \buffer_ypos_counter_reg[7]_0\(6) => objengine_main_n_33,
      \buffer_ypos_counter_reg[7]_0\(5) => objengine_main_n_34,
      \buffer_ypos_counter_reg[7]_0\(4) => objengine_main_n_35,
      \buffer_ypos_counter_reg[7]_0\(3) => objengine_main_n_36,
      \buffer_ypos_counter_reg[7]_0\(2) => objengine_main_n_37,
      \buffer_ypos_counter_reg[7]_0\(1) => objengine_main_n_38,
      \buffer_ypos_counter_reg[7]_0\(0) => objengine_main_n_39,
      hsize_parity_reg_0 => objengine_main_n_23,
      \hzoom_acc_reg[9]_0\ => timinggen_main_n_69,
      \hzoom_acc_reg[9]_1\ => timinggen_main_n_24,
      i_ADDR(7 downto 0) => i_ADDR(7 downto 0),
      i_EMU_MCLK => i_EMU_MCLK,
      o_PIXELLATCH_WAIT_n_reg_inv_0 => timinggen_main_n_23,
      \oddbuffer_xpos_counter_reg[6]_0\ => objengine_main_n_17,
      \oddbuffer_xpos_counter_reg[7]_0\(1) => objengine_main_n_5,
      \oddbuffer_xpos_counter_reg[7]_0\(0) => objengine_main_n_6,
      p_1_out(0) => p_1_out(0),
      prev_hblank => prev_hblank,
      \sprite_engine_state_reg[0]_0\ => objengine_main_n_10,
      \sprite_engine_state_reg[0]_1\ => timinggen_main_n_67,
      \sprite_engine_state_reg[0]_2\ => timinggen_main_n_64,
      \sprite_engine_state_reg[0]_3\ => timinggen_main_n_68,
      \sprite_engine_state_reg[1]_0\ => objengine_main_n_11,
      \sprite_engine_state_reg[1]_1\ => timinggen_main_n_65,
      \sprite_engine_state_reg[1]_2\ => timinggen_main_n_66,
      \sprite_engine_state_reg[1]_3\ => timinggen_main_n_22,
      \tile_code_reg[10]\ => objengine_main_n_22,
      \tile_code_reg[4]\ => objengine_main_n_18,
      \tile_code_reg[5]\ => objengine_main_n_19,
      \tile_code_reg[6]\ => objengine_main_n_20,
      \tile_code_reg[7]\ => objengine_main_n_44,
      \tile_code_reg[8]\ => objengine_main_n_21,
      \tile_code_reg[9]\ => objengine_main_n_43
    );
objlinelatch_main: entity work.termprj_top_gfx_top_0_0_objlinelatch
     port map (
      D(7) => EVENBUF_n_8,
      D(6) => EVENBUF_n_9,
      D(5) => EVENBUF_n_10,
      D(4) => EVENBUF_n_11,
      D(3) => EVENBUF_n_12,
      D(2) => EVENBUF_n_13,
      D(1) => EVENBUF_n_14,
      D(0) => EVENBUF_n_15,
      DIADI(0) => objlinelatch_main_n_9,
      E(0) => \^b_pixel0\,
      FBTIMING_C => FBTIMING_C,
      \OBJ_PALETTE_reg[0]_0\(0) => LATCH_D,
      \OBJ_PALETTE_reg[3]_0\(3 downto 0) => objtable_dout(4 downto 1),
      \OBJ_TILELINELATCH_reg[0]_0\(0) => LATCH_F_2H_NCLKD_en_n,
      \OBJ_TILELINELATCH_reg[31]_0\(31 downto 24) => \^d\(17 downto 10),
      \OBJ_TILELINELATCH_reg[31]_0\(23 downto 16) => i_GFXDATA(23 downto 16),
      \OBJ_TILELINELATCH_reg[31]_0\(15 downto 7) => \^d\(9 downto 1),
      \OBJ_TILELINELATCH_reg[31]_0\(6) => i_GFXDATA(6),
      \OBJ_TILELINELATCH_reg[31]_0\(5) => \^d\(0),
      \OBJ_TILELINELATCH_reg[31]_0\(4 downto 0) => i_GFXDATA(4 downto 0),
      PIXELSEL(2 downto 0) => PIXELSEL(2 downto 0),
      RAM_reg_1_3 => TIMING_B_reg_n_0,
      RAM_reg_1_4(0) => objengine_main_n_24,
      RAM_reg_1_7(7) => ODDBUF_n_0,
      RAM_reg_1_7(6) => ODDBUF_n_1,
      RAM_reg_1_7(5) => ODDBUF_n_2,
      RAM_reg_1_7(4) => ODDBUF_n_3,
      RAM_reg_1_7(3) => ODDBUF_n_4,
      RAM_reg_1_7(2) => ODDBUF_n_5,
      RAM_reg_1_7(1) => ODDBUF_n_6,
      RAM_reg_1_7(0) => ODDBUF_n_7,
      TIMING_B_reg(0) => objlinelatch_main_n_8,
      TIMING_B_reg_0(0) => objlinelatch_main_n_10,
      TIMING_B_reg_1(0) => objlinelatch_main_n_11,
      TIMING_B_reg_2(0) => objlinelatch_main_n_12,
      TIMING_B_reg_3(0) => objlinelatch_main_n_13,
      TIMING_B_reg_4(0) => objlinelatch_main_n_14,
      TIMING_B_reg_5(0) => objlinelatch_main_n_15,
      XA7 => XA7,
      XB7 => XB7,
      i_DIN(7 downto 0) => i_DIN_0(7 downto 0),
      i_EMU_MCLK => i_EMU_MCLK,
      p_1_out(0) => p_1_out(0)
    );
prihandler_main: entity work.termprj_top_gfx_top_0_0_prihandler
     port map (
      \A_PROPERTY_DELAY2_reg[11]_0\(0) => A_PROPERTY_DELAY2,
      \A_PROPERTY_DELAY3_reg[11]_0\(0) => A_PROPERTY_DELAY3,
      \A_PROPERTY_DELAY3_reg[7]_0\(0) => A_FLIP,
      \A_PROPERTY_DELAY4_reg[11]_0\(0) => A_PROPERTY_DELAY4,
      \B_PROPERTY_DELAY3_reg[0]_0\(0) => tilemapgen_main_n_8,
      \B_PROPERTY_DELAY3_reg[7]_0\(0) => B_FLIP,
      D(11 downto 8) => \^dobdo\(7 downto 4),
      D(7 downto 0) => vram2_dout(7 downto 0),
      E(0) => A_PROPERTY_DELAY1,
      \OBJ_PIXEL0_reg[7]_0\(7) => EVENBUF_n_8,
      \OBJ_PIXEL0_reg[7]_0\(6) => EVENBUF_n_9,
      \OBJ_PIXEL0_reg[7]_0\(5) => EVENBUF_n_10,
      \OBJ_PIXEL0_reg[7]_0\(4) => EVENBUF_n_11,
      \OBJ_PIXEL0_reg[7]_0\(3) => EVENBUF_n_12,
      \OBJ_PIXEL0_reg[7]_0\(2) => EVENBUF_n_13,
      \OBJ_PIXEL0_reg[7]_0\(1) => EVENBUF_n_14,
      \OBJ_PIXEL0_reg[7]_0\(0) => EVENBUF_n_15,
      \OBJ_PIXEL1_reg[2]_0\ => prihandler_main_n_0,
      \OBJ_PIXEL1_reg[7]_0\(0) => timinggen_main_n_12,
      \OBJ_PIXEL1_reg[7]_1\(7) => ODDBUF_n_0,
      \OBJ_PIXEL1_reg[7]_1\(6) => ODDBUF_n_1,
      \OBJ_PIXEL1_reg[7]_1\(5) => ODDBUF_n_2,
      \OBJ_PIXEL1_reg[7]_1\(4) => ODDBUF_n_3,
      \OBJ_PIXEL1_reg[7]_1\(3) => ODDBUF_n_4,
      \OBJ_PIXEL1_reg[7]_1\(2) => ODDBUF_n_5,
      \OBJ_PIXEL1_reg[7]_1\(1) => ODDBUF_n_6,
      \OBJ_PIXEL1_reg[7]_1\(0) => ODDBUF_n_7,
      Q(0) => \^q\(0),
      i_EMU_MCLK => i_EMU_MCLK,
      o_A_PIXEL(3 downto 0) => o_A_PIXEL(3 downto 0),
      \o_CD[10]_i_5_0\ => tilemapsr_main_n_7,
      \o_CD[10]_i_5_1\ => tilemapsr_main_n_8,
      \o_CD[10]_i_5_2\ => tilemapsr_main_n_6,
      \o_CD_reg[0]_0\ => tilemapsr_main_n_9,
      \o_CD_reg[10]_0\(10 downto 0) => \o_CD_reg[10]\(10 downto 0),
      \o_CD_reg[10]_1\(0) => \^b_pixel0\,
      \o_CD_reg[1]_0\ => tilemapsr_main_n_10,
      \o_CD_reg[2]_0\ => tilemapsr_main_n_12,
      \o_CD_reg[3]_0\ => tilemapsr_main_n_11
    );
\tile_code_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n,
      D => VRAM1_LOW_n_7,
      Q => \tile_code_reg_n_0_[0]\,
      R => '0'
    );
\tile_code_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n,
      D => \^dobdo\(2),
      Q => \tile_code_reg_n_0_[10]\,
      R => '0'
    );
\tile_code_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n,
      D => VRAM1_LOW_n_6,
      Q => \tile_code_reg_n_0_[1]\,
      R => '0'
    );
\tile_code_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n,
      D => VRAM1_LOW_n_5,
      Q => \tile_code_reg_n_0_[2]\,
      R => '0'
    );
\tile_code_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n,
      D => VRAM1_LOW_n_4,
      Q => \tile_code_reg_n_0_[3]\,
      R => '0'
    );
\tile_code_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n,
      D => VRAM1_LOW_n_3,
      Q => \tile_code_reg_n_0_[4]\,
      R => '0'
    );
\tile_code_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n,
      D => VRAM1_LOW_n_2,
      Q => \tile_code_reg_n_0_[5]\,
      R => '0'
    );
\tile_code_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n,
      D => VRAM1_LOW_n_1,
      Q => \tile_code_reg_n_0_[6]\,
      R => '0'
    );
\tile_code_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n,
      D => VRAM1_LOW_n_0,
      Q => \tile_code_reg_n_0_[7]\,
      R => '0'
    );
\tile_code_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n,
      D => \^dobdo\(0),
      Q => \tile_code_reg_n_0_[8]\,
      R => '0'
    );
\tile_code_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => LATCH_F_2H_NCLKD_en_n,
      D => \^dobdo\(1),
      Q => \tile_code_reg_n_0_[9]\,
      R => '0'
    );
tilemapgen_main: entity work.termprj_top_gfx_top_0_0_tilemapgen
     port map (
      ADDRARDADDR(6 downto 0) => vram_addr(10 downto 4),
      \B_PROPERTY_DELAY3_reg[0]\(0) => \^b_pixel0\,
      D(1 downto 0) => o_TILELINEADDR0(2 downto 1),
      DI(0) => ABS_128HA,
      E(0) => LATCH_F_2H_NCLKD_en_n,
      O(3 downto 0) => horizontal_tile_addr(3 downto 0),
      Q(3) => TMAB_VSCROLL_VALUE(7),
      Q(2 downto 0) => TMAB_VSCROLL_VALUE(2 downto 0),
      RAM_reg(6) => \^q\(2),
      RAM_reg(5 downto 2) => \hcounter__0\(5 downto 2),
      RAM_reg(1 downto 0) => \^q\(1 downto 0),
      RAM_reg_0(3) => timinggen_main_n_115,
      RAM_reg_0(2) => timinggen_main_n_116,
      RAM_reg_0(1) => timinggen_main_n_117,
      RAM_reg_0(0) => timinggen_main_n_118,
      RAM_reg_1(1) => timinggen_main_n_25,
      RAM_reg_1(0) => timinggen_main_n_26,
      RAM_reg_2(6 downto 0) => RAM_reg_6(10 downto 4),
      S(0) => timinggen_main_n_80,
      \TMAB_VSCROLL_VALUE_reg[0]_0\(7) => scrollram_dout(0),
      \TMAB_VSCROLL_VALUE_reg[0]_0\(6 downto 0) => scrollram_dout(7 downto 1),
      \TMA_HSCROLL_VALUE_reg[8]_0\(8) => tilemapgen_main_n_11,
      \TMA_HSCROLL_VALUE_reg[8]_0\(7) => tilemapgen_main_n_12,
      \TMA_HSCROLL_VALUE_reg[8]_0\(6) => tilemapgen_main_n_13,
      \TMA_HSCROLL_VALUE_reg[8]_0\(5) => tilemapgen_main_n_14,
      \TMA_HSCROLL_VALUE_reg[8]_0\(4) => tilemapgen_main_n_15,
      \TMA_HSCROLL_VALUE_reg[8]_0\(3) => tilemapgen_main_n_16,
      \TMA_HSCROLL_VALUE_reg[8]_0\(2) => tilemapgen_main_n_17,
      \TMA_HSCROLL_VALUE_reg[8]_0\(1) => tilemapgen_main_n_18,
      \TMA_HSCROLL_VALUE_reg[8]_0\(0) => tilemapgen_main_n_19,
      \TMA_HSCROLL_VALUE_reg[8]_1\(1 downto 0) => TMA_HSCROLL_VALUE(8 downto 7),
      \TMB_HSCROLL_VALUE_reg[0]_0\(0) => tilemapgen_main_n_8,
      \TMB_HSCROLL_VALUE_reg[0]_1\ => tilemapgen_main_n_9,
      \TMB_HSCROLL_VALUE_reg[8]_0\(5) => tilemapgen_main_n_31,
      \TMB_HSCROLL_VALUE_reg[8]_0\(4) => tilemapgen_main_n_32,
      \TMB_HSCROLL_VALUE_reg[8]_0\(3) => tilemapgen_main_n_33,
      \TMB_HSCROLL_VALUE_reg[8]_0\(2) => tilemapgen_main_n_34,
      \TMB_HSCROLL_VALUE_reg[8]_0\(1) => tilemapgen_main_n_35,
      \TMB_HSCROLL_VALUE_reg[8]_0\(0) => tilemapgen_main_n_36,
      \TMB_HSCROLL_VALUE_reg[8]_1\(1 downto 0) => TMB_HSCROLL_VALUE(8 downto 7),
      \horizontal_counter_reg[1]\(0) => A_PROPERTY_DELAY3,
      \horizontal_counter_reg[1]_0\(0) => A_PROPERTY_DELAY4,
      i_EMU_MCLK => i_EMU_MCLK,
      \o_TILELINEADDR_reg[2]_0\(2 downto 0) => line_addr(2 downto 0),
      \vertical_tile_addr_carry__0_0\(6) => timinggen_main_n_15,
      \vertical_tile_addr_carry__0_0\(5) => timinggen_main_n_16,
      \vertical_tile_addr_carry__0_0\(4) => timinggen_main_n_17,
      \vertical_tile_addr_carry__0_0\(3 downto 0) => \^vertical_counter_reg[8]\(3 downto 0)
    );
tilemapsr_main: entity work.termprj_top_gfx_top_0_0_tilemapsr
     port map (
      ABS_2H_dl => ABS_2H_dl,
      \A_PIXEL7_reg[0]_0\(0) => A_FLIP,
      \A_PIXEL7_reg[0]_1\ => timinggen_main_n_77,
      \B_PIXEL7_reg[0]_0\ => tilemapsr_main_n_9,
      \B_PIXEL7_reg[0]_1\(0) => B_FLIP,
      \B_PIXEL7_reg[0]_2\ => tilemapgen_main_n_9,
      \B_PIXEL7_reg[1]_0\ => tilemapsr_main_n_10,
      \B_PIXEL7_reg[2]_0\ => tilemapsr_main_n_12,
      \B_PIXEL7_reg[3]_0\ => tilemapsr_main_n_7,
      \B_PIXEL7_reg[3]_1\ => tilemapsr_main_n_11,
      \B_TILELINELATCH_reg[31]_0\(0) => B_TILELINELATCH,
      D(31 downto 24) => \^d\(17 downto 10),
      D(23 downto 16) => i_GFXDATA(23 downto 16),
      D(15 downto 7) => \^d\(9 downto 1),
      D(6) => i_GFXDATA(6),
      D(5) => \^d\(0),
      D(4 downto 0) => i_GFXDATA(4 downto 0),
      E(0) => A_TILELINELATCH,
      Q(0) => \^q\(1),
      \cen_register_reg[0]\(0) => \^b_pixel0\,
      i_EMU_MCLK => i_EMU_MCLK,
      o_A_PIXEL(3 downto 0) => o_A_PIXEL(3 downto 0),
      \o_A_PIXEL_reg[0]__0_0\ => tilemapsr_main_n_8,
      \o_A_PIXEL_reg[0]__0_1\ => charramu_en_reg_0,
      \o_A_PIXEL_reg[0]__0_2\(0) => \__REF_CLK6M\,
      \o_A_PIXEL_reg[2]__0_0\ => tilemapsr_main_n_6,
      \o_CD[10]_i_11\ => prihandler_main_n_0
    );
timinggen_main: entity work.termprj_top_gfx_top_0_0_timinggen
     port map (
      ABS_2H_dl => ABS_2H_dl,
      ADDRARDADDR(7 downto 0) => objtable_addr(10 downto 3),
      CHACS_n => CHACS_n,
      CO(0) => tileline0_complete,
      CPU_LDS_n => CPU_LDS_n,
      D(1 downto 0) => o_TILELINEADDR0(2 downto 1),
      DI(0) => ABS_128HA,
      DMA_4H_CLKD_n_reg => objengine_main_n_8,
      E(0) => timinggen_main_n_12,
      O(3 downto 0) => horizontal_tile_addr(3 downto 0),
      \OBJ_reg[0]\(7 downto 0) => OBJ_reg(7 downto 0),
      \OBJ_reg[0]_0\(0) => ORINC,
      \OBJ_reg[4]\(0) => OBJ,
      Q(8) => hcounter(8),
      Q(7 downto 6) => \^q\(3 downto 2),
      Q(5 downto 2) => \hcounter__0\(5 downto 2),
      Q(1 downto 0) => \^q\(1 downto 0),
      RAM_reg(7) => \obj_priority_reg_n_0_[7]\,
      RAM_reg(6) => \obj_priority_reg_n_0_[6]\,
      RAM_reg(5) => \obj_priority_reg_n_0_[5]\,
      RAM_reg(4) => \obj_priority_reg_n_0_[4]\,
      RAM_reg(3) => \obj_priority_reg_n_0_[3]\,
      RAM_reg(2) => \obj_priority_reg_n_0_[2]\,
      RAM_reg(1) => \obj_priority_reg_n_0_[1]\,
      RAM_reg(0) => \obj_priority_reg_n_0_[0]\,
      RAM_reg_0(11 downto 0) => RAM_reg_6(11 downto 0),
      \ROW_ADDR_reg[0]_rep\ => objengine_main_n_45,
      \ROW_ADDR_reg[1]_rep\ => \ROW_ADDR_reg[1]_rep\,
      \ROW_ADDR_reg[1]_rep_0\ => objengine_main_n_19,
      \ROW_ADDR_reg[2]_rep\ => \ROW_ADDR_reg[2]_rep\,
      \ROW_ADDR_reg[2]_rep_0\ => objengine_main_n_20,
      \ROW_ADDR_reg[3]_rep\ => \ROW_ADDR_reg[3]_rep\,
      \ROW_ADDR_reg[3]_rep_0\ => objengine_main_n_44,
      \ROW_ADDR_reg[4]_rep\ => \ROW_ADDR_reg[4]_rep\,
      \ROW_ADDR_reg[4]_rep_0\ => objengine_main_n_21,
      \ROW_ADDR_reg[5]_rep\ => \ROW_ADDR_reg[5]_rep\,
      \ROW_ADDR_reg[5]_rep_0\ => objengine_main_n_43,
      \ROW_ADDR_reg[6]_rep\ => \ROW_ADDR_reg[6]_rep\,
      \ROW_ADDR_reg[6]_rep_0\ => objengine_main_n_22,
      \ROW_ADDR_reg[7]_rep\ => objengine_main_n_18,
      \ROW_ADDR_reg[7]_rep__6\ => \^champx2\,
      S(0) => timinggen_main_n_80,
      SR(0) => SR(0),
      \TIMING_A__0\ => \TIMING_A__0\,
      TIMING_D => TIMING_D,
      TIMING_E0 => TIMING_E0,
      VBLANK => VBLANK,
      VBLANKH_n => VBLANKH_n,
      WEA(0) => timinggen_main_n_13,
      \_inferred__2/i__carry__0\(8) => tilemapgen_main_n_11,
      \_inferred__2/i__carry__0\(7) => tilemapgen_main_n_12,
      \_inferred__2/i__carry__0\(6) => tilemapgen_main_n_13,
      \_inferred__2/i__carry__0\(5) => tilemapgen_main_n_14,
      \_inferred__2/i__carry__0\(4) => tilemapgen_main_n_15,
      \_inferred__2/i__carry__0\(3) => tilemapgen_main_n_16,
      \_inferred__2/i__carry__0\(2) => tilemapgen_main_n_17,
      \_inferred__2/i__carry__0\(1) => tilemapgen_main_n_18,
      \_inferred__2/i__carry__0\(0) => tilemapgen_main_n_19,
      \_inferred__2/i__carry__0_0\(5) => tilemapgen_main_n_31,
      \_inferred__2/i__carry__0_0\(4) => tilemapgen_main_n_32,
      \_inferred__2/i__carry__0_0\(3) => tilemapgen_main_n_33,
      \_inferred__2/i__carry__0_0\(2) => tilemapgen_main_n_34,
      \_inferred__2/i__carry__0_0\(1) => tilemapgen_main_n_35,
      \_inferred__2/i__carry__0_0\(0) => tilemapgen_main_n_36,
      async_uds_n_reg => async_uds_n_reg,
      async_uds_n_reg_0 => timinggen_main_n_122,
      \buffer_x_screencounter_reg[0]\ => TIMING_B_reg_n_0,
      charram_addr(5 downto 0) => charram_addr(6 downto 1),
      charramu_en => \^charramu_en\,
      charramu_en_reg => charramu_en_reg_0,
      \dtack2_n__0\ => \dtack2_n__0\,
      dtack2_n_reg(0) => \cen_register_reg_n_0_[0]\,
      end_of_line_reg => end_of_line_reg_0,
      end_of_line_reg_0 => end_of_line_reg_1,
      \horizontal_counter_reg[0]_0\(0) => timinggen_main_n_11,
      \horizontal_counter_reg[0]_1\(0) => A_PROPERTY_DELAY2,
      \horizontal_counter_reg[0]_2\(1 downto 0) => TMB_HSCROLL_VALUE(8 downto 7),
      \horizontal_counter_reg[0]_3\(0) => A_PROPERTY_DELAY1,
      \horizontal_counter_reg[0]_4\(0) => attr_latch_en_sr,
      \horizontal_counter_reg[0]_5\(0) => timinggen_main_n_40,
      \horizontal_counter_reg[0]_6\(10 downto 0) => scrollram_addr(10 downto 0),
      \horizontal_counter_reg[0]_7\ => timinggen_main_n_67,
      \horizontal_counter_reg[0]_8\(0) => \^b_pixel0\,
      \horizontal_counter_reg[1]_0\ => timinggen_main_n_23,
      \horizontal_counter_reg[1]_1\ => timinggen_main_n_24,
      \horizontal_counter_reg[1]_10\ => timinggen_main_n_103,
      \horizontal_counter_reg[1]_11\ => timinggen_main_n_104,
      \horizontal_counter_reg[1]_12\ => timinggen_main_n_105,
      \horizontal_counter_reg[1]_13\ => timinggen_main_n_106,
      \horizontal_counter_reg[1]_14\ => timinggen_main_n_107,
      \horizontal_counter_reg[1]_15\ => timinggen_main_n_108,
      \horizontal_counter_reg[1]_16\ => timinggen_main_n_109,
      \horizontal_counter_reg[1]_17\ => timinggen_main_n_110,
      \horizontal_counter_reg[1]_18\ => timinggen_main_n_111,
      \horizontal_counter_reg[1]_19\ => timinggen_main_n_112,
      \horizontal_counter_reg[1]_2\(1 downto 0) => TMA_HSCROLL_VALUE(8 downto 7),
      \horizontal_counter_reg[1]_20\ => timinggen_main_n_113,
      \horizontal_counter_reg[1]_21\ => timinggen_main_n_114,
      \horizontal_counter_reg[1]_3\(0) => LATCH_F_2H_NCLKD_en_n,
      \horizontal_counter_reg[1]_4\ => timinggen_main_n_69,
      \horizontal_counter_reg[1]_5\ => \horizontal_counter_reg[1]\,
      \horizontal_counter_reg[1]_6\ => timinggen_main_n_99,
      \horizontal_counter_reg[1]_7\ => timinggen_main_n_100,
      \horizontal_counter_reg[1]_8\ => timinggen_main_n_101,
      \horizontal_counter_reg[1]_9\ => timinggen_main_n_102,
      \horizontal_counter_reg[2]_0\(0) => obj_priority,
      \horizontal_counter_reg[2]_1\(0) => B_TILELINELATCH,
      \horizontal_counter_reg[2]_2\(0) => A_TILELINELATCH,
      \horizontal_counter_reg[2]_3\ => timinggen_main_n_77,
      \horizontal_counter_reg[2]_4\(4) => vram_addr(11),
      \horizontal_counter_reg[2]_4\(3 downto 0) => vram_addr(3 downto 0),
      \horizontal_counter_reg[6]_0\(3) => timinggen_main_n_115,
      \horizontal_counter_reg[6]_0\(2) => timinggen_main_n_116,
      \horizontal_counter_reg[6]_0\(1) => timinggen_main_n_117,
      \horizontal_counter_reg[6]_0\(0) => timinggen_main_n_118,
      \horizontal_counter_reg[8]_0\(1) => timinggen_main_n_25,
      \horizontal_counter_reg[8]_0\(0) => timinggen_main_n_26,
      \horizontal_counter_reg[8]_1\(0) => timinggen_main_n_42,
      \horizontal_counter_reg[8]_2\(0) => FSM_SUSPEND_DLY0,
      hsize_parity_reg => timinggen_main_n_64,
      \hzoom_acc[9]_i_4\ => objengine_main_n_17,
      \hzoom_acc[9]_i_4_0\ => objengine_main_n_0,
      i_EMU_MCLK => i_EMU_MCLK,
      i_MRST_n => i_MRST_n,
      o_AXI_CPU_VBLANK_IRQ => o_AXI_CPU_VBLANK_IRQ,
      o_PIXELLATCH_WAIT_n_reg_inv(1) => objengine_main_n_5,
      o_PIXELLATCH_WAIT_n_reg_inv(0) => objengine_main_n_6,
      o_VBLANKH_n_reg_0 => timinggen_main_n_65,
      o_VBLANKH_n_reg_1 => timinggen_main_n_66,
      o_VBLANKH_n_reg_2 => timinggen_main_n_121,
      o_VBLANK_n_reg_0(0) => timinggen_main_n_41,
      prev_hblank => prev_hblank,
      \sprite_engine_state[0]_i_2\ => objengine_main_n_11,
      \sprite_engine_state[0]_i_2_0\ => objengine_main_n_23,
      \sprite_engine_state[0]_i_2_1\ => objengine_main_n_10,
      \sprite_engine_state[2]_i_9\(0) => objengine_main_n_9,
      \sprite_engine_state_reg[1]\ => timinggen_main_n_22,
      \sprite_engine_state_reg[1]_0\ => timinggen_main_n_68,
      start_of_frame_reg => start_of_frame_reg_0,
      start_of_frame_reg_0 => start_of_frame_reg_1,
      \vertical_counter_reg[3]_0\(10 downto 0) => objram_addr(10 downto 0),
      \vertical_counter_reg[4]_0\ => timinggen_main_n_120,
      \vertical_counter_reg[6]_0\ => timinggen_main_n_27,
      \vertical_counter_reg[8]_0\(7) => \^vertical_counter_reg[8]\(4),
      \vertical_counter_reg[8]_0\(6) => timinggen_main_n_15,
      \vertical_counter_reg[8]_0\(5) => timinggen_main_n_16,
      \vertical_counter_reg[8]_0\(4) => timinggen_main_n_17,
      \vertical_counter_reg[8]_0\(3 downto 0) => \^vertical_counter_reg[8]\(3 downto 0),
      \vertical_tile_addr_carry__0\(3) => TMAB_VSCROLL_VALUE(7),
      \vertical_tile_addr_carry__0\(2 downto 0) => TMAB_VSCROLL_VALUE(2 downto 0),
      vsync_dlyd => vsync_dlyd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0_gfx_top is
  port (
    o_AXI_CPU_DIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    o_TMDS_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_TMDS_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_TMDSCLK_p : out STD_LOGIC;
    o_TMDSCLK_n : out STD_LOGIC;
    o_AXI_CPU_VBLANK_IRQ : out STD_LOGIC;
    o_AXI_CPU_BUSY : out STD_LOGIC;
    i_EMU_MCLK : in STD_LOGIC;
    i_EMU_TMDSCLK : in STD_LOGIC;
    i_MRST_n : in STD_LOGIC;
    i_AXI_CPU_COMMAND : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_AXI_CPU_ADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    i_AXI_CPU_DOUT : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of termprj_top_gfx_top_0_0_gfx_top : entity is "gfx_top";
end termprj_top_gfx_top_0_0_gfx_top;

architecture STRUCTURE of termprj_top_gfx_top_0_0_gfx_top is
  signal CD : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal CHACS_n : STD_LOGIC;
  signal CHAMPX2 : STD_LOGIC;
  signal CPU_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal CPU_DOUT : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal CPU_LDS_n : STD_LOGIC;
  signal PR : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TIMING_F : STD_LOGIC;
  signal VSYNC : STD_LOGIC;
  signal bridge_fsm_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cen_register_reg_n_0_[0]\ : STD_LOGIC;
  signal charramu_en : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal clock_counter_6 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clock_counter_6[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \clock_counter_6[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \clock_counter_6[2]_i_1__0_n_0\ : STD_LOGIC;
  signal cpu_main_n_19 : STD_LOGIC;
  signal cpu_main_n_20 : STD_LOGIC;
  signal cpu_main_n_34 : STD_LOGIC;
  signal cpu_main_n_35 : STD_LOGIC;
  signal cpu_main_n_36 : STD_LOGIC;
  signal cpu_main_n_37 : STD_LOGIC;
  signal cpu_main_n_38 : STD_LOGIC;
  signal cpu_main_n_39 : STD_LOGIC;
  signal cpu_main_n_41 : STD_LOGIC;
  signal cpu_main_n_42 : STD_LOGIC;
  signal cpu_main_n_43 : STD_LOGIC;
  signal cpu_main_n_44 : STD_LOGIC;
  signal cpu_main_n_45 : STD_LOGIC;
  signal cpu_main_n_46 : STD_LOGIC;
  signal cpu_main_n_47 : STD_LOGIC;
  signal cpu_main_n_48 : STD_LOGIC;
  signal cpu_main_n_49 : STD_LOGIC;
  signal cpu_main_n_50 : STD_LOGIC;
  signal cpu_main_n_51 : STD_LOGIC;
  signal cpu_main_n_52 : STD_LOGIC;
  signal \dtack2_n__0\ : STD_LOGIC;
  signal end_of_line_reg_n_0 : STD_LOGIC;
  signal gfx_video : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal hcounter : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \hcounter__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal hdmi_main_n_8 : STD_LOGIC;
  signal i_GFXDATA : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal rgblatch : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal start_of_frame_reg_n_0 : STD_LOGIC;
  signal \tilemapsr_main/B_PIXEL0\ : STD_LOGIC;
  signal video_main_n_100 : STD_LOGIC;
  signal video_main_n_101 : STD_LOGIC;
  signal video_main_n_102 : STD_LOGIC;
  signal video_main_n_103 : STD_LOGIC;
  signal video_main_n_104 : STD_LOGIC;
  signal video_main_n_105 : STD_LOGIC;
  signal video_main_n_106 : STD_LOGIC;
  signal video_main_n_34 : STD_LOGIC;
  signal video_main_n_36 : STD_LOGIC;
  signal video_main_n_37 : STD_LOGIC;
  signal video_main_n_38 : STD_LOGIC;
  signal video_main_n_39 : STD_LOGIC;
  signal video_main_n_40 : STD_LOGIC;
  signal video_main_n_43 : STD_LOGIC;
  signal video_main_n_44 : STD_LOGIC;
  signal video_main_n_45 : STD_LOGIC;
  signal video_main_n_46 : STD_LOGIC;
  signal video_main_n_47 : STD_LOGIC;
  signal video_main_n_48 : STD_LOGIC;
  signal video_main_n_49 : STD_LOGIC;
  signal video_main_n_5 : STD_LOGIC;
  signal video_main_n_50 : STD_LOGIC;
  signal video_main_n_51 : STD_LOGIC;
  signal video_main_n_52 : STD_LOGIC;
  signal video_main_n_53 : STD_LOGIC;
  signal video_main_n_54 : STD_LOGIC;
  signal video_main_n_56 : STD_LOGIC;
  signal video_main_n_59 : STD_LOGIC;
  signal video_main_n_6 : STD_LOGIC;
  signal video_main_n_60 : STD_LOGIC;
  signal video_main_n_61 : STD_LOGIC;
  signal video_main_n_62 : STD_LOGIC;
  signal video_main_n_63 : STD_LOGIC;
  signal video_main_n_64 : STD_LOGIC;
  signal video_main_n_65 : STD_LOGIC;
  signal video_main_n_66 : STD_LOGIC;
  signal video_main_n_67 : STD_LOGIC;
  signal video_main_n_68 : STD_LOGIC;
  signal video_main_n_7 : STD_LOGIC;
  signal video_main_n_70 : STD_LOGIC;
  signal video_main_n_71 : STD_LOGIC;
  signal video_main_n_72 : STD_LOGIC;
  signal video_main_n_73 : STD_LOGIC;
  signal video_main_n_8 : STD_LOGIC;
  signal video_main_n_89 : STD_LOGIC;
  signal video_main_n_90 : STD_LOGIC;
  signal video_main_n_91 : STD_LOGIC;
  signal video_main_n_92 : STD_LOGIC;
  signal video_main_n_93 : STD_LOGIC;
  signal video_main_n_94 : STD_LOGIC;
  signal video_main_n_95 : STD_LOGIC;
  signal video_main_n_96 : STD_LOGIC;
  signal video_main_n_97 : STD_LOGIC;
  signal video_main_n_98 : STD_LOGIC;
  signal video_main_n_99 : STD_LOGIC;
  signal vsync_dlyd : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cen_register[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \clock_counter_6[2]_i_1__0\ : label is "soft_lutpair136";
begin
\cen_register[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => clock_counter_6(0),
      I1 => clock_counter_6(2),
      I2 => clock_counter_6(1),
      O => p_1_in(0)
    );
\cen_register_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => p_1_in(0),
      Q => \cen_register_reg_n_0_[0]\,
      S => cpu_main_n_44
    );
\clock_counter_6[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => clock_counter_6(1),
      I1 => clock_counter_6(0),
      I2 => clock_counter_6(2),
      O => \clock_counter_6[0]_i_1__0_n_0\
    );
\clock_counter_6[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => i_MRST_n,
      I1 => clock_counter_6(2),
      I2 => clock_counter_6(0),
      I3 => clock_counter_6(1),
      O => \clock_counter_6[1]_i_1__0_n_0\
    );
\clock_counter_6[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => clock_counter_6(1),
      I1 => clock_counter_6(0),
      I2 => clock_counter_6(2),
      O => \clock_counter_6[2]_i_1__0_n_0\
    );
\clock_counter_6_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \clock_counter_6[0]_i_1__0_n_0\,
      Q => clock_counter_6(0),
      S => cpu_main_n_44
    );
\clock_counter_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \clock_counter_6[1]_i_1__0_n_0\,
      Q => clock_counter_6(1),
      R => '0'
    );
\clock_counter_6_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => \clock_counter_6[2]_i_1__0_n_0\,
      Q => clock_counter_6(2),
      S => cpu_main_n_44
    );
cpu_main: entity work.termprj_top_gfx_top_0_0_gfx_cpu
     port map (
      B_PIXEL0 => \tilemapsr_main/B_PIXEL0\,
      CHACS_n => CHACS_n,
      CHAMPX2 => CHAMPX2,
      CPU_DOUT(15 downto 0) => CPU_DOUT(15 downto 0),
      CPU_LDS_n => CPU_LDS_n,
      D(17 downto 10) => i_GFXDATA(31 downto 24),
      D(9 downto 1) => i_GFXDATA(15 downto 7),
      D(0) => i_GFXDATA(5),
      DOBDO(7 downto 4) => PR(3 downto 0),
      DOBDO(3) => video_main_n_5,
      DOBDO(2) => video_main_n_6,
      DOBDO(1) => video_main_n_7,
      DOBDO(0) => video_main_n_8,
      \FSM_sequential_bridge_fsm_state_reg[0]_0\(0) => bridge_fsm_state(0),
      Q(3 downto 2) => \hcounter__0\(7 downto 6),
      Q(1 downto 0) => hcounter(1 downto 0),
      RAM_reg(0) => p_1_in_0,
      RAM_reg_0(10 downto 0) => CD(10 downto 0),
      RAM_reg_1 => video_main_n_91,
      RAM_reg_1_0 => video_main_n_59,
      \ROW_ADDR_reg[6]_rep\(3) => video_main_n_36,
      \ROW_ADDR_reg[6]_rep\(2) => video_main_n_37,
      \ROW_ADDR_reg[6]_rep\(1) => video_main_n_38,
      \ROW_ADDR_reg[6]_rep\(0) => video_main_n_39,
      SR(0) => cpu_main_n_44,
      TIMING_F => TIMING_F,
      WEA(0) => cpu_main_n_19,
      \async_addr_reg[0]_0\ => cpu_main_n_35,
      \async_addr_reg[0]_1\ => cpu_main_n_46,
      \async_addr_reg[0]_2\ => \cen_register_reg_n_0_[0]\,
      \async_addr_reg[0]_3\(1) => p_0_in17_in,
      \async_addr_reg[0]_3\(0) => p_0_in16_in,
      \async_addr_reg[11]_0\(11 downto 0) => CPU_ADDR(11 downto 0),
      \async_cs_n_reg[0]_0\ => cpu_main_n_37,
      \async_cs_n_reg[0]_1\ => video_main_n_72,
      \async_cs_n_reg[0]_2\ => video_main_n_73,
      \async_cs_n_reg[0]_3\ => video_main_n_71,
      \async_cs_n_reg[1]_0\ => cpu_main_n_36,
      \async_cs_n_reg[1]_1\(0) => cpu_main_n_38,
      \async_cs_n_reg[1]_2\ => cpu_main_n_45,
      \async_cs_n_reg[2]_0\ => cpu_main_n_34,
      \async_cs_n_reg[5]_0\(0) => cpu_main_n_39,
      \async_din[0]_i_3\ => video_main_n_68,
      \async_din_reg[0]_0\ => video_main_n_60,
      \async_din_reg[0]_1\ => video_main_n_40,
      \async_din_reg[1]_0\ => video_main_n_61,
      \async_din_reg[2]_0\ => video_main_n_62,
      \async_din_reg[3]_0\ => video_main_n_63,
      \async_din_reg[4]_0\ => video_main_n_64,
      \async_din_reg[5]_0\ => video_main_n_66,
      \async_din_reg[6]_0\ => video_main_n_65,
      \async_din_reg[7]_0\(1) => video_main_n_89,
      \async_din_reg[7]_0\(0) => video_main_n_90,
      \async_din_reg[7]_1\ => video_main_n_67,
      async_rw_reg_0 => cpu_main_n_42,
      async_rw_reg_1 => cpu_main_n_43,
      async_rw_reg_2 => video_main_n_70,
      charramu_en => charramu_en,
      \dtack2_n__0\ => \dtack2_n__0\,
      dtack2_n_reg_0 => video_main_n_104,
      \horizontal_counter_reg[1]\(0) => cpu_main_n_41,
      \horizontal_counter_reg[6]\ => cpu_main_n_52,
      \horizontal_counter_reg[7]\ => cpu_main_n_51,
      i_AXI_CPU_ADDR(14 downto 0) => i_AXI_CPU_ADDR(14 downto 0),
      i_AXI_CPU_COMMAND(31 downto 0) => i_AXI_CPU_COMMAND(31 downto 0),
      i_AXI_CPU_DOUT(15 downto 0) => i_AXI_CPU_DOUT(15 downto 0),
      i_EMU_MCLK => i_EMU_MCLK,
      i_MRST_n => i_MRST_n,
      o_AXI_CPU_BUSY => o_AXI_CPU_BUSY,
      o_AXI_CPU_DIN(15 downto 0) => o_AXI_CPU_DIN(15 downto 0),
      o_DOUT0 => cpu_main_n_20,
      \rgblatch_reg[14]_0\(14 downto 0) => rgblatch(14 downto 0),
      \vertical_counter_reg[0]\ => cpu_main_n_50,
      \vertical_counter_reg[1]\ => cpu_main_n_49,
      \vertical_counter_reg[2]\ => cpu_main_n_48,
      \vertical_counter_reg[3]\ => cpu_main_n_47
    );
end_of_line_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => video_main_n_105,
      Q => end_of_line_reg_n_0,
      R => '0'
    );
hdmi_main: entity work.termprj_top_gfx_top_0_0_gfx_hdmi
     port map (
      RAM_reg_0_1(0) => video_main_n_52,
      RAM_reg_0_10(0) => video_main_n_46,
      RAM_reg_0_11(1) => video_main_n_94,
      RAM_reg_0_11(0) => video_main_n_95,
      RAM_reg_0_11_0(0) => video_main_n_45,
      RAM_reg_0_14(1) => video_main_n_43,
      RAM_reg_0_14(0) => video_main_n_44,
      RAM_reg_0_3(1) => video_main_n_53,
      RAM_reg_0_3(0) => video_main_n_54,
      RAM_reg_0_4(0) => video_main_n_102,
      RAM_reg_0_6(0) => video_main_n_48,
      RAM_reg_0_7(1) => video_main_n_98,
      RAM_reg_0_7(0) => video_main_n_99,
      RAM_reg_0_8(1) => video_main_n_49,
      RAM_reg_0_8(0) => video_main_n_50,
      RAM_reg_1_0(0) => video_main_n_51,
      RAM_reg_1_10(0) => video_main_n_93,
      RAM_reg_1_13(0) => video_main_n_92,
      RAM_reg_1_4 => video_main_n_103,
      RAM_reg_1_5(0) => video_main_n_96,
      RAM_reg_1_5_0(0) => video_main_n_47,
      RAM_reg_1_6(0) => video_main_n_97,
      WEA(1) => video_main_n_100,
      WEA(0) => video_main_n_101,
      clear => clear,
      \fbwr_vcntr_reg[0]_0\ => video_main_n_34,
      \fbwr_vcntr_reg[7]_0\ => video_main_n_56,
      frame_parity_27m_reg_0 => hdmi_main_n_8,
      i_DIN(14 downto 0) => gfx_video(14 downto 0),
      i_EMU_MCLK => i_EMU_MCLK,
      i_EMU_TMDSCLK => i_EMU_TMDSCLK,
      o_TMDSCLK_n => o_TMDSCLK_n,
      o_TMDSCLK_p => o_TMDSCLK_p,
      o_TMDS_n(2 downto 0) => o_TMDS_n(2 downto 0),
      o_TMDS_p(2 downto 0) => o_TMDS_p(2 downto 0),
      p_7_in => p_7_in,
      \sof_27m_dlyd_reg[0]_0\ => start_of_frame_reg_n_0
    );
start_of_frame_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => '1',
      D => video_main_n_106,
      Q => start_of_frame_reg_n_0,
      R => '0'
    );
video_main: entity work.termprj_top_gfx_top_0_0_gfx_video
     port map (
      B_PIXEL0 => \tilemapsr_main/B_PIXEL0\,
      CHACS_n => CHACS_n,
      CHAMPX2 => CHAMPX2,
      CPU_DOUT(15 downto 0) => CPU_DOUT(15 downto 0),
      CPU_LDS_n => CPU_LDS_n,
      D(17 downto 10) => i_GFXDATA(31 downto 24),
      D(9 downto 1) => i_GFXDATA(15 downto 7),
      D(0) => i_GFXDATA(5),
      DOBDO(7 downto 4) => PR(3 downto 0),
      DOBDO(3) => video_main_n_5,
      DOBDO(2) => video_main_n_6,
      DOBDO(1) => video_main_n_7,
      DOBDO(0) => video_main_n_8,
      Q(3 downto 2) => \hcounter__0\(7 downto 6),
      Q(1 downto 0) => hcounter(1 downto 0),
      RAM_reg => video_main_n_66,
      RAM_reg_0 => video_main_n_60,
      RAM_reg_0_0 => video_main_n_61,
      RAM_reg_0_1 => video_main_n_64,
      RAM_reg_0_14 => hdmi_main_n_8,
      RAM_reg_0_2 => cpu_main_n_42,
      RAM_reg_0_3 => cpu_main_n_43,
      RAM_reg_0_4(14 downto 0) => rgblatch(14 downto 0),
      RAM_reg_1 => video_main_n_62,
      RAM_reg_1_0 => video_main_n_63,
      RAM_reg_1_1 => video_main_n_65,
      RAM_reg_1_2 => cpu_main_n_34,
      RAM_reg_2 => video_main_n_67,
      RAM_reg_3(0) => cpu_main_n_39,
      RAM_reg_4(0) => cpu_main_n_41,
      RAM_reg_5(0) => cpu_main_n_38,
      RAM_reg_6(11 downto 0) => CPU_ADDR(11 downto 0),
      \REGISTER_reg[7]\(1) => video_main_n_89,
      \REGISTER_reg[7]\(0) => video_main_n_90,
      \ROW_ADDR_reg[1]_rep\ => cpu_main_n_52,
      \ROW_ADDR_reg[2]_rep\ => cpu_main_n_51,
      \ROW_ADDR_reg[3]_rep\ => cpu_main_n_50,
      \ROW_ADDR_reg[4]_rep\ => cpu_main_n_49,
      \ROW_ADDR_reg[5]_rep\ => cpu_main_n_48,
      \ROW_ADDR_reg[6]_rep\ => cpu_main_n_47,
      SR(0) => cpu_main_n_44,
      TIMING_E_reg_0(1) => video_main_n_43,
      TIMING_E_reg_0(0) => video_main_n_44,
      TIMING_E_reg_1(0) => video_main_n_45,
      TIMING_E_reg_10(0) => video_main_n_93,
      TIMING_E_reg_11(1) => video_main_n_94,
      TIMING_E_reg_11(0) => video_main_n_95,
      TIMING_E_reg_12(0) => video_main_n_96,
      TIMING_E_reg_13(0) => video_main_n_97,
      TIMING_E_reg_14(1) => video_main_n_98,
      TIMING_E_reg_14(0) => video_main_n_99,
      TIMING_E_reg_15(1) => video_main_n_100,
      TIMING_E_reg_15(0) => video_main_n_101,
      TIMING_E_reg_16(0) => video_main_n_102,
      TIMING_E_reg_17 => video_main_n_103,
      TIMING_E_reg_2(0) => video_main_n_46,
      TIMING_E_reg_3(0) => video_main_n_47,
      TIMING_E_reg_4(0) => video_main_n_48,
      TIMING_E_reg_5(1) => video_main_n_49,
      TIMING_E_reg_5(0) => video_main_n_50,
      TIMING_E_reg_6(0) => video_main_n_51,
      TIMING_E_reg_7(0) => video_main_n_52,
      TIMING_E_reg_8(1) => video_main_n_53,
      TIMING_E_reg_8(0) => video_main_n_54,
      TIMING_E_reg_9(0) => video_main_n_92,
      TIMING_F => TIMING_F,
      \TIMING_SR_reg[2]_0\(0) => p_1_in_0,
      WEA(0) => cpu_main_n_19,
      \async_din[0]_i_2\ => cpu_main_n_45,
      \async_din[0]_i_2_0\ => cpu_main_n_35,
      \async_din_reg[6]\ => cpu_main_n_37,
      \async_din_reg[6]_0\ => cpu_main_n_46,
      \async_din_reg[6]_1\ => cpu_main_n_36,
      async_rw_reg(0) => bridge_fsm_state(0),
      async_uds_n_reg => video_main_n_104,
      \cen_register_reg[0]_0\ => video_main_n_72,
      \cen_register_reg[0]_1\ => video_main_n_73,
      \cen_register_reg[2]_0\ => video_main_n_40,
      \cen_register_reg[2]_1\ => video_main_n_70,
      \cen_register_reg[3]_0\(1) => p_0_in17_in,
      \cen_register_reg[3]_0\(0) => p_0_in16_in,
      \cen_register_reg[3]_1\ => video_main_n_71,
      charramu_en => charramu_en,
      charramu_en_reg_0 => \cen_register_reg_n_0_[0]\,
      clear => clear,
      \dtack2_n__0\ => \dtack2_n__0\,
      end_of_line_reg => video_main_n_56,
      end_of_line_reg_0 => video_main_n_105,
      end_of_line_reg_1 => end_of_line_reg_n_0,
      \horizontal_counter_reg[1]\ => video_main_n_68,
      i_DIN(14 downto 0) => gfx_video(14 downto 0),
      i_EMU_MCLK => i_EMU_MCLK,
      i_MRST_n => i_MRST_n,
      o_AXI_CPU_VBLANK_IRQ => o_AXI_CPU_VBLANK_IRQ,
      \o_CD_reg[10]\(10 downto 0) => CD(10 downto 0),
      o_DOUT0 => cpu_main_n_20,
      p_7_in => p_7_in,
      prev_cas_reg => video_main_n_59,
      prev_cas_reg_0 => video_main_n_91,
      start_of_frame_reg => video_main_n_34,
      start_of_frame_reg_0 => video_main_n_106,
      start_of_frame_reg_1 => start_of_frame_reg_n_0,
      \vertical_counter_reg[8]\(4) => VSYNC,
      \vertical_counter_reg[8]\(3) => video_main_n_36,
      \vertical_counter_reg[8]\(2) => video_main_n_37,
      \vertical_counter_reg[8]\(1) => video_main_n_38,
      \vertical_counter_reg[8]\(0) => video_main_n_39,
      vsync_dlyd => vsync_dlyd
    );
vsync_dlyd_reg: unisim.vcomponents.FDRE
     port map (
      C => i_EMU_MCLK,
      CE => \tilemapsr_main/B_PIXEL0\,
      D => VSYNC,
      Q => vsync_dlyd,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity termprj_top_gfx_top_0_0 is
  port (
    i_EMU_MCLK : in STD_LOGIC;
    i_EMU_TMDSCLK : in STD_LOGIC;
    i_MRST_n : in STD_LOGIC;
    i_AXI_CPU_ADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    o_AXI_CPU_DIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i_AXI_CPU_DOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    i_AXI_CPU_COMMAND : in STD_LOGIC_VECTOR ( 31 downto 0 );
    o_AXI_CPU_BUSY : out STD_LOGIC;
    o_AXI_CPU_VBLANK_IRQ : out STD_LOGIC;
    o_TMDS_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_TMDS_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_TMDSCLK_p : out STD_LOGIC;
    o_TMDSCLK_n : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of termprj_top_gfx_top_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of termprj_top_gfx_top_0_0 : entity is "termprj_top_gfx_top_0_0,gfx_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of termprj_top_gfx_top_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of termprj_top_gfx_top_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of termprj_top_gfx_top_0_0 : entity is "gfx_top,Vivado 2019.1";
end termprj_top_gfx_top_0_0;

architecture STRUCTURE of termprj_top_gfx_top_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of o_AXI_CPU_VBLANK_IRQ : signal is "xilinx.com:signal:interrupt:1.0 o_AXI_CPU_VBLANK_IRQ INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of o_AXI_CPU_VBLANK_IRQ : signal is "XIL_INTERFACENAME o_AXI_CPU_VBLANK_IRQ, SENSITIVITY LEVEL_HIGH, PortWidth 1";
begin
inst: entity work.termprj_top_gfx_top_0_0_gfx_top
     port map (
      i_AXI_CPU_ADDR(14 downto 0) => i_AXI_CPU_ADDR(14 downto 0),
      i_AXI_CPU_COMMAND(31 downto 0) => i_AXI_CPU_COMMAND(31 downto 0),
      i_AXI_CPU_DOUT(15 downto 0) => i_AXI_CPU_DOUT(15 downto 0),
      i_EMU_MCLK => i_EMU_MCLK,
      i_EMU_TMDSCLK => i_EMU_TMDSCLK,
      i_MRST_n => i_MRST_n,
      o_AXI_CPU_BUSY => o_AXI_CPU_BUSY,
      o_AXI_CPU_DIN(15 downto 0) => o_AXI_CPU_DIN(15 downto 0),
      o_AXI_CPU_VBLANK_IRQ => o_AXI_CPU_VBLANK_IRQ,
      o_TMDSCLK_n => o_TMDSCLK_n,
      o_TMDSCLK_p => o_TMDSCLK_p,
      o_TMDS_n(2 downto 0) => o_TMDS_n(2 downto 0),
      o_TMDS_p(2 downto 0) => o_TMDS_p(2 downto 0)
    );
end STRUCTURE;
