
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chgrp_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016a0 <.init>:
  4016a0:	stp	x29, x30, [sp, #-16]!
  4016a4:	mov	x29, sp
  4016a8:	bl	401b60 <__fxstatat@plt+0x60>
  4016ac:	ldp	x29, x30, [sp], #16
  4016b0:	ret

Disassembly of section .plt:

00000000004016c0 <mbrtowc@plt-0x20>:
  4016c0:	stp	x16, x30, [sp, #-16]!
  4016c4:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4016c8:	ldr	x17, [x16, #4088]
  4016cc:	add	x16, x16, #0xff8
  4016d0:	br	x17
  4016d4:	nop
  4016d8:	nop
  4016dc:	nop

00000000004016e0 <mbrtowc@plt>:
  4016e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4016e4:	ldr	x17, [x16]
  4016e8:	add	x16, x16, #0x0
  4016ec:	br	x17

00000000004016f0 <memcpy@plt>:
  4016f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4016f4:	ldr	x17, [x16, #8]
  4016f8:	add	x16, x16, #0x8
  4016fc:	br	x17

0000000000401700 <memmove@plt>:
  401700:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401704:	ldr	x17, [x16, #16]
  401708:	add	x16, x16, #0x10
  40170c:	br	x17

0000000000401710 <_exit@plt>:
  401710:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401714:	ldr	x17, [x16, #24]
  401718:	add	x16, x16, #0x18
  40171c:	br	x17

0000000000401720 <strtoul@plt>:
  401720:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401724:	ldr	x17, [x16, #32]
  401728:	add	x16, x16, #0x20
  40172c:	br	x17

0000000000401730 <strlen@plt>:
  401730:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401734:	ldr	x17, [x16, #40]
  401738:	add	x16, x16, #0x28
  40173c:	br	x17

0000000000401740 <exit@plt>:
  401740:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401744:	ldr	x17, [x16, #48]
  401748:	add	x16, x16, #0x30
  40174c:	br	x17

0000000000401750 <error@plt>:
  401750:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401754:	ldr	x17, [x16, #56]
  401758:	add	x16, x16, #0x38
  40175c:	br	x17

0000000000401760 <fchdir@plt>:
  401760:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401764:	ldr	x17, [x16, #64]
  401768:	add	x16, x16, #0x40
  40176c:	br	x17

0000000000401770 <getgrnam@plt>:
  401770:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401774:	ldr	x17, [x16, #72]
  401778:	add	x16, x16, #0x48
  40177c:	br	x17

0000000000401780 <__cxa_atexit@plt>:
  401780:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401784:	ldr	x17, [x16, #80]
  401788:	add	x16, x16, #0x50
  40178c:	br	x17

0000000000401790 <qsort@plt>:
  401790:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401794:	ldr	x17, [x16, #88]
  401798:	add	x16, x16, #0x58
  40179c:	br	x17

00000000004017a0 <endgrent@plt>:
  4017a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4017a4:	ldr	x17, [x16, #96]
  4017a8:	add	x16, x16, #0x60
  4017ac:	br	x17

00000000004017b0 <lseek@plt>:
  4017b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4017b4:	ldr	x17, [x16, #104]
  4017b8:	add	x16, x16, #0x68
  4017bc:	br	x17

00000000004017c0 <__fpending@plt>:
  4017c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4017c4:	ldr	x17, [x16, #112]
  4017c8:	add	x16, x16, #0x70
  4017cc:	br	x17

00000000004017d0 <stpcpy@plt>:
  4017d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4017d4:	ldr	x17, [x16, #120]
  4017d8:	add	x16, x16, #0x78
  4017dc:	br	x17

00000000004017e0 <fileno@plt>:
  4017e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4017e4:	ldr	x17, [x16, #128]
  4017e8:	add	x16, x16, #0x80
  4017ec:	br	x17

00000000004017f0 <fclose@plt>:
  4017f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4017f4:	ldr	x17, [x16, #136]
  4017f8:	add	x16, x16, #0x88
  4017fc:	br	x17

0000000000401800 <nl_langinfo@plt>:
  401800:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401804:	ldr	x17, [x16, #144]
  401808:	add	x16, x16, #0x90
  40180c:	br	x17

0000000000401810 <malloc@plt>:
  401810:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401814:	ldr	x17, [x16, #152]
  401818:	add	x16, x16, #0x98
  40181c:	br	x17

0000000000401820 <open@plt>:
  401820:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401824:	ldr	x17, [x16, #160]
  401828:	add	x16, x16, #0xa0
  40182c:	br	x17

0000000000401830 <strncmp@plt>:
  401830:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401834:	ldr	x17, [x16, #168]
  401838:	add	x16, x16, #0xa8
  40183c:	br	x17

0000000000401840 <bindtextdomain@plt>:
  401840:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401844:	ldr	x17, [x16, #176]
  401848:	add	x16, x16, #0xb0
  40184c:	br	x17

0000000000401850 <__libc_start_main@plt>:
  401850:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401854:	ldr	x17, [x16, #184]
  401858:	add	x16, x16, #0xb8
  40185c:	br	x17

0000000000401860 <__printf_chk@plt>:
  401860:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401864:	ldr	x17, [x16, #192]
  401868:	add	x16, x16, #0xc0
  40186c:	br	x17

0000000000401870 <fstatfs@plt>:
  401870:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401874:	ldr	x17, [x16, #200]
  401878:	add	x16, x16, #0xc8
  40187c:	br	x17

0000000000401880 <memset@plt>:
  401880:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401884:	ldr	x17, [x16, #208]
  401888:	add	x16, x16, #0xd0
  40188c:	br	x17

0000000000401890 <calloc@plt>:
  401890:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401894:	ldr	x17, [x16, #216]
  401898:	add	x16, x16, #0xd8
  40189c:	br	x17

00000000004018a0 <bcmp@plt>:
  4018a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4018a4:	ldr	x17, [x16, #224]
  4018a8:	add	x16, x16, #0xe0
  4018ac:	br	x17

00000000004018b0 <readdir@plt>:
  4018b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4018b4:	ldr	x17, [x16, #232]
  4018b8:	add	x16, x16, #0xe8
  4018bc:	br	x17

00000000004018c0 <realloc@plt>:
  4018c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4018c4:	ldr	x17, [x16, #240]
  4018c8:	add	x16, x16, #0xf0
  4018cc:	br	x17

00000000004018d0 <closedir@plt>:
  4018d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4018d4:	ldr	x17, [x16, #248]
  4018d8:	add	x16, x16, #0xf8
  4018dc:	br	x17

00000000004018e0 <close@plt>:
  4018e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4018e4:	ldr	x17, [x16, #256]
  4018e8:	add	x16, x16, #0x100
  4018ec:	br	x17

00000000004018f0 <strrchr@plt>:
  4018f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4018f4:	ldr	x17, [x16, #264]
  4018f8:	add	x16, x16, #0x108
  4018fc:	br	x17

0000000000401900 <__gmon_start__@plt>:
  401900:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401904:	ldr	x17, [x16, #272]
  401908:	add	x16, x16, #0x110
  40190c:	br	x17

0000000000401910 <fdopendir@plt>:
  401910:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401914:	ldr	x17, [x16, #280]
  401918:	add	x16, x16, #0x118
  40191c:	br	x17

0000000000401920 <abort@plt>:
  401920:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401924:	ldr	x17, [x16, #288]
  401928:	add	x16, x16, #0x120
  40192c:	br	x17

0000000000401930 <mbsinit@plt>:
  401930:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401934:	ldr	x17, [x16, #296]
  401938:	add	x16, x16, #0x128
  40193c:	br	x17

0000000000401940 <textdomain@plt>:
  401940:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401944:	ldr	x17, [x16, #304]
  401948:	add	x16, x16, #0x130
  40194c:	br	x17

0000000000401950 <getopt_long@plt>:
  401950:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401954:	ldr	x17, [x16, #312]
  401958:	add	x16, x16, #0x138
  40195c:	br	x17

0000000000401960 <__fprintf_chk@plt>:
  401960:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401964:	ldr	x17, [x16, #320]
  401968:	add	x16, x16, #0x140
  40196c:	br	x17

0000000000401970 <strcmp@plt>:
  401970:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401974:	ldr	x17, [x16, #328]
  401978:	add	x16, x16, #0x148
  40197c:	br	x17

0000000000401980 <getpwuid@plt>:
  401980:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401984:	ldr	x17, [x16, #336]
  401988:	add	x16, x16, #0x150
  40198c:	br	x17

0000000000401990 <__ctype_b_loc@plt>:
  401990:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401994:	ldr	x17, [x16, #344]
  401998:	add	x16, x16, #0x158
  40199c:	br	x17

00000000004019a0 <fseeko@plt>:
  4019a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4019a4:	ldr	x17, [x16, #352]
  4019a8:	add	x16, x16, #0x160
  4019ac:	br	x17

00000000004019b0 <free@plt>:
  4019b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4019b4:	ldr	x17, [x16, #360]
  4019b8:	add	x16, x16, #0x168
  4019bc:	br	x17

00000000004019c0 <__ctype_get_mb_cur_max@plt>:
  4019c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4019c4:	ldr	x17, [x16, #368]
  4019c8:	add	x16, x16, #0x170
  4019cc:	br	x17

00000000004019d0 <fchownat@plt>:
  4019d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4019d4:	ldr	x17, [x16, #376]
  4019d8:	add	x16, x16, #0x178
  4019dc:	br	x17

00000000004019e0 <strchr@plt>:
  4019e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4019e4:	ldr	x17, [x16, #384]
  4019e8:	add	x16, x16, #0x180
  4019ec:	br	x17

00000000004019f0 <fwrite@plt>:
  4019f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  4019f4:	ldr	x17, [x16, #392]
  4019f8:	add	x16, x16, #0x188
  4019fc:	br	x17

0000000000401a00 <fcntl@plt>:
  401a00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a04:	ldr	x17, [x16, #400]
  401a08:	add	x16, x16, #0x190
  401a0c:	br	x17

0000000000401a10 <fflush@plt>:
  401a10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a14:	ldr	x17, [x16, #408]
  401a18:	add	x16, x16, #0x198
  401a1c:	br	x17

0000000000401a20 <dirfd@plt>:
  401a20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a24:	ldr	x17, [x16, #416]
  401a28:	add	x16, x16, #0x1a0
  401a2c:	br	x17

0000000000401a30 <__lxstat@plt>:
  401a30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a34:	ldr	x17, [x16, #424]
  401a38:	add	x16, x16, #0x1a8
  401a3c:	br	x17

0000000000401a40 <__fxstat@plt>:
  401a40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a44:	ldr	x17, [x16, #432]
  401a48:	add	x16, x16, #0x1b0
  401a4c:	br	x17

0000000000401a50 <dcgettext@plt>:
  401a50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a54:	ldr	x17, [x16, #440]
  401a58:	add	x16, x16, #0x1b8
  401a5c:	br	x17

0000000000401a60 <fputs_unlocked@plt>:
  401a60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a64:	ldr	x17, [x16, #448]
  401a68:	add	x16, x16, #0x1c0
  401a6c:	br	x17

0000000000401a70 <__freading@plt>:
  401a70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a74:	ldr	x17, [x16, #456]
  401a78:	add	x16, x16, #0x1c8
  401a7c:	br	x17

0000000000401a80 <iswprint@plt>:
  401a80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a84:	ldr	x17, [x16, #464]
  401a88:	add	x16, x16, #0x1d0
  401a8c:	br	x17

0000000000401a90 <openat@plt>:
  401a90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401a94:	ldr	x17, [x16, #472]
  401a98:	add	x16, x16, #0x1d8
  401a9c:	br	x17

0000000000401aa0 <__assert_fail@plt>:
  401aa0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401aa4:	ldr	x17, [x16, #480]
  401aa8:	add	x16, x16, #0x1e0
  401aac:	br	x17

0000000000401ab0 <__errno_location@plt>:
  401ab0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401ab4:	ldr	x17, [x16, #488]
  401ab8:	add	x16, x16, #0x1e8
  401abc:	br	x17

0000000000401ac0 <__xstat@plt>:
  401ac0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401ac4:	ldr	x17, [x16, #496]
  401ac8:	add	x16, x16, #0x1f0
  401acc:	br	x17

0000000000401ad0 <getgrgid@plt>:
  401ad0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401ad4:	ldr	x17, [x16, #504]
  401ad8:	add	x16, x16, #0x1f8
  401adc:	br	x17

0000000000401ae0 <fchown@plt>:
  401ae0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401ae4:	ldr	x17, [x16, #512]
  401ae8:	add	x16, x16, #0x200
  401aec:	br	x17

0000000000401af0 <setlocale@plt>:
  401af0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401af4:	ldr	x17, [x16, #520]
  401af8:	add	x16, x16, #0x208
  401afc:	br	x17

0000000000401b00 <__fxstatat@plt>:
  401b00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a500>
  401b04:	ldr	x17, [x16, #528]
  401b08:	add	x16, x16, #0x210
  401b0c:	br	x17

Disassembly of section .text:

0000000000401b10 <.text>:
  401b10:	mov	x29, #0x0                   	// #0
  401b14:	mov	x30, #0x0                   	// #0
  401b18:	mov	x5, x0
  401b1c:	ldr	x1, [sp]
  401b20:	add	x2, sp, #0x8
  401b24:	mov	x6, sp
  401b28:	movz	x0, #0x0, lsl #48
  401b2c:	movk	x0, #0x0, lsl #32
  401b30:	movk	x0, #0x40, lsl #16
  401b34:	movk	x0, #0x1f24
  401b38:	movz	x3, #0x0, lsl #48
  401b3c:	movk	x3, #0x0, lsl #32
  401b40:	movk	x3, #0x40, lsl #16
  401b44:	movk	x3, #0x9ae0
  401b48:	movz	x4, #0x0, lsl #48
  401b4c:	movk	x4, #0x0, lsl #32
  401b50:	movk	x4, #0x40, lsl #16
  401b54:	movk	x4, #0x9b60
  401b58:	bl	401850 <__libc_start_main@plt>
  401b5c:	bl	401920 <abort@plt>
  401b60:	adrp	x0, 41b000 <__fxstatat@plt+0x19500>
  401b64:	ldr	x0, [x0, #4064]
  401b68:	cbz	x0, 401b70 <__fxstatat@plt+0x70>
  401b6c:	b	401900 <__gmon_start__@plt>
  401b70:	ret
  401b74:	nop
  401b78:	adrp	x0, 41c000 <__fxstatat@plt+0x1a500>
  401b7c:	add	x0, x0, #0x290
  401b80:	adrp	x1, 41c000 <__fxstatat@plt+0x1a500>
  401b84:	add	x1, x1, #0x290
  401b88:	cmp	x1, x0
  401b8c:	b.eq	401ba4 <__fxstatat@plt+0xa4>  // b.none
  401b90:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401b94:	ldr	x1, [x1, #2960]
  401b98:	cbz	x1, 401ba4 <__fxstatat@plt+0xa4>
  401b9c:	mov	x16, x1
  401ba0:	br	x16
  401ba4:	ret
  401ba8:	adrp	x0, 41c000 <__fxstatat@plt+0x1a500>
  401bac:	add	x0, x0, #0x290
  401bb0:	adrp	x1, 41c000 <__fxstatat@plt+0x1a500>
  401bb4:	add	x1, x1, #0x290
  401bb8:	sub	x1, x1, x0
  401bbc:	lsr	x2, x1, #63
  401bc0:	add	x1, x2, x1, asr #3
  401bc4:	cmp	xzr, x1, asr #1
  401bc8:	asr	x1, x1, #1
  401bcc:	b.eq	401be4 <__fxstatat@plt+0xe4>  // b.none
  401bd0:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  401bd4:	ldr	x2, [x2, #2968]
  401bd8:	cbz	x2, 401be4 <__fxstatat@plt+0xe4>
  401bdc:	mov	x16, x2
  401be0:	br	x16
  401be4:	ret
  401be8:	stp	x29, x30, [sp, #-32]!
  401bec:	mov	x29, sp
  401bf0:	str	x19, [sp, #16]
  401bf4:	adrp	x19, 41c000 <__fxstatat@plt+0x1a500>
  401bf8:	ldrb	w0, [x19, #704]
  401bfc:	cbnz	w0, 401c0c <__fxstatat@plt+0x10c>
  401c00:	bl	401b78 <__fxstatat@plt+0x78>
  401c04:	mov	w0, #0x1                   	// #1
  401c08:	strb	w0, [x19, #704]
  401c0c:	ldr	x19, [sp, #16]
  401c10:	ldp	x29, x30, [sp], #32
  401c14:	ret
  401c18:	b	401ba8 <__fxstatat@plt+0xa8>
  401c1c:	sub	sp, sp, #0xa0
  401c20:	stp	x20, x19, [sp, #144]
  401c24:	mov	w19, w0
  401c28:	stp	x29, x30, [sp, #112]
  401c2c:	stp	x22, x21, [sp, #128]
  401c30:	add	x29, sp, #0x70
  401c34:	cbnz	w0, 401ee8 <__fxstatat@plt+0x3e8>
  401c38:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401c3c:	add	x1, x1, #0xe0f
  401c40:	mov	w2, #0x5                   	// #5
  401c44:	mov	x0, xzr
  401c48:	bl	401a50 <dcgettext@plt>
  401c4c:	adrp	x20, 41c000 <__fxstatat@plt+0x1a500>
  401c50:	ldr	x2, [x20, #752]
  401c54:	mov	x1, x0
  401c58:	mov	w0, #0x1                   	// #1
  401c5c:	mov	x3, x2
  401c60:	bl	401860 <__printf_chk@plt>
  401c64:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401c68:	add	x1, x1, #0xe64
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	mov	x0, xzr
  401c74:	bl	401a50 <dcgettext@plt>
  401c78:	adrp	x22, 41c000 <__fxstatat@plt+0x1a500>
  401c7c:	ldr	x1, [x22, #688]
  401c80:	bl	401a60 <fputs_unlocked@plt>
  401c84:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401c88:	add	x1, x1, #0xed0
  401c8c:	mov	w2, #0x5                   	// #5
  401c90:	mov	x0, xzr
  401c94:	bl	401a50 <dcgettext@plt>
  401c98:	ldr	x1, [x22, #688]
  401c9c:	bl	401a60 <fputs_unlocked@plt>
  401ca0:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401ca4:	add	x1, x1, #0xf99
  401ca8:	mov	w2, #0x5                   	// #5
  401cac:	mov	x0, xzr
  401cb0:	bl	401a50 <dcgettext@plt>
  401cb4:	ldr	x1, [x22, #688]
  401cb8:	bl	401a60 <fputs_unlocked@plt>
  401cbc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401cc0:	add	x1, x1, #0x80
  401cc4:	mov	w2, #0x5                   	// #5
  401cc8:	mov	x0, xzr
  401ccc:	bl	401a50 <dcgettext@plt>
  401cd0:	ldr	x1, [x22, #688]
  401cd4:	bl	401a60 <fputs_unlocked@plt>
  401cd8:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401cdc:	add	x1, x1, #0xf7
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	mov	x0, xzr
  401ce8:	bl	401a50 <dcgettext@plt>
  401cec:	ldr	x1, [x22, #688]
  401cf0:	bl	401a60 <fputs_unlocked@plt>
  401cf4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401cf8:	add	x1, x1, #0x177
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	mov	x0, xzr
  401d04:	bl	401a50 <dcgettext@plt>
  401d08:	ldr	x1, [x22, #688]
  401d0c:	bl	401a60 <fputs_unlocked@plt>
  401d10:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401d14:	add	x1, x1, #0x1e1
  401d18:	mov	w2, #0x5                   	// #5
  401d1c:	mov	x0, xzr
  401d20:	bl	401a50 <dcgettext@plt>
  401d24:	ldr	x1, [x22, #688]
  401d28:	bl	401a60 <fputs_unlocked@plt>
  401d2c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401d30:	add	x1, x1, #0x228
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	mov	x0, xzr
  401d3c:	bl	401a50 <dcgettext@plt>
  401d40:	ldr	x1, [x22, #688]
  401d44:	bl	401a60 <fputs_unlocked@plt>
  401d48:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401d4c:	add	x1, x1, #0x3f9
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	mov	x0, xzr
  401d58:	bl	401a50 <dcgettext@plt>
  401d5c:	ldr	x1, [x22, #688]
  401d60:	bl	401a60 <fputs_unlocked@plt>
  401d64:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401d68:	add	x1, x1, #0x426
  401d6c:	mov	w2, #0x5                   	// #5
  401d70:	mov	x0, xzr
  401d74:	bl	401a50 <dcgettext@plt>
  401d78:	ldr	x1, [x22, #688]
  401d7c:	bl	401a60 <fputs_unlocked@plt>
  401d80:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401d84:	add	x1, x1, #0x45c
  401d88:	mov	w2, #0x5                   	// #5
  401d8c:	mov	x0, xzr
  401d90:	bl	401a50 <dcgettext@plt>
  401d94:	ldr	x2, [x20, #752]
  401d98:	mov	x1, x0
  401d9c:	mov	w0, #0x1                   	// #1
  401da0:	mov	x3, x2
  401da4:	bl	401860 <__printf_chk@plt>
  401da8:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  401dac:	add	x8, x8, #0xd78
  401db0:	ldp	q0, q1, [x8, #48]
  401db4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401db8:	adrp	x20, 40a000 <__fxstatat@plt+0x8500>
  401dbc:	add	x1, x1, #0x59f
  401dc0:	str	q0, [sp, #48]
  401dc4:	ldp	q2, q0, [x8, #80]
  401dc8:	mov	x21, sp
  401dcc:	add	x20, x20, #0x4e1
  401dd0:	stp	q1, q2, [sp, #64]
  401dd4:	ldr	q1, [x8]
  401dd8:	str	q0, [sp, #96]
  401ddc:	ldp	q0, q3, [x8, #16]
  401de0:	stp	q1, q0, [sp]
  401de4:	str	q3, [sp, #32]
  401de8:	mov	x0, x20
  401dec:	bl	401970 <strcmp@plt>
  401df0:	cbz	w0, 401dfc <__fxstatat@plt+0x2fc>
  401df4:	ldr	x1, [x21, #16]!
  401df8:	cbnz	x1, 401de8 <__fxstatat@plt+0x2e8>
  401dfc:	ldr	x8, [x21, #8]
  401e00:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401e04:	add	x1, x1, #0x5fe
  401e08:	mov	w2, #0x5                   	// #5
  401e0c:	cmp	x8, #0x0
  401e10:	mov	x0, xzr
  401e14:	csel	x21, x20, x8, eq  // eq = none
  401e18:	bl	401a50 <dcgettext@plt>
  401e1c:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  401e20:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  401e24:	mov	x1, x0
  401e28:	add	x2, x2, #0x502
  401e2c:	add	x3, x3, #0x615
  401e30:	mov	w0, #0x1                   	// #1
  401e34:	bl	401860 <__printf_chk@plt>
  401e38:	mov	w0, #0x5                   	// #5
  401e3c:	mov	x1, xzr
  401e40:	bl	401af0 <setlocale@plt>
  401e44:	cbz	x0, 401e78 <__fxstatat@plt+0x378>
  401e48:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401e4c:	add	x1, x1, #0x63d
  401e50:	mov	w2, #0x3                   	// #3
  401e54:	bl	401830 <strncmp@plt>
  401e58:	cbz	w0, 401e78 <__fxstatat@plt+0x378>
  401e5c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401e60:	add	x1, x1, #0x641
  401e64:	mov	w2, #0x5                   	// #5
  401e68:	mov	x0, xzr
  401e6c:	bl	401a50 <dcgettext@plt>
  401e70:	ldr	x1, [x22, #688]
  401e74:	bl	401a60 <fputs_unlocked@plt>
  401e78:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401e7c:	add	x1, x1, #0x688
  401e80:	mov	w2, #0x5                   	// #5
  401e84:	mov	x0, xzr
  401e88:	bl	401a50 <dcgettext@plt>
  401e8c:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  401e90:	mov	x1, x0
  401e94:	add	x2, x2, #0x615
  401e98:	mov	w0, #0x1                   	// #1
  401e9c:	mov	x3, x20
  401ea0:	bl	401860 <__printf_chk@plt>
  401ea4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401ea8:	add	x1, x1, #0x6a3
  401eac:	mov	w2, #0x5                   	// #5
  401eb0:	mov	x0, xzr
  401eb4:	bl	401a50 <dcgettext@plt>
  401eb8:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  401ebc:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  401ec0:	add	x8, x8, #0x3f8
  401ec4:	add	x9, x9, #0x5bb
  401ec8:	cmp	x21, x20
  401ecc:	mov	x1, x0
  401ed0:	csel	x3, x9, x8, eq  // eq = none
  401ed4:	mov	w0, #0x1                   	// #1
  401ed8:	mov	x2, x21
  401edc:	bl	401860 <__printf_chk@plt>
  401ee0:	mov	w0, w19
  401ee4:	bl	401740 <exit@plt>
  401ee8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  401eec:	ldr	x20, [x8, #664]
  401ef0:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401ef4:	add	x1, x1, #0xde8
  401ef8:	mov	w2, #0x5                   	// #5
  401efc:	mov	x0, xzr
  401f00:	bl	401a50 <dcgettext@plt>
  401f04:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  401f08:	ldr	x3, [x8, #752]
  401f0c:	mov	x2, x0
  401f10:	mov	w1, #0x1                   	// #1
  401f14:	mov	x0, x20
  401f18:	bl	401960 <__fprintf_chk@plt>
  401f1c:	mov	w0, w19
  401f20:	bl	401740 <exit@plt>
  401f24:	sub	sp, sp, #0x110
  401f28:	stp	x29, x30, [sp, #176]
  401f2c:	stp	x28, x27, [sp, #192]
  401f30:	stp	x26, x25, [sp, #208]
  401f34:	stp	x24, x23, [sp, #224]
  401f38:	stp	x22, x21, [sp, #240]
  401f3c:	stp	x20, x19, [sp, #256]
  401f40:	ldr	x8, [x1]
  401f44:	mov	w20, w0
  401f48:	add	x29, sp, #0xb0
  401f4c:	mov	x19, x1
  401f50:	mov	x0, x8
  401f54:	bl	4032b0 <__fxstatat@plt+0x17b0>
  401f58:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401f5c:	add	x1, x1, #0x3f8
  401f60:	mov	w0, #0x6                   	// #6
  401f64:	bl	401af0 <setlocale@plt>
  401f68:	adrp	x21, 40a000 <__fxstatat@plt+0x8500>
  401f6c:	add	x21, x21, #0x506
  401f70:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401f74:	add	x1, x1, #0x4e7
  401f78:	mov	x0, x21
  401f7c:	bl	401840 <bindtextdomain@plt>
  401f80:	mov	x0, x21
  401f84:	bl	401940 <textdomain@plt>
  401f88:	adrp	x0, 403000 <__fxstatat@plt+0x1500>
  401f8c:	add	x0, x0, #0x1a4
  401f90:	bl	409b68 <__fxstatat@plt+0x8068>
  401f94:	sub	x0, x29, #0x30
  401f98:	bl	4023d4 <__fxstatat@plt+0x8d4>
  401f9c:	adrp	x21, 40a000 <__fxstatat@plt+0x8500>
  401fa0:	adrp	x22, 409000 <__fxstatat@plt+0x7500>
  401fa4:	adrp	x27, 409000 <__fxstatat@plt+0x7500>
  401fa8:	adrp	x28, 409000 <__fxstatat@plt+0x7500>
  401fac:	mov	w23, wzr
  401fb0:	mov	w26, #0xffffffff            	// #-1
  401fb4:	mov	w8, #0x10                  	// #16
  401fb8:	add	x21, x21, #0x4f9
  401fbc:	add	x22, x22, #0xbd8
  401fc0:	add	x27, x27, #0xbcf
  401fc4:	adrp	x25, 41c000 <__fxstatat@plt+0x1a500>
  401fc8:	add	x28, x28, #0xba0
  401fcc:	mov	w0, w20
  401fd0:	mov	x1, x19
  401fd4:	mov	x2, x21
  401fd8:	mov	x3, x22
  401fdc:	mov	x4, xzr
  401fe0:	mov	w24, w8
  401fe4:	bl	401950 <getopt_long@plt>
  401fe8:	cmp	w0, #0x47
  401fec:	b.le	4020bc <__fxstatat@plt+0x5bc>
  401ff0:	sub	w8, w0, #0x48
  401ff4:	cmp	w8, #0x2e
  401ff8:	b.hi	402018 <__fxstatat@plt+0x518>  // b.pmore
  401ffc:	adr	x9, 401fcc <__fxstatat@plt+0x4cc>
  402000:	ldrb	w10, [x28, x8]
  402004:	add	x9, x9, x10, lsl #2
  402008:	mov	w8, #0x11                  	// #17
  40200c:	br	x9
  402010:	mov	w8, #0x2                   	// #2
  402014:	b	401fcc <__fxstatat@plt+0x4cc>
  402018:	sub	w8, w0, #0x100
  40201c:	cmp	w8, #0x3
  402020:	b.hi	4022dc <__fxstatat@plt+0x7dc>  // b.pmore
  402024:	adr	x9, 402034 <__fxstatat@plt+0x534>
  402028:	ldrb	w10, [x27, x8]
  40202c:	add	x9, x9, x10, lsl #2
  402030:	br	x9
  402034:	mov	w26, #0x1                   	// #1
  402038:	mov	w8, w24
  40203c:	b	401fcc <__fxstatat@plt+0x4cc>
  402040:	mov	w8, #0x1                   	// #1
  402044:	stur	w8, [x29, #-48]
  402048:	mov	w8, w24
  40204c:	b	401fcc <__fxstatat@plt+0x4cc>
  402050:	mov	w23, #0x1                   	// #1
  402054:	mov	w8, w24
  402058:	b	401fcc <__fxstatat@plt+0x4cc>
  40205c:	mov	w23, wzr
  402060:	mov	w8, w24
  402064:	b	401fcc <__fxstatat@plt+0x4cc>
  402068:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  40206c:	ldr	x8, [x8, #672]
  402070:	str	x8, [x25, #712]
  402074:	mov	w8, w24
  402078:	b	401fcc <__fxstatat@plt+0x4cc>
  40207c:	mov	w8, #0x1                   	// #1
  402080:	sturb	w8, [x29, #-44]
  402084:	mov	w8, w24
  402088:	b	401fcc <__fxstatat@plt+0x4cc>
  40208c:	mov	w8, #0x10                  	// #16
  402090:	b	401fcc <__fxstatat@plt+0x4cc>
  402094:	mov	w26, wzr
  402098:	mov	w8, w24
  40209c:	b	401fcc <__fxstatat@plt+0x4cc>
  4020a0:	mov	w8, #0x1                   	// #1
  4020a4:	sturb	w8, [x29, #-31]
  4020a8:	mov	w8, w24
  4020ac:	b	401fcc <__fxstatat@plt+0x4cc>
  4020b0:	stur	wzr, [x29, #-48]
  4020b4:	mov	w8, w24
  4020b8:	b	401fcc <__fxstatat@plt+0x4cc>
  4020bc:	cmn	w0, #0x1
  4020c0:	b.ne	402240 <__fxstatat@plt+0x740>  // b.any
  4020c4:	ldurb	w8, [x29, #-44]
  4020c8:	cbz	w8, 4020e0 <__fxstatat@plt+0x5e0>
  4020cc:	cmp	w24, #0x10
  4020d0:	b.ne	4020e4 <__fxstatat@plt+0x5e4>  // b.any
  4020d4:	cmp	w26, #0x1
  4020d8:	b.eq	40237c <__fxstatat@plt+0x87c>  // b.none
  4020dc:	mov	w26, wzr
  4020e0:	mov	w24, #0x10                  	// #16
  4020e4:	adrp	x22, 41c000 <__fxstatat@plt+0x1a500>
  4020e8:	ldr	x1, [x25, #712]
  4020ec:	ldrsw	x8, [x22, #680]
  4020f0:	cmp	w26, #0x0
  4020f4:	mov	w9, #0x1                   	// #1
  4020f8:	cset	w10, ne  // ne = any
  4020fc:	cmp	x1, #0x0
  402100:	sub	w11, w20, w8
  402104:	cinc	w9, w9, eq  // eq = none
  402108:	cmp	w11, w9
  40210c:	sturb	w10, [x29, #-32]
  402110:	b.lt	402298 <__fxstatat@plt+0x798>  // b.tstop
  402114:	cbz	x1, 402144 <__fxstatat@plt+0x644>
  402118:	mov	x2, sp
  40211c:	mov	w0, wzr
  402120:	bl	401ac0 <__xstat@plt>
  402124:	cbnz	w0, 4022e4 <__fxstatat@plt+0x7e4>
  402128:	ldr	w20, [sp, #28]
  40212c:	mov	w0, w20
  402130:	bl	40241c <__fxstatat@plt+0x91c>
  402134:	stur	x0, [x29, #-16]
  402138:	ldurb	w8, [x29, #-44]
  40213c:	cbnz	w8, 4021d8 <__fxstatat@plt+0x6d8>
  402140:	b	4021f4 <__fxstatat@plt+0x6f4>
  402144:	add	w9, w8, #0x1
  402148:	str	w9, [x22, #680]
  40214c:	ldr	x21, [x19, x8, lsl #3]
  402150:	ldrb	w8, [x21]
  402154:	cbz	w8, 402180 <__fxstatat@plt+0x680>
  402158:	mov	x0, x21
  40215c:	bl	405870 <__fxstatat@plt+0x3d70>
  402160:	stur	x0, [x29, #-16]
  402164:	ldrb	w8, [x21]
  402168:	cbz	w8, 402190 <__fxstatat@plt+0x690>
  40216c:	mov	x0, x21
  402170:	bl	401770 <getgrnam@plt>
  402174:	cbz	x0, 4021a0 <__fxstatat@plt+0x6a0>
  402178:	ldr	w20, [x0, #16]
  40217c:	b	4021cc <__fxstatat@plt+0x6cc>
  402180:	mov	x0, xzr
  402184:	stur	x0, [x29, #-16]
  402188:	ldrb	w8, [x21]
  40218c:	cbnz	w8, 40216c <__fxstatat@plt+0x66c>
  402190:	mov	w20, #0xffffffff            	// #-1
  402194:	ldurb	w8, [x29, #-44]
  402198:	cbnz	w8, 4021d8 <__fxstatat@plt+0x6d8>
  40219c:	b	4021f4 <__fxstatat@plt+0x6f4>
  4021a0:	adrp	x4, 40a000 <__fxstatat@plt+0x8500>
  4021a4:	add	x4, x4, #0x3f8
  4021a8:	mov	x3, sp
  4021ac:	mov	w2, #0xa                   	// #10
  4021b0:	mov	x0, x21
  4021b4:	mov	x1, xzr
  4021b8:	bl	405998 <__fxstatat@plt+0x3e98>
  4021bc:	cbnz	w0, 4023a0 <__fxstatat@plt+0x8a0>
  4021c0:	ldr	x20, [sp]
  4021c4:	lsr	x8, x20, #32
  4021c8:	cbnz	x8, 4023a0 <__fxstatat@plt+0x8a0>
  4021cc:	bl	4017a0 <endgrent@plt>
  4021d0:	ldurb	w8, [x29, #-44]
  4021d4:	cbz	w8, 4021f4 <__fxstatat@plt+0x6f4>
  4021d8:	eor	w8, w23, #0x1
  4021dc:	tbnz	w8, #0, 4021f4 <__fxstatat@plt+0x6f4>
  4021e0:	adrp	x0, 41c000 <__fxstatat@plt+0x1a500>
  4021e4:	add	x0, x0, #0x2d0
  4021e8:	bl	404df8 <__fxstatat@plt+0x32f8>
  4021ec:	stur	x0, [x29, #-40]
  4021f0:	cbz	x0, 40230c <__fxstatat@plt+0x80c>
  4021f4:	ldrsw	x8, [x22, #680]
  4021f8:	orr	w1, w24, #0x400
  4021fc:	sub	x6, x29, #0x30
  402200:	mov	w2, #0xffffffff            	// #-1
  402204:	add	x0, x19, x8, lsl #3
  402208:	mov	w4, #0xffffffff            	// #-1
  40220c:	mov	w5, #0xffffffff            	// #-1
  402210:	mov	w3, w20
  402214:	bl	4024a4 <__fxstatat@plt+0x9a4>
  402218:	ldp	x20, x19, [sp, #256]
  40221c:	ldp	x22, x21, [sp, #240]
  402220:	ldp	x24, x23, [sp, #224]
  402224:	ldp	x26, x25, [sp, #208]
  402228:	ldp	x28, x27, [sp, #192]
  40222c:	ldp	x29, x30, [sp, #176]
  402230:	mvn	w8, w0
  402234:	and	w0, w8, #0x1
  402238:	add	sp, sp, #0x110
  40223c:	ret
  402240:	cmn	w0, #0x3
  402244:	b.ne	402288 <__fxstatat@plt+0x788>  // b.any
  402248:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  40224c:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  402250:	ldr	x0, [x8, #688]
  402254:	ldr	x3, [x9, #552]
  402258:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  40225c:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  402260:	adrp	x4, 40a000 <__fxstatat@plt+0x8500>
  402264:	adrp	x5, 40a000 <__fxstatat@plt+0x8500>
  402268:	add	x1, x1, #0x4e1
  40226c:	add	x2, x2, #0x502
  402270:	add	x4, x4, #0x510
  402274:	add	x5, x5, #0x520
  402278:	mov	x6, xzr
  40227c:	bl	405464 <__fxstatat@plt+0x3964>
  402280:	mov	w0, wzr
  402284:	bl	401740 <exit@plt>
  402288:	cmn	w0, #0x2
  40228c:	b.ne	4022dc <__fxstatat@plt+0x7dc>  // b.any
  402290:	mov	w0, wzr
  402294:	bl	401c1c <__fxstatat@plt+0x11c>
  402298:	cmp	w8, w20
  40229c:	b.ge	402350 <__fxstatat@plt+0x850>  // b.tcont
  4022a0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4022a4:	add	x1, x1, #0x567
  4022a8:	mov	w2, #0x5                   	// #5
  4022ac:	mov	x0, xzr
  4022b0:	bl	401a50 <dcgettext@plt>
  4022b4:	sub	w8, w20, #0x1
  4022b8:	ldr	x8, [x19, w8, sxtw #3]
  4022bc:	mov	x19, x0
  4022c0:	mov	x0, x8
  4022c4:	bl	404de0 <__fxstatat@plt+0x32e0>
  4022c8:	mov	x3, x0
  4022cc:	mov	w0, wzr
  4022d0:	mov	w1, wzr
  4022d4:	mov	x2, x19
  4022d8:	bl	401750 <error@plt>
  4022dc:	mov	w0, #0x1                   	// #1
  4022e0:	bl	401c1c <__fxstatat@plt+0x11c>
  4022e4:	bl	401ab0 <__errno_location@plt>
  4022e8:	ldr	w19, [x0]
  4022ec:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4022f0:	add	x1, x1, #0x580
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	mov	x0, xzr
  4022fc:	bl	401a50 <dcgettext@plt>
  402300:	ldr	x1, [x25, #712]
  402304:	mov	x20, x0
  402308:	b	402334 <__fxstatat@plt+0x834>
  40230c:	bl	401ab0 <__errno_location@plt>
  402310:	ldr	w19, [x0]
  402314:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402318:	add	x1, x1, #0x580
  40231c:	mov	w2, #0x5                   	// #5
  402320:	mov	x0, xzr
  402324:	bl	401a50 <dcgettext@plt>
  402328:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  40232c:	mov	x20, x0
  402330:	add	x1, x1, #0xb3d
  402334:	mov	w0, #0x4                   	// #4
  402338:	bl	40497c <__fxstatat@plt+0x2e7c>
  40233c:	mov	x3, x0
  402340:	mov	w0, #0x1                   	// #1
  402344:	mov	w1, w19
  402348:	mov	x2, x20
  40234c:	bl	401750 <error@plt>
  402350:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402354:	add	x1, x1, #0x557
  402358:	mov	w2, #0x5                   	// #5
  40235c:	mov	x0, xzr
  402360:	bl	401a50 <dcgettext@plt>
  402364:	mov	x2, x0
  402368:	mov	w0, wzr
  40236c:	mov	w1, wzr
  402370:	bl	401750 <error@plt>
  402374:	mov	w0, #0x1                   	// #1
  402378:	bl	401c1c <__fxstatat@plt+0x11c>
  40237c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402380:	add	x1, x1, #0x52d
  402384:	mov	w2, #0x5                   	// #5
  402388:	mov	x0, xzr
  40238c:	bl	401a50 <dcgettext@plt>
  402390:	mov	x2, x0
  402394:	mov	w0, #0x1                   	// #1
  402398:	mov	w1, wzr
  40239c:	bl	401750 <error@plt>
  4023a0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4023a4:	add	x1, x1, #0x72a
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	mov	x0, xzr
  4023b0:	bl	401a50 <dcgettext@plt>
  4023b4:	mov	x19, x0
  4023b8:	mov	x0, x21
  4023bc:	bl	404de0 <__fxstatat@plt+0x32e0>
  4023c0:	mov	x3, x0
  4023c4:	mov	w0, #0x1                   	// #1
  4023c8:	mov	w1, wzr
  4023cc:	mov	x2, x19
  4023d0:	bl	401750 <error@plt>
  4023d4:	mov	w8, #0x2                   	// #2
  4023d8:	mov	w9, #0x1                   	// #1
  4023dc:	str	xzr, [x0, #8]
  4023e0:	strb	wzr, [x0, #4]
  4023e4:	str	w8, [x0]
  4023e8:	strh	w9, [x0, #16]
  4023ec:	stp	xzr, xzr, [x0, #24]
  4023f0:	ret
  4023f4:	stp	x29, x30, [sp, #-32]!
  4023f8:	str	x19, [sp, #16]
  4023fc:	mov	x19, x0
  402400:	ldr	x0, [x0, #24]
  402404:	mov	x29, sp
  402408:	bl	4019b0 <free@plt>
  40240c:	ldr	x0, [x19, #32]
  402410:	ldr	x19, [sp, #16]
  402414:	ldp	x29, x30, [sp], #32
  402418:	b	4019b0 <free@plt>
  40241c:	sub	sp, sp, #0x40
  402420:	stp	x29, x30, [sp, #32]
  402424:	str	x19, [sp, #48]
  402428:	add	x29, sp, #0x20
  40242c:	mov	w19, w0
  402430:	bl	401ad0 <getgrgid@plt>
  402434:	cbz	x0, 402440 <__fxstatat@plt+0x940>
  402438:	ldr	x0, [x0]
  40243c:	b	40244c <__fxstatat@plt+0x94c>
  402440:	mov	w0, w19
  402444:	add	x1, sp, #0x8
  402448:	bl	403278 <__fxstatat@plt+0x1778>
  40244c:	bl	405870 <__fxstatat@plt+0x3d70>
  402450:	ldr	x19, [sp, #48]
  402454:	ldp	x29, x30, [sp, #32]
  402458:	add	sp, sp, #0x40
  40245c:	ret
  402460:	sub	sp, sp, #0x40
  402464:	stp	x29, x30, [sp, #32]
  402468:	str	x19, [sp, #48]
  40246c:	add	x29, sp, #0x20
  402470:	mov	w19, w0
  402474:	bl	401980 <getpwuid@plt>
  402478:	cbz	x0, 402484 <__fxstatat@plt+0x984>
  40247c:	ldr	x0, [x0]
  402480:	b	402490 <__fxstatat@plt+0x990>
  402484:	mov	w0, w19
  402488:	add	x1, sp, #0x8
  40248c:	bl	403278 <__fxstatat@plt+0x1778>
  402490:	bl	405870 <__fxstatat@plt+0x3d70>
  402494:	ldr	x19, [sp, #48]
  402498:	ldp	x29, x30, [sp, #32]
  40249c:	add	sp, sp, #0x40
  4024a0:	ret
  4024a4:	sub	sp, sp, #0x1a0
  4024a8:	and	w8, w5, w4
  4024ac:	stp	x22, x21, [sp, #384]
  4024b0:	stp	x20, x19, [sp, #400]
  4024b4:	mov	x19, x6
  4024b8:	mov	w21, w4
  4024bc:	cmn	w8, #0x1
  4024c0:	stp	x29, x30, [sp, #320]
  4024c4:	stp	x28, x27, [sp, #336]
  4024c8:	stp	x26, x25, [sp, #352]
  4024cc:	stp	x24, x23, [sp, #368]
  4024d0:	add	x29, sp, #0x140
  4024d4:	str	w3, [sp, #28]
  4024d8:	stp	w2, w5, [sp, #36]
  4024dc:	str	w8, [sp, #44]
  4024e0:	b.ne	4024ec <__fxstatat@plt+0x9ec>  // b.any
  4024e4:	ldrb	w8, [x19, #16]
  4024e8:	cbz	w8, 4030cc <__fxstatat@plt+0x15cc>
  4024ec:	mov	w8, wzr
  4024f0:	orr	w1, w8, w1
  4024f4:	mov	x2, xzr
  4024f8:	bl	40590c <__fxstatat@plt+0x3e0c>
  4024fc:	mov	x22, x0
  402500:	bl	406720 <__fxstatat@plt+0x4c20>
  402504:	cbz	x0, 40302c <__fxstatat@plt+0x152c>
  402508:	ldr	w10, [sp, #36]
  40250c:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  402510:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  402514:	add	x8, x8, #0x8f9
  402518:	add	x9, x9, #0x912
  40251c:	cmn	w10, #0x1
  402520:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402524:	mov	x26, x0
  402528:	add	x23, x23, #0x73c
  40252c:	csel	x8, x9, x8, eq  // eq = none
  402530:	mov	w25, #0x1                   	// #1
  402534:	str	x8, [sp]
  402538:	str	x22, [sp, #16]
  40253c:	str	w21, [sp, #32]
  402540:	b	4025ac <__fxstatat@plt+0xaac>
  402544:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402548:	mov	w2, #0x5                   	// #5
  40254c:	mov	x0, xzr
  402550:	add	x1, x1, #0x927
  402554:	bl	401a50 <dcgettext@plt>
  402558:	ldr	x1, [sp, #48]
  40255c:	mov	x20, x0
  402560:	mov	w0, #0x4                   	// #4
  402564:	bl	40497c <__fxstatat@plt+0x2e7c>
  402568:	mov	x2, x0
  40256c:	mov	w0, #0x1                   	// #1
  402570:	mov	x1, x20
  402574:	bl	401860 <__printf_chk@plt>
  402578:	mov	x0, x24
  40257c:	bl	4019b0 <free@plt>
  402580:	mov	x0, x23
  402584:	bl	4019b0 <free@plt>
  402588:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  40258c:	add	x23, x23, #0x73c
  402590:	ldrb	w8, [x19, #4]
  402594:	cbz	w8, 402674 <__fxstatat@plt+0xb74>
  402598:	mov	x0, x22
  40259c:	and	w25, w25, w28
  4025a0:	bl	406720 <__fxstatat@plt+0x4c20>
  4025a4:	mov	x26, x0
  4025a8:	cbz	x0, 403030 <__fxstatat@plt+0x1530>
  4025ac:	ldrh	w8, [x26, #108]
  4025b0:	ldp	x27, x28, [x26, #48]
  4025b4:	sub	w8, w8, #0x1
  4025b8:	cmp	w8, #0x9
  4025bc:	b.hi	402760 <__fxstatat@plt+0xc60>  // b.pmore
  4025c0:	adr	x9, 4025d0 <__fxstatat@plt+0xad0>
  4025c4:	ldrb	w10, [x23, x8]
  4025c8:	add	x9, x9, x10, lsl #2
  4025cc:	br	x9
  4025d0:	ldrb	w8, [x19, #4]
  4025d4:	cbz	w8, 402760 <__fxstatat@plt+0xc60>
  4025d8:	ldr	x8, [x19, #8]
  4025dc:	cbz	x8, 4028b0 <__fxstatat@plt+0xdb0>
  4025e0:	ldr	x9, [x26, #128]
  4025e4:	ldr	x10, [x8]
  4025e8:	cmp	x9, x10
  4025ec:	b.ne	4028b0 <__fxstatat@plt+0xdb0>  // b.any
  4025f0:	ldr	x9, [x26, #120]
  4025f4:	ldr	x8, [x8, #8]
  4025f8:	cmp	x9, x8
  4025fc:	b.ne	4028b0 <__fxstatat@plt+0xdb0>  // b.any
  402600:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402604:	add	x23, x23, #0xb3d
  402608:	mov	x0, x28
  40260c:	mov	x1, x23
  402610:	bl	401970 <strcmp@plt>
  402614:	mov	w2, #0x5                   	// #5
  402618:	cbz	w0, 402ce4 <__fxstatat@plt+0x11e4>
  40261c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402620:	mov	x0, xzr
  402624:	add	x1, x1, #0x794
  402628:	bl	401a50 <dcgettext@plt>
  40262c:	mov	x20, x0
  402630:	mov	w1, #0x4                   	// #4
  402634:	mov	w0, wzr
  402638:	mov	x2, x28
  40263c:	bl	4048e4 <__fxstatat@plt+0x2de4>
  402640:	mov	x21, x0
  402644:	mov	w0, #0x1                   	// #1
  402648:	mov	w1, #0x4                   	// #4
  40264c:	mov	x2, x23
  402650:	bl	4048e4 <__fxstatat@plt+0x2de4>
  402654:	mov	x3, x21
  402658:	ldr	w21, [sp, #32]
  40265c:	mov	x4, x0
  402660:	mov	w0, wzr
  402664:	mov	w1, wzr
  402668:	mov	x2, x20
  40266c:	bl	401750 <error@plt>
  402670:	b	402d18 <__fxstatat@plt+0x1218>
  402674:	mov	w2, #0x4                   	// #4
  402678:	mov	x0, x22
  40267c:	mov	x1, x26
  402680:	bl	407bec <__fxstatat@plt+0x60ec>
  402684:	b	402598 <__fxstatat@plt+0xa98>
  402688:	ldrb	w8, [x19, #17]
  40268c:	str	x28, [sp, #48]
  402690:	cbnz	w8, 402890 <__fxstatat@plt+0xd90>
  402694:	ldr	w20, [x26, #64]
  402698:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  40269c:	mov	w2, #0x5                   	// #5
  4026a0:	mov	x0, xzr
  4026a4:	add	x1, x1, #0x810
  4026a8:	b	4026dc <__fxstatat@plt+0xbdc>
  4026ac:	ldr	x8, [x26, #88]
  4026b0:	cbnz	x8, 4026bc <__fxstatat@plt+0xbbc>
  4026b4:	ldr	x8, [x26, #32]
  4026b8:	cbz	x8, 402a58 <__fxstatat@plt+0xf58>
  4026bc:	ldrb	w8, [x19, #17]
  4026c0:	str	x28, [sp, #48]
  4026c4:	cbnz	w8, 402890 <__fxstatat@plt+0xd90>
  4026c8:	ldr	w20, [x26, #64]
  4026cc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4026d0:	mov	w2, #0x5                   	// #5
  4026d4:	mov	x0, xzr
  4026d8:	add	x1, x1, #0x7ff
  4026dc:	bl	401a50 <dcgettext@plt>
  4026e0:	mov	x21, x0
  4026e4:	mov	w0, #0x4                   	// #4
  4026e8:	mov	x1, x28
  4026ec:	bl	40497c <__fxstatat@plt+0x2e7c>
  4026f0:	mov	x2, x21
  4026f4:	ldr	w21, [sp, #32]
  4026f8:	mov	x3, x0
  4026fc:	mov	w0, wzr
  402700:	mov	w1, w20
  402704:	b	40288c <__fxstatat@plt+0xd8c>
  402708:	mov	x0, x22
  40270c:	mov	x1, x26
  402710:	bl	40595c <__fxstatat@plt+0x3e5c>
  402714:	tbz	w0, #0, 402760 <__fxstatat@plt+0xc60>
  402718:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  40271c:	mov	w2, #0x5                   	// #5
  402720:	mov	x0, xzr
  402724:	add	x1, x1, #0x829
  402728:	bl	401a50 <dcgettext@plt>
  40272c:	mov	x20, x0
  402730:	mov	w1, #0x3                   	// #3
  402734:	mov	w0, wzr
  402738:	mov	x2, x28
  40273c:	bl	404ba0 <__fxstatat@plt+0x30a0>
  402740:	mov	x3, x0
  402744:	mov	w0, wzr
  402748:	mov	w1, wzr
  40274c:	mov	x2, x20
  402750:	bl	401750 <error@plt>
  402754:	b	402d5c <__fxstatat@plt+0x125c>
  402758:	ldrb	w8, [x19, #4]
  40275c:	cbz	w8, 4028b0 <__fxstatat@plt+0xdb0>
  402760:	ldr	w8, [sp, #44]
  402764:	cmn	w8, #0x1
  402768:	b.ne	402780 <__fxstatat@plt+0xc80>  // b.any
  40276c:	ldr	w8, [x19]
  402770:	cmp	w8, #0x2
  402774:	b.ne	402780 <__fxstatat@plt+0xc80>  // b.any
  402778:	ldr	x8, [x19, #8]
  40277c:	cbz	x8, 402990 <__fxstatat@plt+0xe90>
  402780:	ldrb	w8, [x19, #16]
  402784:	add	x24, x26, #0x78
  402788:	cbz	w8, 40282c <__fxstatat@plt+0xd2c>
  40278c:	ldr	w8, [x26, #136]
  402790:	and	w8, w8, #0xf000
  402794:	cmp	w8, #0xa, lsl #12
  402798:	b.ne	40282c <__fxstatat@plt+0xd2c>  // b.any
  40279c:	ldr	w1, [x22, #44]
  4027a0:	add	x3, sp, #0x38
  4027a4:	mov	w0, wzr
  4027a8:	mov	x2, x27
  4027ac:	mov	w4, wzr
  4027b0:	add	x24, sp, #0x38
  4027b4:	bl	401b00 <__fxstatat@plt>
  4027b8:	cbz	w0, 40282c <__fxstatat@plt+0xd2c>
  4027bc:	ldrb	w8, [x19, #17]
  4027c0:	str	x28, [sp, #48]
  4027c4:	cbnz	w8, 40280c <__fxstatat@plt+0xd0c>
  4027c8:	bl	401ab0 <__errno_location@plt>
  4027cc:	ldr	w20, [x0]
  4027d0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4027d4:	mov	w2, #0x5                   	// #5
  4027d8:	mov	x0, xzr
  4027dc:	add	x1, x1, #0x8e3
  4027e0:	bl	401a50 <dcgettext@plt>
  4027e4:	mov	x21, x0
  4027e8:	mov	w0, #0x4                   	// #4
  4027ec:	mov	x1, x28
  4027f0:	bl	40497c <__fxstatat@plt+0x2e7c>
  4027f4:	mov	x2, x21
  4027f8:	ldr	w21, [sp, #32]
  4027fc:	mov	x3, x0
  402800:	mov	w0, wzr
  402804:	mov	w1, w20
  402808:	bl	401750 <error@plt>
  40280c:	mov	w28, wzr
  402810:	mov	w8, #0x1                   	// #1
  402814:	add	x24, sp, #0x38
  402818:	mov	w9, #0x1                   	// #1
  40281c:	ldr	w10, [x19]
  402820:	cmp	w10, #0x2
  402824:	b.eq	402590 <__fxstatat@plt+0xa90>  // b.none
  402828:	b	402dc4 <__fxstatat@plt+0x12c4>
  40282c:	cmn	w21, #0x1
  402830:	b.eq	4028b8 <__fxstatat@plt+0xdb8>  // b.none
  402834:	ldr	w9, [x24, #24]
  402838:	ldr	w10, [sp, #40]
  40283c:	cmp	w9, w21
  402840:	cset	w8, eq  // eq = none
  402844:	cmn	w10, #0x1
  402848:	b.eq	4028d4 <__fxstatat@plt+0xdd4>  // b.none
  40284c:	cmp	w9, w21
  402850:	b.eq	4028c4 <__fxstatat@plt+0xdc4>  // b.none
  402854:	b	4028d4 <__fxstatat@plt+0xdd4>
  402858:	ldrb	w8, [x19, #17]
  40285c:	str	x28, [sp, #48]
  402860:	cbnz	w8, 402890 <__fxstatat@plt+0xd90>
  402864:	ldr	w20, [x26, #64]
  402868:	mov	w1, #0x3                   	// #3
  40286c:	mov	w0, wzr
  402870:	mov	x2, x28
  402874:	bl	404ba0 <__fxstatat@plt+0x30a0>
  402878:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  40287c:	mov	x3, x0
  402880:	mov	w0, wzr
  402884:	mov	w1, w20
  402888:	add	x2, x2, #0x739
  40288c:	bl	401750 <error@plt>
  402890:	mov	x24, xzr
  402894:	mov	w28, wzr
  402898:	mov	w8, #0x1                   	// #1
  40289c:	mov	w9, #0x1                   	// #1
  4028a0:	ldr	w10, [x19]
  4028a4:	cmp	w10, #0x2
  4028a8:	b.eq	402590 <__fxstatat@plt+0xa90>  // b.none
  4028ac:	b	402dc4 <__fxstatat@plt+0x12c4>
  4028b0:	mov	w28, #0x1                   	// #1
  4028b4:	b	402598 <__fxstatat@plt+0xa98>
  4028b8:	ldr	w8, [sp, #40]
  4028bc:	cmn	w8, #0x1
  4028c0:	b.eq	40299c <__fxstatat@plt+0xe9c>  // b.none
  4028c4:	ldr	w8, [x24, #28]
  4028c8:	ldr	w9, [sp, #40]
  4028cc:	cmp	w8, w9
  4028d0:	cset	w8, eq  // eq = none
  4028d4:	ldrh	w9, [x26, #108]
  4028d8:	cmp	w9, #0x6
  4028dc:	b.hi	4029ac <__fxstatat@plt+0xeac>  // b.pmore
  4028e0:	mov	w10, #0x1                   	// #1
  4028e4:	lsl	w9, w10, w9
  4028e8:	mov	w10, #0x56                  	// #86
  4028ec:	tst	w9, w10
  4028f0:	b.eq	4029ac <__fxstatat@plt+0xeac>  // b.none
  4028f4:	ldr	x9, [x19, #8]
  4028f8:	cbz	x9, 4029ac <__fxstatat@plt+0xeac>
  4028fc:	ldr	x10, [x24, #8]
  402900:	ldr	x11, [x9]
  402904:	cmp	x10, x11
  402908:	b.ne	4029ac <__fxstatat@plt+0xeac>  // b.any
  40290c:	ldr	x10, [x24]
  402910:	ldr	x9, [x9, #8]
  402914:	cmp	x10, x9
  402918:	b.ne	4029ac <__fxstatat@plt+0xeac>  // b.any
  40291c:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402920:	add	x23, x23, #0xb3d
  402924:	mov	x0, x28
  402928:	mov	x1, x23
  40292c:	bl	401970 <strcmp@plt>
  402930:	mov	w2, #0x5                   	// #5
  402934:	cbz	w0, 402acc <__fxstatat@plt+0xfcc>
  402938:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  40293c:	mov	x0, xzr
  402940:	add	x1, x1, #0x794
  402944:	bl	401a50 <dcgettext@plt>
  402948:	mov	x20, x0
  40294c:	mov	w1, #0x4                   	// #4
  402950:	mov	w0, wzr
  402954:	mov	x2, x28
  402958:	bl	4048e4 <__fxstatat@plt+0x2de4>
  40295c:	mov	x21, x0
  402960:	mov	w0, #0x1                   	// #1
  402964:	mov	w1, #0x4                   	// #4
  402968:	mov	x2, x23
  40296c:	bl	4048e4 <__fxstatat@plt+0x2de4>
  402970:	mov	x3, x21
  402974:	ldr	w21, [sp, #32]
  402978:	mov	x4, x0
  40297c:	mov	w0, wzr
  402980:	mov	w1, wzr
  402984:	mov	x2, x20
  402988:	bl	401750 <error@plt>
  40298c:	b	402b00 <__fxstatat@plt+0x1000>
  402990:	ldrb	w8, [x19, #16]
  402994:	add	x24, x26, #0x78
  402998:	cbnz	w8, 40278c <__fxstatat@plt+0xc8c>
  40299c:	mov	w8, #0x1                   	// #1
  4029a0:	ldrh	w9, [x26, #108]
  4029a4:	cmp	w9, #0x6
  4029a8:	b.ls	4028e0 <__fxstatat@plt+0xde0>  // b.plast
  4029ac:	str	x28, [sp, #48]
  4029b0:	cbz	w8, 4029ec <__fxstatat@plt+0xeec>
  4029b4:	ldrb	w8, [x19, #16]
  4029b8:	ldr	w23, [x22, #44]
  4029bc:	cbz	w8, 402a08 <__fxstatat@plt+0xf08>
  4029c0:	ldr	w8, [sp, #44]
  4029c4:	cmn	w8, #0x1
  4029c8:	b.eq	402b80 <__fxstatat@plt+0x1080>  // b.none
  4029cc:	ldr	w8, [x24, #16]
  4029d0:	and	w8, w8, #0xf000
  4029d4:	cmp	w8, #0x8, lsl #12
  4029d8:	b.eq	402a68 <__fxstatat@plt+0xf68>  // b.none
  4029dc:	cmp	w8, #0x4, lsl #12
  4029e0:	b.ne	402b80 <__fxstatat@plt+0x1080>  // b.any
  4029e4:	mov	w20, #0x4900                	// #18688
  4029e8:	b	402a6c <__fxstatat@plt+0xf6c>
  4029ec:	mov	w8, #0x1                   	// #1
  4029f0:	mov	w9, #0x1                   	// #1
  4029f4:	mov	w28, #0x1                   	// #1
  4029f8:	ldr	w10, [x19]
  4029fc:	cmp	w10, #0x2
  402a00:	b.eq	402590 <__fxstatat@plt+0xa90>  // b.none
  402a04:	b	402dc4 <__fxstatat@plt+0x12c4>
  402a08:	ldr	w2, [sp, #36]
  402a0c:	ldr	w3, [sp, #28]
  402a10:	mov	w4, #0x100                 	// #256
  402a14:	mov	w0, w23
  402a18:	mov	x1, x27
  402a1c:	bl	4019d0 <fchownat@plt>
  402a20:	cbz	w0, 402da4 <__fxstatat@plt+0x12a4>
  402a24:	bl	401ab0 <__errno_location@plt>
  402a28:	ldr	w8, [x0]
  402a2c:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402a30:	add	x23, x23, #0x73c
  402a34:	cmp	w8, #0x5f
  402a38:	b.ne	402ba8 <__fxstatat@plt+0x10a8>  // b.any
  402a3c:	mov	w8, wzr
  402a40:	mov	w9, wzr
  402a44:	mov	w28, #0x1                   	// #1
  402a48:	ldr	w10, [x19]
  402a4c:	cmp	w10, #0x2
  402a50:	b.eq	402590 <__fxstatat@plt+0xa90>  // b.none
  402a54:	b	402dc4 <__fxstatat@plt+0x12c4>
  402a58:	mov	w28, #0x1                   	// #1
  402a5c:	str	x28, [x26, #32]
  402a60:	mov	w2, #0x1                   	// #1
  402a64:	b	402678 <__fxstatat@plt+0xb78>
  402a68:	mov	w20, #0x900                 	// #2304
  402a6c:	mov	w0, w23
  402a70:	mov	x1, x27
  402a74:	mov	w2, w20
  402a78:	bl	401a90 <openat@plt>
  402a7c:	mov	w21, w0
  402a80:	tbnz	w0, #31, 402b30 <__fxstatat@plt+0x1030>
  402a84:	sub	x2, x29, #0x88
  402a88:	mov	w0, wzr
  402a8c:	mov	w1, w21
  402a90:	bl	401a40 <__fxstat@plt>
  402a94:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402a98:	add	x23, x23, #0x73c
  402a9c:	cbz	w0, 402c28 <__fxstatat@plt+0x1128>
  402aa0:	bl	401ab0 <__errno_location@plt>
  402aa4:	ldr	w22, [x0]
  402aa8:	mov	x20, x0
  402aac:	mov	w0, w21
  402ab0:	bl	4018e0 <close@plt>
  402ab4:	str	w22, [x20]
  402ab8:	ldr	x22, [sp, #16]
  402abc:	ldr	w21, [sp, #32]
  402ac0:	ldrb	w8, [x19, #17]
  402ac4:	cbnz	w8, 402bf0 <__fxstatat@plt+0x10f0>
  402ac8:	b	402bb0 <__fxstatat@plt+0x10b0>
  402acc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402ad0:	mov	x0, xzr
  402ad4:	add	x1, x1, #0x767
  402ad8:	bl	401a50 <dcgettext@plt>
  402adc:	mov	x20, x0
  402ae0:	mov	w0, #0x4                   	// #4
  402ae4:	mov	x1, x28
  402ae8:	bl	40497c <__fxstatat@plt+0x2e7c>
  402aec:	mov	x3, x0
  402af0:	mov	w0, wzr
  402af4:	mov	w1, wzr
  402af8:	mov	x2, x20
  402afc:	bl	401750 <error@plt>
  402b00:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402b04:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402b08:	mov	w2, #0x5                   	// #5
  402b0c:	mov	x0, xzr
  402b10:	add	x1, x1, #0x7ce
  402b14:	add	x23, x23, #0x73c
  402b18:	bl	401a50 <dcgettext@plt>
  402b1c:	mov	x2, x0
  402b20:	mov	w0, wzr
  402b24:	mov	w1, wzr
  402b28:	bl	401750 <error@plt>
  402b2c:	b	402d5c <__fxstatat@plt+0x125c>
  402b30:	bl	401ab0 <__errno_location@plt>
  402b34:	ldr	w8, [x0]
  402b38:	ldr	w21, [sp, #32]
  402b3c:	cmp	w8, #0xd
  402b40:	b.ne	402d88 <__fxstatat@plt+0x1288>  // b.any
  402b44:	ldr	w8, [x24, #16]
  402b48:	and	w8, w8, #0xf000
  402b4c:	cmp	w8, #0x8, lsl #12
  402b50:	b.ne	402b80 <__fxstatat@plt+0x1080>  // b.any
  402b54:	mov	x22, x0
  402b58:	orr	w2, w20, #0x1
  402b5c:	mov	w0, w23
  402b60:	mov	x1, x27
  402b64:	bl	401a90 <openat@plt>
  402b68:	mov	w21, w0
  402b6c:	tbz	w0, #31, 402a84 <__fxstatat@plt+0xf84>
  402b70:	ldr	w8, [x22]
  402b74:	ldr	w21, [sp, #32]
  402b78:	cmp	w8, #0xd
  402b7c:	b.ne	402d88 <__fxstatat@plt+0x1288>  // b.any
  402b80:	ldr	x22, [sp, #16]
  402b84:	ldr	w2, [sp, #36]
  402b88:	ldr	w3, [sp, #28]
  402b8c:	mov	x1, x27
  402b90:	ldr	w0, [x22, #44]
  402b94:	mov	w4, wzr
  402b98:	bl	4019d0 <fchownat@plt>
  402b9c:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402ba0:	add	x23, x23, #0x73c
  402ba4:	cbz	w0, 402c0c <__fxstatat@plt+0x110c>
  402ba8:	ldrb	w8, [x19, #17]
  402bac:	cbnz	w8, 402bf0 <__fxstatat@plt+0x10f0>
  402bb0:	bl	401ab0 <__errno_location@plt>
  402bb4:	ldr	x1, [sp]
  402bb8:	ldr	w20, [x0]
  402bbc:	mov	w2, #0x5                   	// #5
  402bc0:	mov	x0, xzr
  402bc4:	bl	401a50 <dcgettext@plt>
  402bc8:	mov	x21, x0
  402bcc:	mov	w0, #0x4                   	// #4
  402bd0:	mov	x1, x28
  402bd4:	bl	40497c <__fxstatat@plt+0x2e7c>
  402bd8:	mov	x2, x21
  402bdc:	ldr	w21, [sp, #32]
  402be0:	mov	x3, x0
  402be4:	mov	w0, wzr
  402be8:	mov	w1, w20
  402bec:	bl	401750 <error@plt>
  402bf0:	mov	w9, wzr
  402bf4:	mov	w28, wzr
  402bf8:	mov	w8, #0x1                   	// #1
  402bfc:	ldr	w10, [x19]
  402c00:	cmp	w10, #0x2
  402c04:	b.eq	402590 <__fxstatat@plt+0xa90>  // b.none
  402c08:	b	402dc4 <__fxstatat@plt+0x12c4>
  402c0c:	mov	w9, wzr
  402c10:	mov	w8, #0x1                   	// #1
  402c14:	mov	w28, #0x1                   	// #1
  402c18:	ldr	w10, [x19]
  402c1c:	cmp	w10, #0x2
  402c20:	b.eq	402590 <__fxstatat@plt+0xa90>  // b.none
  402c24:	b	402dc4 <__fxstatat@plt+0x12c4>
  402c28:	ldr	x8, [x24, #8]
  402c2c:	ldur	x9, [x29, #-128]
  402c30:	cmp	x8, x9
  402c34:	b.ne	402ca8 <__fxstatat@plt+0x11a8>  // b.any
  402c38:	ldr	x8, [x24]
  402c3c:	ldur	x9, [x29, #-136]
  402c40:	cmp	x8, x9
  402c44:	b.ne	402ca8 <__fxstatat@plt+0x11a8>  // b.any
  402c48:	ldr	w8, [sp, #32]
  402c4c:	cmn	w8, #0x1
  402c50:	b.eq	402c64 <__fxstatat@plt+0x1164>  // b.none
  402c54:	ldur	w8, [x29, #-112]
  402c58:	ldr	w9, [sp, #32]
  402c5c:	cmp	w8, w9
  402c60:	b.ne	402c80 <__fxstatat@plt+0x1180>  // b.any
  402c64:	ldr	w8, [sp, #40]
  402c68:	cmn	w8, #0x1
  402c6c:	b.eq	402d64 <__fxstatat@plt+0x1264>  // b.none
  402c70:	ldur	w8, [x29, #-108]
  402c74:	ldr	w9, [sp, #40]
  402c78:	cmp	w8, w9
  402c7c:	b.eq	402d64 <__fxstatat@plt+0x1264>  // b.none
  402c80:	bl	401ab0 <__errno_location@plt>
  402c84:	ldr	w22, [x0]
  402c88:	mov	x20, x0
  402c8c:	mov	w0, w21
  402c90:	bl	4018e0 <close@plt>
  402c94:	mov	w9, wzr
  402c98:	mov	w8, #0x1                   	// #1
  402c9c:	mov	w28, #0x1                   	// #1
  402ca0:	str	w22, [x20]
  402ca4:	b	402ccc <__fxstatat@plt+0x11cc>
  402ca8:	bl	401ab0 <__errno_location@plt>
  402cac:	ldr	w22, [x0]
  402cb0:	mov	x20, x0
  402cb4:	mov	w0, w21
  402cb8:	bl	4018e0 <close@plt>
  402cbc:	mov	w28, wzr
  402cc0:	str	w22, [x20]
  402cc4:	mov	w8, #0x1                   	// #1
  402cc8:	mov	w9, #0x1                   	// #1
  402ccc:	ldr	x22, [sp, #16]
  402cd0:	ldr	w21, [sp, #32]
  402cd4:	ldr	w10, [x19]
  402cd8:	cmp	w10, #0x2
  402cdc:	b.eq	402590 <__fxstatat@plt+0xa90>  // b.none
  402ce0:	b	402dc4 <__fxstatat@plt+0x12c4>
  402ce4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402ce8:	mov	x0, xzr
  402cec:	add	x1, x1, #0x767
  402cf0:	bl	401a50 <dcgettext@plt>
  402cf4:	mov	x20, x0
  402cf8:	mov	w0, #0x4                   	// #4
  402cfc:	mov	x1, x28
  402d00:	bl	40497c <__fxstatat@plt+0x2e7c>
  402d04:	mov	x3, x0
  402d08:	mov	w0, wzr
  402d0c:	mov	w1, wzr
  402d10:	mov	x2, x20
  402d14:	bl	401750 <error@plt>
  402d18:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402d1c:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402d20:	mov	w2, #0x5                   	// #5
  402d24:	mov	x0, xzr
  402d28:	add	x1, x1, #0x7ce
  402d2c:	add	x23, x23, #0x73c
  402d30:	bl	401a50 <dcgettext@plt>
  402d34:	mov	x2, x0
  402d38:	mov	w0, wzr
  402d3c:	mov	w1, wzr
  402d40:	bl	401750 <error@plt>
  402d44:	mov	w2, #0x4                   	// #4
  402d48:	mov	x0, x22
  402d4c:	mov	x1, x26
  402d50:	bl	407bec <__fxstatat@plt+0x60ec>
  402d54:	mov	x0, x22
  402d58:	bl	406720 <__fxstatat@plt+0x4c20>
  402d5c:	mov	w28, wzr
  402d60:	b	402598 <__fxstatat@plt+0xa98>
  402d64:	ldr	w1, [sp, #36]
  402d68:	ldr	w2, [sp, #28]
  402d6c:	mov	w0, w21
  402d70:	bl	401ae0 <fchown@plt>
  402d74:	cbnz	w0, 402aa0 <__fxstatat@plt+0xfa0>
  402d78:	mov	w0, w21
  402d7c:	bl	4018e0 <close@plt>
  402d80:	ldr	w21, [sp, #32]
  402d84:	cbz	w0, 402da0 <__fxstatat@plt+0x12a0>
  402d88:	ldr	x22, [sp, #16]
  402d8c:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402d90:	add	x23, x23, #0x73c
  402d94:	ldrb	w8, [x19, #17]
  402d98:	cbnz	w8, 402bf0 <__fxstatat@plt+0x10f0>
  402d9c:	b	402bb0 <__fxstatat@plt+0x10b0>
  402da0:	ldr	x22, [sp, #16]
  402da4:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402da8:	mov	w9, wzr
  402dac:	mov	w8, #0x1                   	// #1
  402db0:	mov	w28, #0x1                   	// #1
  402db4:	add	x23, x23, #0x73c
  402db8:	ldr	w10, [x19]
  402dbc:	cmp	w10, #0x2
  402dc0:	b.eq	402590 <__fxstatat@plt+0xa90>  // b.none
  402dc4:	eor	w11, w28, #0x1
  402dc8:	orr	w9, w9, w11
  402dcc:	tbnz	w9, #0, 402e10 <__fxstatat@plt+0x1310>
  402dd0:	eor	w9, w8, #0x1
  402dd4:	tbnz	w9, #0, 402e10 <__fxstatat@plt+0x1310>
  402dd8:	ldr	w9, [sp, #36]
  402ddc:	cmn	w9, #0x1
  402de0:	b.eq	402df4 <__fxstatat@plt+0x12f4>  // b.none
  402de4:	ldr	w9, [x24, #24]
  402de8:	ldr	w11, [sp, #36]
  402dec:	cmp	w9, w11
  402df0:	b.ne	402e48 <__fxstatat@plt+0x1348>  // b.any
  402df4:	ldr	w9, [sp, #28]
  402df8:	cmn	w9, #0x1
  402dfc:	b.eq	402e10 <__fxstatat@plt+0x1310>  // b.none
  402e00:	ldr	w9, [x24, #28]
  402e04:	ldr	w11, [sp, #28]
  402e08:	cmp	w9, w11
  402e0c:	b.ne	402e48 <__fxstatat@plt+0x1348>  // b.any
  402e10:	cbnz	w10, 402590 <__fxstatat@plt+0xa90>
  402e14:	cmp	w8, #0x0
  402e18:	mov	w8, #0x4                   	// #4
  402e1c:	csinc	w8, w8, wzr, ne  // ne = any
  402e20:	cmp	w28, #0x0
  402e24:	mov	w9, #0x3                   	// #3
  402e28:	csel	w27, w8, w9, ne  // ne = any
  402e2c:	cbz	x24, 402ecc <__fxstatat@plt+0x13cc>
  402e30:	ldr	w20, [x24, #24]
  402e34:	mov	w0, w20
  402e38:	bl	401980 <getpwuid@plt>
  402e3c:	cbz	x0, 402e70 <__fxstatat@plt+0x1370>
  402e40:	ldr	x0, [x0]
  402e44:	b	402e7c <__fxstatat@plt+0x137c>
  402e48:	cmp	w8, #0x0
  402e4c:	mov	w8, #0x1                   	// #1
  402e50:	cinc	w8, w8, ne  // ne = any
  402e54:	cmp	w28, #0x0
  402e58:	mov	w9, #0x3                   	// #3
  402e5c:	csel	w27, w8, w9, ne  // ne = any
  402e60:	ldr	w20, [x24, #24]
  402e64:	mov	w0, w20
  402e68:	bl	401980 <getpwuid@plt>
  402e6c:	cbnz	x0, 402e40 <__fxstatat@plt+0x1340>
  402e70:	sub	x1, x29, #0x88
  402e74:	mov	x0, x20
  402e78:	bl	403278 <__fxstatat@plt+0x1778>
  402e7c:	bl	405870 <__fxstatat@plt+0x3d70>
  402e80:	ldr	w20, [x24, #28]
  402e84:	mov	x24, x0
  402e88:	mov	w0, w20
  402e8c:	bl	401ad0 <getgrgid@plt>
  402e90:	cbz	x0, 402eac <__fxstatat@plt+0x13ac>
  402e94:	ldr	x0, [x0]
  402e98:	bl	405870 <__fxstatat@plt+0x3d70>
  402e9c:	mov	x23, x0
  402ea0:	cmp	w27, #0x1
  402ea4:	b.eq	402544 <__fxstatat@plt+0xa44>  // b.none
  402ea8:	b	402ed8 <__fxstatat@plt+0x13d8>
  402eac:	sub	x1, x29, #0x88
  402eb0:	mov	x0, x20
  402eb4:	bl	403278 <__fxstatat@plt+0x1778>
  402eb8:	bl	405870 <__fxstatat@plt+0x3d70>
  402ebc:	mov	x23, x0
  402ec0:	cmp	w27, #0x1
  402ec4:	b.ne	402ed8 <__fxstatat@plt+0x13d8>  // b.any
  402ec8:	b	402544 <__fxstatat@plt+0xa44>
  402ecc:	mov	x23, xzr
  402ed0:	cmp	w27, #0x1
  402ed4:	b.eq	402544 <__fxstatat@plt+0xa44>  // b.none
  402ed8:	ldp	x20, x22, [x19, #24]
  402edc:	mov	x0, x20
  402ee0:	mov	x1, x22
  402ee4:	bl	4030e4 <__fxstatat@plt+0x15e4>
  402ee8:	cmp	x20, #0x0
  402eec:	mov	x21, x0
  402ef0:	csel	x0, x24, xzr, ne  // ne = any
  402ef4:	cmp	x22, #0x0
  402ef8:	csel	x1, x23, xzr, ne  // ne = any
  402efc:	str	x24, [sp, #8]
  402f00:	bl	4030e4 <__fxstatat@plt+0x15e4>
  402f04:	cmp	w27, #0x4
  402f08:	mov	x24, x0
  402f0c:	b.eq	402f44 <__fxstatat@plt+0x1444>  // b.none
  402f10:	cmp	w27, #0x3
  402f14:	b.eq	402f30 <__fxstatat@plt+0x1430>  // b.none
  402f18:	cmp	w27, #0x2
  402f1c:	b.ne	4030e0 <__fxstatat@plt+0x15e0>  // b.any
  402f20:	cbz	x20, 402f54 <__fxstatat@plt+0x1454>
  402f24:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402f28:	add	x1, x1, #0x95f
  402f2c:	b	402fd8 <__fxstatat@plt+0x14d8>
  402f30:	cbz	x24, 402f70 <__fxstatat@plt+0x1470>
  402f34:	cbz	x20, 402f9c <__fxstatat@plt+0x149c>
  402f38:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402f3c:	add	x1, x1, #0x9c7
  402f40:	b	402fd8 <__fxstatat@plt+0x14d8>
  402f44:	cbz	x20, 402f80 <__fxstatat@plt+0x1480>
  402f48:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402f4c:	add	x1, x1, #0xa91
  402f50:	b	402fd8 <__fxstatat@plt+0x14d8>
  402f54:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  402f58:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  402f5c:	cmp	x22, #0x0
  402f60:	add	x8, x8, #0x9a9
  402f64:	add	x9, x9, #0x986
  402f68:	csel	x1, x9, x8, ne  // ne = any
  402f6c:	b	402fd8 <__fxstatat@plt+0x14d8>
  402f70:	cbz	x20, 402fb8 <__fxstatat@plt+0x14b8>
  402f74:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402f78:	add	x1, x1, #0xa45
  402f7c:	b	402fd0 <__fxstatat@plt+0x14d0>
  402f80:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  402f84:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  402f88:	cmp	x22, #0x0
  402f8c:	add	x8, x8, #0xacd
  402f90:	add	x9, x9, #0xab1
  402f94:	csel	x1, x9, x8, ne  // ne = any
  402f98:	b	402fd8 <__fxstatat@plt+0x14d8>
  402f9c:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  402fa0:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  402fa4:	cmp	x22, #0x0
  402fa8:	add	x8, x8, #0xa23
  402fac:	add	x9, x9, #0x9f7
  402fb0:	csel	x1, x9, x8, ne  // ne = any
  402fb4:	b	402fd8 <__fxstatat@plt+0x14d8>
  402fb8:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  402fbc:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  402fc0:	cmp	x22, #0x0
  402fc4:	add	x8, x8, #0xa23
  402fc8:	add	x9, x9, #0xa6d
  402fcc:	csel	x1, x9, x8, ne  // ne = any
  402fd0:	mov	x24, x21
  402fd4:	mov	x21, xzr
  402fd8:	ldr	x22, [sp, #16]
  402fdc:	mov	w2, #0x5                   	// #5
  402fe0:	mov	x0, xzr
  402fe4:	bl	401a50 <dcgettext@plt>
  402fe8:	ldr	x1, [sp, #48]
  402fec:	mov	x20, x0
  402ff0:	mov	w0, #0x4                   	// #4
  402ff4:	bl	40497c <__fxstatat@plt+0x2e7c>
  402ff8:	mov	x2, x0
  402ffc:	mov	w0, #0x1                   	// #1
  403000:	mov	x1, x20
  403004:	mov	x3, x24
  403008:	mov	x4, x21
  40300c:	bl	401860 <__printf_chk@plt>
  403010:	mov	x0, x24
  403014:	bl	4019b0 <free@plt>
  403018:	mov	x0, x21
  40301c:	bl	4019b0 <free@plt>
  403020:	ldr	w21, [sp, #32]
  403024:	ldr	x24, [sp, #8]
  403028:	b	402578 <__fxstatat@plt+0xa78>
  40302c:	mov	w25, #0x1                   	// #1
  403030:	bl	401ab0 <__errno_location@plt>
  403034:	ldr	w20, [x0]
  403038:	mov	x21, x0
  40303c:	cbz	w20, 403070 <__fxstatat@plt+0x1570>
  403040:	ldrb	w8, [x19, #17]
  403044:	cbnz	w8, 40306c <__fxstatat@plt+0x156c>
  403048:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  40304c:	add	x1, x1, #0x746
  403050:	mov	w2, #0x5                   	// #5
  403054:	mov	x0, xzr
  403058:	bl	401a50 <dcgettext@plt>
  40305c:	mov	x2, x0
  403060:	mov	w0, wzr
  403064:	mov	w1, w20
  403068:	bl	401750 <error@plt>
  40306c:	mov	w25, wzr
  403070:	mov	x0, x22
  403074:	bl	406598 <__fxstatat@plt+0x4a98>
  403078:	cbz	w0, 4030a8 <__fxstatat@plt+0x15a8>
  40307c:	ldr	w19, [x21]
  403080:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  403084:	add	x1, x1, #0x756
  403088:	mov	w2, #0x5                   	// #5
  40308c:	mov	x0, xzr
  403090:	bl	401a50 <dcgettext@plt>
  403094:	mov	x2, x0
  403098:	mov	w0, wzr
  40309c:	mov	w1, w19
  4030a0:	bl	401750 <error@plt>
  4030a4:	mov	w25, wzr
  4030a8:	mov	w0, w25
  4030ac:	ldp	x20, x19, [sp, #400]
  4030b0:	ldp	x22, x21, [sp, #384]
  4030b4:	ldp	x24, x23, [sp, #368]
  4030b8:	ldp	x26, x25, [sp, #352]
  4030bc:	ldp	x28, x27, [sp, #336]
  4030c0:	ldp	x29, x30, [sp, #320]
  4030c4:	add	sp, sp, #0x1a0
  4030c8:	ret
  4030cc:	ldr	w8, [x19]
  4030d0:	cmp	w8, #0x2
  4030d4:	cset	w8, eq  // eq = none
  4030d8:	lsl	w8, w8, #3
  4030dc:	b	4024f0 <__fxstatat@plt+0x9f0>
  4030e0:	bl	401920 <abort@plt>
  4030e4:	stp	x29, x30, [sp, #-48]!
  4030e8:	stp	x20, x19, [sp, #32]
  4030ec:	mov	x19, x1
  4030f0:	str	x21, [sp, #16]
  4030f4:	mov	x29, sp
  4030f8:	cbz	x0, 403144 <__fxstatat@plt+0x1644>
  4030fc:	mov	x20, x0
  403100:	cbz	x19, 40315c <__fxstatat@plt+0x165c>
  403104:	mov	x0, x20
  403108:	bl	401730 <strlen@plt>
  40310c:	mov	x21, x0
  403110:	mov	x0, x19
  403114:	bl	401730 <strlen@plt>
  403118:	add	x8, x21, x0
  40311c:	add	x0, x8, #0x2
  403120:	bl	40558c <__fxstatat@plt+0x3a8c>
  403124:	mov	x1, x20
  403128:	mov	x21, x0
  40312c:	bl	4017d0 <stpcpy@plt>
  403130:	mov	w8, #0x3a                  	// #58
  403134:	strh	w8, [x0], #1
  403138:	mov	x1, x19
  40313c:	bl	4017d0 <stpcpy@plt>
  403140:	b	403174 <__fxstatat@plt+0x1674>
  403144:	cbz	x19, 403170 <__fxstatat@plt+0x1670>
  403148:	mov	x0, x19
  40314c:	ldp	x20, x19, [sp, #32]
  403150:	ldr	x21, [sp, #16]
  403154:	ldp	x29, x30, [sp], #48
  403158:	b	405870 <__fxstatat@plt+0x3d70>
  40315c:	mov	x0, x20
  403160:	ldp	x20, x19, [sp, #32]
  403164:	ldr	x21, [sp, #16]
  403168:	ldp	x29, x30, [sp], #48
  40316c:	b	405870 <__fxstatat@plt+0x3d70>
  403170:	mov	x21, xzr
  403174:	mov	x0, x21
  403178:	ldp	x20, x19, [sp, #32]
  40317c:	ldr	x21, [sp, #16]
  403180:	ldp	x29, x30, [sp], #48
  403184:	ret
  403188:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  40318c:	str	x0, [x8, #744]
  403190:	ret
  403194:	and	w8, w0, #0x1
  403198:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  40319c:	strb	w8, [x9, #736]
  4031a0:	ret
  4031a4:	stp	x29, x30, [sp, #-48]!
  4031a8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4031ac:	ldr	x0, [x8, #688]
  4031b0:	str	x21, [sp, #16]
  4031b4:	stp	x20, x19, [sp, #32]
  4031b8:	mov	x29, sp
  4031bc:	bl	407ff4 <__fxstatat@plt+0x64f4>
  4031c0:	cbz	w0, 4031e0 <__fxstatat@plt+0x16e0>
  4031c4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4031c8:	ldrb	w8, [x8, #736]
  4031cc:	cbz	w8, 403200 <__fxstatat@plt+0x1700>
  4031d0:	bl	401ab0 <__errno_location@plt>
  4031d4:	ldr	w8, [x0]
  4031d8:	cmp	w8, #0x20
  4031dc:	b.ne	403200 <__fxstatat@plt+0x1700>  // b.any
  4031e0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4031e4:	ldr	x0, [x8, #664]
  4031e8:	bl	407ff4 <__fxstatat@plt+0x64f4>
  4031ec:	cbnz	w0, 40326c <__fxstatat@plt+0x176c>
  4031f0:	ldp	x20, x19, [sp, #32]
  4031f4:	ldr	x21, [sp, #16]
  4031f8:	ldp	x29, x30, [sp], #48
  4031fc:	ret
  403200:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  403204:	add	x1, x1, #0xaec
  403208:	mov	w2, #0x5                   	// #5
  40320c:	mov	x0, xzr
  403210:	bl	401a50 <dcgettext@plt>
  403214:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  403218:	ldr	x21, [x8, #744]
  40321c:	mov	x19, x0
  403220:	bl	401ab0 <__errno_location@plt>
  403224:	ldr	w20, [x0]
  403228:	cbnz	x21, 403248 <__fxstatat@plt+0x1748>
  40322c:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  403230:	add	x2, x2, #0x739
  403234:	mov	w0, wzr
  403238:	mov	w1, w20
  40323c:	mov	x3, x19
  403240:	bl	401750 <error@plt>
  403244:	b	40326c <__fxstatat@plt+0x176c>
  403248:	mov	x0, x21
  40324c:	bl	404af8 <__fxstatat@plt+0x2ff8>
  403250:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  403254:	mov	x3, x0
  403258:	add	x2, x2, #0xaf8
  40325c:	mov	w0, wzr
  403260:	mov	w1, w20
  403264:	mov	x4, x19
  403268:	bl	401750 <error@plt>
  40326c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  403270:	ldr	w0, [x8, #560]
  403274:	bl	401710 <_exit@plt>
  403278:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  40327c:	movk	x8, #0xcccd
  403280:	strb	wzr, [x1, #20]!
  403284:	mov	w9, #0xa                   	// #10
  403288:	umulh	x10, x0, x8
  40328c:	lsr	x10, x10, #3
  403290:	msub	w11, w10, w9, w0
  403294:	orr	w11, w11, #0x30
  403298:	cmp	x0, #0x9
  40329c:	strb	w11, [x1, #-1]!
  4032a0:	mov	x0, x10
  4032a4:	b.hi	403288 <__fxstatat@plt+0x1788>  // b.pmore
  4032a8:	mov	x0, x1
  4032ac:	ret
  4032b0:	stp	x29, x30, [sp, #-32]!
  4032b4:	stp	x20, x19, [sp, #16]
  4032b8:	mov	x29, sp
  4032bc:	cbz	x0, 40333c <__fxstatat@plt+0x183c>
  4032c0:	mov	w1, #0x2f                  	// #47
  4032c4:	mov	x19, x0
  4032c8:	bl	4018f0 <strrchr@plt>
  4032cc:	cmp	x0, #0x0
  4032d0:	csinc	x20, x19, x0, eq  // eq = none
  4032d4:	sub	x8, x20, x19
  4032d8:	cmp	x8, #0x7
  4032dc:	b.lt	403320 <__fxstatat@plt+0x1820>  // b.tstop
  4032e0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4032e4:	sub	x0, x20, #0x7
  4032e8:	add	x1, x1, #0xb37
  4032ec:	mov	w2, #0x7                   	// #7
  4032f0:	bl	401830 <strncmp@plt>
  4032f4:	cbnz	w0, 403320 <__fxstatat@plt+0x1820>
  4032f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4032fc:	add	x1, x1, #0xb3f
  403300:	mov	w2, #0x3                   	// #3
  403304:	mov	x0, x20
  403308:	bl	401830 <strncmp@plt>
  40330c:	mov	x19, x20
  403310:	cbnz	w0, 403320 <__fxstatat@plt+0x1820>
  403314:	add	x19, x20, #0x3
  403318:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  40331c:	str	x19, [x8, #696]
  403320:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  403324:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  403328:	str	x19, [x8, #752]
  40332c:	str	x19, [x9, #656]
  403330:	ldp	x20, x19, [sp, #16]
  403334:	ldp	x29, x30, [sp], #32
  403338:	ret
  40333c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  403340:	ldr	x3, [x8, #664]
  403344:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  403348:	add	x0, x0, #0xaff
  40334c:	mov	w1, #0x37                  	// #55
  403350:	mov	w2, #0x1                   	// #1
  403354:	bl	4019f0 <fwrite@plt>
  403358:	bl	401920 <abort@plt>
  40335c:	stp	x29, x30, [sp, #-48]!
  403360:	str	x21, [sp, #16]
  403364:	stp	x20, x19, [sp, #32]
  403368:	mov	x29, sp
  40336c:	mov	x19, x0
  403370:	bl	401ab0 <__errno_location@plt>
  403374:	ldr	w21, [x0]
  403378:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  40337c:	add	x8, x8, #0x2f8
  403380:	cmp	x19, #0x0
  403384:	mov	x20, x0
  403388:	csel	x0, x8, x19, eq  // eq = none
  40338c:	mov	w1, #0x38                  	// #56
  403390:	bl	40581c <__fxstatat@plt+0x3d1c>
  403394:	str	w21, [x20]
  403398:	ldp	x20, x19, [sp, #32]
  40339c:	ldr	x21, [sp, #16]
  4033a0:	ldp	x29, x30, [sp], #48
  4033a4:	ret
  4033a8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4033ac:	add	x8, x8, #0x2f8
  4033b0:	cmp	x0, #0x0
  4033b4:	csel	x8, x8, x0, eq  // eq = none
  4033b8:	ldr	w0, [x8]
  4033bc:	ret
  4033c0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4033c4:	add	x8, x8, #0x2f8
  4033c8:	cmp	x0, #0x0
  4033cc:	csel	x8, x8, x0, eq  // eq = none
  4033d0:	str	w1, [x8]
  4033d4:	ret
  4033d8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4033dc:	add	x8, x8, #0x2f8
  4033e0:	cmp	x0, #0x0
  4033e4:	ubfx	w9, w1, #5, #3
  4033e8:	csel	x8, x8, x0, eq  // eq = none
  4033ec:	add	x8, x8, w9, uxtw #2
  4033f0:	ldr	w9, [x8, #8]
  4033f4:	lsr	w10, w9, w1
  4033f8:	and	w0, w10, #0x1
  4033fc:	and	w10, w2, #0x1
  403400:	eor	w10, w0, w10
  403404:	lsl	w10, w10, w1
  403408:	eor	w9, w10, w9
  40340c:	str	w9, [x8, #8]
  403410:	ret
  403414:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  403418:	add	x8, x8, #0x2f8
  40341c:	cmp	x0, #0x0
  403420:	csel	x8, x8, x0, eq  // eq = none
  403424:	ldr	w0, [x8, #4]
  403428:	str	w1, [x8, #4]
  40342c:	ret
  403430:	stp	x29, x30, [sp, #-16]!
  403434:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  403438:	add	x8, x8, #0x2f8
  40343c:	cmp	x0, #0x0
  403440:	csel	x8, x8, x0, eq  // eq = none
  403444:	mov	w9, #0xa                   	// #10
  403448:	mov	x29, sp
  40344c:	str	w9, [x8]
  403450:	cbz	x1, 403464 <__fxstatat@plt+0x1964>
  403454:	cbz	x2, 403464 <__fxstatat@plt+0x1964>
  403458:	stp	x1, x2, [x8, #40]
  40345c:	ldp	x29, x30, [sp], #16
  403460:	ret
  403464:	bl	401920 <abort@plt>
  403468:	sub	sp, sp, #0x60
  40346c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  403470:	add	x8, x8, #0x2f8
  403474:	cmp	x4, #0x0
  403478:	stp	x29, x30, [sp, #16]
  40347c:	str	x25, [sp, #32]
  403480:	stp	x24, x23, [sp, #48]
  403484:	stp	x22, x21, [sp, #64]
  403488:	stp	x20, x19, [sp, #80]
  40348c:	add	x29, sp, #0x10
  403490:	mov	x19, x3
  403494:	mov	x20, x2
  403498:	mov	x21, x1
  40349c:	mov	x22, x0
  4034a0:	csel	x24, x8, x4, eq  // eq = none
  4034a4:	bl	401ab0 <__errno_location@plt>
  4034a8:	ldp	w4, w5, [x24]
  4034ac:	ldp	x7, x8, [x24, #40]
  4034b0:	ldr	w25, [x0]
  4034b4:	mov	x23, x0
  4034b8:	add	x6, x24, #0x8
  4034bc:	mov	x0, x22
  4034c0:	mov	x1, x21
  4034c4:	mov	x2, x20
  4034c8:	mov	x3, x19
  4034cc:	str	x8, [sp]
  4034d0:	bl	4034f4 <__fxstatat@plt+0x19f4>
  4034d4:	str	w25, [x23]
  4034d8:	ldp	x20, x19, [sp, #80]
  4034dc:	ldp	x22, x21, [sp, #64]
  4034e0:	ldp	x24, x23, [sp, #48]
  4034e4:	ldr	x25, [sp, #32]
  4034e8:	ldp	x29, x30, [sp, #16]
  4034ec:	add	sp, sp, #0x60
  4034f0:	ret
  4034f4:	sub	sp, sp, #0x120
  4034f8:	stp	x29, x30, [sp, #192]
  4034fc:	add	x29, sp, #0xc0
  403500:	ldr	x8, [x29, #96]
  403504:	stp	x28, x27, [sp, #208]
  403508:	stp	x26, x25, [sp, #224]
  40350c:	stp	x24, x23, [sp, #240]
  403510:	stp	x22, x21, [sp, #256]
  403514:	stp	x20, x19, [sp, #272]
  403518:	str	x7, [sp, #96]
  40351c:	stur	x6, [x29, #-40]
  403520:	mov	w20, w5
  403524:	mov	w24, w4
  403528:	mov	x22, x3
  40352c:	mov	x19, x2
  403530:	mov	x23, x1
  403534:	stur	x8, [x29, #-88]
  403538:	mov	x28, x0
  40353c:	bl	4019c0 <__ctype_get_mb_cur_max@plt>
  403540:	mov	w8, wzr
  403544:	mov	w15, wzr
  403548:	stp	wzr, w20, [sp, #84]
  40354c:	ubfx	w21, w20, #1, #1
  403550:	mov	w20, w24
  403554:	add	x9, x19, #0x1
  403558:	mov	w14, #0x1                   	// #1
  40355c:	str	x0, [sp, #32]
  403560:	str	xzr, [sp, #72]
  403564:	stur	xzr, [x29, #-64]
  403568:	stur	xzr, [x29, #-32]
  40356c:	stur	x9, [x29, #-80]
  403570:	cmp	w20, #0xa
  403574:	b.hi	4044a0 <__fxstatat@plt+0x29a0>  // b.pmore
  403578:	adrp	x12, 40a000 <__fxstatat@plt+0x8500>
  40357c:	mov	w9, w20
  403580:	add	x12, x12, #0xb48
  403584:	adr	x10, 4035a8 <__fxstatat@plt+0x1aa8>
  403588:	ldrb	w11, [x12, x9]
  40358c:	add	x10, x10, x11, lsl #2
  403590:	mov	x24, x23
  403594:	mov	x27, xzr
  403598:	mov	w17, wzr
  40359c:	mov	w16, #0x1                   	// #1
  4035a0:	mov	x23, x22
  4035a4:	br	x10
  4035a8:	adrp	x25, 40a000 <__fxstatat@plt+0x8500>
  4035ac:	add	x25, x25, #0xca6
  4035b0:	mov	w2, #0x5                   	// #5
  4035b4:	mov	x0, xzr
  4035b8:	mov	x1, x25
  4035bc:	mov	w27, w15
  4035c0:	mov	w26, w14
  4035c4:	mov	w22, w20
  4035c8:	bl	401a50 <dcgettext@plt>
  4035cc:	mov	x20, x0
  4035d0:	cmp	x0, x25
  4035d4:	b.ne	4037a4 <__fxstatat@plt+0x1ca4>  // b.any
  4035d8:	bl	4094dc <__fxstatat@plt+0x79dc>
  4035dc:	ldrb	w8, [x0]
  4035e0:	and	w8, w8, #0xffffffdf
  4035e4:	cmp	w8, #0x47
  4035e8:	b.eq	403734 <__fxstatat@plt+0x1c34>  // b.none
  4035ec:	cmp	w8, #0x55
  4035f0:	mov	w9, w22
  4035f4:	b.ne	40378c <__fxstatat@plt+0x1c8c>  // b.any
  4035f8:	ldrb	w8, [x0, #1]
  4035fc:	and	w8, w8, #0xffffffdf
  403600:	cmp	w8, #0x54
  403604:	b.ne	40378c <__fxstatat@plt+0x1c8c>  // b.any
  403608:	ldrb	w8, [x0, #2]
  40360c:	and	w8, w8, #0xffffffdf
  403610:	cmp	w8, #0x46
  403614:	b.ne	40378c <__fxstatat@plt+0x1c8c>  // b.any
  403618:	ldrb	w8, [x0, #3]
  40361c:	cmp	w8, #0x2d
  403620:	b.ne	40378c <__fxstatat@plt+0x1c8c>  // b.any
  403624:	ldrb	w8, [x0, #4]
  403628:	cmp	w8, #0x38
  40362c:	b.ne	40378c <__fxstatat@plt+0x1c8c>  // b.any
  403630:	ldrb	w8, [x0, #5]
  403634:	cbnz	w8, 40378c <__fxstatat@plt+0x1c8c>
  403638:	adrp	x20, 40a000 <__fxstatat@plt+0x8500>
  40363c:	add	x20, x20, #0xcaa
  403640:	b	4037a4 <__fxstatat@plt+0x1ca4>
  403644:	mov	w8, #0x1                   	// #1
  403648:	b	4036c8 <__fxstatat@plt+0x1bc8>
  40364c:	tbnz	w21, #0, 4036c8 <__fxstatat@plt+0x1bc8>
  403650:	mov	w16, w8
  403654:	mov	w17, wzr
  403658:	cbz	x24, 403664 <__fxstatat@plt+0x1b64>
  40365c:	mov	w8, #0x27                  	// #39
  403660:	strb	w8, [x28]
  403664:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  403668:	add	x8, x8, #0xca8
  40366c:	stur	x8, [x29, #-64]
  403670:	mov	w8, #0x1                   	// #1
  403674:	mov	w20, #0x2                   	// #2
  403678:	mov	w27, #0x1                   	// #1
  40367c:	stur	x8, [x29, #-32]
  403680:	b	403934 <__fxstatat@plt+0x1e34>
  403684:	tbz	w21, #0, 4036f0 <__fxstatat@plt+0x1bf0>
  403688:	mov	w8, #0x1                   	// #1
  40368c:	stur	x8, [x29, #-32]
  403690:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  403694:	add	x8, x8, #0xca4
  403698:	mov	x27, xzr
  40369c:	mov	w20, #0x5                   	// #5
  4036a0:	stur	x8, [x29, #-64]
  4036a4:	mov	w16, #0x1                   	// #1
  4036a8:	mov	w17, #0x1                   	// #1
  4036ac:	b	403934 <__fxstatat@plt+0x1e34>
  4036b0:	mov	w20, wzr
  4036b4:	mov	x27, xzr
  4036b8:	mov	w17, wzr
  4036bc:	mov	w16, w8
  4036c0:	b	403934 <__fxstatat@plt+0x1e34>
  4036c4:	tbz	w21, #0, 403724 <__fxstatat@plt+0x1c24>
  4036c8:	mov	w9, #0x1                   	// #1
  4036cc:	stur	x9, [x29, #-32]
  4036d0:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  4036d4:	add	x9, x9, #0xca8
  4036d8:	mov	x27, xzr
  4036dc:	mov	w20, #0x2                   	// #2
  4036e0:	stur	x9, [x29, #-64]
  4036e4:	mov	w16, w8
  4036e8:	mov	w17, #0x1                   	// #1
  4036ec:	b	403934 <__fxstatat@plt+0x1e34>
  4036f0:	mov	w17, wzr
  4036f4:	cbz	x24, 403700 <__fxstatat@plt+0x1c00>
  4036f8:	mov	w8, #0x22                  	// #34
  4036fc:	strb	w8, [x28]
  403700:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  403704:	add	x8, x8, #0xca4
  403708:	stur	x8, [x29, #-64]
  40370c:	mov	w8, #0x1                   	// #1
  403710:	mov	w27, #0x1                   	// #1
  403714:	mov	w20, #0x5                   	// #5
  403718:	stur	x8, [x29, #-32]
  40371c:	mov	w16, #0x1                   	// #1
  403720:	b	403934 <__fxstatat@plt+0x1e34>
  403724:	mov	w16, #0x1                   	// #1
  403728:	mov	w17, wzr
  40372c:	cbnz	x24, 40365c <__fxstatat@plt+0x1b5c>
  403730:	b	403664 <__fxstatat@plt+0x1b64>
  403734:	ldrb	w8, [x0, #1]
  403738:	mov	w9, w22
  40373c:	and	w8, w8, #0xffffffdf
  403740:	cmp	w8, #0x42
  403744:	b.ne	40378c <__fxstatat@plt+0x1c8c>  // b.any
  403748:	ldrb	w8, [x0, #2]
  40374c:	cmp	w8, #0x31
  403750:	b.ne	40378c <__fxstatat@plt+0x1c8c>  // b.any
  403754:	ldrb	w8, [x0, #3]
  403758:	cmp	w8, #0x38
  40375c:	b.ne	40378c <__fxstatat@plt+0x1c8c>  // b.any
  403760:	ldrb	w8, [x0, #4]
  403764:	cmp	w8, #0x30
  403768:	b.ne	40378c <__fxstatat@plt+0x1c8c>  // b.any
  40376c:	ldrb	w8, [x0, #5]
  403770:	cmp	w8, #0x33
  403774:	b.ne	40378c <__fxstatat@plt+0x1c8c>  // b.any
  403778:	ldrb	w8, [x0, #6]
  40377c:	cmp	w8, #0x30
  403780:	b.ne	40378c <__fxstatat@plt+0x1c8c>  // b.any
  403784:	ldrb	w8, [x0, #7]
  403788:	cbz	w8, 40436c <__fxstatat@plt+0x286c>
  40378c:	cmp	w9, #0x9
  403790:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  403794:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  403798:	add	x8, x8, #0xca8
  40379c:	add	x9, x9, #0xca4
  4037a0:	csel	x20, x9, x8, eq  // eq = none
  4037a4:	adrp	x25, 40a000 <__fxstatat@plt+0x8500>
  4037a8:	add	x25, x25, #0xca8
  4037ac:	mov	w2, #0x5                   	// #5
  4037b0:	mov	x0, xzr
  4037b4:	mov	x1, x25
  4037b8:	bl	401a50 <dcgettext@plt>
  4037bc:	cmp	x0, x25
  4037c0:	stur	x0, [x29, #-88]
  4037c4:	str	x20, [sp, #96]
  4037c8:	b.eq	4037d4 <__fxstatat@plt+0x1cd4>  // b.none
  4037cc:	mov	w20, w22
  4037d0:	b	4038b8 <__fxstatat@plt+0x1db8>
  4037d4:	bl	4094dc <__fxstatat@plt+0x79dc>
  4037d8:	ldrb	w8, [x0]
  4037dc:	and	w8, w8, #0xffffffdf
  4037e0:	cmp	w8, #0x47
  4037e4:	b.eq	403844 <__fxstatat@plt+0x1d44>  // b.none
  4037e8:	cmp	w8, #0x55
  4037ec:	b.ne	403898 <__fxstatat@plt+0x1d98>  // b.any
  4037f0:	ldrb	w8, [x0, #1]
  4037f4:	and	w8, w8, #0xffffffdf
  4037f8:	cmp	w8, #0x54
  4037fc:	b.ne	403898 <__fxstatat@plt+0x1d98>  // b.any
  403800:	ldrb	w8, [x0, #2]
  403804:	and	w8, w8, #0xffffffdf
  403808:	cmp	w8, #0x46
  40380c:	b.ne	403898 <__fxstatat@plt+0x1d98>  // b.any
  403810:	ldrb	w8, [x0, #3]
  403814:	cmp	w8, #0x2d
  403818:	b.ne	403898 <__fxstatat@plt+0x1d98>  // b.any
  40381c:	ldrb	w8, [x0, #4]
  403820:	cmp	w8, #0x38
  403824:	b.ne	403898 <__fxstatat@plt+0x1d98>  // b.any
  403828:	ldrb	w8, [x0, #5]
  40382c:	cbnz	w8, 403898 <__fxstatat@plt+0x1d98>
  403830:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  403834:	add	x8, x8, #0xcae
  403838:	stur	x8, [x29, #-88]
  40383c:	mov	w20, w22
  403840:	b	4038b8 <__fxstatat@plt+0x1db8>
  403844:	ldrb	w8, [x0, #1]
  403848:	and	w8, w8, #0xffffffdf
  40384c:	cmp	w8, #0x42
  403850:	b.ne	403898 <__fxstatat@plt+0x1d98>  // b.any
  403854:	ldrb	w8, [x0, #2]
  403858:	cmp	w8, #0x31
  40385c:	b.ne	403898 <__fxstatat@plt+0x1d98>  // b.any
  403860:	ldrb	w8, [x0, #3]
  403864:	cmp	w8, #0x38
  403868:	b.ne	403898 <__fxstatat@plt+0x1d98>  // b.any
  40386c:	ldrb	w8, [x0, #4]
  403870:	cmp	w8, #0x30
  403874:	b.ne	403898 <__fxstatat@plt+0x1d98>  // b.any
  403878:	ldrb	w8, [x0, #5]
  40387c:	cmp	w8, #0x33
  403880:	b.ne	403898 <__fxstatat@plt+0x1d98>  // b.any
  403884:	ldrb	w8, [x0, #6]
  403888:	cmp	w8, #0x30
  40388c:	b.ne	403898 <__fxstatat@plt+0x1d98>  // b.any
  403890:	ldrb	w8, [x0, #7]
  403894:	cbz	w8, 404378 <__fxstatat@plt+0x2878>
  403898:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  40389c:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  4038a0:	cmp	w22, #0x9
  4038a4:	add	x8, x8, #0xca8
  4038a8:	add	x9, x9, #0xca4
  4038ac:	mov	w20, w22
  4038b0:	csel	x8, x9, x8, eq  // eq = none
  4038b4:	stur	x8, [x29, #-88]
  4038b8:	mov	w14, w26
  4038bc:	mov	w15, w27
  4038c0:	tbnz	w21, #0, 403904 <__fxstatat@plt+0x1e04>
  4038c4:	ldr	x8, [sp, #96]
  4038c8:	ldrb	w9, [x8]
  4038cc:	cbz	w9, 403904 <__fxstatat@plt+0x1e04>
  4038d0:	mov	w26, w15
  4038d4:	mov	w22, w14
  4038d8:	mov	x10, xzr
  4038dc:	add	x8, x8, #0x1
  4038e0:	b	4038f4 <__fxstatat@plt+0x1df4>
  4038e4:	ldrb	w9, [x8, x10]
  4038e8:	add	x27, x10, #0x1
  4038ec:	mov	x10, x27
  4038f0:	cbz	w9, 403910 <__fxstatat@plt+0x1e10>
  4038f4:	cmp	x10, x24
  4038f8:	b.cs	4038e4 <__fxstatat@plt+0x1de4>  // b.hs, b.nlast
  4038fc:	strb	w9, [x28, x10]
  403900:	b	4038e4 <__fxstatat@plt+0x1de4>
  403904:	mov	w26, w15
  403908:	mov	w22, w14
  40390c:	mov	x27, xzr
  403910:	ldur	x25, [x29, #-88]
  403914:	mov	x0, x25
  403918:	bl	401730 <strlen@plt>
  40391c:	stur	x0, [x29, #-32]
  403920:	mov	w16, #0x1                   	// #1
  403924:	stur	x25, [x29, #-64]
  403928:	mov	w17, w21
  40392c:	mov	w14, w22
  403930:	mov	w15, w26
  403934:	ldp	x8, x9, [x29, #-40]
  403938:	eor	w18, w17, #0x1
  40393c:	stur	w18, [x29, #-68]
  403940:	mov	x22, xzr
  403944:	cmp	x8, #0x0
  403948:	cset	w8, eq  // eq = none
  40394c:	cmp	x9, #0x0
  403950:	cset	w9, ne  // ne = any
  403954:	cmp	w20, #0x2
  403958:	cset	w10, ne  // ne = any
  40395c:	and	w13, w10, w16
  403960:	and	w12, w9, w17
  403964:	orr	w10, w10, w18
  403968:	and	w18, w9, w13
  40396c:	orr	w9, w13, w17
  403970:	eor	w9, w9, #0x1
  403974:	cset	w11, eq  // eq = none
  403978:	orr	w8, w8, w9
  40397c:	and	w12, w16, w12
  403980:	str	w10, [sp, #92]
  403984:	and	w10, w11, w17
  403988:	stur	w8, [x29, #-24]
  40398c:	eor	w8, w16, #0x1
  403990:	stp	w10, w12, [sp, #60]
  403994:	stur	w16, [x29, #-72]
  403998:	str	w8, [sp, #68]
  40399c:	stp	w17, w20, [x29, #-48]
  4039a0:	stur	w18, [x29, #-52]
  4039a4:	cmn	x23, #0x1
  4039a8:	b.eq	4039b8 <__fxstatat@plt+0x1eb8>  // b.none
  4039ac:	cmp	x22, x23
  4039b0:	b.ne	4039c0 <__fxstatat@plt+0x1ec0>  // b.any
  4039b4:	b	4042fc <__fxstatat@plt+0x27fc>
  4039b8:	ldrb	w8, [x19, x22]
  4039bc:	cbz	w8, 404304 <__fxstatat@plt+0x2804>
  4039c0:	cbz	w18, 403a08 <__fxstatat@plt+0x1f08>
  4039c4:	ldur	x8, [x29, #-32]
  4039c8:	cmp	x8, #0x2
  4039cc:	add	x20, x22, x8
  4039d0:	b.cc	4039fc <__fxstatat@plt+0x1efc>  // b.lo, b.ul, b.last
  4039d4:	cmn	x23, #0x1
  4039d8:	b.ne	4039fc <__fxstatat@plt+0x1efc>  // b.any
  4039dc:	mov	x0, x19
  4039e0:	mov	w21, w14
  4039e4:	mov	w25, w15
  4039e8:	bl	401730 <strlen@plt>
  4039ec:	ldp	w18, w17, [x29, #-52]
  4039f0:	mov	x23, x0
  4039f4:	mov	w15, w25
  4039f8:	mov	w14, w21
  4039fc:	cmp	x20, x23
  403a00:	b.ls	403a1c <__fxstatat@plt+0x1f1c>  // b.plast
  403a04:	ldur	w20, [x29, #-44]
  403a08:	mov	w25, wzr
  403a0c:	ldrb	w21, [x19, x22]
  403a10:	cmp	w21, #0x7e
  403a14:	b.ls	403a68 <__fxstatat@plt+0x1f68>  // b.plast
  403a18:	b	403cb8 <__fxstatat@plt+0x21b8>
  403a1c:	ldur	x1, [x29, #-64]
  403a20:	ldur	x2, [x29, #-32]
  403a24:	add	x0, x19, x22
  403a28:	mov	w26, w15
  403a2c:	mov	w21, w14
  403a30:	bl	4018a0 <bcmp@plt>
  403a34:	ldur	w9, [x29, #-68]
  403a38:	ldur	w20, [x29, #-44]
  403a3c:	cmp	w0, #0x0
  403a40:	cset	w8, ne  // ne = any
  403a44:	orr	w8, w8, w9
  403a48:	cset	w25, eq  // eq = none
  403a4c:	tbz	w8, #0, 4043c4 <__fxstatat@plt+0x28c4>
  403a50:	ldp	w18, w17, [x29, #-52]
  403a54:	mov	w14, w21
  403a58:	mov	w15, w26
  403a5c:	ldrb	w21, [x19, x22]
  403a60:	cmp	w21, #0x7e
  403a64:	b.hi	403cb8 <__fxstatat@plt+0x21b8>  // b.pmore
  403a68:	adrp	x13, 40a000 <__fxstatat@plt+0x8500>
  403a6c:	add	x13, x13, #0xb53
  403a70:	adr	x12, 403a94 <__fxstatat@plt+0x1f94>
  403a74:	ldrb	w9, [x13, x21]
  403a78:	add	x12, x12, x9, lsl #2
  403a7c:	mov	w10, wzr
  403a80:	mov	w8, wzr
  403a84:	mov	w26, #0x1                   	// #1
  403a88:	mov	w11, #0x6e                  	// #110
  403a8c:	mov	w9, #0x61                  	// #97
  403a90:	br	x12
  403a94:	ldur	w9, [x29, #-24]
  403a98:	tbnz	w9, #0, 403ab8 <__fxstatat@plt+0x1fb8>
  403a9c:	ldur	x10, [x29, #-40]
  403aa0:	lsr	w9, w21, #5
  403aa4:	ldr	w9, [x10, w9, uxtw #2]
  403aa8:	lsr	w9, w9, w21
  403aac:	tbz	w9, #0, 403ab8 <__fxstatat@plt+0x1fb8>
  403ab0:	mov	w9, w21
  403ab4:	b	403ac0 <__fxstatat@plt+0x1fc0>
  403ab8:	mov	w9, w21
  403abc:	cbz	w25, 403cf8 <__fxstatat@plt+0x21f8>
  403ac0:	tbnz	w17, #0, 404384 <__fxstatat@plt+0x2884>
  403ac4:	cmp	w20, #0x2
  403ac8:	cset	w8, ne  // ne = any
  403acc:	orr	w8, w8, w15
  403ad0:	tbnz	w8, #0, 403b0c <__fxstatat@plt+0x200c>
  403ad4:	cmp	x27, x24
  403ad8:	b.cs	403b44 <__fxstatat@plt+0x2044>  // b.hs, b.nlast
  403adc:	mov	w8, #0x27                  	// #39
  403ae0:	strb	w8, [x28, x27]
  403ae4:	add	x8, x27, #0x1
  403ae8:	cmp	x8, x24
  403aec:	b.cc	403b50 <__fxstatat@plt+0x2050>  // b.lo, b.ul, b.last
  403af0:	add	x8, x27, #0x2
  403af4:	cmp	x8, x24
  403af8:	b.cs	403b04 <__fxstatat@plt+0x2004>  // b.hs, b.nlast
  403afc:	mov	w10, #0x27                  	// #39
  403b00:	strb	w10, [x28, x8]
  403b04:	add	x27, x27, #0x3
  403b08:	mov	w15, #0x1                   	// #1
  403b0c:	cmp	x27, x24
  403b10:	b.cs	403b1c <__fxstatat@plt+0x201c>  // b.hs, b.nlast
  403b14:	mov	w8, #0x5c                  	// #92
  403b18:	strb	w8, [x28, x27]
  403b1c:	add	x27, x27, #0x1
  403b20:	cmp	x27, x24
  403b24:	b.cs	403b2c <__fxstatat@plt+0x202c>  // b.hs, b.nlast
  403b28:	strb	w9, [x28, x27]
  403b2c:	add	x27, x27, #0x1
  403b30:	and	w14, w14, w26
  403b34:	add	x22, x22, #0x1
  403b38:	cmn	x23, #0x1
  403b3c:	b.ne	4039ac <__fxstatat@plt+0x1eac>  // b.any
  403b40:	b	4039b8 <__fxstatat@plt+0x1eb8>
  403b44:	add	x8, x27, #0x1
  403b48:	cmp	x8, x24
  403b4c:	b.cs	403af0 <__fxstatat@plt+0x1ff0>  // b.hs, b.nlast
  403b50:	mov	w10, #0x24                  	// #36
  403b54:	strb	w10, [x28, x8]
  403b58:	add	x8, x27, #0x2
  403b5c:	cmp	x8, x24
  403b60:	b.cc	403afc <__fxstatat@plt+0x1ffc>  // b.lo, b.ul, b.last
  403b64:	b	403b04 <__fxstatat@plt+0x2004>
  403b68:	cmp	x23, #0x1
  403b6c:	b.eq	403b90 <__fxstatat@plt+0x2090>  // b.none
  403b70:	cmn	x23, #0x1
  403b74:	b.ne	403b94 <__fxstatat@plt+0x2094>  // b.any
  403b78:	ldrb	w8, [x19, #1]
  403b7c:	cbz	w8, 403b90 <__fxstatat@plt+0x2090>
  403b80:	mov	w8, wzr
  403b84:	mov	w26, wzr
  403b88:	mov	x23, #0xffffffffffffffff    	// #-1
  403b8c:	b	403a94 <__fxstatat@plt+0x1f94>
  403b90:	cbz	x22, 403ba0 <__fxstatat@plt+0x20a0>
  403b94:	mov	w8, wzr
  403b98:	mov	w26, wzr
  403b9c:	b	403a94 <__fxstatat@plt+0x1f94>
  403ba0:	mov	w10, #0x1                   	// #1
  403ba4:	cmp	w20, #0x2
  403ba8:	b.ne	403bb0 <__fxstatat@plt+0x20b0>  // b.any
  403bac:	tbnz	w17, #0, 404384 <__fxstatat@plt+0x2884>
  403bb0:	mov	w8, wzr
  403bb4:	mov	w26, w10
  403bb8:	b	403a94 <__fxstatat@plt+0x1f94>
  403bbc:	cmp	w20, #0x2
  403bc0:	b.ne	403ce0 <__fxstatat@plt+0x21e0>  // b.any
  403bc4:	tbz	w17, #0, 403cec <__fxstatat@plt+0x21ec>
  403bc8:	b	404384 <__fxstatat@plt+0x2884>
  403bcc:	mov	w9, #0x66                  	// #102
  403bd0:	b	403d3c <__fxstatat@plt+0x223c>
  403bd4:	mov	w11, #0x74                  	// #116
  403bd8:	b	403be8 <__fxstatat@plt+0x20e8>
  403bdc:	mov	w9, #0x62                  	// #98
  403be0:	b	403d3c <__fxstatat@plt+0x223c>
  403be4:	mov	w11, #0x72                  	// #114
  403be8:	ldr	w8, [sp, #92]
  403bec:	mov	w9, w11
  403bf0:	tbnz	w8, #0, 403d3c <__fxstatat@plt+0x223c>
  403bf4:	b	404384 <__fxstatat@plt+0x2884>
  403bf8:	ldur	w8, [x29, #-72]
  403bfc:	tbz	w8, #0, 403d50 <__fxstatat@plt+0x2250>
  403c00:	cmp	w20, #0x2
  403c04:	tbnz	w17, #0, 404494 <__fxstatat@plt+0x2994>
  403c08:	cset	w8, ne  // ne = any
  403c0c:	orr	w8, w8, w15
  403c10:	tbz	w8, #0, 403f24 <__fxstatat@plt+0x2424>
  403c14:	mov	x8, x27
  403c18:	cmp	x8, x24
  403c1c:	b.cc	403f64 <__fxstatat@plt+0x2464>  // b.lo, b.ul, b.last
  403c20:	b	403f6c <__fxstatat@plt+0x246c>
  403c24:	cmp	w20, #0x5
  403c28:	b.eq	403e84 <__fxstatat@plt+0x2384>  // b.none
  403c2c:	cmp	w20, #0x2
  403c30:	b.ne	403f14 <__fxstatat@plt+0x2414>  // b.any
  403c34:	tbz	w17, #0, 403f14 <__fxstatat@plt+0x2414>
  403c38:	b	404384 <__fxstatat@plt+0x2884>
  403c3c:	mov	w9, #0x76                  	// #118
  403c40:	b	403d3c <__fxstatat@plt+0x223c>
  403c44:	cmp	w20, #0x2
  403c48:	b.ne	403d60 <__fxstatat@plt+0x2260>  // b.any
  403c4c:	tbnz	w17, #0, 404384 <__fxstatat@plt+0x2884>
  403c50:	ldr	x10, [sp, #72]
  403c54:	cmp	x24, #0x0
  403c58:	cset	w8, eq  // eq = none
  403c5c:	cmp	x10, #0x0
  403c60:	cset	w9, ne  // ne = any
  403c64:	orr	w8, w9, w8
  403c68:	cmp	w8, #0x0
  403c6c:	csel	x10, x10, x24, ne  // ne = any
  403c70:	csel	x24, x24, xzr, ne  // ne = any
  403c74:	cmp	x27, x24
  403c78:	str	x10, [sp, #72]
  403c7c:	b.cs	403e60 <__fxstatat@plt+0x2360>  // b.hs, b.nlast
  403c80:	mov	w8, #0x27                  	// #39
  403c84:	strb	w8, [x28, x27]
  403c88:	add	x8, x27, #0x1
  403c8c:	cmp	x8, x24
  403c90:	b.cc	403e6c <__fxstatat@plt+0x236c>  // b.lo, b.ul, b.last
  403c94:	add	x8, x27, #0x2
  403c98:	cmp	x8, x24
  403c9c:	b.cs	403ca8 <__fxstatat@plt+0x21a8>  // b.hs, b.nlast
  403ca0:	mov	w9, #0x27                  	// #39
  403ca4:	strb	w9, [x28, x8]
  403ca8:	mov	w15, wzr
  403cac:	mov	w8, wzr
  403cb0:	add	x27, x27, #0x3
  403cb4:	b	403d64 <__fxstatat@plt+0x2264>
  403cb8:	ldr	x8, [sp, #32]
  403cbc:	stp	w15, w14, [sp, #24]
  403cc0:	cmp	x8, #0x1
  403cc4:	b.ne	403d78 <__fxstatat@plt+0x2278>  // b.any
  403cc8:	bl	401990 <__ctype_b_loc@plt>
  403ccc:	ldr	x8, [x0]
  403cd0:	mov	w20, #0x1                   	// #1
  403cd4:	ldrh	w8, [x8, x21, lsl #1]
  403cd8:	ubfx	w26, w8, #14, #1
  403cdc:	b	4040d4 <__fxstatat@plt+0x25d4>
  403ce0:	ldr	w8, [sp, #64]
  403ce4:	mov	w9, #0x5c                  	// #92
  403ce8:	tbz	w8, #0, 403d3c <__fxstatat@plt+0x223c>
  403cec:	mov	w8, wzr
  403cf0:	mov	w26, wzr
  403cf4:	mov	w21, #0x5c                  	// #92
  403cf8:	tbnz	w8, #0, 403d2c <__fxstatat@plt+0x222c>
  403cfc:	tbz	w15, #0, 403d2c <__fxstatat@plt+0x222c>
  403d00:	cmp	x27, x24
  403d04:	b.cs	403d10 <__fxstatat@plt+0x2210>  // b.hs, b.nlast
  403d08:	mov	w8, #0x27                  	// #39
  403d0c:	strb	w8, [x28, x27]
  403d10:	add	x8, x27, #0x1
  403d14:	cmp	x8, x24
  403d18:	b.cs	403d24 <__fxstatat@plt+0x2224>  // b.hs, b.nlast
  403d1c:	mov	w9, #0x27                  	// #39
  403d20:	strb	w9, [x28, x8]
  403d24:	mov	w15, wzr
  403d28:	add	x27, x27, #0x2
  403d2c:	mov	w9, w21
  403d30:	cmp	x27, x24
  403d34:	b.cc	403b28 <__fxstatat@plt+0x2028>  // b.lo, b.ul, b.last
  403d38:	b	403b2c <__fxstatat@plt+0x202c>
  403d3c:	ldur	w10, [x29, #-72]
  403d40:	mov	w8, wzr
  403d44:	mov	w26, wzr
  403d48:	tbz	w10, #0, 403a94 <__fxstatat@plt+0x1f94>
  403d4c:	b	403ac0 <__fxstatat@plt+0x1fc0>
  403d50:	ldr	w8, [sp, #88]
  403d54:	tbnz	w8, #0, 403b34 <__fxstatat@plt+0x2034>
  403d58:	mov	w21, wzr
  403d5c:	b	403b94 <__fxstatat@plt+0x2094>
  403d60:	mov	w8, wzr
  403d64:	mov	w9, #0x1                   	// #1
  403d68:	mov	w21, #0x27                  	// #39
  403d6c:	str	w9, [sp, #84]
  403d70:	mov	w26, #0x1                   	// #1
  403d74:	b	403a94 <__fxstatat@plt+0x1f94>
  403d78:	cmn	x23, #0x1
  403d7c:	stur	xzr, [x29, #-16]
  403d80:	b.eq	403ff8 <__fxstatat@plt+0x24f8>  // b.none
  403d84:	ldr	w8, [sp, #60]
  403d88:	stp	x23, x19, [sp, #40]
  403d8c:	tbz	w8, #0, 404010 <__fxstatat@plt+0x2510>
  403d90:	ldur	x8, [x29, #-80]
  403d94:	mov	x20, xzr
  403d98:	mov	w26, #0x1                   	// #1
  403d9c:	add	x8, x8, x22
  403da0:	str	x8, [sp, #16]
  403da4:	b	403dd0 <__fxstatat@plt+0x22d0>
  403da8:	ldur	w0, [x29, #-20]
  403dac:	bl	401a80 <iswprint@plt>
  403db0:	cmp	w0, #0x0
  403db4:	cset	w8, ne  // ne = any
  403db8:	sub	x0, x29, #0x10
  403dbc:	and	w26, w26, w8
  403dc0:	add	x20, x23, x20
  403dc4:	bl	401930 <mbsinit@plt>
  403dc8:	ldr	x23, [sp, #40]
  403dcc:	cbnz	w0, 4040d0 <__fxstatat@plt+0x25d0>
  403dd0:	ldr	x8, [sp, #48]
  403dd4:	mov	x19, x28
  403dd8:	add	x28, x20, x22
  403ddc:	sub	x2, x23, x28
  403de0:	add	x1, x8, x28
  403de4:	sub	x0, x29, #0x14
  403de8:	sub	x3, x29, #0x10
  403dec:	bl	407f84 <__fxstatat@plt+0x6484>
  403df0:	cmn	x0, #0x2
  403df4:	b.eq	404090 <__fxstatat@plt+0x2590>  // b.none
  403df8:	mov	x23, x0
  403dfc:	cmn	x0, #0x1
  403e00:	b.eq	404080 <__fxstatat@plt+0x2580>  // b.none
  403e04:	mov	x28, x19
  403e08:	cbz	x23, 404088 <__fxstatat@plt+0x2588>
  403e0c:	ldr	x19, [sp, #48]
  403e10:	cmp	x23, #0x2
  403e14:	b.cc	403da8 <__fxstatat@plt+0x22a8>  // b.lo, b.ul, b.last
  403e18:	ldr	x9, [sp, #16]
  403e1c:	sub	x8, x23, #0x1
  403e20:	add	x9, x9, x20
  403e24:	b	403e34 <__fxstatat@plt+0x2334>
  403e28:	subs	x8, x8, #0x1
  403e2c:	add	x9, x9, #0x1
  403e30:	b.eq	403da8 <__fxstatat@plt+0x22a8>  // b.none
  403e34:	ldrb	w10, [x9]
  403e38:	sub	w10, w10, #0x5b
  403e3c:	cmp	w10, #0x21
  403e40:	b.hi	403e28 <__fxstatat@plt+0x2328>  // b.pmore
  403e44:	mov	w11, #0x1                   	// #1
  403e48:	lsl	x10, x11, x10
  403e4c:	mov	x11, #0x2b                  	// #43
  403e50:	movk	x11, #0x2, lsl #32
  403e54:	tst	x10, x11
  403e58:	b.eq	403e28 <__fxstatat@plt+0x2328>  // b.none
  403e5c:	b	4043ac <__fxstatat@plt+0x28ac>
  403e60:	add	x8, x27, #0x1
  403e64:	cmp	x8, x24
  403e68:	b.cs	403c94 <__fxstatat@plt+0x2194>  // b.hs, b.nlast
  403e6c:	mov	w9, #0x5c                  	// #92
  403e70:	strb	w9, [x28, x8]
  403e74:	add	x8, x27, #0x2
  403e78:	cmp	x8, x24
  403e7c:	b.cc	403ca0 <__fxstatat@plt+0x21a0>  // b.lo, b.ul, b.last
  403e80:	b	403ca8 <__fxstatat@plt+0x21a8>
  403e84:	ldr	w8, [sp, #88]
  403e88:	tbz	w8, #2, 403f14 <__fxstatat@plt+0x2414>
  403e8c:	add	x9, x22, #0x2
  403e90:	cmp	x9, x23
  403e94:	b.cs	403f14 <__fxstatat@plt+0x2414>  // b.hs, b.nlast
  403e98:	add	x8, x22, x19
  403e9c:	ldrb	w8, [x8, #1]
  403ea0:	cmp	w8, #0x3f
  403ea4:	b.ne	403f14 <__fxstatat@plt+0x2414>  // b.any
  403ea8:	ldrb	w21, [x19, x9]
  403eac:	mov	w8, wzr
  403eb0:	cmp	w21, #0x3e
  403eb4:	b.hi	4042f0 <__fxstatat@plt+0x27f0>  // b.pmore
  403eb8:	mov	w10, #0x1                   	// #1
  403ebc:	mov	x11, #0xa38200000000        	// #179778741075968
  403ec0:	lsl	x10, x10, x21
  403ec4:	movk	x11, #0x7000, lsl #48
  403ec8:	tst	x10, x11
  403ecc:	b.eq	4042f0 <__fxstatat@plt+0x27f0>  // b.none
  403ed0:	tbnz	w17, #0, 404384 <__fxstatat@plt+0x2884>
  403ed4:	cmp	x27, x24
  403ed8:	b.cs	4042a8 <__fxstatat@plt+0x27a8>  // b.hs, b.nlast
  403edc:	mov	w8, #0x3f                  	// #63
  403ee0:	strb	w8, [x28, x27]
  403ee4:	add	x8, x27, #0x1
  403ee8:	cmp	x8, x24
  403eec:	b.cc	4042b4 <__fxstatat@plt+0x27b4>  // b.lo, b.ul, b.last
  403ef0:	add	x8, x27, #0x2
  403ef4:	cmp	x8, x24
  403ef8:	b.cs	4042c8 <__fxstatat@plt+0x27c8>  // b.hs, b.nlast
  403efc:	mov	w10, #0x22                  	// #34
  403f00:	strb	w10, [x28, x8]
  403f04:	add	x8, x27, #0x3
  403f08:	cmp	x8, x24
  403f0c:	b.cc	4042d4 <__fxstatat@plt+0x27d4>  // b.lo, b.ul, b.last
  403f10:	b	4042dc <__fxstatat@plt+0x27dc>
  403f14:	mov	w8, wzr
  403f18:	mov	w26, wzr
  403f1c:	mov	w21, #0x3f                  	// #63
  403f20:	b	403a94 <__fxstatat@plt+0x1f94>
  403f24:	cmp	x27, x24
  403f28:	b.cs	403fd4 <__fxstatat@plt+0x24d4>  // b.hs, b.nlast
  403f2c:	mov	w8, #0x27                  	// #39
  403f30:	strb	w8, [x28, x27]
  403f34:	add	x8, x27, #0x1
  403f38:	cmp	x8, x24
  403f3c:	b.cc	403fe0 <__fxstatat@plt+0x24e0>  // b.lo, b.ul, b.last
  403f40:	add	x8, x27, #0x2
  403f44:	cmp	x8, x24
  403f48:	b.cs	403f54 <__fxstatat@plt+0x2454>  // b.hs, b.nlast
  403f4c:	mov	w9, #0x27                  	// #39
  403f50:	strb	w9, [x28, x8]
  403f54:	add	x8, x27, #0x3
  403f58:	mov	w15, #0x1                   	// #1
  403f5c:	cmp	x8, x24
  403f60:	b.cs	403f6c <__fxstatat@plt+0x246c>  // b.hs, b.nlast
  403f64:	mov	w9, #0x5c                  	// #92
  403f68:	strb	w9, [x28, x8]
  403f6c:	cmp	w20, #0x2
  403f70:	add	x27, x8, #0x1
  403f74:	b.eq	403fc4 <__fxstatat@plt+0x24c4>  // b.none
  403f78:	add	x9, x22, #0x1
  403f7c:	cmp	x9, x23
  403f80:	b.cs	403fc4 <__fxstatat@plt+0x24c4>  // b.hs, b.nlast
  403f84:	ldrb	w9, [x19, x9]
  403f88:	sub	w9, w9, #0x30
  403f8c:	cmp	w9, #0x9
  403f90:	b.hi	403fc4 <__fxstatat@plt+0x24c4>  // b.pmore
  403f94:	cmp	x27, x24
  403f98:	b.cs	403fa4 <__fxstatat@plt+0x24a4>  // b.hs, b.nlast
  403f9c:	mov	w9, #0x30                  	// #48
  403fa0:	strb	w9, [x28, x27]
  403fa4:	add	x9, x8, #0x2
  403fa8:	cmp	x9, x24
  403fac:	b.cs	403fb8 <__fxstatat@plt+0x24b8>  // b.hs, b.nlast
  403fb0:	mov	w10, #0x30                  	// #48
  403fb4:	strb	w10, [x28, x9]
  403fb8:	mov	w26, wzr
  403fbc:	add	x27, x8, #0x3
  403fc0:	b	403fc8 <__fxstatat@plt+0x24c8>
  403fc4:	mov	w26, wzr
  403fc8:	mov	w8, #0x1                   	// #1
  403fcc:	mov	w21, #0x30                  	// #48
  403fd0:	b	403a94 <__fxstatat@plt+0x1f94>
  403fd4:	add	x8, x27, #0x1
  403fd8:	cmp	x8, x24
  403fdc:	b.cs	403f40 <__fxstatat@plt+0x2440>  // b.hs, b.nlast
  403fe0:	mov	w9, #0x24                  	// #36
  403fe4:	strb	w9, [x28, x8]
  403fe8:	add	x8, x27, #0x2
  403fec:	cmp	x8, x24
  403ff0:	b.cc	403f4c <__fxstatat@plt+0x244c>  // b.lo, b.ul, b.last
  403ff4:	b	403f54 <__fxstatat@plt+0x2454>
  403ff8:	mov	x0, x19
  403ffc:	bl	401730 <strlen@plt>
  404000:	mov	x23, x0
  404004:	ldr	w8, [sp, #60]
  404008:	stp	x23, x19, [sp, #40]
  40400c:	tbnz	w8, #0, 403d90 <__fxstatat@plt+0x2290>
  404010:	mov	x20, xzr
  404014:	mov	w26, #0x1                   	// #1
  404018:	ldr	x8, [sp, #48]
  40401c:	mov	x19, x28
  404020:	add	x28, x20, x22
  404024:	sub	x2, x23, x28
  404028:	add	x1, x8, x28
  40402c:	sub	x0, x29, #0x14
  404030:	sub	x3, x29, #0x10
  404034:	bl	407f84 <__fxstatat@plt+0x6484>
  404038:	cmn	x0, #0x2
  40403c:	b.eq	404090 <__fxstatat@plt+0x2590>  // b.none
  404040:	mov	x23, x0
  404044:	cmn	x0, #0x1
  404048:	b.eq	404080 <__fxstatat@plt+0x2580>  // b.none
  40404c:	mov	x28, x19
  404050:	cbz	x23, 404088 <__fxstatat@plt+0x2588>
  404054:	ldur	w0, [x29, #-20]
  404058:	bl	401a80 <iswprint@plt>
  40405c:	cmp	w0, #0x0
  404060:	cset	w8, ne  // ne = any
  404064:	sub	x0, x29, #0x10
  404068:	and	w26, w26, w8
  40406c:	add	x20, x23, x20
  404070:	bl	401930 <mbsinit@plt>
  404074:	ldr	x23, [sp, #40]
  404078:	cbz	w0, 404018 <__fxstatat@plt+0x2518>
  40407c:	b	4040d0 <__fxstatat@plt+0x25d0>
  404080:	mov	w26, wzr
  404084:	mov	x28, x19
  404088:	ldr	x23, [sp, #40]
  40408c:	b	4040d0 <__fxstatat@plt+0x25d0>
  404090:	ldr	x23, [sp, #40]
  404094:	cmp	x28, x23
  404098:	b.cs	4040c8 <__fxstatat@plt+0x25c8>  // b.hs, b.nlast
  40409c:	sub	x8, x23, x22
  4040a0:	ldr	x9, [sp, #48]
  4040a4:	ldrb	w9, [x9, x28]
  4040a8:	cbz	w9, 4040c8 <__fxstatat@plt+0x25c8>
  4040ac:	add	x20, x20, #0x1
  4040b0:	add	x28, x20, x22
  4040b4:	cmp	x28, x23
  4040b8:	b.cc	4040a0 <__fxstatat@plt+0x25a0>  // b.lo, b.ul, b.last
  4040bc:	mov	w26, wzr
  4040c0:	mov	x20, x8
  4040c4:	b	4040cc <__fxstatat@plt+0x25cc>
  4040c8:	mov	w26, wzr
  4040cc:	mov	x28, x19
  4040d0:	ldr	x19, [sp, #48]
  4040d4:	ldr	w8, [sp, #68]
  4040d8:	ldp	w15, w14, [sp, #24]
  4040dc:	ldp	w18, w17, [x29, #-52]
  4040e0:	cmp	x20, #0x1
  4040e4:	orr	w8, w26, w8
  4040e8:	b.hi	4040fc <__fxstatat@plt+0x25fc>  // b.pmore
  4040ec:	tbz	w8, #0, 4040fc <__fxstatat@plt+0x25fc>
  4040f0:	ldur	w20, [x29, #-44]
  4040f4:	mov	w8, wzr
  4040f8:	b	403a94 <__fxstatat@plt+0x1f94>
  4040fc:	add	x9, x20, x22
  404100:	ldur	w20, [x29, #-44]
  404104:	mov	w10, wzr
  404108:	b	40411c <__fxstatat@plt+0x261c>
  40410c:	ldur	x12, [x29, #-80]
  404110:	add	x27, x27, #0x1
  404114:	ldrb	w21, [x12, x22]
  404118:	mov	x22, x11
  40411c:	tbz	w8, #0, 40414c <__fxstatat@plt+0x264c>
  404120:	tbz	w25, #0, 4041b8 <__fxstatat@plt+0x26b8>
  404124:	cmp	x27, x24
  404128:	b.cs	404134 <__fxstatat@plt+0x2634>  // b.hs, b.nlast
  40412c:	mov	w11, #0x5c                  	// #92
  404130:	strb	w11, [x28, x27]
  404134:	mov	w25, wzr
  404138:	add	x27, x27, #0x1
  40413c:	add	x11, x22, #0x1
  404140:	cmp	x9, x11
  404144:	b.hi	4041c8 <__fxstatat@plt+0x26c8>  // b.pmore
  404148:	b	40429c <__fxstatat@plt+0x279c>
  40414c:	tbnz	w17, #0, 404384 <__fxstatat@plt+0x2884>
  404150:	cmp	w20, #0x2
  404154:	cset	w10, ne  // ne = any
  404158:	orr	w10, w10, w15
  40415c:	tbz	w10, #0, 404210 <__fxstatat@plt+0x2710>
  404160:	cmp	x27, x24
  404164:	b.cs	404250 <__fxstatat@plt+0x2750>  // b.hs, b.nlast
  404168:	mov	w10, #0x5c                  	// #92
  40416c:	strb	w10, [x28, x27]
  404170:	add	x10, x27, #0x1
  404174:	cmp	x10, x24
  404178:	b.cc	40425c <__fxstatat@plt+0x275c>  // b.lo, b.ul, b.last
  40417c:	add	x10, x27, #0x2
  404180:	cmp	x10, x24
  404184:	b.cs	404194 <__fxstatat@plt+0x2694>  // b.hs, b.nlast
  404188:	mov	w11, #0x30                  	// #48
  40418c:	bfxil	w11, w21, #3, #3
  404190:	strb	w11, [x28, x10]
  404194:	mov	w11, #0x30                  	// #48
  404198:	bfxil	w11, w21, #0, #3
  40419c:	add	x27, x27, #0x3
  4041a0:	mov	w10, #0x1                   	// #1
  4041a4:	mov	w21, w11
  4041a8:	add	x11, x22, #0x1
  4041ac:	cmp	x9, x11
  4041b0:	b.hi	4041c8 <__fxstatat@plt+0x26c8>  // b.pmore
  4041b4:	b	40429c <__fxstatat@plt+0x279c>
  4041b8:	mov	w25, wzr
  4041bc:	add	x11, x22, #0x1
  4041c0:	cmp	x9, x11
  4041c4:	b.ls	40429c <__fxstatat@plt+0x279c>  // b.plast
  4041c8:	and	w12, w10, #0x1
  4041cc:	orn	w12, w12, w15
  4041d0:	tbnz	w12, #0, 404200 <__fxstatat@plt+0x2700>
  4041d4:	cmp	x27, x24
  4041d8:	b.cs	4041e4 <__fxstatat@plt+0x26e4>  // b.hs, b.nlast
  4041dc:	mov	w12, #0x27                  	// #39
  4041e0:	strb	w12, [x28, x27]
  4041e4:	add	x12, x27, #0x1
  4041e8:	cmp	x12, x24
  4041ec:	b.cs	4041f8 <__fxstatat@plt+0x26f8>  // b.hs, b.nlast
  4041f0:	mov	w13, #0x27                  	// #39
  4041f4:	strb	w13, [x28, x12]
  4041f8:	mov	w15, wzr
  4041fc:	add	x27, x27, #0x2
  404200:	cmp	x27, x24
  404204:	b.cs	40410c <__fxstatat@plt+0x260c>  // b.hs, b.nlast
  404208:	strb	w21, [x28, x27]
  40420c:	b	40410c <__fxstatat@plt+0x260c>
  404210:	cmp	x27, x24
  404214:	b.cs	404278 <__fxstatat@plt+0x2778>  // b.hs, b.nlast
  404218:	mov	w10, #0x27                  	// #39
  40421c:	strb	w10, [x28, x27]
  404220:	add	x10, x27, #0x1
  404224:	cmp	x10, x24
  404228:	b.cc	404284 <__fxstatat@plt+0x2784>  // b.lo, b.ul, b.last
  40422c:	add	x10, x27, #0x2
  404230:	cmp	x10, x24
  404234:	b.cs	404240 <__fxstatat@plt+0x2740>  // b.hs, b.nlast
  404238:	mov	w11, #0x27                  	// #39
  40423c:	strb	w11, [x28, x10]
  404240:	add	x27, x27, #0x3
  404244:	mov	w15, #0x1                   	// #1
  404248:	cmp	x27, x24
  40424c:	b.cc	404168 <__fxstatat@plt+0x2668>  // b.lo, b.ul, b.last
  404250:	add	x10, x27, #0x1
  404254:	cmp	x10, x24
  404258:	b.cs	40417c <__fxstatat@plt+0x267c>  // b.hs, b.nlast
  40425c:	mov	w11, #0x30                  	// #48
  404260:	bfxil	w11, w21, #6, #2
  404264:	strb	w11, [x28, x10]
  404268:	add	x10, x27, #0x2
  40426c:	cmp	x10, x24
  404270:	b.cc	404188 <__fxstatat@plt+0x2688>  // b.lo, b.ul, b.last
  404274:	b	404194 <__fxstatat@plt+0x2694>
  404278:	add	x10, x27, #0x1
  40427c:	cmp	x10, x24
  404280:	b.cs	40422c <__fxstatat@plt+0x272c>  // b.hs, b.nlast
  404284:	mov	w11, #0x24                  	// #36
  404288:	strb	w11, [x28, x10]
  40428c:	add	x10, x27, #0x2
  404290:	cmp	x10, x24
  404294:	b.cc	404238 <__fxstatat@plt+0x2738>  // b.lo, b.ul, b.last
  404298:	b	404240 <__fxstatat@plt+0x2740>
  40429c:	and	w8, w10, #0x1
  4042a0:	tbz	w8, #0, 403cfc <__fxstatat@plt+0x21fc>
  4042a4:	b	403d2c <__fxstatat@plt+0x222c>
  4042a8:	add	x8, x27, #0x1
  4042ac:	cmp	x8, x24
  4042b0:	b.cs	403ef0 <__fxstatat@plt+0x23f0>  // b.hs, b.nlast
  4042b4:	mov	w10, #0x22                  	// #34
  4042b8:	strb	w10, [x28, x8]
  4042bc:	add	x8, x27, #0x2
  4042c0:	cmp	x8, x24
  4042c4:	b.cc	403efc <__fxstatat@plt+0x23fc>  // b.lo, b.ul, b.last
  4042c8:	add	x8, x27, #0x3
  4042cc:	cmp	x8, x24
  4042d0:	b.cs	4042dc <__fxstatat@plt+0x27dc>  // b.hs, b.nlast
  4042d4:	mov	w10, #0x3f                  	// #63
  4042d8:	strb	w10, [x28, x8]
  4042dc:	mov	w8, wzr
  4042e0:	mov	w26, wzr
  4042e4:	add	x27, x27, #0x4
  4042e8:	mov	x22, x9
  4042ec:	b	403a94 <__fxstatat@plt+0x1f94>
  4042f0:	mov	w21, #0x3f                  	// #63
  4042f4:	mov	w26, w8
  4042f8:	b	403a94 <__fxstatat@plt+0x1f94>
  4042fc:	mov	x23, x22
  404300:	b	404308 <__fxstatat@plt+0x2808>
  404304:	mov	x23, #0xffffffffffffffff    	// #-1
  404308:	cmp	w20, #0x2
  40430c:	cset	w8, eq  // eq = none
  404310:	cmp	x27, #0x0
  404314:	cset	w9, eq  // eq = none
  404318:	and	w8, w8, w9
  40431c:	and	w8, w17, w8
  404320:	tbnz	w8, #0, 404384 <__fxstatat@plt+0x2884>
  404324:	cmp	w20, #0x2
  404328:	cset	w8, ne  // ne = any
  40432c:	orr	w8, w17, w8
  404330:	tbnz	w8, #0, 40444c <__fxstatat@plt+0x294c>
  404334:	ldr	w8, [sp, #84]
  404338:	eor	w8, w8, #0x1
  40433c:	tbnz	w8, #0, 40444c <__fxstatat@plt+0x294c>
  404340:	mov	x22, x23
  404344:	tbnz	w14, #0, 40441c <__fxstatat@plt+0x291c>
  404348:	ldr	x23, [sp, #72]
  40434c:	mov	w21, wzr
  404350:	cbz	x23, 404448 <__fxstatat@plt+0x2948>
  404354:	ldur	w8, [x29, #-72]
  404358:	mov	w20, #0x2                   	// #2
  40435c:	mov	w14, w21
  404360:	mov	w17, w21
  404364:	cbz	x24, 403570 <__fxstatat@plt+0x1a70>
  404368:	b	40444c <__fxstatat@plt+0x294c>
  40436c:	adrp	x20, 40a000 <__fxstatat@plt+0x8500>
  404370:	add	x20, x20, #0xcb2
  404374:	b	4037a4 <__fxstatat@plt+0x1ca4>
  404378:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  40437c:	add	x8, x8, #0xcb6
  404380:	b	403838 <__fxstatat@plt+0x1d38>
  404384:	ldur	w8, [x29, #-72]
  404388:	ldr	x7, [sp, #96]
  40438c:	mov	w9, #0x4                   	// #4
  404390:	tst	w8, #0x1
  404394:	mov	w8, #0x2                   	// #2
  404398:	csel	w8, w9, w8, ne  // ne = any
  40439c:	cmp	w20, #0x2
  4043a0:	b.ne	4043c8 <__fxstatat@plt+0x28c8>  // b.any
  4043a4:	mov	w20, w8
  4043a8:	b	4043c8 <__fxstatat@plt+0x28c8>
  4043ac:	ldur	w8, [x29, #-72]
  4043b0:	ldr	x23, [sp, #40]
  4043b4:	mov	w9, #0x4                   	// #4
  4043b8:	tst	w8, #0x1
  4043bc:	mov	w8, #0x2                   	// #2
  4043c0:	csel	w20, w9, w8, ne  // ne = any
  4043c4:	ldr	x7, [sp, #96]
  4043c8:	ldr	w8, [sp, #88]
  4043cc:	mov	x0, x28
  4043d0:	mov	x1, x24
  4043d4:	mov	x2, x19
  4043d8:	and	w5, w8, #0xfffffffd
  4043dc:	ldur	x8, [x29, #-88]
  4043e0:	mov	x3, x23
  4043e4:	mov	w4, w20
  4043e8:	mov	x6, xzr
  4043ec:	str	x8, [sp]
  4043f0:	bl	4034f4 <__fxstatat@plt+0x19f4>
  4043f4:	mov	x27, x0
  4043f8:	mov	x0, x27
  4043fc:	ldp	x20, x19, [sp, #272]
  404400:	ldp	x22, x21, [sp, #256]
  404404:	ldp	x24, x23, [sp, #240]
  404408:	ldp	x26, x25, [sp, #224]
  40440c:	ldp	x28, x27, [sp, #208]
  404410:	ldp	x29, x30, [sp, #192]
  404414:	add	sp, sp, #0x120
  404418:	ret
  40441c:	ldur	x8, [x29, #-88]
  404420:	ldr	x1, [sp, #72]
  404424:	ldr	w5, [sp, #88]
  404428:	ldur	x6, [x29, #-40]
  40442c:	ldr	x7, [sp, #96]
  404430:	mov	w4, #0x5                   	// #5
  404434:	str	x8, [sp]
  404438:	mov	x0, x28
  40443c:	mov	x2, x19
  404440:	mov	x3, x22
  404444:	b	4043f0 <__fxstatat@plt+0x28f0>
  404448:	mov	w17, w21
  40444c:	ldur	x8, [x29, #-64]
  404450:	cbz	x8, 404484 <__fxstatat@plt+0x2984>
  404454:	tbnz	w17, #0, 404484 <__fxstatat@plt+0x2984>
  404458:	ldrb	w9, [x8]
  40445c:	cbz	w9, 404484 <__fxstatat@plt+0x2984>
  404460:	add	x8, x8, #0x1
  404464:	b	404474 <__fxstatat@plt+0x2974>
  404468:	ldrb	w9, [x8], #1
  40446c:	add	x27, x27, #0x1
  404470:	cbz	w9, 404484 <__fxstatat@plt+0x2984>
  404474:	cmp	x27, x24
  404478:	b.cs	404468 <__fxstatat@plt+0x2968>  // b.hs, b.nlast
  40447c:	strb	w9, [x28, x27]
  404480:	b	404468 <__fxstatat@plt+0x2968>
  404484:	cmp	x27, x24
  404488:	b.cs	4043f8 <__fxstatat@plt+0x28f8>  // b.hs, b.nlast
  40448c:	strb	wzr, [x28, x27]
  404490:	b	4043f8 <__fxstatat@plt+0x28f8>
  404494:	b.ne	4043c4 <__fxstatat@plt+0x28c4>  // b.any
  404498:	mov	w20, #0x4                   	// #4
  40449c:	b	4043c4 <__fxstatat@plt+0x28c4>
  4044a0:	bl	401920 <abort@plt>
  4044a4:	sub	sp, sp, #0x60
  4044a8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4044ac:	add	x8, x8, #0x2f8
  4044b0:	cmp	x2, #0x0
  4044b4:	stp	x29, x30, [sp, #16]
  4044b8:	stp	x26, x25, [sp, #32]
  4044bc:	stp	x24, x23, [sp, #48]
  4044c0:	stp	x22, x21, [sp, #64]
  4044c4:	stp	x20, x19, [sp, #80]
  4044c8:	add	x29, sp, #0x10
  4044cc:	mov	x19, x1
  4044d0:	mov	x20, x0
  4044d4:	csel	x25, x8, x2, eq  // eq = none
  4044d8:	bl	401ab0 <__errno_location@plt>
  4044dc:	ldp	w4, w8, [x25]
  4044e0:	ldp	x7, x9, [x25, #40]
  4044e4:	ldr	w26, [x0]
  4044e8:	add	x23, x25, #0x8
  4044ec:	orr	w22, w8, #0x1
  4044f0:	mov	x21, x0
  4044f4:	mov	x0, xzr
  4044f8:	mov	x1, xzr
  4044fc:	mov	x2, x20
  404500:	mov	x3, x19
  404504:	mov	w5, w22
  404508:	mov	x6, x23
  40450c:	str	x9, [sp]
  404510:	bl	4034f4 <__fxstatat@plt+0x19f4>
  404514:	add	x24, x0, #0x1
  404518:	mov	x0, x24
  40451c:	bl	40558c <__fxstatat@plt+0x3a8c>
  404520:	ldr	w4, [x25]
  404524:	ldp	x7, x8, [x25, #40]
  404528:	mov	x1, x24
  40452c:	mov	x2, x20
  404530:	mov	x3, x19
  404534:	mov	w5, w22
  404538:	mov	x6, x23
  40453c:	mov	x25, x0
  404540:	str	x8, [sp]
  404544:	bl	4034f4 <__fxstatat@plt+0x19f4>
  404548:	str	w26, [x21]
  40454c:	mov	x0, x25
  404550:	ldp	x20, x19, [sp, #80]
  404554:	ldp	x22, x21, [sp, #64]
  404558:	ldp	x24, x23, [sp, #48]
  40455c:	ldp	x26, x25, [sp, #32]
  404560:	ldp	x29, x30, [sp, #16]
  404564:	add	sp, sp, #0x60
  404568:	ret
  40456c:	sub	sp, sp, #0x70
  404570:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  404574:	add	x8, x8, #0x2f8
  404578:	cmp	x3, #0x0
  40457c:	stp	x29, x30, [sp, #16]
  404580:	stp	x28, x27, [sp, #32]
  404584:	stp	x26, x25, [sp, #48]
  404588:	stp	x24, x23, [sp, #64]
  40458c:	stp	x22, x21, [sp, #80]
  404590:	stp	x20, x19, [sp, #96]
  404594:	add	x29, sp, #0x10
  404598:	mov	x19, x2
  40459c:	mov	x22, x1
  4045a0:	mov	x23, x0
  4045a4:	csel	x21, x8, x3, eq  // eq = none
  4045a8:	bl	401ab0 <__errno_location@plt>
  4045ac:	ldp	w4, w8, [x21]
  4045b0:	cmp	x19, #0x0
  4045b4:	ldp	x7, x9, [x21, #40]
  4045b8:	ldr	w28, [x0]
  4045bc:	cset	w10, eq  // eq = none
  4045c0:	orr	w25, w8, w10
  4045c4:	add	x26, x21, #0x8
  4045c8:	mov	x24, x0
  4045cc:	mov	x0, xzr
  4045d0:	mov	x1, xzr
  4045d4:	mov	x2, x23
  4045d8:	mov	x3, x22
  4045dc:	mov	w5, w25
  4045e0:	mov	x6, x26
  4045e4:	str	x9, [sp]
  4045e8:	bl	4034f4 <__fxstatat@plt+0x19f4>
  4045ec:	add	x27, x0, #0x1
  4045f0:	mov	x20, x0
  4045f4:	mov	x0, x27
  4045f8:	bl	40558c <__fxstatat@plt+0x3a8c>
  4045fc:	ldr	w4, [x21]
  404600:	ldp	x7, x8, [x21, #40]
  404604:	mov	x1, x27
  404608:	mov	x2, x23
  40460c:	mov	x3, x22
  404610:	mov	w5, w25
  404614:	mov	x6, x26
  404618:	mov	x21, x0
  40461c:	str	x8, [sp]
  404620:	bl	4034f4 <__fxstatat@plt+0x19f4>
  404624:	str	w28, [x24]
  404628:	cbz	x19, 404630 <__fxstatat@plt+0x2b30>
  40462c:	str	x20, [x19]
  404630:	mov	x0, x21
  404634:	ldp	x20, x19, [sp, #96]
  404638:	ldp	x22, x21, [sp, #80]
  40463c:	ldp	x24, x23, [sp, #64]
  404640:	ldp	x26, x25, [sp, #48]
  404644:	ldp	x28, x27, [sp, #32]
  404648:	ldp	x29, x30, [sp, #16]
  40464c:	add	sp, sp, #0x70
  404650:	ret
  404654:	stp	x29, x30, [sp, #-48]!
  404658:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  40465c:	add	x8, x8, #0x270
  404660:	ldr	w9, [x8]
  404664:	stp	x20, x19, [sp, #32]
  404668:	ldr	x19, [x8, #8]
  40466c:	adrp	x20, 41c000 <__fxstatat@plt+0x1a500>
  404670:	cmp	w9, #0x2
  404674:	stp	x22, x21, [sp, #16]
  404678:	mov	x29, sp
  40467c:	b.lt	4046a0 <__fxstatat@plt+0x2ba0>  // b.tstop
  404680:	add	x21, x19, #0x18
  404684:	mov	w22, #0x1                   	// #1
  404688:	ldr	x0, [x21], #16
  40468c:	bl	4019b0 <free@plt>
  404690:	ldrsw	x8, [x20, #624]
  404694:	add	x22, x22, #0x1
  404698:	cmp	x22, x8
  40469c:	b.lt	404688 <__fxstatat@plt+0x2b88>  // b.tstop
  4046a0:	ldr	x0, [x19, #8]
  4046a4:	adrp	x21, 41c000 <__fxstatat@plt+0x1a500>
  4046a8:	add	x21, x21, #0x330
  4046ac:	adrp	x22, 41c000 <__fxstatat@plt+0x1a500>
  4046b0:	cmp	x0, x21
  4046b4:	add	x22, x22, #0x280
  4046b8:	b.eq	4046c8 <__fxstatat@plt+0x2bc8>  // b.none
  4046bc:	bl	4019b0 <free@plt>
  4046c0:	mov	w8, #0x100                 	// #256
  4046c4:	stp	x8, x21, [x22]
  4046c8:	cmp	x19, x22
  4046cc:	b.eq	4046e8 <__fxstatat@plt+0x2be8>  // b.none
  4046d0:	mov	x0, x19
  4046d4:	bl	4019b0 <free@plt>
  4046d8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4046dc:	add	x8, x8, #0x278
  4046e0:	add	x9, x8, #0x8
  4046e4:	str	x9, [x8]
  4046e8:	mov	w8, #0x1                   	// #1
  4046ec:	str	w8, [x20, #624]
  4046f0:	ldp	x20, x19, [sp, #32]
  4046f4:	ldp	x22, x21, [sp, #16]
  4046f8:	ldp	x29, x30, [sp], #48
  4046fc:	ret
  404700:	adrp	x3, 41c000 <__fxstatat@plt+0x1a500>
  404704:	add	x3, x3, #0x2f8
  404708:	mov	x2, #0xffffffffffffffff    	// #-1
  40470c:	b	404710 <__fxstatat@plt+0x2c10>
  404710:	sub	sp, sp, #0x80
  404714:	stp	x29, x30, [sp, #32]
  404718:	add	x29, sp, #0x20
  40471c:	stp	x28, x27, [sp, #48]
  404720:	stp	x26, x25, [sp, #64]
  404724:	stp	x24, x23, [sp, #80]
  404728:	stp	x22, x21, [sp, #96]
  40472c:	stp	x20, x19, [sp, #112]
  404730:	mov	x22, x3
  404734:	stur	x2, [x29, #-8]
  404738:	mov	x21, x1
  40473c:	mov	w23, w0
  404740:	bl	401ab0 <__errno_location@plt>
  404744:	tbnz	w23, #31, 4048a0 <__fxstatat@plt+0x2da0>
  404748:	adrp	x25, 41c000 <__fxstatat@plt+0x1a500>
  40474c:	ldr	w8, [x25, #624]
  404750:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  404754:	ldr	w20, [x0]
  404758:	ldr	x27, [x9, #632]
  40475c:	mov	x19, x0
  404760:	cmp	w8, w23
  404764:	b.gt	4047dc <__fxstatat@plt+0x2cdc>
  404768:	mov	w8, #0x7fffffff            	// #2147483647
  40476c:	cmp	w23, w8
  404770:	stur	w20, [x29, #-12]
  404774:	b.eq	4048a4 <__fxstatat@plt+0x2da4>  // b.none
  404778:	adrp	x28, 41c000 <__fxstatat@plt+0x1a500>
  40477c:	add	x28, x28, #0x278
  404780:	add	x20, x28, #0x8
  404784:	add	w26, w23, #0x1
  404788:	cmp	x27, x20
  40478c:	csel	x0, xzr, x27, eq  // eq = none
  404790:	sbfiz	x1, x26, #4, #32
  404794:	bl	40560c <__fxstatat@plt+0x3b0c>
  404798:	mov	x24, x0
  40479c:	cmp	x27, x20
  4047a0:	str	x0, [x28]
  4047a4:	b.ne	4047b8 <__fxstatat@plt+0x2cb8>  // b.any
  4047a8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4047ac:	add	x8, x8, #0x280
  4047b0:	ldr	q0, [x8]
  4047b4:	str	q0, [x24]
  4047b8:	ldrsw	x8, [x25, #624]
  4047bc:	mov	w1, wzr
  4047c0:	add	x0, x24, x8, lsl #4
  4047c4:	sub	w8, w26, w8
  4047c8:	sbfiz	x2, x8, #4, #32
  4047cc:	bl	401880 <memset@plt>
  4047d0:	ldur	w20, [x29, #-12]
  4047d4:	mov	x27, x24
  4047d8:	str	w26, [x25, #624]
  4047dc:	add	x28, x27, w23, uxtw #4
  4047e0:	mov	x27, x28
  4047e4:	ldr	x26, [x28]
  4047e8:	ldr	x23, [x27, #8]!
  4047ec:	ldp	w4, w8, [x22]
  4047f0:	ldp	x7, x9, [x22, #40]
  4047f4:	ldur	x3, [x29, #-8]
  4047f8:	add	x24, x22, #0x8
  4047fc:	orr	w25, w8, #0x1
  404800:	mov	x0, x23
  404804:	mov	x1, x26
  404808:	mov	x2, x21
  40480c:	mov	w5, w25
  404810:	mov	x6, x24
  404814:	str	x9, [sp]
  404818:	bl	4034f4 <__fxstatat@plt+0x19f4>
  40481c:	cmp	x26, x0
  404820:	b.hi	404878 <__fxstatat@plt+0x2d78>  // b.pmore
  404824:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  404828:	add	x8, x8, #0x330
  40482c:	add	x26, x0, #0x1
  404830:	cmp	x23, x8
  404834:	str	x26, [x28]
  404838:	b.eq	404844 <__fxstatat@plt+0x2d44>  // b.none
  40483c:	mov	x0, x23
  404840:	bl	4019b0 <free@plt>
  404844:	mov	x0, x26
  404848:	bl	40558c <__fxstatat@plt+0x3a8c>
  40484c:	str	x0, [x27]
  404850:	ldr	w4, [x22]
  404854:	ldp	x7, x8, [x22, #40]
  404858:	ldur	x3, [x29, #-8]
  40485c:	mov	x1, x26
  404860:	mov	x2, x21
  404864:	mov	w5, w25
  404868:	mov	x6, x24
  40486c:	mov	x23, x0
  404870:	str	x8, [sp]
  404874:	bl	4034f4 <__fxstatat@plt+0x19f4>
  404878:	str	w20, [x19]
  40487c:	mov	x0, x23
  404880:	ldp	x20, x19, [sp, #112]
  404884:	ldp	x22, x21, [sp, #96]
  404888:	ldp	x24, x23, [sp, #80]
  40488c:	ldp	x26, x25, [sp, #64]
  404890:	ldp	x28, x27, [sp, #48]
  404894:	ldp	x29, x30, [sp, #32]
  404898:	add	sp, sp, #0x80
  40489c:	ret
  4048a0:	bl	401920 <abort@plt>
  4048a4:	bl	4058c8 <__fxstatat@plt+0x3dc8>
  4048a8:	adrp	x3, 41c000 <__fxstatat@plt+0x1a500>
  4048ac:	add	x3, x3, #0x2f8
  4048b0:	b	404710 <__fxstatat@plt+0x2c10>
  4048b4:	adrp	x3, 41c000 <__fxstatat@plt+0x1a500>
  4048b8:	add	x3, x3, #0x2f8
  4048bc:	mov	x2, #0xffffffffffffffff    	// #-1
  4048c0:	mov	x1, x0
  4048c4:	mov	w0, wzr
  4048c8:	b	404710 <__fxstatat@plt+0x2c10>
  4048cc:	adrp	x3, 41c000 <__fxstatat@plt+0x1a500>
  4048d0:	mov	x2, x1
  4048d4:	add	x3, x3, #0x2f8
  4048d8:	mov	x1, x0
  4048dc:	mov	w0, wzr
  4048e0:	b	404710 <__fxstatat@plt+0x2c10>
  4048e4:	sub	sp, sp, #0x50
  4048e8:	movi	v0.2d, #0x0
  4048ec:	cmp	w1, #0xa
  4048f0:	stp	x29, x30, [sp, #64]
  4048f4:	add	x29, sp, #0x40
  4048f8:	str	xzr, [sp, #48]
  4048fc:	stp	q0, q0, [sp, #16]
  404900:	str	q0, [sp]
  404904:	b.eq	40492c <__fxstatat@plt+0x2e2c>  // b.none
  404908:	mov	x8, x2
  40490c:	str	w1, [sp]
  404910:	mov	x3, sp
  404914:	mov	x2, #0xffffffffffffffff    	// #-1
  404918:	mov	x1, x8
  40491c:	bl	404710 <__fxstatat@plt+0x2c10>
  404920:	ldp	x29, x30, [sp, #64]
  404924:	add	sp, sp, #0x50
  404928:	ret
  40492c:	bl	401920 <abort@plt>
  404930:	sub	sp, sp, #0x50
  404934:	movi	v0.2d, #0x0
  404938:	cmp	w1, #0xa
  40493c:	stp	x29, x30, [sp, #64]
  404940:	add	x29, sp, #0x40
  404944:	str	xzr, [sp, #48]
  404948:	stp	q0, q0, [sp, #16]
  40494c:	str	q0, [sp]
  404950:	b.eq	404978 <__fxstatat@plt+0x2e78>  // b.none
  404954:	mov	x8, x3
  404958:	str	w1, [sp]
  40495c:	mov	x3, sp
  404960:	mov	x1, x2
  404964:	mov	x2, x8
  404968:	bl	404710 <__fxstatat@plt+0x2c10>
  40496c:	ldp	x29, x30, [sp, #64]
  404970:	add	sp, sp, #0x50
  404974:	ret
  404978:	bl	401920 <abort@plt>
  40497c:	sub	sp, sp, #0x50
  404980:	movi	v0.2d, #0x0
  404984:	cmp	w0, #0xa
  404988:	stp	x29, x30, [sp, #64]
  40498c:	add	x29, sp, #0x40
  404990:	str	xzr, [sp, #48]
  404994:	stp	q0, q0, [sp, #16]
  404998:	str	q0, [sp]
  40499c:	b.eq	4049c0 <__fxstatat@plt+0x2ec0>  // b.none
  4049a0:	str	w0, [sp]
  4049a4:	mov	x3, sp
  4049a8:	mov	x2, #0xffffffffffffffff    	// #-1
  4049ac:	mov	w0, wzr
  4049b0:	bl	404710 <__fxstatat@plt+0x2c10>
  4049b4:	ldp	x29, x30, [sp, #64]
  4049b8:	add	sp, sp, #0x50
  4049bc:	ret
  4049c0:	bl	401920 <abort@plt>
  4049c4:	sub	sp, sp, #0x50
  4049c8:	movi	v0.2d, #0x0
  4049cc:	cmp	w0, #0xa
  4049d0:	stp	x29, x30, [sp, #64]
  4049d4:	add	x29, sp, #0x40
  4049d8:	str	xzr, [sp, #48]
  4049dc:	stp	q0, q0, [sp, #16]
  4049e0:	str	q0, [sp]
  4049e4:	b.eq	404a04 <__fxstatat@plt+0x2f04>  // b.none
  4049e8:	str	w0, [sp]
  4049ec:	mov	x3, sp
  4049f0:	mov	w0, wzr
  4049f4:	bl	404710 <__fxstatat@plt+0x2c10>
  4049f8:	ldp	x29, x30, [sp, #64]
  4049fc:	add	sp, sp, #0x50
  404a00:	ret
  404a04:	bl	401920 <abort@plt>
  404a08:	sub	sp, sp, #0x50
  404a0c:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  404a10:	add	x9, x9, #0x2f8
  404a14:	ldp	q0, q1, [x9]
  404a18:	ubfx	w10, w2, #5, #3
  404a1c:	mov	x11, sp
  404a20:	mov	x8, x1
  404a24:	stp	q0, q1, [sp]
  404a28:	ldr	q0, [x9, #32]
  404a2c:	ldr	x9, [x9, #48]
  404a30:	mov	x1, x0
  404a34:	mov	x3, sp
  404a38:	str	q0, [sp, #32]
  404a3c:	str	x9, [sp, #48]
  404a40:	add	x9, x11, w10, uxtw #2
  404a44:	ldr	w10, [x9, #8]
  404a48:	mov	w0, wzr
  404a4c:	stp	x29, x30, [sp, #64]
  404a50:	add	x29, sp, #0x40
  404a54:	lsr	w11, w10, w2
  404a58:	mvn	w11, w11
  404a5c:	and	w11, w11, #0x1
  404a60:	lsl	w11, w11, w2
  404a64:	eor	w10, w11, w10
  404a68:	mov	x2, x8
  404a6c:	str	w10, [x9, #8]
  404a70:	bl	404710 <__fxstatat@plt+0x2c10>
  404a74:	ldp	x29, x30, [sp, #64]
  404a78:	add	sp, sp, #0x50
  404a7c:	ret
  404a80:	sub	sp, sp, #0x50
  404a84:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  404a88:	add	x9, x9, #0x2f8
  404a8c:	ldp	q0, q1, [x9]
  404a90:	ubfx	w10, w1, #5, #3
  404a94:	mov	x11, sp
  404a98:	mov	x8, x0
  404a9c:	stp	q0, q1, [sp]
  404aa0:	ldr	q0, [x9, #32]
  404aa4:	ldr	x9, [x9, #48]
  404aa8:	mov	x3, sp
  404aac:	mov	x2, #0xffffffffffffffff    	// #-1
  404ab0:	str	q0, [sp, #32]
  404ab4:	str	x9, [sp, #48]
  404ab8:	add	x9, x11, w10, uxtw #2
  404abc:	ldr	w10, [x9, #8]
  404ac0:	mov	w0, wzr
  404ac4:	stp	x29, x30, [sp, #64]
  404ac8:	add	x29, sp, #0x40
  404acc:	lsr	w11, w10, w1
  404ad0:	mvn	w11, w11
  404ad4:	and	w11, w11, #0x1
  404ad8:	lsl	w11, w11, w1
  404adc:	eor	w10, w11, w10
  404ae0:	mov	x1, x8
  404ae4:	str	w10, [x9, #8]
  404ae8:	bl	404710 <__fxstatat@plt+0x2c10>
  404aec:	ldp	x29, x30, [sp, #64]
  404af0:	add	sp, sp, #0x50
  404af4:	ret
  404af8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  404afc:	add	x8, x8, #0x2f8
  404b00:	ldp	q0, q1, [x8]
  404b04:	ldr	q2, [x8, #32]
  404b08:	ldr	x8, [x8, #48]
  404b0c:	mov	x1, x0
  404b10:	stp	q0, q1, [sp, #-80]!
  404b14:	ldr	w9, [sp, #12]
  404b18:	str	x8, [sp, #48]
  404b1c:	mov	x3, sp
  404b20:	mov	x2, #0xffffffffffffffff    	// #-1
  404b24:	orr	w8, w9, #0x4000000
  404b28:	mov	w0, wzr
  404b2c:	stp	x29, x30, [sp, #64]
  404b30:	add	x29, sp, #0x40
  404b34:	str	q2, [sp, #32]
  404b38:	str	w8, [sp, #12]
  404b3c:	bl	404710 <__fxstatat@plt+0x2c10>
  404b40:	ldp	x29, x30, [sp, #64]
  404b44:	add	sp, sp, #0x50
  404b48:	ret
  404b4c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  404b50:	add	x8, x8, #0x2f8
  404b54:	ldp	q0, q1, [x8]
  404b58:	ldr	q2, [x8, #32]
  404b5c:	ldr	x8, [x8, #48]
  404b60:	mov	x2, x1
  404b64:	stp	q0, q1, [sp, #-80]!
  404b68:	ldr	w9, [sp, #12]
  404b6c:	mov	x1, x0
  404b70:	str	x8, [sp, #48]
  404b74:	mov	x3, sp
  404b78:	orr	w8, w9, #0x4000000
  404b7c:	mov	w0, wzr
  404b80:	stp	x29, x30, [sp, #64]
  404b84:	add	x29, sp, #0x40
  404b88:	str	q2, [sp, #32]
  404b8c:	str	w8, [sp, #12]
  404b90:	bl	404710 <__fxstatat@plt+0x2c10>
  404b94:	ldp	x29, x30, [sp, #64]
  404b98:	add	sp, sp, #0x50
  404b9c:	ret
  404ba0:	sub	sp, sp, #0x80
  404ba4:	movi	v0.2d, #0x0
  404ba8:	cmp	w1, #0xa
  404bac:	stp	x29, x30, [sp, #112]
  404bb0:	add	x29, sp, #0x70
  404bb4:	str	wzr, [sp, #48]
  404bb8:	stp	q0, q0, [sp, #16]
  404bbc:	str	q0, [sp]
  404bc0:	b.eq	404c10 <__fxstatat@plt+0x3110>  // b.none
  404bc4:	ldp	q0, q1, [sp]
  404bc8:	ldr	w9, [sp, #48]
  404bcc:	ldr	q2, [sp, #32]
  404bd0:	mov	x8, x2
  404bd4:	stur	q0, [sp, #60]
  404bd8:	ldr	w10, [sp, #68]
  404bdc:	str	w1, [sp, #56]
  404be0:	str	w9, [sp, #108]
  404be4:	add	x3, sp, #0x38
  404be8:	orr	w9, w10, #0x4000000
  404bec:	mov	x2, #0xffffffffffffffff    	// #-1
  404bf0:	mov	x1, x8
  404bf4:	stur	q1, [sp, #76]
  404bf8:	stur	q2, [sp, #92]
  404bfc:	str	w9, [sp, #68]
  404c00:	bl	404710 <__fxstatat@plt+0x2c10>
  404c04:	ldp	x29, x30, [sp, #112]
  404c08:	add	sp, sp, #0x80
  404c0c:	ret
  404c10:	bl	401920 <abort@plt>
  404c14:	sub	sp, sp, #0x50
  404c18:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  404c1c:	add	x9, x9, #0x2f8
  404c20:	ldp	q0, q1, [x9]
  404c24:	ldr	q2, [x9, #32]
  404c28:	ldr	x9, [x9, #48]
  404c2c:	mov	w10, #0xa                   	// #10
  404c30:	stp	x29, x30, [sp, #64]
  404c34:	add	x29, sp, #0x40
  404c38:	stp	q0, q1, [sp]
  404c3c:	str	q2, [sp, #32]
  404c40:	str	x9, [sp, #48]
  404c44:	str	w10, [sp]
  404c48:	cbz	x1, 404c74 <__fxstatat@plt+0x3174>
  404c4c:	cbz	x2, 404c74 <__fxstatat@plt+0x3174>
  404c50:	mov	x8, x3
  404c54:	stp	x1, x2, [sp, #40]
  404c58:	mov	x3, sp
  404c5c:	mov	x2, #0xffffffffffffffff    	// #-1
  404c60:	mov	x1, x8
  404c64:	bl	404710 <__fxstatat@plt+0x2c10>
  404c68:	ldp	x29, x30, [sp, #64]
  404c6c:	add	sp, sp, #0x50
  404c70:	ret
  404c74:	bl	401920 <abort@plt>
  404c78:	sub	sp, sp, #0x50
  404c7c:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  404c80:	add	x9, x9, #0x2f8
  404c84:	ldp	q0, q1, [x9]
  404c88:	ldr	x10, [x9, #48]
  404c8c:	stp	x29, x30, [sp, #64]
  404c90:	add	x29, sp, #0x40
  404c94:	stp	q0, q1, [sp]
  404c98:	ldr	q0, [x9, #32]
  404c9c:	mov	w9, #0xa                   	// #10
  404ca0:	str	x10, [sp, #48]
  404ca4:	str	w9, [sp]
  404ca8:	str	q0, [sp, #32]
  404cac:	cbz	x1, 404cd8 <__fxstatat@plt+0x31d8>
  404cb0:	cbz	x2, 404cd8 <__fxstatat@plt+0x31d8>
  404cb4:	mov	x8, x3
  404cb8:	stp	x1, x2, [sp, #40]
  404cbc:	mov	x3, sp
  404cc0:	mov	x1, x8
  404cc4:	mov	x2, x4
  404cc8:	bl	404710 <__fxstatat@plt+0x2c10>
  404ccc:	ldp	x29, x30, [sp, #64]
  404cd0:	add	sp, sp, #0x50
  404cd4:	ret
  404cd8:	bl	401920 <abort@plt>
  404cdc:	sub	sp, sp, #0x50
  404ce0:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  404ce4:	add	x9, x9, #0x2f8
  404ce8:	ldp	q0, q1, [x9]
  404cec:	ldr	q2, [x9, #32]
  404cf0:	ldr	x9, [x9, #48]
  404cf4:	mov	w10, #0xa                   	// #10
  404cf8:	stp	x29, x30, [sp, #64]
  404cfc:	add	x29, sp, #0x40
  404d00:	stp	q0, q1, [sp]
  404d04:	str	q2, [sp, #32]
  404d08:	str	x9, [sp, #48]
  404d0c:	str	w10, [sp]
  404d10:	cbz	x0, 404d40 <__fxstatat@plt+0x3240>
  404d14:	cbz	x1, 404d40 <__fxstatat@plt+0x3240>
  404d18:	mov	x8, x2
  404d1c:	stp	x0, x1, [sp, #40]
  404d20:	mov	x3, sp
  404d24:	mov	x2, #0xffffffffffffffff    	// #-1
  404d28:	mov	w0, wzr
  404d2c:	mov	x1, x8
  404d30:	bl	404710 <__fxstatat@plt+0x2c10>
  404d34:	ldp	x29, x30, [sp, #64]
  404d38:	add	sp, sp, #0x50
  404d3c:	ret
  404d40:	bl	401920 <abort@plt>
  404d44:	sub	sp, sp, #0x50
  404d48:	adrp	x9, 41c000 <__fxstatat@plt+0x1a500>
  404d4c:	add	x9, x9, #0x2f8
  404d50:	ldp	q0, q1, [x9]
  404d54:	ldr	q2, [x9, #32]
  404d58:	ldr	x9, [x9, #48]
  404d5c:	mov	w10, #0xa                   	// #10
  404d60:	stp	x29, x30, [sp, #64]
  404d64:	add	x29, sp, #0x40
  404d68:	stp	q0, q1, [sp]
  404d6c:	str	q2, [sp, #32]
  404d70:	str	x9, [sp, #48]
  404d74:	str	w10, [sp]
  404d78:	cbz	x0, 404da8 <__fxstatat@plt+0x32a8>
  404d7c:	cbz	x1, 404da8 <__fxstatat@plt+0x32a8>
  404d80:	mov	x8, x3
  404d84:	stp	x0, x1, [sp, #40]
  404d88:	mov	x3, sp
  404d8c:	mov	w0, wzr
  404d90:	mov	x1, x2
  404d94:	mov	x2, x8
  404d98:	bl	404710 <__fxstatat@plt+0x2c10>
  404d9c:	ldp	x29, x30, [sp, #64]
  404da0:	add	sp, sp, #0x50
  404da4:	ret
  404da8:	bl	401920 <abort@plt>
  404dac:	adrp	x3, 41c000 <__fxstatat@plt+0x1a500>
  404db0:	add	x3, x3, #0x238
  404db4:	b	404710 <__fxstatat@plt+0x2c10>
  404db8:	adrp	x3, 41c000 <__fxstatat@plt+0x1a500>
  404dbc:	mov	x2, x1
  404dc0:	add	x3, x3, #0x238
  404dc4:	mov	x1, x0
  404dc8:	mov	w0, wzr
  404dcc:	b	404710 <__fxstatat@plt+0x2c10>
  404dd0:	adrp	x3, 41c000 <__fxstatat@plt+0x1a500>
  404dd4:	add	x3, x3, #0x238
  404dd8:	mov	x2, #0xffffffffffffffff    	// #-1
  404ddc:	b	404710 <__fxstatat@plt+0x2c10>
  404de0:	adrp	x3, 41c000 <__fxstatat@plt+0x1a500>
  404de4:	add	x3, x3, #0x238
  404de8:	mov	x2, #0xffffffffffffffff    	// #-1
  404dec:	mov	x1, x0
  404df0:	mov	w0, wzr
  404df4:	b	404710 <__fxstatat@plt+0x2c10>
  404df8:	sub	sp, sp, #0xa0
  404dfc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404e00:	str	x19, [sp, #144]
  404e04:	mov	x19, x0
  404e08:	add	x1, x1, #0xb3d
  404e0c:	mov	x2, sp
  404e10:	mov	w0, wzr
  404e14:	stp	x29, x30, [sp, #128]
  404e18:	add	x29, sp, #0x80
  404e1c:	bl	401a30 <__lxstat@plt>
  404e20:	cbz	w0, 404e2c <__fxstatat@plt+0x332c>
  404e24:	mov	x19, xzr
  404e28:	b	404e38 <__fxstatat@plt+0x3338>
  404e2c:	ldr	q0, [sp]
  404e30:	ext	v0.16b, v0.16b, v0.16b, #8
  404e34:	str	q0, [x19]
  404e38:	mov	x0, x19
  404e3c:	ldr	x19, [sp, #144]
  404e40:	ldp	x29, x30, [sp, #128]
  404e44:	add	sp, sp, #0xa0
  404e48:	ret
  404e4c:	sub	sp, sp, #0x50
  404e50:	str	x21, [sp, #48]
  404e54:	stp	x20, x19, [sp, #64]
  404e58:	mov	x21, x5
  404e5c:	mov	x20, x4
  404e60:	mov	x5, x3
  404e64:	mov	x4, x2
  404e68:	mov	x19, x0
  404e6c:	stp	x29, x30, [sp, #32]
  404e70:	add	x29, sp, #0x20
  404e74:	cbz	x1, 404e94 <__fxstatat@plt+0x3394>
  404e78:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  404e7c:	mov	x3, x1
  404e80:	add	x2, x2, #0xcc3
  404e84:	mov	w1, #0x1                   	// #1
  404e88:	mov	x0, x19
  404e8c:	bl	401960 <__fprintf_chk@plt>
  404e90:	b	404eb0 <__fxstatat@plt+0x33b0>
  404e94:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  404e98:	add	x2, x2, #0xccf
  404e9c:	mov	w1, #0x1                   	// #1
  404ea0:	mov	x0, x19
  404ea4:	mov	x3, x4
  404ea8:	mov	x4, x5
  404eac:	bl	401960 <__fprintf_chk@plt>
  404eb0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404eb4:	add	x1, x1, #0xcd6
  404eb8:	mov	w2, #0x5                   	// #5
  404ebc:	mov	x0, xzr
  404ec0:	bl	401a50 <dcgettext@plt>
  404ec4:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  404ec8:	mov	x3, x0
  404ecc:	add	x2, x2, #0xfa1
  404ed0:	mov	w1, #0x1                   	// #1
  404ed4:	mov	w4, #0x7e3                 	// #2019
  404ed8:	mov	x0, x19
  404edc:	bl	401960 <__fprintf_chk@plt>
  404ee0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404ee4:	add	x1, x1, #0xcda
  404ee8:	mov	w2, #0x5                   	// #5
  404eec:	mov	x0, xzr
  404ef0:	bl	401a50 <dcgettext@plt>
  404ef4:	mov	x1, x19
  404ef8:	bl	401a60 <fputs_unlocked@plt>
  404efc:	cmp	x21, #0x9
  404f00:	b.hi	404f54 <__fxstatat@plt+0x3454>  // b.pmore
  404f04:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  404f08:	add	x8, x8, #0xcb9
  404f0c:	adr	x9, 404f1c <__fxstatat@plt+0x341c>
  404f10:	ldrb	w10, [x8, x21]
  404f14:	add	x9, x9, x10, lsl #2
  404f18:	br	x9
  404f1c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404f20:	add	x1, x1, #0xda6
  404f24:	mov	w2, #0x5                   	// #5
  404f28:	mov	x0, xzr
  404f2c:	bl	401a50 <dcgettext@plt>
  404f30:	ldr	x3, [x20]
  404f34:	mov	x2, x0
  404f38:	mov	x0, x19
  404f3c:	ldp	x20, x19, [sp, #64]
  404f40:	ldr	x21, [sp, #48]
  404f44:	ldp	x29, x30, [sp, #32]
  404f48:	mov	w1, #0x1                   	// #1
  404f4c:	add	sp, sp, #0x50
  404f50:	b	401960 <__fprintf_chk@plt>
  404f54:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404f58:	add	x1, x1, #0xee5
  404f5c:	b	4050b8 <__fxstatat@plt+0x35b8>
  404f60:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404f64:	add	x1, x1, #0xdb6
  404f68:	mov	w2, #0x5                   	// #5
  404f6c:	mov	x0, xzr
  404f70:	bl	401a50 <dcgettext@plt>
  404f74:	ldp	x3, x4, [x20]
  404f78:	mov	x2, x0
  404f7c:	mov	x0, x19
  404f80:	ldp	x20, x19, [sp, #64]
  404f84:	ldr	x21, [sp, #48]
  404f88:	ldp	x29, x30, [sp, #32]
  404f8c:	mov	w1, #0x1                   	// #1
  404f90:	add	sp, sp, #0x50
  404f94:	b	401960 <__fprintf_chk@plt>
  404f98:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404f9c:	add	x1, x1, #0xdcd
  404fa0:	mov	w2, #0x5                   	// #5
  404fa4:	mov	x0, xzr
  404fa8:	bl	401a50 <dcgettext@plt>
  404fac:	ldp	x3, x4, [x20]
  404fb0:	ldr	x5, [x20, #16]
  404fb4:	mov	x2, x0
  404fb8:	mov	x0, x19
  404fbc:	ldp	x20, x19, [sp, #64]
  404fc0:	ldr	x21, [sp, #48]
  404fc4:	ldp	x29, x30, [sp, #32]
  404fc8:	mov	w1, #0x1                   	// #1
  404fcc:	add	sp, sp, #0x50
  404fd0:	b	401960 <__fprintf_chk@plt>
  404fd4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404fd8:	add	x1, x1, #0xde9
  404fdc:	mov	w2, #0x5                   	// #5
  404fe0:	mov	x0, xzr
  404fe4:	bl	401a50 <dcgettext@plt>
  404fe8:	ldp	x3, x4, [x20]
  404fec:	ldp	x5, x6, [x20, #16]
  404ff0:	mov	x2, x0
  404ff4:	mov	x0, x19
  404ff8:	ldp	x20, x19, [sp, #64]
  404ffc:	ldr	x21, [sp, #48]
  405000:	ldp	x29, x30, [sp, #32]
  405004:	mov	w1, #0x1                   	// #1
  405008:	add	sp, sp, #0x50
  40500c:	b	401960 <__fprintf_chk@plt>
  405010:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  405014:	add	x1, x1, #0xe09
  405018:	mov	w2, #0x5                   	// #5
  40501c:	mov	x0, xzr
  405020:	bl	401a50 <dcgettext@plt>
  405024:	ldp	x3, x4, [x20]
  405028:	ldp	x5, x6, [x20, #16]
  40502c:	ldr	x7, [x20, #32]
  405030:	mov	x2, x0
  405034:	mov	x0, x19
  405038:	ldp	x20, x19, [sp, #64]
  40503c:	ldr	x21, [sp, #48]
  405040:	ldp	x29, x30, [sp, #32]
  405044:	mov	w1, #0x1                   	// #1
  405048:	add	sp, sp, #0x50
  40504c:	b	401960 <__fprintf_chk@plt>
  405050:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  405054:	add	x1, x1, #0xe2d
  405058:	mov	w2, #0x5                   	// #5
  40505c:	mov	x0, xzr
  405060:	bl	401a50 <dcgettext@plt>
  405064:	ldp	x3, x4, [x20]
  405068:	ldp	x5, x6, [x20, #16]
  40506c:	ldp	x7, x8, [x20, #32]
  405070:	mov	x2, x0
  405074:	b	4050a4 <__fxstatat@plt+0x35a4>
  405078:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  40507c:	add	x1, x1, #0xe55
  405080:	mov	w2, #0x5                   	// #5
  405084:	mov	x0, xzr
  405088:	bl	401a50 <dcgettext@plt>
  40508c:	ldr	x9, [x20, #48]
  405090:	ldp	x3, x4, [x20]
  405094:	ldp	x5, x6, [x20, #16]
  405098:	ldp	x7, x8, [x20, #32]
  40509c:	mov	x2, x0
  4050a0:	str	x9, [sp, #8]
  4050a4:	mov	w1, #0x1                   	// #1
  4050a8:	str	x8, [sp]
  4050ac:	b	40511c <__fxstatat@plt+0x361c>
  4050b0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4050b4:	add	x1, x1, #0xeb1
  4050b8:	mov	w2, #0x5                   	// #5
  4050bc:	mov	x0, xzr
  4050c0:	bl	401a50 <dcgettext@plt>
  4050c4:	ldp	x8, x9, [x20, #56]
  4050c8:	ldp	x3, x4, [x20]
  4050cc:	ldp	x5, x6, [x20, #16]
  4050d0:	ldr	x7, [x20, #32]
  4050d4:	ldur	q0, [x20, #40]
  4050d8:	mov	x2, x0
  4050dc:	str	x9, [sp, #24]
  4050e0:	b	405110 <__fxstatat@plt+0x3610>
  4050e4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4050e8:	add	x1, x1, #0xe81
  4050ec:	mov	w2, #0x5                   	// #5
  4050f0:	mov	x0, xzr
  4050f4:	bl	401a50 <dcgettext@plt>
  4050f8:	ldp	x3, x4, [x20]
  4050fc:	ldp	x5, x6, [x20, #16]
  405100:	ldr	x7, [x20, #32]
  405104:	ldur	q0, [x20, #40]
  405108:	ldr	x8, [x20, #56]
  40510c:	mov	x2, x0
  405110:	str	x8, [sp, #16]
  405114:	mov	w1, #0x1                   	// #1
  405118:	str	q0, [sp]
  40511c:	mov	x0, x19
  405120:	bl	401960 <__fprintf_chk@plt>
  405124:	ldp	x20, x19, [sp, #64]
  405128:	ldr	x21, [sp, #48]
  40512c:	ldp	x29, x30, [sp, #32]
  405130:	add	sp, sp, #0x50
  405134:	ret
  405138:	mov	x8, xzr
  40513c:	ldr	x9, [x4, x8, lsl #3]
  405140:	add	x8, x8, #0x1
  405144:	cbnz	x9, 40513c <__fxstatat@plt+0x363c>
  405148:	sub	x5, x8, #0x1
  40514c:	b	404e4c <__fxstatat@plt+0x334c>
  405150:	sub	sp, sp, #0x60
  405154:	stp	x29, x30, [sp, #80]
  405158:	ldr	w9, [x4, #24]
  40515c:	add	x29, sp, #0x50
  405160:	mov	w8, w9
  405164:	tbz	w9, #31, 405198 <__fxstatat@plt+0x3698>
  405168:	add	w8, w9, #0x8
  40516c:	cmn	w9, #0x8
  405170:	str	w8, [x4, #24]
  405174:	b.gt	405198 <__fxstatat@plt+0x3698>
  405178:	ldr	x10, [x4, #8]
  40517c:	sxtw	x9, w9
  405180:	add	x9, x10, x9
  405184:	ldr	x9, [x9]
  405188:	str	x9, [sp]
  40518c:	cbnz	x9, 4051b0 <__fxstatat@plt+0x36b0>
  405190:	mov	x5, xzr
  405194:	b	405450 <__fxstatat@plt+0x3950>
  405198:	ldr	x9, [x4]
  40519c:	add	x10, x9, #0x8
  4051a0:	str	x10, [x4]
  4051a4:	ldr	x9, [x9]
  4051a8:	str	x9, [sp]
  4051ac:	cbz	x9, 405190 <__fxstatat@plt+0x3690>
  4051b0:	tbnz	w8, #31, 4051bc <__fxstatat@plt+0x36bc>
  4051b4:	mov	w9, w8
  4051b8:	b	4051e8 <__fxstatat@plt+0x36e8>
  4051bc:	add	w9, w8, #0x8
  4051c0:	cmn	w8, #0x8
  4051c4:	str	w9, [x4, #24]
  4051c8:	b.gt	4051e8 <__fxstatat@plt+0x36e8>
  4051cc:	ldr	x10, [x4, #8]
  4051d0:	add	x8, x10, w8, sxtw
  4051d4:	ldr	x8, [x8]
  4051d8:	str	x8, [sp, #8]
  4051dc:	cbnz	x8, 405200 <__fxstatat@plt+0x3700>
  4051e0:	mov	w5, #0x1                   	// #1
  4051e4:	b	405450 <__fxstatat@plt+0x3950>
  4051e8:	ldr	x8, [x4]
  4051ec:	add	x10, x8, #0x8
  4051f0:	str	x10, [x4]
  4051f4:	ldr	x8, [x8]
  4051f8:	str	x8, [sp, #8]
  4051fc:	cbz	x8, 4051e0 <__fxstatat@plt+0x36e0>
  405200:	tbnz	w9, #31, 40520c <__fxstatat@plt+0x370c>
  405204:	mov	w8, w9
  405208:	b	405238 <__fxstatat@plt+0x3738>
  40520c:	add	w8, w9, #0x8
  405210:	cmn	w9, #0x8
  405214:	str	w8, [x4, #24]
  405218:	b.gt	405238 <__fxstatat@plt+0x3738>
  40521c:	ldr	x10, [x4, #8]
  405220:	add	x9, x10, w9, sxtw
  405224:	ldr	x9, [x9]
  405228:	str	x9, [sp, #16]
  40522c:	cbnz	x9, 405250 <__fxstatat@plt+0x3750>
  405230:	mov	w5, #0x2                   	// #2
  405234:	b	405450 <__fxstatat@plt+0x3950>
  405238:	ldr	x9, [x4]
  40523c:	add	x10, x9, #0x8
  405240:	str	x10, [x4]
  405244:	ldr	x9, [x9]
  405248:	str	x9, [sp, #16]
  40524c:	cbz	x9, 405230 <__fxstatat@plt+0x3730>
  405250:	tbnz	w8, #31, 40525c <__fxstatat@plt+0x375c>
  405254:	mov	w9, w8
  405258:	b	405288 <__fxstatat@plt+0x3788>
  40525c:	add	w9, w8, #0x8
  405260:	cmn	w8, #0x8
  405264:	str	w9, [x4, #24]
  405268:	b.gt	405288 <__fxstatat@plt+0x3788>
  40526c:	ldr	x10, [x4, #8]
  405270:	add	x8, x10, w8, sxtw
  405274:	ldr	x8, [x8]
  405278:	str	x8, [sp, #24]
  40527c:	cbnz	x8, 4052a0 <__fxstatat@plt+0x37a0>
  405280:	mov	w5, #0x3                   	// #3
  405284:	b	405450 <__fxstatat@plt+0x3950>
  405288:	ldr	x8, [x4]
  40528c:	add	x10, x8, #0x8
  405290:	str	x10, [x4]
  405294:	ldr	x8, [x8]
  405298:	str	x8, [sp, #24]
  40529c:	cbz	x8, 405280 <__fxstatat@plt+0x3780>
  4052a0:	tbnz	w9, #31, 4052ac <__fxstatat@plt+0x37ac>
  4052a4:	mov	w8, w9
  4052a8:	b	4052d8 <__fxstatat@plt+0x37d8>
  4052ac:	add	w8, w9, #0x8
  4052b0:	cmn	w9, #0x8
  4052b4:	str	w8, [x4, #24]
  4052b8:	b.gt	4052d8 <__fxstatat@plt+0x37d8>
  4052bc:	ldr	x10, [x4, #8]
  4052c0:	add	x9, x10, w9, sxtw
  4052c4:	ldr	x9, [x9]
  4052c8:	str	x9, [sp, #32]
  4052cc:	cbnz	x9, 4052f0 <__fxstatat@plt+0x37f0>
  4052d0:	mov	w5, #0x4                   	// #4
  4052d4:	b	405450 <__fxstatat@plt+0x3950>
  4052d8:	ldr	x9, [x4]
  4052dc:	add	x10, x9, #0x8
  4052e0:	str	x10, [x4]
  4052e4:	ldr	x9, [x9]
  4052e8:	str	x9, [sp, #32]
  4052ec:	cbz	x9, 4052d0 <__fxstatat@plt+0x37d0>
  4052f0:	tbnz	w8, #31, 4052fc <__fxstatat@plt+0x37fc>
  4052f4:	mov	w9, w8
  4052f8:	b	405318 <__fxstatat@plt+0x3818>
  4052fc:	add	w9, w8, #0x8
  405300:	cmn	w8, #0x8
  405304:	str	w9, [x4, #24]
  405308:	b.gt	405318 <__fxstatat@plt+0x3818>
  40530c:	ldr	x10, [x4, #8]
  405310:	add	x8, x10, w8, sxtw
  405314:	b	405324 <__fxstatat@plt+0x3824>
  405318:	ldr	x8, [x4]
  40531c:	add	x10, x8, #0x8
  405320:	str	x10, [x4]
  405324:	ldr	x8, [x8]
  405328:	str	x8, [sp, #40]
  40532c:	cbz	x8, 40533c <__fxstatat@plt+0x383c>
  405330:	tbnz	w9, #31, 405344 <__fxstatat@plt+0x3844>
  405334:	mov	w8, w9
  405338:	b	405360 <__fxstatat@plt+0x3860>
  40533c:	mov	w5, #0x5                   	// #5
  405340:	b	405450 <__fxstatat@plt+0x3950>
  405344:	add	w8, w9, #0x8
  405348:	cmn	w9, #0x8
  40534c:	str	w8, [x4, #24]
  405350:	b.gt	405360 <__fxstatat@plt+0x3860>
  405354:	ldr	x10, [x4, #8]
  405358:	add	x9, x10, w9, sxtw
  40535c:	b	40536c <__fxstatat@plt+0x386c>
  405360:	ldr	x9, [x4]
  405364:	add	x10, x9, #0x8
  405368:	str	x10, [x4]
  40536c:	ldr	x9, [x9]
  405370:	str	x9, [sp, #48]
  405374:	cbz	x9, 405384 <__fxstatat@plt+0x3884>
  405378:	tbnz	w8, #31, 40538c <__fxstatat@plt+0x388c>
  40537c:	mov	w9, w8
  405380:	b	4053a8 <__fxstatat@plt+0x38a8>
  405384:	mov	w5, #0x6                   	// #6
  405388:	b	405450 <__fxstatat@plt+0x3950>
  40538c:	add	w9, w8, #0x8
  405390:	cmn	w8, #0x8
  405394:	str	w9, [x4, #24]
  405398:	b.gt	4053a8 <__fxstatat@plt+0x38a8>
  40539c:	ldr	x10, [x4, #8]
  4053a0:	add	x8, x10, w8, sxtw
  4053a4:	b	4053b4 <__fxstatat@plt+0x38b4>
  4053a8:	ldr	x8, [x4]
  4053ac:	add	x10, x8, #0x8
  4053b0:	str	x10, [x4]
  4053b4:	ldr	x8, [x8]
  4053b8:	str	x8, [sp, #56]
  4053bc:	cbz	x8, 4053cc <__fxstatat@plt+0x38cc>
  4053c0:	tbnz	w9, #31, 4053d4 <__fxstatat@plt+0x38d4>
  4053c4:	mov	w8, w9
  4053c8:	b	4053f0 <__fxstatat@plt+0x38f0>
  4053cc:	mov	w5, #0x7                   	// #7
  4053d0:	b	405450 <__fxstatat@plt+0x3950>
  4053d4:	add	w8, w9, #0x8
  4053d8:	cmn	w9, #0x8
  4053dc:	str	w8, [x4, #24]
  4053e0:	b.gt	4053f0 <__fxstatat@plt+0x38f0>
  4053e4:	ldr	x10, [x4, #8]
  4053e8:	add	x9, x10, w9, sxtw
  4053ec:	b	4053fc <__fxstatat@plt+0x38fc>
  4053f0:	ldr	x9, [x4]
  4053f4:	add	x10, x9, #0x8
  4053f8:	str	x10, [x4]
  4053fc:	ldr	x9, [x9]
  405400:	str	x9, [sp, #64]
  405404:	cbz	x9, 40544c <__fxstatat@plt+0x394c>
  405408:	tbz	w8, #31, 405428 <__fxstatat@plt+0x3928>
  40540c:	add	w9, w8, #0x8
  405410:	cmn	w8, #0x8
  405414:	str	w9, [x4, #24]
  405418:	b.gt	405428 <__fxstatat@plt+0x3928>
  40541c:	ldr	x9, [x4, #8]
  405420:	add	x8, x9, w8, sxtw
  405424:	b	405434 <__fxstatat@plt+0x3934>
  405428:	ldr	x8, [x4]
  40542c:	add	x9, x8, #0x8
  405430:	str	x9, [x4]
  405434:	ldr	x8, [x8]
  405438:	str	x8, [sp, #72]
  40543c:	cmp	x8, #0x0
  405440:	mov	w8, #0x9                   	// #9
  405444:	cinc	x5, x8, ne  // ne = any
  405448:	b	405450 <__fxstatat@plt+0x3950>
  40544c:	mov	w5, #0x8                   	// #8
  405450:	mov	x4, sp
  405454:	bl	404e4c <__fxstatat@plt+0x334c>
  405458:	ldp	x29, x30, [sp, #80]
  40545c:	add	sp, sp, #0x60
  405460:	ret
  405464:	sub	sp, sp, #0xf0
  405468:	stp	x29, x30, [sp, #224]
  40546c:	add	x29, sp, #0xe0
  405470:	mov	x8, #0xffffffffffffffe0    	// #-32
  405474:	mov	x9, sp
  405478:	sub	x10, x29, #0x60
  40547c:	movk	x8, #0xff80, lsl #32
  405480:	add	x11, x29, #0x10
  405484:	add	x9, x9, #0x80
  405488:	add	x10, x10, #0x20
  40548c:	stp	x9, x8, [x29, #-16]
  405490:	stp	x11, x10, [x29, #-32]
  405494:	stp	x4, x5, [x29, #-96]
  405498:	stp	x6, x7, [x29, #-80]
  40549c:	stp	q0, q1, [sp]
  4054a0:	ldp	q0, q1, [x29, #-32]
  4054a4:	sub	x4, x29, #0x40
  4054a8:	stp	q2, q3, [sp, #32]
  4054ac:	stp	q4, q5, [sp, #64]
  4054b0:	stp	q6, q7, [sp, #96]
  4054b4:	stp	q0, q1, [x29, #-64]
  4054b8:	bl	405150 <__fxstatat@plt+0x3650>
  4054bc:	ldp	x29, x30, [sp, #224]
  4054c0:	add	sp, sp, #0xf0
  4054c4:	ret
  4054c8:	stp	x29, x30, [sp, #-16]!
  4054cc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4054d0:	add	x1, x1, #0xf21
  4054d4:	mov	w2, #0x5                   	// #5
  4054d8:	mov	x0, xzr
  4054dc:	mov	x29, sp
  4054e0:	bl	401a50 <dcgettext@plt>
  4054e4:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  4054e8:	mov	x1, x0
  4054ec:	add	x2, x2, #0xf36
  4054f0:	mov	w0, #0x1                   	// #1
  4054f4:	bl	401860 <__printf_chk@plt>
  4054f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4054fc:	add	x1, x1, #0xf4c
  405500:	mov	w2, #0x5                   	// #5
  405504:	mov	x0, xzr
  405508:	bl	401a50 <dcgettext@plt>
  40550c:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  405510:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  405514:	mov	x1, x0
  405518:	add	x2, x2, #0x502
  40551c:	add	x3, x3, #0x615
  405520:	mov	w0, #0x1                   	// #1
  405524:	bl	401860 <__printf_chk@plt>
  405528:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  40552c:	add	x1, x1, #0xf60
  405530:	mov	w2, #0x5                   	// #5
  405534:	mov	x0, xzr
  405538:	bl	401a50 <dcgettext@plt>
  40553c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  405540:	ldr	x1, [x8, #688]
  405544:	ldp	x29, x30, [sp], #16
  405548:	b	401a60 <fputs_unlocked@plt>
  40554c:	stp	x29, x30, [sp, #-32]!
  405550:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405554:	udiv	x8, x8, x1
  405558:	cmp	x8, x0
  40555c:	str	x19, [sp, #16]
  405560:	mov	x29, sp
  405564:	b.cc	405588 <__fxstatat@plt+0x3a88>  // b.lo, b.ul, b.last
  405568:	mul	x19, x1, x0
  40556c:	mov	x0, x19
  405570:	bl	401810 <malloc@plt>
  405574:	cbz	x19, 40557c <__fxstatat@plt+0x3a7c>
  405578:	cbz	x0, 405588 <__fxstatat@plt+0x3a88>
  40557c:	ldr	x19, [sp, #16]
  405580:	ldp	x29, x30, [sp], #32
  405584:	ret
  405588:	bl	4058c8 <__fxstatat@plt+0x3dc8>
  40558c:	stp	x29, x30, [sp, #-32]!
  405590:	str	x19, [sp, #16]
  405594:	mov	x29, sp
  405598:	mov	x19, x0
  40559c:	bl	401810 <malloc@plt>
  4055a0:	cbz	x19, 4055a8 <__fxstatat@plt+0x3aa8>
  4055a4:	cbz	x0, 4055b4 <__fxstatat@plt+0x3ab4>
  4055a8:	ldr	x19, [sp, #16]
  4055ac:	ldp	x29, x30, [sp], #32
  4055b0:	ret
  4055b4:	bl	4058c8 <__fxstatat@plt+0x3dc8>
  4055b8:	stp	x29, x30, [sp, #-32]!
  4055bc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4055c0:	udiv	x8, x8, x2
  4055c4:	cmp	x8, x1
  4055c8:	str	x19, [sp, #16]
  4055cc:	mov	x29, sp
  4055d0:	b.cc	405608 <__fxstatat@plt+0x3b08>  // b.lo, b.ul, b.last
  4055d4:	mul	x19, x2, x1
  4055d8:	cbz	x0, 4055ec <__fxstatat@plt+0x3aec>
  4055dc:	cbnz	x19, 4055ec <__fxstatat@plt+0x3aec>
  4055e0:	bl	4019b0 <free@plt>
  4055e4:	mov	x0, xzr
  4055e8:	b	4055fc <__fxstatat@plt+0x3afc>
  4055ec:	mov	x1, x19
  4055f0:	bl	4018c0 <realloc@plt>
  4055f4:	cbz	x19, 4055fc <__fxstatat@plt+0x3afc>
  4055f8:	cbz	x0, 405608 <__fxstatat@plt+0x3b08>
  4055fc:	ldr	x19, [sp, #16]
  405600:	ldp	x29, x30, [sp], #32
  405604:	ret
  405608:	bl	4058c8 <__fxstatat@plt+0x3dc8>
  40560c:	stp	x29, x30, [sp, #-32]!
  405610:	str	x19, [sp, #16]
  405614:	mov	x19, x1
  405618:	mov	x29, sp
  40561c:	cbz	x0, 405630 <__fxstatat@plt+0x3b30>
  405620:	cbnz	x19, 405630 <__fxstatat@plt+0x3b30>
  405624:	bl	4019b0 <free@plt>
  405628:	mov	x0, xzr
  40562c:	b	405640 <__fxstatat@plt+0x3b40>
  405630:	mov	x1, x19
  405634:	bl	4018c0 <realloc@plt>
  405638:	cbz	x19, 405640 <__fxstatat@plt+0x3b40>
  40563c:	cbz	x0, 40564c <__fxstatat@plt+0x3b4c>
  405640:	ldr	x19, [sp, #16]
  405644:	ldp	x29, x30, [sp], #32
  405648:	ret
  40564c:	bl	4058c8 <__fxstatat@plt+0x3dc8>
  405650:	stp	x29, x30, [sp, #-32]!
  405654:	ldr	x8, [x1]
  405658:	str	x19, [sp, #16]
  40565c:	mov	x29, sp
  405660:	cbz	x0, 4056a4 <__fxstatat@plt+0x3ba4>
  405664:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405668:	movk	x9, #0x5554
  40566c:	udiv	x9, x9, x2
  405670:	cmp	x9, x8
  405674:	b.ls	4056e0 <__fxstatat@plt+0x3be0>  // b.plast
  405678:	add	x8, x8, x8, lsr #1
  40567c:	add	x9, x8, #0x1
  405680:	mul	x8, x9, x2
  405684:	str	x9, [x1]
  405688:	cbz	x8, 4056e4 <__fxstatat@plt+0x3be4>
  40568c:	mov	x1, x8
  405690:	bl	4018c0 <realloc@plt>
  405694:	cbz	x0, 4056e0 <__fxstatat@plt+0x3be0>
  405698:	ldr	x19, [sp, #16]
  40569c:	ldp	x29, x30, [sp], #32
  4056a0:	ret
  4056a4:	cbnz	x8, 4056b8 <__fxstatat@plt+0x3bb8>
  4056a8:	mov	w8, #0x80                  	// #128
  4056ac:	udiv	x8, x8, x2
  4056b0:	cmp	x2, #0x80
  4056b4:	cinc	x8, x8, hi  // hi = pmore
  4056b8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4056bc:	udiv	x9, x9, x2
  4056c0:	cmp	x9, x8
  4056c4:	b.cc	4056e0 <__fxstatat@plt+0x3be0>  // b.lo, b.ul, b.last
  4056c8:	mul	x19, x8, x2
  4056cc:	mov	x0, x19
  4056d0:	str	x8, [x1]
  4056d4:	bl	401810 <malloc@plt>
  4056d8:	cbz	x19, 405698 <__fxstatat@plt+0x3b98>
  4056dc:	cbnz	x0, 405698 <__fxstatat@plt+0x3b98>
  4056e0:	bl	4058c8 <__fxstatat@plt+0x3dc8>
  4056e4:	bl	4019b0 <free@plt>
  4056e8:	mov	x0, xzr
  4056ec:	ldr	x19, [sp, #16]
  4056f0:	ldp	x29, x30, [sp], #32
  4056f4:	ret
  4056f8:	stp	x29, x30, [sp, #-32]!
  4056fc:	str	x19, [sp, #16]
  405700:	mov	x29, sp
  405704:	mov	x19, x0
  405708:	bl	401810 <malloc@plt>
  40570c:	cbz	x19, 405714 <__fxstatat@plt+0x3c14>
  405710:	cbz	x0, 405720 <__fxstatat@plt+0x3c20>
  405714:	ldr	x19, [sp, #16]
  405718:	ldp	x29, x30, [sp], #32
  40571c:	ret
  405720:	bl	4058c8 <__fxstatat@plt+0x3dc8>
  405724:	stp	x29, x30, [sp, #-16]!
  405728:	ldr	x8, [x1]
  40572c:	mov	x29, sp
  405730:	cbz	x0, 405764 <__fxstatat@plt+0x3c64>
  405734:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405738:	movk	x9, #0x5554
  40573c:	cmp	x8, x9
  405740:	b.cs	4057a8 <__fxstatat@plt+0x3ca8>  // b.hs, b.nlast
  405744:	add	x8, x8, x8, lsr #1
  405748:	adds	x8, x8, #0x1
  40574c:	str	x8, [x1]
  405750:	b.eq	405784 <__fxstatat@plt+0x3c84>  // b.none
  405754:	mov	x1, x8
  405758:	bl	4018c0 <realloc@plt>
  40575c:	cbnz	x0, 40577c <__fxstatat@plt+0x3c7c>
  405760:	b	4057a8 <__fxstatat@plt+0x3ca8>
  405764:	cbz	x8, 405794 <__fxstatat@plt+0x3c94>
  405768:	tbnz	x8, #63, 4057a8 <__fxstatat@plt+0x3ca8>
  40576c:	mov	x0, x8
  405770:	str	x8, [x1]
  405774:	bl	401810 <malloc@plt>
  405778:	cbz	x0, 4057a8 <__fxstatat@plt+0x3ca8>
  40577c:	ldp	x29, x30, [sp], #16
  405780:	ret
  405784:	bl	4019b0 <free@plt>
  405788:	mov	x0, xzr
  40578c:	ldp	x29, x30, [sp], #16
  405790:	ret
  405794:	mov	w8, #0x80                  	// #128
  405798:	mov	x0, x8
  40579c:	str	x8, [x1]
  4057a0:	bl	401810 <malloc@plt>
  4057a4:	cbnz	x0, 40577c <__fxstatat@plt+0x3c7c>
  4057a8:	bl	4058c8 <__fxstatat@plt+0x3dc8>
  4057ac:	stp	x29, x30, [sp, #-32]!
  4057b0:	stp	x20, x19, [sp, #16]
  4057b4:	mov	x29, sp
  4057b8:	mov	x19, x0
  4057bc:	bl	401810 <malloc@plt>
  4057c0:	mov	x20, x0
  4057c4:	cbz	x19, 4057cc <__fxstatat@plt+0x3ccc>
  4057c8:	cbz	x20, 4057ec <__fxstatat@plt+0x3cec>
  4057cc:	mov	x0, x20
  4057d0:	mov	w1, wzr
  4057d4:	mov	x2, x19
  4057d8:	bl	401880 <memset@plt>
  4057dc:	mov	x0, x20
  4057e0:	ldp	x20, x19, [sp, #16]
  4057e4:	ldp	x29, x30, [sp], #32
  4057e8:	ret
  4057ec:	bl	4058c8 <__fxstatat@plt+0x3dc8>
  4057f0:	stp	x29, x30, [sp, #-16]!
  4057f4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4057f8:	udiv	x8, x8, x1
  4057fc:	cmp	x8, x0
  405800:	mov	x29, sp
  405804:	b.cc	405818 <__fxstatat@plt+0x3d18>  // b.lo, b.ul, b.last
  405808:	bl	405d34 <__fxstatat@plt+0x4234>
  40580c:	cbz	x0, 405818 <__fxstatat@plt+0x3d18>
  405810:	ldp	x29, x30, [sp], #16
  405814:	ret
  405818:	bl	4058c8 <__fxstatat@plt+0x3dc8>
  40581c:	stp	x29, x30, [sp, #-48]!
  405820:	stp	x20, x19, [sp, #32]
  405824:	mov	x20, x0
  405828:	mov	x0, x1
  40582c:	str	x21, [sp, #16]
  405830:	mov	x29, sp
  405834:	mov	x19, x1
  405838:	bl	401810 <malloc@plt>
  40583c:	mov	x21, x0
  405840:	cbz	x19, 405848 <__fxstatat@plt+0x3d48>
  405844:	cbz	x21, 40586c <__fxstatat@plt+0x3d6c>
  405848:	mov	x0, x21
  40584c:	mov	x1, x20
  405850:	mov	x2, x19
  405854:	bl	4016f0 <memcpy@plt>
  405858:	mov	x0, x21
  40585c:	ldp	x20, x19, [sp, #32]
  405860:	ldr	x21, [sp, #16]
  405864:	ldp	x29, x30, [sp], #48
  405868:	ret
  40586c:	bl	4058c8 <__fxstatat@plt+0x3dc8>
  405870:	stp	x29, x30, [sp, #-48]!
  405874:	str	x21, [sp, #16]
  405878:	stp	x20, x19, [sp, #32]
  40587c:	mov	x29, sp
  405880:	mov	x19, x0
  405884:	bl	401730 <strlen@plt>
  405888:	add	x20, x0, #0x1
  40588c:	mov	x0, x20
  405890:	bl	401810 <malloc@plt>
  405894:	mov	x21, x0
  405898:	cbz	x20, 4058a0 <__fxstatat@plt+0x3da0>
  40589c:	cbz	x21, 4058c4 <__fxstatat@plt+0x3dc4>
  4058a0:	mov	x0, x21
  4058a4:	mov	x1, x19
  4058a8:	mov	x2, x20
  4058ac:	bl	4016f0 <memcpy@plt>
  4058b0:	mov	x0, x21
  4058b4:	ldp	x20, x19, [sp, #32]
  4058b8:	ldr	x21, [sp, #16]
  4058bc:	ldp	x29, x30, [sp], #48
  4058c0:	ret
  4058c4:	bl	4058c8 <__fxstatat@plt+0x3dc8>
  4058c8:	stp	x29, x30, [sp, #-32]!
  4058cc:	str	x19, [sp, #16]
  4058d0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a500>
  4058d4:	ldr	w19, [x8, #560]
  4058d8:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4058dc:	add	x1, x1, #0xfd0
  4058e0:	mov	w2, #0x5                   	// #5
  4058e4:	mov	x0, xzr
  4058e8:	mov	x29, sp
  4058ec:	bl	401a50 <dcgettext@plt>
  4058f0:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  4058f4:	mov	x3, x0
  4058f8:	add	x2, x2, #0x739
  4058fc:	mov	w0, w19
  405900:	mov	w1, wzr
  405904:	bl	401750 <error@plt>
  405908:	bl	401920 <abort@plt>
  40590c:	stp	x29, x30, [sp, #-16]!
  405910:	orr	w1, w1, #0x200
  405914:	mov	x29, sp
  405918:	bl	405d80 <__fxstatat@plt+0x4280>
  40591c:	cbz	x0, 405928 <__fxstatat@plt+0x3e28>
  405920:	ldp	x29, x30, [sp], #16
  405924:	ret
  405928:	bl	401ab0 <__errno_location@plt>
  40592c:	ldr	w8, [x0]
  405930:	cmp	w8, #0x16
  405934:	b.ne	405958 <__fxstatat@plt+0x3e58>  // b.any
  405938:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  40593c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  405940:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  405944:	add	x0, x0, #0xfe1
  405948:	add	x1, x1, #0xff1
  40594c:	add	x3, x3, #0xffc
  405950:	mov	w2, #0x29                  	// #41
  405954:	bl	401aa0 <__assert_fail@plt>
  405958:	bl	4058c8 <__fxstatat@plt+0x3dc8>
  40595c:	ldr	w8, [x0, #72]
  405960:	mov	w9, #0x11                  	// #17
  405964:	and	w8, w8, w9
  405968:	cmp	w8, #0x10
  40596c:	b.eq	405988 <__fxstatat@plt+0x3e88>  // b.none
  405970:	cmp	w8, #0x11
  405974:	b.ne	405990 <__fxstatat@plt+0x3e90>  // b.any
  405978:	ldr	x8, [x1, #88]
  40597c:	cmp	x8, #0x0
  405980:	cset	w0, ne  // ne = any
  405984:	ret
  405988:	mov	w0, #0x1                   	// #1
  40598c:	ret
  405990:	mov	w0, wzr
  405994:	ret
  405998:	stp	x29, x30, [sp, #-80]!
  40599c:	cmp	w2, #0x25
  4059a0:	str	x25, [sp, #16]
  4059a4:	stp	x24, x23, [sp, #32]
  4059a8:	stp	x22, x21, [sp, #48]
  4059ac:	stp	x20, x19, [sp, #64]
  4059b0:	mov	x29, sp
  4059b4:	b.cs	405d14 <__fxstatat@plt+0x4214>  // b.hs, b.nlast
  4059b8:	mov	x23, x4
  4059bc:	mov	x19, x3
  4059c0:	mov	w22, w2
  4059c4:	mov	x21, x1
  4059c8:	mov	x20, x0
  4059cc:	bl	401ab0 <__errno_location@plt>
  4059d0:	mov	x24, x0
  4059d4:	str	wzr, [x0]
  4059d8:	bl	401990 <__ctype_b_loc@plt>
  4059dc:	ldr	x8, [x0]
  4059e0:	mov	x10, x20
  4059e4:	ldrb	w9, [x10], #1
  4059e8:	ldrh	w11, [x8, x9, lsl #1]
  4059ec:	tbnz	w11, #13, 4059e4 <__fxstatat@plt+0x3ee4>
  4059f0:	cmp	x21, #0x0
  4059f4:	add	x8, x29, #0x18
  4059f8:	csel	x21, x8, x21, eq  // eq = none
  4059fc:	cmp	w9, #0x2d
  405a00:	b.ne	405a0c <__fxstatat@plt+0x3f0c>  // b.any
  405a04:	mov	w20, #0x4                   	// #4
  405a08:	b	405ce4 <__fxstatat@plt+0x41e4>
  405a0c:	mov	x0, x20
  405a10:	mov	x1, x21
  405a14:	mov	w2, w22
  405a18:	bl	401720 <strtoul@plt>
  405a1c:	ldr	x25, [x21]
  405a20:	cmp	x25, x20
  405a24:	b.eq	405a50 <__fxstatat@plt+0x3f50>  // b.none
  405a28:	ldr	w20, [x24]
  405a2c:	mov	x22, x0
  405a30:	cbz	w20, 405a40 <__fxstatat@plt+0x3f40>
  405a34:	cmp	w20, #0x22
  405a38:	b.ne	405a04 <__fxstatat@plt+0x3f04>  // b.any
  405a3c:	mov	w20, #0x1                   	// #1
  405a40:	cbz	x23, 405ce0 <__fxstatat@plt+0x41e0>
  405a44:	ldrb	w24, [x25]
  405a48:	cbnz	w24, 405a78 <__fxstatat@plt+0x3f78>
  405a4c:	b	405ce0 <__fxstatat@plt+0x41e0>
  405a50:	cbz	x23, 405a04 <__fxstatat@plt+0x3f04>
  405a54:	ldrb	w1, [x20]
  405a58:	cbz	w1, 405a04 <__fxstatat@plt+0x3f04>
  405a5c:	mov	x0, x23
  405a60:	bl	4019e0 <strchr@plt>
  405a64:	cbz	x0, 405a04 <__fxstatat@plt+0x3f04>
  405a68:	mov	w20, wzr
  405a6c:	mov	w22, #0x1                   	// #1
  405a70:	ldrb	w24, [x25]
  405a74:	cbz	w24, 405ce0 <__fxstatat@plt+0x41e0>
  405a78:	mov	x0, x23
  405a7c:	mov	w1, w24
  405a80:	bl	4019e0 <strchr@plt>
  405a84:	cbz	x0, 405b50 <__fxstatat@plt+0x4050>
  405a88:	sub	w10, w24, #0x45
  405a8c:	mov	w8, #0x1                   	// #1
  405a90:	cmp	w10, #0x2f
  405a94:	mov	w9, #0x400                 	// #1024
  405a98:	b.hi	405b10 <__fxstatat@plt+0x4010>  // b.pmore
  405a9c:	mov	w11, #0x1                   	// #1
  405aa0:	lsl	x10, x11, x10
  405aa4:	mov	x11, #0x8945                	// #35141
  405aa8:	movk	x11, #0x30, lsl #16
  405aac:	movk	x11, #0x8144, lsl #32
  405ab0:	tst	x10, x11
  405ab4:	b.eq	405b10 <__fxstatat@plt+0x4010>  // b.none
  405ab8:	mov	w1, #0x30                  	// #48
  405abc:	mov	x0, x23
  405ac0:	bl	4019e0 <strchr@plt>
  405ac4:	cbz	x0, 405afc <__fxstatat@plt+0x3ffc>
  405ac8:	ldrb	w8, [x25, #1]
  405acc:	cmp	w8, #0x42
  405ad0:	b.eq	405b08 <__fxstatat@plt+0x4008>  // b.none
  405ad4:	cmp	w8, #0x44
  405ad8:	b.eq	405b08 <__fxstatat@plt+0x4008>  // b.none
  405adc:	cmp	w8, #0x69
  405ae0:	b.ne	405afc <__fxstatat@plt+0x3ffc>  // b.any
  405ae4:	ldrb	w8, [x25, #2]
  405ae8:	mov	w9, #0x3                   	// #3
  405aec:	cmp	w8, #0x42
  405af0:	csinc	x8, x9, xzr, eq  // eq = none
  405af4:	mov	w9, #0x400                 	// #1024
  405af8:	b	405b10 <__fxstatat@plt+0x4010>
  405afc:	mov	w8, #0x1                   	// #1
  405b00:	mov	w9, #0x400                 	// #1024
  405b04:	b	405b10 <__fxstatat@plt+0x4010>
  405b08:	mov	w8, #0x2                   	// #2
  405b0c:	mov	w9, #0x3e8                 	// #1000
  405b10:	sub	w10, w24, #0x42
  405b14:	cmp	w10, #0x35
  405b18:	b.hi	405b50 <__fxstatat@plt+0x4050>  // b.pmore
  405b1c:	adrp	x11, 40b000 <__fxstatat@plt+0x9500>
  405b20:	add	x11, x11, #0x4a
  405b24:	adr	x12, 405b38 <__fxstatat@plt+0x4038>
  405b28:	ldrb	w13, [x11, x10]
  405b2c:	add	x12, x12, x13, lsl #2
  405b30:	mov	w10, wzr
  405b34:	br	x12
  405b38:	umulh	x10, x9, x22
  405b3c:	mul	x11, x22, x9
  405b40:	cmp	xzr, x10
  405b44:	cset	w10, ne  // ne = any
  405b48:	csinv	x11, x11, xzr, eq  // eq = none
  405b4c:	b	405c7c <__fxstatat@plt+0x417c>
  405b50:	str	x22, [x19]
  405b54:	orr	w20, w20, #0x2
  405b58:	b	405ce4 <__fxstatat@plt+0x41e4>
  405b5c:	umulh	x10, x9, x22
  405b60:	mul	x9, x22, x9
  405b64:	cmp	xzr, x10
  405b68:	b	405cb8 <__fxstatat@plt+0x41b8>
  405b6c:	umulh	x10, x9, x22
  405b70:	mul	x11, x22, x9
  405b74:	cmp	xzr, x10
  405b78:	cset	w10, ne  // ne = any
  405b7c:	csinv	x11, x11, xzr, eq  // eq = none
  405b80:	b	405c94 <__fxstatat@plt+0x4194>
  405b84:	umulh	x10, x9, x22
  405b88:	mul	x11, x22, x9
  405b8c:	cmp	xzr, x10
  405b90:	cset	w10, ne  // ne = any
  405b94:	csinv	x11, x11, xzr, eq  // eq = none
  405b98:	b	405c64 <__fxstatat@plt+0x4164>
  405b9c:	umulh	x10, x9, x22
  405ba0:	mul	x11, x22, x9
  405ba4:	cmp	xzr, x10
  405ba8:	cset	w10, ne  // ne = any
  405bac:	csinv	x11, x11, xzr, eq  // eq = none
  405bb0:	b	405c1c <__fxstatat@plt+0x411c>
  405bb4:	cmp	xzr, x22, lsr #54
  405bb8:	lsl	x9, x22, #10
  405bbc:	b	405cb8 <__fxstatat@plt+0x41b8>
  405bc0:	umulh	x10, x9, x22
  405bc4:	mul	x11, x22, x9
  405bc8:	cmp	xzr, x10
  405bcc:	cset	w10, ne  // ne = any
  405bd0:	csinv	x11, x11, xzr, eq  // eq = none
  405bd4:	b	405c34 <__fxstatat@plt+0x4134>
  405bd8:	umulh	x10, x9, x22
  405bdc:	mul	x11, x22, x9
  405be0:	cmp	xzr, x10
  405be4:	cset	w10, ne  // ne = any
  405be8:	csinv	x11, x11, xzr, eq  // eq = none
  405bec:	b	405c4c <__fxstatat@plt+0x414c>
  405bf0:	umulh	x10, x9, x22
  405bf4:	mul	x11, x22, x9
  405bf8:	cmp	xzr, x10
  405bfc:	csinv	x11, x11, xzr, eq  // eq = none
  405c00:	umulh	x12, x9, x11
  405c04:	cset	w10, ne  // ne = any
  405c08:	cmp	xzr, x12
  405c0c:	mul	x11, x11, x9
  405c10:	cset	w12, ne  // ne = any
  405c14:	csinv	x11, x11, xzr, eq  // eq = none
  405c18:	orr	w10, w10, w12
  405c1c:	umulh	x12, x9, x11
  405c20:	cmp	xzr, x12
  405c24:	mul	x11, x11, x9
  405c28:	cset	w12, ne  // ne = any
  405c2c:	csinv	x11, x11, xzr, eq  // eq = none
  405c30:	orr	w10, w10, w12
  405c34:	umulh	x12, x9, x11
  405c38:	cmp	xzr, x12
  405c3c:	mul	x11, x11, x9
  405c40:	cset	w12, ne  // ne = any
  405c44:	csinv	x11, x11, xzr, eq  // eq = none
  405c48:	orr	w10, w10, w12
  405c4c:	umulh	x12, x9, x11
  405c50:	cmp	xzr, x12
  405c54:	mul	x11, x11, x9
  405c58:	cset	w12, ne  // ne = any
  405c5c:	csinv	x11, x11, xzr, eq  // eq = none
  405c60:	orr	w10, w10, w12
  405c64:	umulh	x12, x9, x11
  405c68:	cmp	xzr, x12
  405c6c:	mul	x11, x11, x9
  405c70:	cset	w12, ne  // ne = any
  405c74:	csinv	x11, x11, xzr, eq  // eq = none
  405c78:	orr	w10, w10, w12
  405c7c:	umulh	x12, x9, x11
  405c80:	cmp	xzr, x12
  405c84:	mul	x11, x11, x9
  405c88:	cset	w12, ne  // ne = any
  405c8c:	csinv	x11, x11, xzr, eq  // eq = none
  405c90:	orr	w10, w10, w12
  405c94:	umulh	x12, x9, x11
  405c98:	cmp	xzr, x12
  405c9c:	mul	x9, x11, x9
  405ca0:	cset	w11, ne  // ne = any
  405ca4:	csinv	x22, x9, xzr, eq  // eq = none
  405ca8:	orr	w10, w10, w11
  405cac:	b	405cc0 <__fxstatat@plt+0x41c0>
  405cb0:	cmp	xzr, x22, lsr #55
  405cb4:	lsl	x9, x22, #9
  405cb8:	cset	w10, ne  // ne = any
  405cbc:	csinv	x22, x9, xzr, eq  // eq = none
  405cc0:	add	x9, x25, x8
  405cc4:	str	x9, [x21]
  405cc8:	ldrb	w8, [x25, x8]
  405ccc:	and	w9, w10, #0x1
  405cd0:	orr	w9, w20, w9
  405cd4:	orr	w10, w9, #0x2
  405cd8:	cmp	w8, #0x0
  405cdc:	csel	w20, w9, w10, eq  // eq = none
  405ce0:	str	x22, [x19]
  405ce4:	mov	w0, w20
  405ce8:	ldp	x20, x19, [sp, #64]
  405cec:	ldp	x22, x21, [sp, #48]
  405cf0:	ldp	x24, x23, [sp, #32]
  405cf4:	ldr	x25, [sp, #16]
  405cf8:	ldp	x29, x30, [sp], #80
  405cfc:	ret
  405d00:	cmn	x22, x22
  405d04:	lsl	x9, x22, #1
  405d08:	cset	w10, cs  // cs = hs, nlast
  405d0c:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  405d10:	b	405cc0 <__fxstatat@plt+0x41c0>
  405d14:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  405d18:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  405d1c:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  405d20:	add	x0, x0, #0x80
  405d24:	add	x1, x1, #0xa6
  405d28:	add	x3, x3, #0xb6
  405d2c:	mov	w2, #0x54                  	// #84
  405d30:	bl	401aa0 <__assert_fail@plt>
  405d34:	mov	x8, x1
  405d38:	mov	w1, #0x1                   	// #1
  405d3c:	mov	w9, #0x1                   	// #1
  405d40:	cbz	x0, 405d78 <__fxstatat@plt+0x4278>
  405d44:	cbz	x8, 405d78 <__fxstatat@plt+0x4278>
  405d48:	umulh	x10, x8, x0
  405d4c:	mov	x1, x8
  405d50:	mov	x9, x0
  405d54:	cbz	x10, 405d78 <__fxstatat@plt+0x4278>
  405d58:	stp	x29, x30, [sp, #-16]!
  405d5c:	mov	x29, sp
  405d60:	bl	401ab0 <__errno_location@plt>
  405d64:	mov	w8, #0xc                   	// #12
  405d68:	str	w8, [x0]
  405d6c:	mov	x0, xzr
  405d70:	ldp	x29, x30, [sp], #16
  405d74:	ret
  405d78:	mov	x0, x9
  405d7c:	b	401890 <calloc@plt>
  405d80:	sub	sp, sp, #0x70
  405d84:	cmp	w1, #0x1, lsl #12
  405d88:	stp	x29, x30, [sp, #16]
  405d8c:	stp	x28, x27, [sp, #32]
  405d90:	stp	x26, x25, [sp, #48]
  405d94:	stp	x24, x23, [sp, #64]
  405d98:	stp	x22, x21, [sp, #80]
  405d9c:	stp	x20, x19, [sp, #96]
  405da0:	add	x29, sp, #0x10
  405da4:	b.cs	405e5c <__fxstatat@plt+0x435c>  // b.hs, b.nlast
  405da8:	mov	w8, #0x204                 	// #516
  405dac:	mov	w22, w1
  405db0:	bics	wzr, w8, w1
  405db4:	b.eq	405e5c <__fxstatat@plt+0x435c>  // b.none
  405db8:	mov	w8, #0x12                  	// #18
  405dbc:	tst	w22, w8
  405dc0:	b.eq	405e5c <__fxstatat@plt+0x435c>  // b.none
  405dc4:	mov	x23, x0
  405dc8:	mov	w0, #0x80                  	// #128
  405dcc:	mov	x21, x2
  405dd0:	bl	401810 <malloc@plt>
  405dd4:	mov	x19, x0
  405dd8:	cbz	x0, 405e6c <__fxstatat@plt+0x436c>
  405ddc:	and	w8, w22, #0xfffffdff
  405de0:	tst	w22, #0x2
  405de4:	orr	w8, w8, #0x4
  405de8:	movi	v0.2d, #0x0
  405dec:	csel	w8, w22, w8, eq  // eq = none
  405df0:	stp	q0, q0, [x19, #64]
  405df4:	str	w8, [x19, #72]
  405df8:	mov	w8, #0xffffff9c            	// #-100
  405dfc:	stp	q0, q0, [x19, #96]
  405e00:	stp	q0, q0, [x19, #32]
  405e04:	stp	q0, q0, [x19]
  405e08:	str	x21, [x19, #64]
  405e0c:	str	w8, [x19, #44]
  405e10:	ldr	x8, [x23]
  405e14:	cbz	x8, 405e90 <__fxstatat@plt+0x4390>
  405e18:	mov	x20, xzr
  405e1c:	add	x24, x23, #0x8
  405e20:	mov	x0, x8
  405e24:	bl	401730 <strlen@plt>
  405e28:	ldr	x8, [x24], #8
  405e2c:	cmp	x0, x20
  405e30:	csel	x20, x0, x20, hi  // hi = pmore
  405e34:	cbnz	x8, 405e20 <__fxstatat@plt+0x4320>
  405e38:	add	x8, x20, #0x1
  405e3c:	cmp	x8, #0x1, lsl #12
  405e40:	mov	w8, #0x1000                	// #4096
  405e44:	csinc	x8, x8, x20, ls  // ls = plast
  405e48:	add	x0, x8, #0x100
  405e4c:	str	x0, [x19, #48]
  405e50:	bl	401810 <malloc@plt>
  405e54:	cbnz	x0, 405ea0 <__fxstatat@plt+0x43a0>
  405e58:	b	406210 <__fxstatat@plt+0x4710>
  405e5c:	bl	401ab0 <__errno_location@plt>
  405e60:	mov	w8, #0x16                  	// #22
  405e64:	mov	x19, xzr
  405e68:	str	w8, [x0]
  405e6c:	mov	x0, x19
  405e70:	ldp	x20, x19, [sp, #96]
  405e74:	ldp	x22, x21, [sp, #80]
  405e78:	ldp	x24, x23, [sp, #64]
  405e7c:	ldp	x26, x25, [sp, #48]
  405e80:	ldp	x28, x27, [sp, #32]
  405e84:	ldp	x29, x30, [sp, #16]
  405e88:	add	sp, sp, #0x70
  405e8c:	ret
  405e90:	mov	w0, #0x1100                	// #4352
  405e94:	str	x0, [x19, #48]
  405e98:	bl	401810 <malloc@plt>
  405e9c:	cbz	x0, 406210 <__fxstatat@plt+0x4710>
  405ea0:	str	x0, [x19, #32]
  405ea4:	ldr	x24, [x23]
  405ea8:	mov	x25, x0
  405eac:	cbz	x24, 405ef4 <__fxstatat@plt+0x43f4>
  405eb0:	mov	w0, #0x100                 	// #256
  405eb4:	bl	401810 <malloc@plt>
  405eb8:	cbz	x0, 406214 <__fxstatat@plt+0x4714>
  405ebc:	mov	x20, x0
  405ec0:	mov	w8, #0x30000               	// #196608
  405ec4:	mov	x9, #0xffffffffffffffff    	// #-1
  405ec8:	mov	w10, #0xffffffff            	// #-1
  405ecc:	strb	wzr, [x0, #248]
  405ed0:	str	x25, [x0, #56]
  405ed4:	str	wzr, [x0, #64]
  405ed8:	stp	xzr, xzr, [x0, #32]
  405edc:	str	xzr, [x0, #24]
  405ee0:	stur	w8, [x0, #110]
  405ee4:	str	x19, [x0, #80]
  405ee8:	stp	x9, xzr, [x0, #88]
  405eec:	str	w10, [x0, #104]
  405ef0:	b	405ef8 <__fxstatat@plt+0x43f8>
  405ef4:	mov	x20, xzr
  405ef8:	cbz	x21, 406040 <__fxstatat@plt+0x4540>
  405efc:	ldrb	w8, [x19, #73]
  405f00:	ubfx	w8, w8, #2, #1
  405f04:	stur	w8, [x29, #-4]
  405f08:	cbz	x24, 40604c <__fxstatat@plt+0x454c>
  405f0c:	tbnz	w22, #11, 406054 <__fxstatat@plt+0x4554>
  405f10:	mov	x22, xzr
  405f14:	mov	x25, xzr
  405f18:	str	xzr, [sp]
  405f1c:	b	405f60 <__fxstatat@plt+0x4460>
  405f20:	str	xzr, [x26, #16]
  405f24:	cbz	x22, 405f44 <__fxstatat@plt+0x4444>
  405f28:	ldr	x8, [sp]
  405f2c:	str	x26, [sp]
  405f30:	str	x26, [x8, #16]
  405f34:	ldr	x24, [x23, #8]!
  405f38:	add	x25, x25, #0x1
  405f3c:	cbnz	x24, 405f60 <__fxstatat@plt+0x4460>
  405f40:	b	40615c <__fxstatat@plt+0x465c>
  405f44:	str	x26, [sp]
  405f48:	b	405f50 <__fxstatat@plt+0x4450>
  405f4c:	str	x22, [x26, #16]
  405f50:	mov	x22, x26
  405f54:	ldr	x24, [x23, #8]!
  405f58:	add	x25, x25, #0x1
  405f5c:	cbz	x24, 40615c <__fxstatat@plt+0x465c>
  405f60:	mov	x0, x24
  405f64:	bl	401730 <strlen@plt>
  405f68:	mov	x27, x0
  405f6c:	cmp	x0, #0x3
  405f70:	b.cc	405fa4 <__fxstatat@plt+0x44a4>  // b.lo, b.ul, b.last
  405f74:	add	x8, x27, x24
  405f78:	ldurb	w8, [x8, #-1]
  405f7c:	cmp	w8, #0x2f
  405f80:	b.ne	405fa4 <__fxstatat@plt+0x44a4>  // b.any
  405f84:	sub	x8, x24, #0x2
  405f88:	ldrb	w9, [x8, x27]
  405f8c:	cmp	w9, #0x2f
  405f90:	b.ne	405fa4 <__fxstatat@plt+0x44a4>  // b.any
  405f94:	sub	x27, x27, #0x1
  405f98:	cmp	x27, #0x1
  405f9c:	b.hi	405f88 <__fxstatat@plt+0x4488>  // b.pmore
  405fa0:	mov	w27, #0x1                   	// #1
  405fa4:	add	x8, x27, #0x100
  405fa8:	and	x0, x8, #0xfffffffffffffff8
  405fac:	bl	401810 <malloc@plt>
  405fb0:	cbz	x0, 406204 <__fxstatat@plt+0x4704>
  405fb4:	add	x28, x0, #0xf8
  405fb8:	mov	x26, x0
  405fbc:	mov	x0, x28
  405fc0:	mov	x1, x24
  405fc4:	mov	x2, x27
  405fc8:	bl	4016f0 <memcpy@plt>
  405fcc:	ldr	x8, [x19, #32]
  405fd0:	mov	w9, #0x30000               	// #196608
  405fd4:	strb	wzr, [x28, x27]
  405fd8:	stur	w9, [x26, #110]
  405fdc:	ldur	w9, [x29, #-4]
  405fe0:	cmp	x22, #0x0
  405fe4:	stp	x28, x8, [x26, #48]
  405fe8:	cset	w8, ne  // ne = any
  405fec:	and	w8, w9, w8
  405ff0:	stp	xzr, x27, [x26, #88]
  405ff4:	str	wzr, [x26, #64]
  405ff8:	stp	xzr, xzr, [x26, #24]
  405ffc:	str	x19, [x26, #80]
  406000:	str	x20, [x26, #8]
  406004:	str	xzr, [x26, #40]
  406008:	tbz	w8, #0, 406024 <__fxstatat@plt+0x4524>
  40600c:	mov	w8, #0xb                   	// #11
  406010:	strh	w8, [x26, #108]
  406014:	mov	w8, #0x2                   	// #2
  406018:	str	x8, [x26, #168]
  40601c:	cbnz	x21, 405f4c <__fxstatat@plt+0x444c>
  406020:	b	405f20 <__fxstatat@plt+0x4420>
  406024:	mov	x0, x19
  406028:	mov	x1, x26
  40602c:	mov	w2, wzr
  406030:	bl	4062cc <__fxstatat@plt+0x47cc>
  406034:	strh	w0, [x26, #108]
  406038:	cbnz	x21, 405f4c <__fxstatat@plt+0x444c>
  40603c:	b	405f20 <__fxstatat@plt+0x4420>
  406040:	mov	w8, #0x1                   	// #1
  406044:	stur	w8, [x29, #-4]
  406048:	cbnz	x24, 405f0c <__fxstatat@plt+0x440c>
  40604c:	mov	x22, xzr
  406050:	b	40617c <__fxstatat@plt+0x467c>
  406054:	mov	x22, xzr
  406058:	mov	x28, xzr
  40605c:	add	x27, x23, #0x8
  406060:	str	xzr, [sp]
  406064:	b	4060b0 <__fxstatat@plt+0x45b0>
  406068:	str	xzr, [x23, #16]
  40606c:	cbz	x22, 406090 <__fxstatat@plt+0x4590>
  406070:	ldr	x8, [sp]
  406074:	str	x23, [sp]
  406078:	str	x23, [x8, #16]
  40607c:	ldr	x24, [x27, x28, lsl #3]
  406080:	add	x25, x28, #0x1
  406084:	mov	x28, x25
  406088:	cbnz	x24, 4060b0 <__fxstatat@plt+0x45b0>
  40608c:	b	40615c <__fxstatat@plt+0x465c>
  406090:	str	x23, [sp]
  406094:	b	40609c <__fxstatat@plt+0x459c>
  406098:	str	x22, [x23, #16]
  40609c:	mov	x22, x23
  4060a0:	ldr	x24, [x27, x28, lsl #3]
  4060a4:	add	x25, x28, #0x1
  4060a8:	mov	x28, x25
  4060ac:	cbz	x24, 40615c <__fxstatat@plt+0x465c>
  4060b0:	mov	x0, x24
  4060b4:	bl	401730 <strlen@plt>
  4060b8:	add	x8, x0, #0x100
  4060bc:	mov	x25, x0
  4060c0:	and	x0, x8, #0xfffffffffffffff8
  4060c4:	bl	401810 <malloc@plt>
  4060c8:	cbz	x0, 406204 <__fxstatat@plt+0x4704>
  4060cc:	add	x26, x0, #0xf8
  4060d0:	mov	x23, x0
  4060d4:	mov	x0, x26
  4060d8:	mov	x1, x24
  4060dc:	mov	x2, x25
  4060e0:	bl	4016f0 <memcpy@plt>
  4060e4:	ldur	w9, [x29, #-4]
  4060e8:	ldr	x8, [x19, #32]
  4060ec:	cmp	x22, #0x0
  4060f0:	cset	w10, eq  // eq = none
  4060f4:	eor	w9, w9, #0x1
  4060f8:	strb	wzr, [x26, x25]
  4060fc:	orr	w9, w9, w10
  406100:	stp	x26, x8, [x23, #48]
  406104:	mov	w8, #0x30000               	// #196608
  406108:	stp	xzr, x25, [x23, #88]
  40610c:	str	wzr, [x23, #64]
  406110:	stur	w8, [x23, #110]
  406114:	stp	xzr, xzr, [x23, #24]
  406118:	str	x19, [x23, #80]
  40611c:	str	x20, [x23, #8]
  406120:	str	xzr, [x23, #40]
  406124:	tbnz	w9, #0, 406140 <__fxstatat@plt+0x4640>
  406128:	mov	w8, #0xb                   	// #11
  40612c:	strh	w8, [x23, #108]
  406130:	mov	w8, #0x2                   	// #2
  406134:	str	x8, [x23, #168]
  406138:	cbnz	x21, 406098 <__fxstatat@plt+0x4598>
  40613c:	b	406068 <__fxstatat@plt+0x4568>
  406140:	mov	x0, x19
  406144:	mov	x1, x23
  406148:	mov	w2, wzr
  40614c:	bl	4062cc <__fxstatat@plt+0x47cc>
  406150:	strh	w0, [x23, #108]
  406154:	cbnz	x21, 406098 <__fxstatat@plt+0x4598>
  406158:	b	406068 <__fxstatat@plt+0x4568>
  40615c:	cbz	x21, 40617c <__fxstatat@plt+0x467c>
  406160:	cmp	x25, #0x2
  406164:	b.cc	40617c <__fxstatat@plt+0x467c>  // b.lo, b.ul, b.last
  406168:	mov	x0, x19
  40616c:	mov	x1, x22
  406170:	mov	x2, x25
  406174:	bl	4064b4 <__fxstatat@plt+0x49b4>
  406178:	mov	x22, x0
  40617c:	mov	w0, #0x100                 	// #256
  406180:	bl	401810 <malloc@plt>
  406184:	cbz	x0, 406200 <__fxstatat@plt+0x4700>
  406188:	ldrh	w8, [x19, #72]
  40618c:	mov	w9, #0x102                 	// #258
  406190:	strb	wzr, [x0, #248]
  406194:	str	wzr, [x0, #64]
  406198:	tst	w8, w9
  40619c:	mov	w8, #0x30000               	// #196608
  4061a0:	stur	w8, [x0, #110]
  4061a4:	mov	w8, #0x9                   	// #9
  4061a8:	strh	w8, [x0, #108]
  4061ac:	ldr	x8, [x19, #32]
  4061b0:	stp	xzr, xzr, [x0, #32]
  4061b4:	str	x0, [x19]
  4061b8:	stp	x22, xzr, [x0, #16]
  4061bc:	str	x8, [x0, #56]
  4061c0:	mov	w8, #0x1                   	// #1
  4061c4:	str	x19, [x0, #80]
  4061c8:	stp	x8, xzr, [x0, #88]
  4061cc:	b.eq	40624c <__fxstatat@plt+0x474c>  // b.none
  4061d0:	adrp	x2, 407000 <__fxstatat@plt+0x5500>
  4061d4:	adrp	x3, 407000 <__fxstatat@plt+0x5500>
  4061d8:	adrp	x4, 401000 <mbrtowc@plt-0x6e0>
  4061dc:	add	x2, x2, #0xdf8
  4061e0:	add	x3, x3, #0xe08
  4061e4:	add	x4, x4, #0x9b0
  4061e8:	mov	w0, #0x1f                  	// #31
  4061ec:	mov	x1, xzr
  4061f0:	bl	408704 <__fxstatat@plt+0x6c04>
  4061f4:	str	x0, [x19, #88]
  4061f8:	cbnz	x0, 406260 <__fxstatat@plt+0x4760>
  4061fc:	b	406204 <__fxstatat@plt+0x4704>
  406200:	str	xzr, [x19]
  406204:	cbnz	x22, 40623c <__fxstatat@plt+0x473c>
  406208:	mov	x0, x20
  40620c:	bl	4019b0 <free@plt>
  406210:	ldr	x25, [x19, #32]
  406214:	mov	x0, x25
  406218:	bl	4019b0 <free@plt>
  40621c:	mov	x0, x19
  406220:	bl	4019b0 <free@plt>
  406224:	mov	x19, xzr
  406228:	b	405e6c <__fxstatat@plt+0x436c>
  40622c:	mov	x0, x22
  406230:	bl	4019b0 <free@plt>
  406234:	mov	x22, x21
  406238:	cbz	x21, 406208 <__fxstatat@plt+0x4708>
  40623c:	ldp	x21, x0, [x22, #16]
  406240:	cbz	x0, 40622c <__fxstatat@plt+0x472c>
  406244:	bl	4018d0 <closedir@plt>
  406248:	b	40622c <__fxstatat@plt+0x472c>
  40624c:	mov	w0, #0x20                  	// #32
  406250:	bl	401810 <malloc@plt>
  406254:	str	x0, [x19, #88]
  406258:	cbz	x0, 406204 <__fxstatat@plt+0x4704>
  40625c:	bl	408074 <__fxstatat@plt+0x6574>
  406260:	ldr	w8, [x19, #72]
  406264:	mov	w9, #0x204                 	// #516
  406268:	tst	w8, w9
  40626c:	b.ne	4062bc <__fxstatat@plt+0x47bc>  // b.any
  406270:	mov	w2, #0x4900                	// #18688
  406274:	lsr	w9, w8, #4
  406278:	movk	w2, #0x8, lsl #16
  40627c:	bfi	w2, w9, #15, #1
  406280:	tbnz	w8, #9, 406298 <__fxstatat@plt+0x4798>
  406284:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  406288:	add	x0, x0, #0x108
  40628c:	mov	w1, w2
  406290:	bl	40813c <__fxstatat@plt+0x663c>
  406294:	b	4062a8 <__fxstatat@plt+0x47a8>
  406298:	ldr	w0, [x19, #44]
  40629c:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  4062a0:	add	x1, x1, #0x108
  4062a4:	bl	409518 <__fxstatat@plt+0x7a18>
  4062a8:	str	w0, [x19, #40]
  4062ac:	tbz	w0, #31, 4062bc <__fxstatat@plt+0x47bc>
  4062b0:	ldr	w8, [x19, #72]
  4062b4:	orr	w8, w8, #0x4
  4062b8:	str	w8, [x19, #72]
  4062bc:	add	x0, x19, #0x60
  4062c0:	mov	w1, #0xffffffff            	// #-1
  4062c4:	bl	409414 <__fxstatat@plt+0x7914>
  4062c8:	b	405e6c <__fxstatat@plt+0x436c>
  4062cc:	stp	x29, x30, [sp, #-48]!
  4062d0:	stp	x20, x19, [sp, #32]
  4062d4:	ldr	x9, [x1, #88]
  4062d8:	ldr	w8, [x0, #72]
  4062dc:	str	x21, [sp, #16]
  4062e0:	mov	x19, x1
  4062e4:	mov	x21, x0
  4062e8:	mov	x29, sp
  4062ec:	cbz	x9, 4062fc <__fxstatat@plt+0x47fc>
  4062f0:	add	x20, x19, #0x78
  4062f4:	tbz	w2, #0, 40630c <__fxstatat@plt+0x480c>
  4062f8:	b	406338 <__fxstatat@plt+0x4838>
  4062fc:	and	w9, w8, #0x1
  406300:	orr	w2, w9, w2
  406304:	add	x20, x19, #0x78
  406308:	tbnz	w2, #0, 406338 <__fxstatat@plt+0x4838>
  40630c:	tbnz	w8, #1, 406338 <__fxstatat@plt+0x4838>
  406310:	ldr	w1, [x21, #44]
  406314:	ldr	x2, [x19, #48]
  406318:	mov	w4, #0x100                 	// #256
  40631c:	mov	w0, wzr
  406320:	mov	x3, x20
  406324:	bl	401b00 <__fxstatat@plt>
  406328:	cbz	w0, 4063a4 <__fxstatat@plt+0x48a4>
  40632c:	bl	401ab0 <__errno_location@plt>
  406330:	mov	x21, x0
  406334:	b	406374 <__fxstatat@plt+0x4874>
  406338:	ldr	x1, [x19, #48]
  40633c:	mov	w0, wzr
  406340:	mov	x2, x20
  406344:	bl	401ac0 <__xstat@plt>
  406348:	cbz	w0, 4063a4 <__fxstatat@plt+0x48a4>
  40634c:	bl	401ab0 <__errno_location@plt>
  406350:	ldr	w8, [x0]
  406354:	cmp	w8, #0x2
  406358:	b.ne	406378 <__fxstatat@plt+0x4878>  // b.any
  40635c:	ldr	x1, [x19, #48]
  406360:	mov	x21, x0
  406364:	mov	w0, wzr
  406368:	mov	x2, x20
  40636c:	bl	401a30 <__lxstat@plt>
  406370:	cbz	w0, 40647c <__fxstatat@plt+0x497c>
  406374:	ldr	w8, [x21]
  406378:	movi	v0.2d, #0x0
  40637c:	str	w8, [x19, #64]
  406380:	stp	q0, q0, [x20, #96]
  406384:	stp	q0, q0, [x20, #64]
  406388:	stp	q0, q0, [x20, #32]
  40638c:	stp	q0, q0, [x20]
  406390:	mov	w0, #0xa                   	// #10
  406394:	ldp	x20, x19, [sp, #32]
  406398:	ldr	x21, [sp, #16]
  40639c:	ldp	x29, x30, [sp], #48
  4063a0:	ret
  4063a4:	ldr	w8, [x19, #136]
  4063a8:	and	w8, w8, #0xf000
  4063ac:	cmp	w8, #0xa, lsl #12
  4063b0:	b.eq	406400 <__fxstatat@plt+0x4900>  // b.none
  4063b4:	cmp	w8, #0x8, lsl #12
  4063b8:	b.eq	406414 <__fxstatat@plt+0x4914>  // b.none
  4063bc:	cmp	w8, #0x4, lsl #12
  4063c0:	b.ne	406428 <__fxstatat@plt+0x4928>  // b.any
  4063c4:	ldr	w8, [x19, #140]
  4063c8:	cmp	w8, #0x2
  4063cc:	b.cc	40643c <__fxstatat@plt+0x493c>  // b.lo, b.ul, b.last
  4063d0:	ldr	x9, [x19, #88]
  4063d4:	cmp	x9, #0x1
  4063d8:	b.lt	40643c <__fxstatat@plt+0x493c>  // b.tstop
  4063dc:	ldr	w9, [x21, #72]
  4063e0:	mov	w10, #0x2                   	// #2
  4063e4:	bic	w9, w10, w9, lsr #4
  4063e8:	sub	w8, w8, w9
  4063ec:	ldrb	w9, [x19, #248]
  4063f0:	str	w8, [x19, #104]
  4063f4:	cmp	w9, #0x2e
  4063f8:	b.ne	406468 <__fxstatat@plt+0x4968>  // b.any
  4063fc:	b	406450 <__fxstatat@plt+0x4950>
  406400:	mov	w0, #0xc                   	// #12
  406404:	ldp	x20, x19, [sp, #32]
  406408:	ldr	x21, [sp, #16]
  40640c:	ldp	x29, x30, [sp], #48
  406410:	ret
  406414:	mov	w0, #0x8                   	// #8
  406418:	ldp	x20, x19, [sp, #32]
  40641c:	ldr	x21, [sp, #16]
  406420:	ldp	x29, x30, [sp], #48
  406424:	ret
  406428:	mov	w0, #0x3                   	// #3
  40642c:	ldp	x20, x19, [sp, #32]
  406430:	ldr	x21, [sp, #16]
  406434:	ldp	x29, x30, [sp], #48
  406438:	ret
  40643c:	mov	w8, #0xffffffff            	// #-1
  406440:	ldrb	w9, [x19, #248]
  406444:	str	w8, [x19, #104]
  406448:	cmp	w9, #0x2e
  40644c:	b.ne	406468 <__fxstatat@plt+0x4968>  // b.any
  406450:	ldrb	w8, [x19, #249]
  406454:	cbz	w8, 406494 <__fxstatat@plt+0x4994>
  406458:	cmp	w8, #0x2e
  40645c:	b.ne	406468 <__fxstatat@plt+0x4968>  // b.any
  406460:	ldrb	w8, [x19, #250]
  406464:	cbz	w8, 406494 <__fxstatat@plt+0x4994>
  406468:	mov	w0, #0x1                   	// #1
  40646c:	ldp	x20, x19, [sp, #32]
  406470:	ldr	x21, [sp, #16]
  406474:	ldp	x29, x30, [sp], #48
  406478:	ret
  40647c:	str	wzr, [x21]
  406480:	mov	w0, #0xd                   	// #13
  406484:	ldp	x20, x19, [sp, #32]
  406488:	ldr	x21, [sp, #16]
  40648c:	ldp	x29, x30, [sp], #48
  406490:	ret
  406494:	ldr	x8, [x19, #88]
  406498:	cmp	x8, #0x0
  40649c:	mov	w8, #0x5                   	// #5
  4064a0:	csinc	w0, w8, wzr, ne  // ne = any
  4064a4:	ldp	x20, x19, [sp, #32]
  4064a8:	ldr	x21, [sp, #16]
  4064ac:	ldp	x29, x30, [sp], #48
  4064b0:	ret
  4064b4:	stp	x29, x30, [sp, #-48]!
  4064b8:	stp	x22, x21, [sp, #16]
  4064bc:	stp	x20, x19, [sp, #32]
  4064c0:	ldp	x8, x22, [x0, #56]
  4064c4:	mov	x21, x0
  4064c8:	mov	x20, x2
  4064cc:	mov	x19, x1
  4064d0:	cmp	x8, x2
  4064d4:	mov	x29, sp
  4064d8:	b.cs	406508 <__fxstatat@plt+0x4a08>  // b.hs, b.nlast
  4064dc:	add	x8, x20, #0x28
  4064e0:	lsr	x9, x8, #61
  4064e4:	str	x8, [x21, #56]
  4064e8:	cbnz	x9, 406574 <__fxstatat@plt+0x4a74>
  4064ec:	ldr	x0, [x21, #16]
  4064f0:	lsl	x1, x8, #3
  4064f4:	bl	4018c0 <realloc@plt>
  4064f8:	cbz	x0, 406574 <__fxstatat@plt+0x4a74>
  4064fc:	str	x0, [x21, #16]
  406500:	cbnz	x19, 406510 <__fxstatat@plt+0x4a10>
  406504:	b	406520 <__fxstatat@plt+0x4a20>
  406508:	ldr	x0, [x21, #16]
  40650c:	cbz	x19, 406520 <__fxstatat@plt+0x4a20>
  406510:	str	x19, [x0], #8
  406514:	ldr	x19, [x19, #16]
  406518:	cbnz	x19, 406510 <__fxstatat@plt+0x4a10>
  40651c:	ldr	x0, [x21, #16]
  406520:	mov	w2, #0x8                   	// #8
  406524:	mov	x1, x20
  406528:	mov	x3, x22
  40652c:	bl	401790 <qsort@plt>
  406530:	ldr	x8, [x21, #16]
  406534:	cmp	x20, #0x1
  406538:	ldr	x19, [x8]
  40653c:	mov	x9, x19
  406540:	b.eq	40656c <__fxstatat@plt+0x4a6c>  // b.none
  406544:	ldr	x10, [x8, #8]!
  406548:	subs	x9, x20, #0x2
  40654c:	str	x10, [x19, #16]
  406550:	b.eq	406568 <__fxstatat@plt+0x4a68>  // b.none
  406554:	ldr	x10, [x8]
  406558:	ldr	x11, [x8, #8]!
  40655c:	subs	x9, x9, #0x1
  406560:	str	x11, [x10, #16]
  406564:	b.ne	406554 <__fxstatat@plt+0x4a54>  // b.any
  406568:	ldr	x9, [x8]
  40656c:	str	xzr, [x9, #16]
  406570:	b	406584 <__fxstatat@plt+0x4a84>
  406574:	ldr	x0, [x21, #16]
  406578:	bl	4019b0 <free@plt>
  40657c:	str	xzr, [x21, #16]
  406580:	str	xzr, [x21, #56]
  406584:	mov	x0, x19
  406588:	ldp	x20, x19, [sp, #32]
  40658c:	ldp	x22, x21, [sp, #16]
  406590:	ldp	x29, x30, [sp], #48
  406594:	ret
  406598:	stp	x29, x30, [sp, #-48]!
  40659c:	stp	x20, x19, [sp, #32]
  4065a0:	mov	x19, x0
  4065a4:	ldr	x0, [x0]
  4065a8:	str	x21, [sp, #16]
  4065ac:	mov	x29, sp
  4065b0:	cbz	x0, 4065c8 <__fxstatat@plt+0x4ac8>
  4065b4:	ldr	x8, [x0, #88]
  4065b8:	tbz	x8, #63, 406640 <__fxstatat@plt+0x4b40>
  4065bc:	mov	x20, x0
  4065c0:	mov	x0, x20
  4065c4:	bl	4019b0 <free@plt>
  4065c8:	ldr	x20, [x19, #8]
  4065cc:	cbnz	x20, 406620 <__fxstatat@plt+0x4b20>
  4065d0:	ldr	x0, [x19, #16]
  4065d4:	bl	4019b0 <free@plt>
  4065d8:	ldr	x0, [x19, #32]
  4065dc:	bl	4019b0 <free@plt>
  4065e0:	ldr	w8, [x19, #72]
  4065e4:	tbnz	w8, #9, 406650 <__fxstatat@plt+0x4b50>
  4065e8:	tbnz	w8, #2, 406660 <__fxstatat@plt+0x4b60>
  4065ec:	ldr	w0, [x19, #40]
  4065f0:	bl	401760 <fchdir@plt>
  4065f4:	cbz	w0, 406668 <__fxstatat@plt+0x4b68>
  4065f8:	bl	401ab0 <__errno_location@plt>
  4065fc:	ldr	w21, [x0]
  406600:	ldr	w0, [x19, #40]
  406604:	bl	4018e0 <close@plt>
  406608:	cbz	w21, 406678 <__fxstatat@plt+0x4b78>
  40660c:	b	406684 <__fxstatat@plt+0x4b84>
  406610:	mov	x0, x20
  406614:	bl	4019b0 <free@plt>
  406618:	mov	x20, x21
  40661c:	cbz	x21, 4065d0 <__fxstatat@plt+0x4ad0>
  406620:	ldp	x21, x0, [x20, #16]
  406624:	cbz	x0, 406610 <__fxstatat@plt+0x4b10>
  406628:	bl	4018d0 <closedir@plt>
  40662c:	b	406610 <__fxstatat@plt+0x4b10>
  406630:	bl	4019b0 <free@plt>
  406634:	ldr	x8, [x20, #88]
  406638:	mov	x0, x20
  40663c:	tbnz	x8, #63, 4065c0 <__fxstatat@plt+0x4ac0>
  406640:	ldr	x20, [x0, #16]
  406644:	cbnz	x20, 406630 <__fxstatat@plt+0x4b30>
  406648:	ldr	x20, [x0, #8]
  40664c:	b	406630 <__fxstatat@plt+0x4b30>
  406650:	ldr	w0, [x19, #44]
  406654:	tbnz	w0, #31, 406660 <__fxstatat@plt+0x4b60>
  406658:	bl	4018e0 <close@plt>
  40665c:	cbnz	w0, 40667c <__fxstatat@plt+0x4b7c>
  406660:	mov	w21, wzr
  406664:	b	406684 <__fxstatat@plt+0x4b84>
  406668:	mov	w21, wzr
  40666c:	ldr	w0, [x19, #40]
  406670:	bl	4018e0 <close@plt>
  406674:	cbnz	w21, 406684 <__fxstatat@plt+0x4b84>
  406678:	cbz	w0, 406684 <__fxstatat@plt+0x4b84>
  40667c:	bl	401ab0 <__errno_location@plt>
  406680:	ldr	w21, [x0]
  406684:	add	x20, x19, #0x60
  406688:	mov	x0, x20
  40668c:	bl	409430 <__fxstatat@plt+0x7930>
  406690:	tbnz	w0, #0, 4066a8 <__fxstatat@plt+0x4ba8>
  406694:	mov	x0, x20
  406698:	bl	409480 <__fxstatat@plt+0x7980>
  40669c:	tbnz	w0, #31, 406688 <__fxstatat@plt+0x4b88>
  4066a0:	bl	4018e0 <close@plt>
  4066a4:	b	406688 <__fxstatat@plt+0x4b88>
  4066a8:	ldr	x0, [x19, #80]
  4066ac:	cbz	x0, 4066b4 <__fxstatat@plt+0x4bb4>
  4066b0:	bl	4089b0 <__fxstatat@plt+0x6eb0>
  4066b4:	ldrh	w8, [x19, #72]
  4066b8:	mov	w9, #0x102                 	// #258
  4066bc:	tst	w8, w9
  4066c0:	b.eq	4066f8 <__fxstatat@plt+0x4bf8>  // b.none
  4066c4:	ldr	x0, [x19, #88]
  4066c8:	cbz	x0, 4066d0 <__fxstatat@plt+0x4bd0>
  4066cc:	bl	4089b0 <__fxstatat@plt+0x6eb0>
  4066d0:	mov	x0, x19
  4066d4:	bl	4019b0 <free@plt>
  4066d8:	cbz	w21, 40670c <__fxstatat@plt+0x4c0c>
  4066dc:	bl	401ab0 <__errno_location@plt>
  4066e0:	str	w21, [x0]
  4066e4:	mov	w0, #0xffffffff            	// #-1
  4066e8:	ldp	x20, x19, [sp, #32]
  4066ec:	ldr	x21, [sp, #16]
  4066f0:	ldp	x29, x30, [sp], #48
  4066f4:	ret
  4066f8:	ldr	x0, [x19, #88]
  4066fc:	bl	4019b0 <free@plt>
  406700:	mov	x0, x19
  406704:	bl	4019b0 <free@plt>
  406708:	cbnz	w21, 4066dc <__fxstatat@plt+0x4bdc>
  40670c:	mov	w0, wzr
  406710:	ldp	x20, x19, [sp, #32]
  406714:	ldr	x21, [sp, #16]
  406718:	ldp	x29, x30, [sp], #48
  40671c:	ret
  406720:	stp	x29, x30, [sp, #-64]!
  406724:	stp	x22, x21, [sp, #32]
  406728:	stp	x20, x19, [sp, #48]
  40672c:	ldr	x20, [x0]
  406730:	str	x23, [sp, #16]
  406734:	mov	x29, sp
  406738:	cbz	x20, 406ac4 <__fxstatat@plt+0x4fc4>
  40673c:	ldr	w8, [x0, #72]
  406740:	mov	x19, x0
  406744:	tbnz	w8, #13, 406ac0 <__fxstatat@plt+0x4fc0>
  406748:	ldrh	w9, [x20, #112]
  40674c:	mov	w10, #0x3                   	// #3
  406750:	strh	w10, [x20, #112]
  406754:	cmp	w9, #0x1
  406758:	b.eq	4067c4 <__fxstatat@plt+0x4cc4>  // b.none
  40675c:	cmp	w9, #0x2
  406760:	b.ne	4067dc <__fxstatat@plt+0x4cdc>  // b.any
  406764:	ldrh	w10, [x20, #108]
  406768:	and	w11, w10, #0xfffe
  40676c:	cmp	w11, #0xc
  406770:	b.ne	4067e0 <__fxstatat@plt+0x4ce0>  // b.any
  406774:	mov	w2, #0x1                   	// #1
  406778:	mov	x0, x19
  40677c:	mov	x1, x20
  406780:	bl	4062cc <__fxstatat@plt+0x47cc>
  406784:	and	w8, w0, #0xffff
  406788:	cmp	w8, #0x1
  40678c:	strh	w0, [x20, #108]
  406790:	b.ne	406cb8 <__fxstatat@plt+0x51b8>  // b.any
  406794:	ldr	w8, [x19, #72]
  406798:	tbnz	w8, #2, 406cb8 <__fxstatat@plt+0x51b8>
  40679c:	mov	w2, #0x4900                	// #18688
  4067a0:	lsr	w9, w8, #4
  4067a4:	movk	w2, #0x8, lsl #16
  4067a8:	bfi	w2, w9, #15, #1
  4067ac:	tbnz	w8, #9, 406a28 <__fxstatat@plt+0x4f28>
  4067b0:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  4067b4:	add	x0, x0, #0x108
  4067b8:	mov	w1, w2
  4067bc:	bl	40813c <__fxstatat@plt+0x663c>
  4067c0:	b	406a38 <__fxstatat@plt+0x4f38>
  4067c4:	mov	x0, x19
  4067c8:	mov	x1, x20
  4067cc:	mov	w2, wzr
  4067d0:	bl	4062cc <__fxstatat@plt+0x47cc>
  4067d4:	strh	w0, [x20, #108]
  4067d8:	b	406ac4 <__fxstatat@plt+0x4fc4>
  4067dc:	ldrh	w10, [x20, #108]
  4067e0:	cmp	w10, #0x1
  4067e4:	b.ne	40682c <__fxstatat@plt+0x4d2c>  // b.any
  4067e8:	cmp	w9, #0x4
  4067ec:	b.ne	4068b0 <__fxstatat@plt+0x4db0>  // b.any
  4067f0:	ldrb	w8, [x20, #110]
  4067f4:	tbz	w8, #1, 406800 <__fxstatat@plt+0x4d00>
  4067f8:	ldr	w0, [x20, #68]
  4067fc:	bl	4018e0 <close@plt>
  406800:	ldr	x21, [x19, #8]
  406804:	cbnz	x21, 40681c <__fxstatat@plt+0x4d1c>
  406808:	b	406924 <__fxstatat@plt+0x4e24>
  40680c:	mov	x0, x21
  406810:	bl	4019b0 <free@plt>
  406814:	mov	x21, x22
  406818:	cbz	x22, 406920 <__fxstatat@plt+0x4e20>
  40681c:	ldp	x22, x0, [x21, #16]
  406820:	cbz	x0, 40680c <__fxstatat@plt+0x4d0c>
  406824:	bl	4018d0 <closedir@plt>
  406828:	b	40680c <__fxstatat@plt+0x4d0c>
  40682c:	ldr	x21, [x20, #16]
  406830:	cbz	x21, 40693c <__fxstatat@plt+0x4e3c>
  406834:	mov	x0, x20
  406838:	str	x21, [x19]
  40683c:	bl	4019b0 <free@plt>
  406840:	ldr	x8, [x21, #88]
  406844:	cbz	x8, 406978 <__fxstatat@plt+0x4e78>
  406848:	ldrh	w8, [x21, #112]
  40684c:	mov	x20, x21
  406850:	cmp	w8, #0x4
  406854:	b.eq	40682c <__fxstatat@plt+0x4d2c>  // b.none
  406858:	cmp	w8, #0x2
  40685c:	b.ne	406c78 <__fxstatat@plt+0x5178>  // b.any
  406860:	mov	w2, #0x1                   	// #1
  406864:	mov	x0, x19
  406868:	mov	x1, x21
  40686c:	bl	4062cc <__fxstatat@plt+0x47cc>
  406870:	and	w8, w0, #0xffff
  406874:	cmp	w8, #0x1
  406878:	strh	w0, [x21, #108]
  40687c:	b.ne	406c70 <__fxstatat@plt+0x5170>  // b.any
  406880:	ldr	w8, [x19, #72]
  406884:	tbnz	w8, #2, 406c70 <__fxstatat@plt+0x5170>
  406888:	mov	w2, #0x4900                	// #18688
  40688c:	lsr	w9, w8, #4
  406890:	movk	w2, #0x8, lsl #16
  406894:	bfi	w2, w9, #15, #1
  406898:	tbnz	w8, #9, 406c34 <__fxstatat@plt+0x5134>
  40689c:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  4068a0:	add	x0, x0, #0x108
  4068a4:	mov	w1, w2
  4068a8:	bl	40813c <__fxstatat@plt+0x663c>
  4068ac:	b	406c44 <__fxstatat@plt+0x5144>
  4068b0:	tbz	w8, #6, 4068c4 <__fxstatat@plt+0x4dc4>
  4068b4:	ldr	x9, [x20, #120]
  4068b8:	ldr	x10, [x19, #24]
  4068bc:	cmp	x9, x10
  4068c0:	b.ne	4067f0 <__fxstatat@plt+0x4cf0>  // b.any
  4068c4:	ldr	x21, [x19, #8]
  4068c8:	cbz	x21, 4069e4 <__fxstatat@plt+0x4ee4>
  4068cc:	tbnz	w8, #12, 4069b4 <__fxstatat@plt+0x4eb4>
  4068d0:	ldr	x3, [x20, #48]
  4068d4:	mov	w2, #0xffffffff            	// #-1
  4068d8:	mov	x0, x19
  4068dc:	mov	x1, x20
  4068e0:	bl	406f38 <__fxstatat@plt+0x5438>
  4068e4:	cbz	w0, 4069f8 <__fxstatat@plt+0x4ef8>
  4068e8:	bl	401ab0 <__errno_location@plt>
  4068ec:	ldr	w8, [x0]
  4068f0:	ldrh	w9, [x20, #110]
  4068f4:	str	w8, [x20, #64]
  4068f8:	orr	w8, w9, #0x1
  4068fc:	strh	w8, [x20, #110]
  406900:	ldr	x8, [x19, #8]
  406904:	cbz	x8, 4069f8 <__fxstatat@plt+0x4ef8>
  406908:	ldr	x9, [x8, #8]
  40690c:	ldr	x9, [x9, #48]
  406910:	str	x9, [x8, #48]
  406914:	ldr	x8, [x8, #16]
  406918:	cbnz	x8, 406908 <__fxstatat@plt+0x4e08>
  40691c:	b	4069f8 <__fxstatat@plt+0x4ef8>
  406920:	str	xzr, [x19, #8]
  406924:	mov	w8, #0x6                   	// #6
  406928:	strh	w8, [x20, #108]
  40692c:	mov	x0, x19
  406930:	mov	x1, x20
  406934:	bl	406e94 <__fxstatat@plt+0x5394>
  406938:	b	406ac4 <__fxstatat@plt+0x4fc4>
  40693c:	ldr	x21, [x20, #8]
  406940:	ldr	x8, [x21, #24]
  406944:	cbz	x8, 406a5c <__fxstatat@plt+0x4f5c>
  406948:	str	x21, [x19]
  40694c:	ldr	x8, [x19, #32]
  406950:	ldr	x9, [x21, #72]
  406954:	mov	w1, #0x3                   	// #3
  406958:	mov	x0, x19
  40695c:	strb	wzr, [x8, x9]
  406960:	bl	40716c <__fxstatat@plt+0x566c>
  406964:	cbz	x0, 406a50 <__fxstatat@plt+0x4f50>
  406968:	mov	x21, x0
  40696c:	mov	x0, x20
  406970:	bl	4019b0 <free@plt>
  406974:	b	406c78 <__fxstatat@plt+0x5178>
  406978:	mov	x0, x19
  40697c:	bl	407b60 <__fxstatat@plt+0x6060>
  406980:	ldr	w8, [x19, #72]
  406984:	cbz	w0, 406998 <__fxstatat@plt+0x4e98>
  406988:	orr	w8, w8, #0x2000
  40698c:	mov	x20, xzr
  406990:	str	w8, [x19, #72]
  406994:	b	406ac4 <__fxstatat@plt+0x4fc4>
  406998:	mov	w9, #0x102                 	// #258
  40699c:	tst	w8, w9
  4069a0:	b.eq	406b10 <__fxstatat@plt+0x5010>  // b.none
  4069a4:	ldr	x0, [x19, #88]
  4069a8:	cbz	x0, 406b18 <__fxstatat@plt+0x5018>
  4069ac:	bl	4089b0 <__fxstatat@plt+0x6eb0>
  4069b0:	b	406b18 <__fxstatat@plt+0x5018>
  4069b4:	and	w8, w8, #0xffffefff
  4069b8:	str	w8, [x19, #72]
  4069bc:	b	4069d0 <__fxstatat@plt+0x4ed0>
  4069c0:	mov	x0, x21
  4069c4:	bl	4019b0 <free@plt>
  4069c8:	mov	x21, x22
  4069cc:	cbz	x22, 4069e0 <__fxstatat@plt+0x4ee0>
  4069d0:	ldp	x22, x0, [x21, #16]
  4069d4:	cbz	x0, 4069c0 <__fxstatat@plt+0x4ec0>
  4069d8:	bl	4018d0 <closedir@plt>
  4069dc:	b	4069c0 <__fxstatat@plt+0x4ec0>
  4069e0:	str	xzr, [x19, #8]
  4069e4:	mov	w1, #0x3                   	// #3
  4069e8:	mov	x0, x19
  4069ec:	bl	40716c <__fxstatat@plt+0x566c>
  4069f0:	str	x0, [x19, #8]
  4069f4:	cbz	x0, 406a04 <__fxstatat@plt+0x4f04>
  4069f8:	ldr	x21, [x19, #8]
  4069fc:	str	xzr, [x19, #8]
  406a00:	b	406c78 <__fxstatat@plt+0x5178>
  406a04:	ldrb	w8, [x19, #73]
  406a08:	tbnz	w8, #5, 406ac0 <__fxstatat@plt+0x4fc0>
  406a0c:	ldr	w8, [x20, #64]
  406a10:	cbz	w8, 40692c <__fxstatat@plt+0x4e2c>
  406a14:	ldrh	w8, [x20, #108]
  406a18:	cmp	w8, #0x4
  406a1c:	b.eq	40692c <__fxstatat@plt+0x4e2c>  // b.none
  406a20:	mov	w8, #0x7                   	// #7
  406a24:	b	406928 <__fxstatat@plt+0x4e28>
  406a28:	ldr	w0, [x19, #44]
  406a2c:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  406a30:	add	x1, x1, #0x108
  406a34:	bl	409518 <__fxstatat@plt+0x7a18>
  406a38:	str	w0, [x20, #68]
  406a3c:	tbnz	w0, #31, 406af8 <__fxstatat@plt+0x4ff8>
  406a40:	ldrh	w8, [x20, #110]
  406a44:	orr	w8, w8, #0x2
  406a48:	strh	w8, [x20, #110]
  406a4c:	b	406cb8 <__fxstatat@plt+0x51b8>
  406a50:	ldrb	w8, [x19, #73]
  406a54:	tbnz	w8, #5, 406ac0 <__fxstatat@plt+0x4fc0>
  406a58:	ldr	x21, [x20, #8]
  406a5c:	mov	x0, x20
  406a60:	str	x21, [x19]
  406a64:	bl	4019b0 <free@plt>
  406a68:	ldr	x8, [x21, #88]
  406a6c:	cmn	x8, #0x1
  406a70:	b.eq	406adc <__fxstatat@plt+0x4fdc>  // b.none
  406a74:	ldrh	w8, [x21, #108]
  406a78:	cmp	w8, #0xb
  406a7c:	b.eq	406e90 <__fxstatat@plt+0x5390>  // b.none
  406a80:	ldr	x8, [x19, #32]
  406a84:	ldr	x9, [x21, #72]
  406a88:	strb	wzr, [x8, x9]
  406a8c:	ldr	x8, [x21, #88]
  406a90:	cbz	x8, 406bd4 <__fxstatat@plt+0x50d4>
  406a94:	ldrh	w8, [x21, #110]
  406a98:	tbnz	w8, #1, 406bfc <__fxstatat@plt+0x50fc>
  406a9c:	tbnz	w8, #0, 406e50 <__fxstatat@plt+0x5350>
  406aa0:	ldr	x1, [x21, #8]
  406aa4:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  406aa8:	add	x3, x3, #0x107
  406aac:	mov	w2, #0xffffffff            	// #-1
  406ab0:	mov	x0, x19
  406ab4:	bl	406f38 <__fxstatat@plt+0x5438>
  406ab8:	cbnz	w0, 406be0 <__fxstatat@plt+0x50e0>
  406abc:	b	406e50 <__fxstatat@plt+0x5350>
  406ac0:	mov	x20, xzr
  406ac4:	mov	x0, x20
  406ac8:	ldp	x20, x19, [sp, #48]
  406acc:	ldp	x22, x21, [sp, #32]
  406ad0:	ldr	x23, [sp, #16]
  406ad4:	ldp	x29, x30, [sp], #64
  406ad8:	ret
  406adc:	mov	x0, x21
  406ae0:	bl	4019b0 <free@plt>
  406ae4:	bl	401ab0 <__errno_location@plt>
  406ae8:	mov	x20, xzr
  406aec:	str	wzr, [x0]
  406af0:	str	xzr, [x19]
  406af4:	b	406ac4 <__fxstatat@plt+0x4fc4>
  406af8:	bl	401ab0 <__errno_location@plt>
  406afc:	ldr	w8, [x0]
  406b00:	mov	w9, #0x7                   	// #7
  406b04:	strh	w9, [x20, #108]
  406b08:	str	w8, [x20, #64]
  406b0c:	b	406cb8 <__fxstatat@plt+0x51b8>
  406b10:	ldr	x0, [x19, #88]
  406b14:	bl	4019b0 <free@plt>
  406b18:	ldr	x8, [x21, #96]
  406b1c:	add	x20, x21, #0xf8
  406b20:	mov	x1, x20
  406b24:	str	x8, [x21, #72]
  406b28:	ldr	x0, [x19, #32]
  406b2c:	add	x2, x8, #0x1
  406b30:	bl	401700 <memmove@plt>
  406b34:	mov	w1, #0x2f                  	// #47
  406b38:	mov	x0, x20
  406b3c:	bl	4018f0 <strrchr@plt>
  406b40:	cbz	x0, 406b78 <__fxstatat@plt+0x5078>
  406b44:	cmp	x0, x20
  406b48:	b.ne	406b54 <__fxstatat@plt+0x5054>  // b.any
  406b4c:	ldrb	w8, [x21, #249]
  406b50:	cbz	w8, 406b78 <__fxstatat@plt+0x5078>
  406b54:	add	x22, x0, #0x1
  406b58:	mov	x0, x22
  406b5c:	bl	401730 <strlen@plt>
  406b60:	mov	x23, x0
  406b64:	add	x2, x0, #0x1
  406b68:	mov	x0, x20
  406b6c:	mov	x1, x22
  406b70:	bl	401700 <memmove@plt>
  406b74:	str	x23, [x21, #96]
  406b78:	ldr	x8, [x19, #32]
  406b7c:	mov	w9, #0x102                 	// #258
  406b80:	stp	x8, x8, [x21, #48]
  406b84:	ldrh	w8, [x19, #72]
  406b88:	tst	w8, w9
  406b8c:	b.eq	406bbc <__fxstatat@plt+0x50bc>  // b.none
  406b90:	adrp	x2, 407000 <__fxstatat@plt+0x5500>
  406b94:	adrp	x3, 407000 <__fxstatat@plt+0x5500>
  406b98:	adrp	x4, 401000 <mbrtowc@plt-0x6e0>
  406b9c:	add	x2, x2, #0xdf8
  406ba0:	add	x3, x3, #0xe08
  406ba4:	add	x4, x4, #0x9b0
  406ba8:	mov	w0, #0x1f                  	// #31
  406bac:	mov	x1, xzr
  406bb0:	bl	408704 <__fxstatat@plt+0x6c04>
  406bb4:	str	x0, [x19, #88]
  406bb8:	b	406cb4 <__fxstatat@plt+0x51b4>
  406bbc:	mov	w0, #0x20                  	// #32
  406bc0:	bl	401810 <malloc@plt>
  406bc4:	str	x0, [x19, #88]
  406bc8:	cbz	x0, 406cb4 <__fxstatat@plt+0x51b4>
  406bcc:	bl	408074 <__fxstatat@plt+0x6574>
  406bd0:	b	406cb4 <__fxstatat@plt+0x51b4>
  406bd4:	mov	x0, x19
  406bd8:	bl	407b60 <__fxstatat@plt+0x6060>
  406bdc:	cbz	w0, 406e50 <__fxstatat@plt+0x5350>
  406be0:	bl	401ab0 <__errno_location@plt>
  406be4:	ldr	w8, [x0]
  406be8:	str	w8, [x21, #64]
  406bec:	ldr	w8, [x19, #72]
  406bf0:	orr	w8, w8, #0x2000
  406bf4:	str	w8, [x19, #72]
  406bf8:	b	406e50 <__fxstatat@plt+0x5350>
  406bfc:	ldr	w8, [x19, #72]
  406c00:	tbnz	w8, #2, 406e48 <__fxstatat@plt+0x5348>
  406c04:	ldr	w20, [x21, #68]
  406c08:	tbnz	w8, #9, 406e20 <__fxstatat@plt+0x5320>
  406c0c:	mov	w0, w20
  406c10:	bl	401760 <fchdir@plt>
  406c14:	cbz	w0, 406e48 <__fxstatat@plt+0x5348>
  406c18:	bl	401ab0 <__errno_location@plt>
  406c1c:	ldr	w8, [x0]
  406c20:	str	w8, [x21, #64]
  406c24:	ldr	w8, [x19, #72]
  406c28:	orr	w8, w8, #0x2000
  406c2c:	str	w8, [x19, #72]
  406c30:	b	406e48 <__fxstatat@plt+0x5348>
  406c34:	ldr	w0, [x19, #44]
  406c38:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  406c3c:	add	x1, x1, #0x108
  406c40:	bl	409518 <__fxstatat@plt+0x7a18>
  406c44:	str	w0, [x21, #68]
  406c48:	tbnz	w0, #31, 406c5c <__fxstatat@plt+0x515c>
  406c4c:	ldrh	w8, [x21, #110]
  406c50:	orr	w8, w8, #0x2
  406c54:	strh	w8, [x21, #110]
  406c58:	b	406c70 <__fxstatat@plt+0x5170>
  406c5c:	bl	401ab0 <__errno_location@plt>
  406c60:	ldr	w8, [x0]
  406c64:	mov	w9, #0x7                   	// #7
  406c68:	strh	w9, [x21, #108]
  406c6c:	str	w8, [x21, #64]
  406c70:	mov	w8, #0x3                   	// #3
  406c74:	strh	w8, [x21, #112]
  406c78:	ldr	x8, [x21, #8]
  406c7c:	ldr	x11, [x19, #32]
  406c80:	add	x1, x21, #0xf8
  406c84:	ldr	x9, [x8, #72]
  406c88:	ldr	x8, [x8, #56]
  406c8c:	sub	x10, x9, #0x1
  406c90:	ldrb	w8, [x8, x10]
  406c94:	cmp	w8, #0x2f
  406c98:	csel	x8, x10, x9, eq  // eq = none
  406c9c:	add	x0, x11, x8
  406ca0:	mov	w8, #0x2f                  	// #47
  406ca4:	strb	w8, [x0], #1
  406ca8:	ldr	x8, [x21, #96]
  406cac:	add	x2, x8, #0x1
  406cb0:	bl	401700 <memmove@plt>
  406cb4:	mov	x20, x21
  406cb8:	str	x20, [x19]
  406cbc:	ldrh	w0, [x20, #108]
  406cc0:	cmp	w0, #0xb
  406cc4:	b.ne	406d6c <__fxstatat@plt+0x526c>  // b.any
  406cc8:	ldr	x8, [x20, #168]
  406ccc:	cmp	x8, #0x1
  406cd0:	b.eq	406ac4 <__fxstatat@plt+0x4fc4>  // b.none
  406cd4:	cmp	x8, #0x2
  406cd8:	b.ne	406e90 <__fxstatat@plt+0x5390>  // b.any
  406cdc:	ldr	x21, [x20, #8]
  406ce0:	ldr	w8, [x21, #104]
  406ce4:	cbnz	w8, 406d24 <__fxstatat@plt+0x5224>
  406ce8:	ldr	w8, [x19, #72]
  406cec:	mvn	w8, w8
  406cf0:	tst	w8, #0x18
  406cf4:	b.ne	406d24 <__fxstatat@plt+0x5224>  // b.any
  406cf8:	ldr	w1, [x19, #44]
  406cfc:	mov	x0, x21
  406d00:	bl	407e34 <__fxstatat@plt+0x6334>
  406d04:	mov	w8, #0x4973                	// #18803
  406d08:	movk	w8, #0x5265, lsl #16
  406d0c:	cmp	x0, x8
  406d10:	b.eq	406d68 <__fxstatat@plt+0x5268>  // b.none
  406d14:	mov	w8, #0x5342                	// #21314
  406d18:	movk	w8, #0x5846, lsl #16
  406d1c:	cmp	x0, x8
  406d20:	b.eq	406d68 <__fxstatat@plt+0x5268>  // b.none
  406d24:	mov	x0, x19
  406d28:	mov	x1, x20
  406d2c:	mov	w2, wzr
  406d30:	bl	4062cc <__fxstatat@plt+0x47cc>
  406d34:	ldr	w8, [x20, #136]
  406d38:	strh	w0, [x20, #108]
  406d3c:	and	w8, w8, #0xf000
  406d40:	cmp	w8, #0x4, lsl #12
  406d44:	b.ne	406d6c <__fxstatat@plt+0x526c>  // b.any
  406d48:	ldr	x8, [x20, #88]
  406d4c:	cbz	x8, 406d68 <__fxstatat@plt+0x5268>
  406d50:	ldr	w8, [x21, #104]
  406d54:	add	w9, w8, #0x1
  406d58:	cmp	w9, #0x2
  406d5c:	b.cc	406d68 <__fxstatat@plt+0x5268>  // b.lo, b.ul, b.last
  406d60:	sub	w8, w8, #0x1
  406d64:	str	w8, [x21, #104]
  406d68:	ldrh	w0, [x20, #108]
  406d6c:	and	w8, w0, #0xffff
  406d70:	cmp	w8, #0x1
  406d74:	b.ne	406ac4 <__fxstatat@plt+0x4fc4>  // b.any
  406d78:	ldr	x8, [x20, #88]
  406d7c:	cbnz	x8, 406d88 <__fxstatat@plt+0x5288>
  406d80:	ldr	x8, [x20, #120]
  406d84:	str	x8, [x19, #24]
  406d88:	ldrh	w8, [x19, #72]
  406d8c:	mov	w9, #0x102                 	// #258
  406d90:	tst	w8, w9
  406d94:	b.eq	406dec <__fxstatat@plt+0x52ec>  // b.none
  406d98:	mov	w0, #0x18                  	// #24
  406d9c:	bl	401810 <malloc@plt>
  406da0:	cbz	x0, 406e0c <__fxstatat@plt+0x530c>
  406da4:	ldur	q0, [x20, #120]
  406da8:	str	x20, [x0, #16]
  406dac:	mov	x21, x0
  406db0:	mov	x1, x21
  406db4:	str	q0, [x0]
  406db8:	ldr	x0, [x19, #88]
  406dbc:	bl	4091a4 <__fxstatat@plt+0x76a4>
  406dc0:	cmp	x0, x21
  406dc4:	b.eq	406ac4 <__fxstatat@plt+0x4fc4>  // b.none
  406dc8:	mov	x19, x0
  406dcc:	mov	x0, x21
  406dd0:	bl	4019b0 <free@plt>
  406dd4:	cbz	x19, 406e0c <__fxstatat@plt+0x530c>
  406dd8:	ldr	x8, [x19, #16]
  406ddc:	mov	w9, #0x2                   	// #2
  406de0:	strh	w9, [x20, #108]
  406de4:	str	x8, [x20]
  406de8:	b	406ac4 <__fxstatat@plt+0x4fc4>
  406dec:	ldr	x0, [x19, #88]
  406df0:	add	x1, x20, #0x78
  406df4:	bl	408088 <__fxstatat@plt+0x6588>
  406df8:	tbz	w0, #0, 406ac4 <__fxstatat@plt+0x4fc4>
  406dfc:	mov	w8, #0x2                   	// #2
  406e00:	str	x20, [x20]
  406e04:	strh	w8, [x20, #108]
  406e08:	b	406ac4 <__fxstatat@plt+0x4fc4>
  406e0c:	bl	401ab0 <__errno_location@plt>
  406e10:	mov	w8, #0xc                   	// #12
  406e14:	mov	x20, xzr
  406e18:	str	w8, [x0]
  406e1c:	b	406ac4 <__fxstatat@plt+0x4fc4>
  406e20:	ldr	w1, [x19, #44]
  406e24:	cmp	w1, w20
  406e28:	b.ne	406e34 <__fxstatat@plt+0x5334>  // b.any
  406e2c:	cmn	w1, #0x64
  406e30:	b.ne	406e90 <__fxstatat@plt+0x5390>  // b.any
  406e34:	add	x0, x19, #0x60
  406e38:	bl	409438 <__fxstatat@plt+0x7938>
  406e3c:	tbnz	w0, #31, 406e44 <__fxstatat@plt+0x5344>
  406e40:	bl	4018e0 <close@plt>
  406e44:	str	w20, [x19, #44]
  406e48:	ldr	w0, [x21, #68]
  406e4c:	bl	4018e0 <close@plt>
  406e50:	ldrh	w8, [x21, #108]
  406e54:	cmp	w8, #0x2
  406e58:	b.eq	406e80 <__fxstatat@plt+0x5380>  // b.none
  406e5c:	ldr	w8, [x21, #64]
  406e60:	mov	w9, #0x6                   	// #6
  406e64:	cmp	w8, #0x0
  406e68:	cinc	w9, w9, ne  // ne = any
  406e6c:	strh	w9, [x21, #108]
  406e70:	cbnz	w8, 406e80 <__fxstatat@plt+0x5380>
  406e74:	mov	x0, x19
  406e78:	mov	x1, x21
  406e7c:	bl	406e94 <__fxstatat@plt+0x5394>
  406e80:	ldrb	w8, [x19, #73]
  406e84:	tst	w8, #0x20
  406e88:	csel	x20, x21, xzr, eq  // eq = none
  406e8c:	b	406ac4 <__fxstatat@plt+0x4fc4>
  406e90:	bl	401920 <abort@plt>
  406e94:	sub	sp, sp, #0x30
  406e98:	stp	x29, x30, [sp, #32]
  406e9c:	ldrh	w8, [x0, #72]
  406ea0:	mov	w9, #0x102                 	// #258
  406ea4:	add	x29, sp, #0x20
  406ea8:	tst	w8, w9
  406eac:	b.eq	406ed8 <__fxstatat@plt+0x53d8>  // b.none
  406eb0:	ldur	q0, [x1, #120]
  406eb4:	mov	x1, sp
  406eb8:	str	q0, [sp]
  406ebc:	ldr	x0, [x0, #88]
  406ec0:	bl	4091dc <__fxstatat@plt+0x76dc>
  406ec4:	cbz	x0, 406f34 <__fxstatat@plt+0x5434>
  406ec8:	bl	4019b0 <free@plt>
  406ecc:	ldp	x29, x30, [sp, #32]
  406ed0:	add	sp, sp, #0x30
  406ed4:	ret
  406ed8:	ldr	x8, [x1, #8]
  406edc:	cbz	x8, 406ecc <__fxstatat@plt+0x53cc>
  406ee0:	ldr	x9, [x8, #88]
  406ee4:	tbnz	x9, #63, 406ecc <__fxstatat@plt+0x53cc>
  406ee8:	ldr	x9, [x0, #88]
  406eec:	ldr	x10, [x9, #16]
  406ef0:	cbz	x10, 406f34 <__fxstatat@plt+0x5434>
  406ef4:	ldr	x10, [x9]
  406ef8:	ldr	x11, [x1, #128]
  406efc:	cmp	x10, x11
  406f00:	b.ne	406ecc <__fxstatat@plt+0x53cc>  // b.any
  406f04:	ldr	x10, [x9, #8]
  406f08:	ldr	x11, [x1, #120]
  406f0c:	cmp	x10, x11
  406f10:	b.ne	406ecc <__fxstatat@plt+0x53cc>  // b.any
  406f14:	ldr	x10, [x8, #120]
  406f18:	str	x10, [x9, #8]
  406f1c:	ldr	x8, [x8, #128]
  406f20:	ldr	x9, [x0, #88]
  406f24:	str	x8, [x9]
  406f28:	ldp	x29, x30, [sp, #32]
  406f2c:	add	sp, sp, #0x30
  406f30:	ret
  406f34:	bl	401920 <abort@plt>
  406f38:	sub	sp, sp, #0xd0
  406f3c:	stp	x22, x21, [sp, #176]
  406f40:	stp	x20, x19, [sp, #192]
  406f44:	mov	x22, x3
  406f48:	mov	w20, w2
  406f4c:	mov	x21, x1
  406f50:	mov	x19, x0
  406f54:	stp	x29, x30, [sp, #128]
  406f58:	str	x25, [sp, #144]
  406f5c:	stp	x24, x23, [sp, #160]
  406f60:	add	x29, sp, #0x80
  406f64:	cbz	x3, 406fd0 <__fxstatat@plt+0x54d0>
  406f68:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  406f6c:	add	x1, x1, #0x107
  406f70:	mov	x0, x22
  406f74:	bl	401970 <strcmp@plt>
  406f78:	cmp	w0, #0x0
  406f7c:	cset	w23, eq  // eq = none
  406f80:	ldr	w8, [x19, #72]
  406f84:	tbnz	w8, #2, 406fdc <__fxstatat@plt+0x54dc>
  406f88:	tbz	w20, #31, 406ff8 <__fxstatat@plt+0x54f8>
  406f8c:	eor	w9, w23, #0x1
  406f90:	tbnz	w9, #0, 406ff8 <__fxstatat@plt+0x54f8>
  406f94:	tbz	w8, #9, 406ff8 <__fxstatat@plt+0x54f8>
  406f98:	add	x20, x19, #0x60
  406f9c:	mov	x0, x20
  406fa0:	bl	409430 <__fxstatat@plt+0x7930>
  406fa4:	tbnz	w0, #0, 40700c <__fxstatat@plt+0x550c>
  406fa8:	mov	x0, x20
  406fac:	bl	409480 <__fxstatat@plt+0x7980>
  406fb0:	mov	w23, #0x1                   	// #1
  406fb4:	tbnz	w0, #31, 40700c <__fxstatat@plt+0x550c>
  406fb8:	mov	w20, w0
  406fbc:	mov	w24, wzr
  406fc0:	mov	x22, xzr
  406fc4:	ldr	w25, [x19, #72]
  406fc8:	tbz	w25, #1, 407044 <__fxstatat@plt+0x5544>
  406fcc:	b	407074 <__fxstatat@plt+0x5574>
  406fd0:	mov	w23, wzr
  406fd4:	ldr	w8, [x19, #72]
  406fd8:	tbz	w8, #2, 406f88 <__fxstatat@plt+0x5488>
  406fdc:	mov	w21, wzr
  406fe0:	tbnz	w20, #31, 407148 <__fxstatat@plt+0x5648>
  406fe4:	tbz	w8, #9, 407148 <__fxstatat@plt+0x5648>
  406fe8:	mov	w0, w20
  406fec:	bl	4018e0 <close@plt>
  406ff0:	mov	w21, wzr
  406ff4:	b	407148 <__fxstatat@plt+0x5648>
  406ff8:	tbnz	w20, #31, 40700c <__fxstatat@plt+0x550c>
  406ffc:	mov	w24, wzr
  407000:	ldr	w25, [x19, #72]
  407004:	tbz	w25, #1, 407044 <__fxstatat@plt+0x5544>
  407008:	b	407074 <__fxstatat@plt+0x5574>
  40700c:	ldr	w8, [x19, #72]
  407010:	mov	w2, #0x4900                	// #18688
  407014:	movk	w2, #0x8, lsl #16
  407018:	lsr	w9, w8, #4
  40701c:	bfi	w2, w9, #15, #1
  407020:	tbnz	w8, #9, 407094 <__fxstatat@plt+0x5594>
  407024:	mov	x0, x22
  407028:	mov	w1, w2
  40702c:	bl	40813c <__fxstatat@plt+0x663c>
  407030:	mov	w20, w0
  407034:	tbnz	w0, #31, 4070a8 <__fxstatat@plt+0x55a8>
  407038:	mov	w24, #0x1                   	// #1
  40703c:	ldr	w25, [x19, #72]
  407040:	tbnz	w25, #1, 407074 <__fxstatat@plt+0x5574>
  407044:	cbz	x22, 40705c <__fxstatat@plt+0x555c>
  407048:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  40704c:	add	x1, x1, #0x107
  407050:	mov	x0, x22
  407054:	bl	401970 <strcmp@plt>
  407058:	cbz	w0, 407074 <__fxstatat@plt+0x5574>
  40705c:	tbnz	w25, #9, 4070d8 <__fxstatat@plt+0x55d8>
  407060:	mov	w0, w20
  407064:	bl	401760 <fchdir@plt>
  407068:	mov	w21, w0
  40706c:	cbnz	w24, 407114 <__fxstatat@plt+0x5614>
  407070:	b	407148 <__fxstatat@plt+0x5648>
  407074:	mov	x2, sp
  407078:	mov	w0, wzr
  40707c:	mov	w1, w20
  407080:	bl	401a40 <__fxstat@plt>
  407084:	cbz	w0, 4070b0 <__fxstatat@plt+0x55b0>
  407088:	mov	w21, #0xffffffff            	// #-1
  40708c:	cbnz	w24, 407114 <__fxstatat@plt+0x5614>
  407090:	b	407148 <__fxstatat@plt+0x5648>
  407094:	ldr	w0, [x19, #44]
  407098:	mov	x1, x22
  40709c:	bl	409518 <__fxstatat@plt+0x7a18>
  4070a0:	mov	w20, w0
  4070a4:	tbz	w0, #31, 407038 <__fxstatat@plt+0x5538>
  4070a8:	mov	w21, #0xffffffff            	// #-1
  4070ac:	b	407148 <__fxstatat@plt+0x5648>
  4070b0:	ldr	x8, [x21, #120]
  4070b4:	ldr	x9, [sp]
  4070b8:	cmp	x8, x9
  4070bc:	b.ne	407100 <__fxstatat@plt+0x5600>  // b.any
  4070c0:	ldr	x8, [x21, #128]
  4070c4:	ldr	x9, [sp, #8]
  4070c8:	cmp	x8, x9
  4070cc:	b.ne	407100 <__fxstatat@plt+0x5600>  // b.any
  4070d0:	ldr	w25, [x19, #72]
  4070d4:	tbz	w25, #9, 407060 <__fxstatat@plt+0x5560>
  4070d8:	ldr	w1, [x19, #44]
  4070dc:	cmp	w1, w20
  4070e0:	b.ne	4070ec <__fxstatat@plt+0x55ec>  // b.any
  4070e4:	cmn	w1, #0x64
  4070e8:	b.ne	407168 <__fxstatat@plt+0x5668>  // b.any
  4070ec:	tbz	w23, #0, 407130 <__fxstatat@plt+0x5630>
  4070f0:	tbnz	w25, #2, 407140 <__fxstatat@plt+0x5640>
  4070f4:	tbnz	w1, #31, 407140 <__fxstatat@plt+0x5640>
  4070f8:	mov	w0, w1
  4070fc:	b	40713c <__fxstatat@plt+0x563c>
  407100:	bl	401ab0 <__errno_location@plt>
  407104:	mov	w8, #0x2                   	// #2
  407108:	str	w8, [x0]
  40710c:	mov	w21, #0xffffffff            	// #-1
  407110:	cbz	w24, 407148 <__fxstatat@plt+0x5648>
  407114:	bl	401ab0 <__errno_location@plt>
  407118:	ldr	w22, [x0]
  40711c:	mov	x19, x0
  407120:	mov	w0, w20
  407124:	bl	4018e0 <close@plt>
  407128:	str	w22, [x19]
  40712c:	b	407148 <__fxstatat@plt+0x5648>
  407130:	add	x0, x19, #0x60
  407134:	bl	409438 <__fxstatat@plt+0x7938>
  407138:	tbnz	w0, #31, 407140 <__fxstatat@plt+0x5640>
  40713c:	bl	4018e0 <close@plt>
  407140:	mov	w21, wzr
  407144:	str	w20, [x19, #44]
  407148:	mov	w0, w21
  40714c:	ldp	x20, x19, [sp, #192]
  407150:	ldp	x22, x21, [sp, #176]
  407154:	ldp	x24, x23, [sp, #160]
  407158:	ldr	x25, [sp, #144]
  40715c:	ldp	x29, x30, [sp, #128]
  407160:	add	sp, sp, #0xd0
  407164:	ret
  407168:	bl	401920 <abort@plt>
  40716c:	sub	sp, sp, #0xc0
  407170:	stp	x29, x30, [sp, #96]
  407174:	stp	x28, x27, [sp, #112]
  407178:	stp	x26, x25, [sp, #128]
  40717c:	stp	x24, x23, [sp, #144]
  407180:	stp	x22, x21, [sp, #160]
  407184:	stp	x20, x19, [sp, #176]
  407188:	ldr	x25, [x0]
  40718c:	mov	x20, x0
  407190:	mov	w24, w1
  407194:	add	x29, sp, #0x60
  407198:	ldr	x23, [x25, #24]
  40719c:	cbz	x23, 4071d8 <__fxstatat@plt+0x56d8>
  4071a0:	mov	x0, x23
  4071a4:	bl	401a20 <dirfd@plt>
  4071a8:	stur	w0, [x29, #-4]
  4071ac:	tbnz	w0, #31, 4071fc <__fxstatat@plt+0x56fc>
  4071b0:	str	wzr, [sp]
  4071b4:	mov	x9, x20
  4071b8:	ldr	x8, [x9, #64]!
  4071bc:	cmp	x8, #0x0
  4071c0:	mov	w8, #0x86a0                	// #34464
  4071c4:	movk	w8, #0x1, lsl #16
  4071c8:	csinv	x8, x8, xzr, eq  // eq = none
  4071cc:	str	x9, [sp, #24]
  4071d0:	str	x8, [sp, #40]
  4071d4:	b	4074b4 <__fxstatat@plt+0x59b4>
  4071d8:	ldr	w8, [x20, #72]
  4071dc:	mov	w9, #0x204                 	// #516
  4071e0:	and	w9, w8, w9
  4071e4:	cmp	w9, #0x200
  4071e8:	b.ne	407218 <__fxstatat@plt+0x5718>  // b.any
  4071ec:	ldr	w0, [x20, #44]
  4071f0:	ldr	x1, [x25, #48]
  4071f4:	tbz	w8, #4, 407268 <__fxstatat@plt+0x5768>
  4071f8:	b	407224 <__fxstatat@plt+0x5724>
  4071fc:	ldr	x0, [x25, #24]
  407200:	bl	4018d0 <closedir@plt>
  407204:	mov	x26, xzr
  407208:	cmp	w24, #0x3
  40720c:	str	xzr, [x25, #24]
  407210:	b.ne	407b1c <__fxstatat@plt+0x601c>  // b.any
  407214:	b	40724c <__fxstatat@plt+0x574c>
  407218:	mov	w0, #0xffffff9c            	// #-100
  40721c:	ldr	x1, [x25, #48]
  407220:	tbz	w8, #4, 407268 <__fxstatat@plt+0x5768>
  407224:	tbz	w8, #0, 407230 <__fxstatat@plt+0x5730>
  407228:	ldr	x8, [x25, #88]
  40722c:	cbz	x8, 407268 <__fxstatat@plt+0x5768>
  407230:	mov	w2, #0x8000                	// #32768
  407234:	sub	x3, x29, #0x4
  407238:	bl	4095bc <__fxstatat@plt+0x7abc>
  40723c:	str	x0, [x25, #24]
  407240:	cbnz	x0, 40727c <__fxstatat@plt+0x577c>
  407244:	cmp	w24, #0x3
  407248:	b.ne	40734c <__fxstatat@plt+0x584c>  // b.any
  40724c:	mov	w8, #0x4                   	// #4
  407250:	strh	w8, [x25, #108]
  407254:	bl	401ab0 <__errno_location@plt>
  407258:	ldr	w8, [x0]
  40725c:	mov	x26, xzr
  407260:	str	w8, [x25, #64]
  407264:	b	407b1c <__fxstatat@plt+0x601c>
  407268:	mov	w2, wzr
  40726c:	sub	x3, x29, #0x4
  407270:	bl	4095bc <__fxstatat@plt+0x7abc>
  407274:	str	x0, [x25, #24]
  407278:	cbz	x0, 407244 <__fxstatat@plt+0x5744>
  40727c:	ldrh	w8, [x25, #108]
  407280:	cmp	w8, #0xb
  407284:	b.ne	4072a0 <__fxstatat@plt+0x57a0>  // b.any
  407288:	mov	x0, x20
  40728c:	mov	x1, x25
  407290:	mov	w2, wzr
  407294:	bl	4062cc <__fxstatat@plt+0x47cc>
  407298:	strh	w0, [x25, #108]
  40729c:	b	4072a8 <__fxstatat@plt+0x57a8>
  4072a0:	ldrb	w8, [x20, #73]
  4072a4:	tbnz	w8, #0, 407354 <__fxstatat@plt+0x5854>
  4072a8:	mov	x9, x20
  4072ac:	ldr	x8, [x9, #64]!
  4072b0:	str	x9, [sp, #24]
  4072b4:	mov	w9, #0x86a0                	// #34464
  4072b8:	movk	w9, #0x1, lsl #16
  4072bc:	cmp	x8, #0x0
  4072c0:	csinv	x8, x9, xzr, eq  // eq = none
  4072c4:	cmp	w24, #0x2
  4072c8:	str	x8, [sp, #40]
  4072cc:	b.ne	4072f0 <__fxstatat@plt+0x57f0>  // b.any
  4072d0:	cmp	w24, #0x3
  4072d4:	cset	w19, eq  // eq = none
  4072d8:	b.ne	4074ac <__fxstatat@plt+0x59ac>  // b.any
  4072dc:	mov	w21, wzr
  4072e0:	ldrb	w9, [x20, #73]
  4072e4:	ldur	w8, [x29, #-4]
  4072e8:	tbnz	w9, #1, 407430 <__fxstatat@plt+0x5930>
  4072ec:	b	407448 <__fxstatat@plt+0x5948>
  4072f0:	ldr	w8, [x20, #72]
  4072f4:	and	w8, w8, #0x38
  4072f8:	cmp	w8, #0x18
  4072fc:	b.ne	407418 <__fxstatat@plt+0x5918>  // b.any
  407300:	ldr	w8, [x25, #140]
  407304:	cmp	w8, #0x2
  407308:	b.ne	407418 <__fxstatat@plt+0x5918>  // b.any
  40730c:	ldur	w1, [x29, #-4]
  407310:	mov	x0, x25
  407314:	bl	407e34 <__fxstatat@plt+0x6334>
  407318:	mov	w8, #0x9f9f                	// #40863
  40731c:	cmp	x0, x8
  407320:	b.le	407408 <__fxstatat@plt+0x5908>
  407324:	mov	w8, #0x9fa0                	// #40864
  407328:	cmp	x0, x8
  40732c:	b.eq	407418 <__fxstatat@plt+0x5918>  // b.none
  407330:	mov	w8, #0x4d42                	// #19778
  407334:	movk	w8, #0xff53, lsl #16
  407338:	cmp	x0, x8
  40733c:	b.eq	407418 <__fxstatat@plt+0x5918>  // b.none
  407340:	mov	w8, #0x414f                	// #16719
  407344:	movk	w8, #0x5346, lsl #16
  407348:	b	407410 <__fxstatat@plt+0x5910>
  40734c:	mov	x26, xzr
  407350:	b	407b1c <__fxstatat@plt+0x601c>
  407354:	mov	x0, x20
  407358:	mov	x1, x25
  40735c:	bl	406e94 <__fxstatat@plt+0x5394>
  407360:	mov	x0, x20
  407364:	mov	x1, x25
  407368:	mov	w2, wzr
  40736c:	bl	4062cc <__fxstatat@plt+0x47cc>
  407370:	ldrh	w8, [x20, #72]
  407374:	mov	w9, #0x102                 	// #258
  407378:	tst	w8, w9
  40737c:	b.eq	4073d4 <__fxstatat@plt+0x58d4>  // b.none
  407380:	mov	w0, #0x18                  	// #24
  407384:	bl	401810 <malloc@plt>
  407388:	cbz	x0, 4073f4 <__fxstatat@plt+0x58f4>
  40738c:	ldur	q0, [x25, #120]
  407390:	str	x25, [x0, #16]
  407394:	mov	x21, x0
  407398:	mov	x1, x21
  40739c:	str	q0, [x0]
  4073a0:	ldr	x0, [x20, #88]
  4073a4:	bl	4091a4 <__fxstatat@plt+0x76a4>
  4073a8:	cmp	x0, x21
  4073ac:	b.eq	4072a8 <__fxstatat@plt+0x57a8>  // b.none
  4073b0:	mov	x22, x0
  4073b4:	mov	x0, x21
  4073b8:	bl	4019b0 <free@plt>
  4073bc:	cbz	x22, 4073f4 <__fxstatat@plt+0x58f4>
  4073c0:	ldr	x8, [x22, #16]
  4073c4:	mov	w9, #0x2                   	// #2
  4073c8:	strh	w9, [x25, #108]
  4073cc:	str	x8, [x25]
  4073d0:	b	4072a8 <__fxstatat@plt+0x57a8>
  4073d4:	ldr	x0, [x20, #88]
  4073d8:	add	x1, x25, #0x78
  4073dc:	bl	408088 <__fxstatat@plt+0x6588>
  4073e0:	tbz	w0, #0, 4072a8 <__fxstatat@plt+0x57a8>
  4073e4:	mov	w8, #0x2                   	// #2
  4073e8:	str	x25, [x25]
  4073ec:	strh	w8, [x25, #108]
  4073f0:	b	4072a8 <__fxstatat@plt+0x57a8>
  4073f4:	bl	401ab0 <__errno_location@plt>
  4073f8:	mov	w8, #0xc                   	// #12
  4073fc:	mov	x26, xzr
  407400:	str	w8, [x0]
  407404:	b	407b1c <__fxstatat@plt+0x601c>
  407408:	cbz	x0, 407418 <__fxstatat@plt+0x5918>
  40740c:	mov	w8, #0x6969                	// #26985
  407410:	cmp	x0, x8
  407414:	b.ne	4072d0 <__fxstatat@plt+0x57d0>  // b.any
  407418:	cmp	w24, #0x3
  40741c:	cset	w19, eq  // eq = none
  407420:	mov	w21, #0x1                   	// #1
  407424:	ldrb	w9, [x20, #73]
  407428:	ldur	w8, [x29, #-4]
  40742c:	tbz	w9, #1, 407448 <__fxstatat@plt+0x5948>
  407430:	mov	w1, #0x406                 	// #1030
  407434:	mov	w2, #0x3                   	// #3
  407438:	mov	w0, w8
  40743c:	bl	409740 <__fxstatat@plt+0x7c40>
  407440:	mov	w8, w0
  407444:	stur	w0, [x29, #-4]
  407448:	tbnz	w8, #31, 407464 <__fxstatat@plt+0x5964>
  40744c:	mov	x0, x20
  407450:	mov	x1, x25
  407454:	mov	w2, w8
  407458:	mov	x3, xzr
  40745c:	bl	406f38 <__fxstatat@plt+0x5438>
  407460:	cbz	w0, 407aac <__fxstatat@plt+0x5fac>
  407464:	and	w8, w19, w21
  407468:	cmp	w8, #0x1
  40746c:	b.ne	40747c <__fxstatat@plt+0x597c>  // b.any
  407470:	bl	401ab0 <__errno_location@plt>
  407474:	ldr	w8, [x0]
  407478:	str	w8, [x25, #64]
  40747c:	ldrh	w8, [x25, #110]
  407480:	ldr	x0, [x25, #24]
  407484:	orr	w8, w8, #0x1
  407488:	strh	w8, [x25, #110]
  40748c:	bl	4018d0 <closedir@plt>
  407490:	str	xzr, [x25, #24]
  407494:	ldrb	w8, [x20, #73]
  407498:	tbz	w8, #1, 4074a8 <__fxstatat@plt+0x59a8>
  40749c:	ldur	w0, [x29, #-4]
  4074a0:	tbnz	w0, #31, 4074a8 <__fxstatat@plt+0x59a8>
  4074a4:	bl	4018e0 <close@plt>
  4074a8:	str	xzr, [x25, #24]
  4074ac:	mov	w8, #0x1                   	// #1
  4074b0:	str	w8, [sp]
  4074b4:	ldr	x8, [x25, #72]
  4074b8:	ldr	x9, [x25, #56]
  4074bc:	ldrb	w11, [x20, #72]
  4074c0:	str	w24, [sp, #4]
  4074c4:	sub	x10, x8, #0x1
  4074c8:	ldrb	w9, [x9, x10]
  4074cc:	cmp	w9, #0x2f
  4074d0:	csel	x8, x10, x8, eq  // eq = none
  4074d4:	tbnz	w11, #2, 4077e4 <__fxstatat@plt+0x5ce4>
  4074d8:	str	xzr, [sp, #48]
  4074dc:	ldr	x21, [x25, #24]
  4074e0:	add	x19, x8, #0x1
  4074e4:	str	x23, [sp, #8]
  4074e8:	cbz	x21, 407808 <__fxstatat@plt+0x5d08>
  4074ec:	ldr	x8, [x25, #88]
  4074f0:	ldr	x9, [x20, #48]
  4074f4:	add	x8, x8, #0x1
  4074f8:	str	x8, [sp, #32]
  4074fc:	sub	x8, x9, x19
  407500:	stur	x8, [x29, #-24]
  407504:	bl	401ab0 <__errno_location@plt>
  407508:	mov	x26, xzr
  40750c:	mov	x22, xzr
  407510:	mov	x27, xzr
  407514:	stur	x0, [x29, #-40]
  407518:	str	xzr, [sp, #16]
  40751c:	ldur	x8, [x29, #-40]
  407520:	mov	x0, x21
  407524:	str	wzr, [x8]
  407528:	bl	4018b0 <readdir@plt>
  40752c:	cbz	x0, 407818 <__fxstatat@plt+0x5d18>
  407530:	ldrb	w8, [x20, #72]
  407534:	mov	x28, x0
  407538:	tbnz	w8, #5, 407560 <__fxstatat@plt+0x5a60>
  40753c:	ldrb	w8, [x28, #19]
  407540:	cmp	w8, #0x2e
  407544:	b.ne	407560 <__fxstatat@plt+0x5a60>  // b.any
  407548:	ldrb	w8, [x28, #20]
  40754c:	cbz	w8, 40778c <__fxstatat@plt+0x5c8c>
  407550:	cmp	w8, #0x2e
  407554:	b.ne	407560 <__fxstatat@plt+0x5a60>  // b.any
  407558:	ldrb	w8, [x28, #21]
  40755c:	cbz	w8, 40778c <__fxstatat@plt+0x5c8c>
  407560:	mov	x24, x25
  407564:	add	x25, x28, #0x13
  407568:	mov	x0, x25
  40756c:	stur	x22, [x29, #-16]
  407570:	mov	x23, x20
  407574:	stur	x27, [x29, #-32]
  407578:	bl	401730 <strlen@plt>
  40757c:	add	x8, x0, #0x100
  407580:	mov	x22, x0
  407584:	and	x0, x8, #0xfffffffffffffff8
  407588:	bl	401810 <malloc@plt>
  40758c:	mov	x27, x0
  407590:	cbz	x0, 407adc <__fxstatat@plt+0x5fdc>
  407594:	add	x21, x27, #0xf8
  407598:	mov	x0, x21
  40759c:	mov	x1, x25
  4075a0:	mov	x2, x22
  4075a4:	bl	4016f0 <memcpy@plt>
  4075a8:	strb	wzr, [x21, x22]
  4075ac:	str	x22, [x27, #96]
  4075b0:	str	x23, [x27, #80]
  4075b4:	ldur	x8, [x29, #-24]
  4075b8:	ldr	x25, [x23, #32]
  4075bc:	mov	x20, x23
  4075c0:	str	wzr, [x27, #64]
  4075c4:	cmp	x22, x8
  4075c8:	mov	w8, #0x30000               	// #196608
  4075cc:	add	x22, x22, x19
  4075d0:	stur	w8, [x27, #110]
  4075d4:	stp	xzr, xzr, [x27, #24]
  4075d8:	str	xzr, [x27, #40]
  4075dc:	str	x25, [x27, #56]
  4075e0:	b.cs	4075f4 <__fxstatat@plt+0x5af4>  // b.hs, b.nlast
  4075e4:	mov	x25, x24
  4075e8:	cmp	x22, x19
  4075ec:	b.cs	407658 <__fxstatat@plt+0x5b58>  // b.hs, b.nlast
  4075f0:	b	407a04 <__fxstatat@plt+0x5f04>
  4075f4:	ldr	x8, [x20, #48]
  4075f8:	add	x9, x22, #0x101
  4075fc:	adds	x1, x9, x8
  407600:	b.cs	407ab4 <__fxstatat@plt+0x5fb4>  // b.hs, b.nlast
  407604:	mov	x0, x25
  407608:	str	x1, [x20, #48]
  40760c:	bl	4018c0 <realloc@plt>
  407610:	cbz	x0, 407ad0 <__fxstatat@plt+0x5fd0>
  407614:	cmp	x0, x25
  407618:	str	x0, [x20, #32]
  40761c:	b.eq	407640 <__fxstatat@plt+0x5b40>  // b.none
  407620:	ldrb	w8, [x20, #72]
  407624:	add	x9, x0, x19
  407628:	tst	w8, #0x4
  40762c:	ldr	x8, [sp, #48]
  407630:	csel	x8, x8, x9, eq  // eq = none
  407634:	str	x8, [sp, #48]
  407638:	mov	w8, #0x1                   	// #1
  40763c:	str	w8, [sp, #16]
  407640:	ldr	x8, [x20, #48]
  407644:	mov	x25, x24
  407648:	sub	x8, x8, x19
  40764c:	stur	x8, [x29, #-24]
  407650:	cmp	x22, x19
  407654:	b.cc	407a04 <__fxstatat@plt+0x5f04>  // b.lo, b.ul, b.last
  407658:	ldr	x8, [sp, #32]
  40765c:	str	x8, [x27, #88]
  407660:	ldr	x8, [x20]
  407664:	str	x22, [x27, #72]
  407668:	str	x8, [x27, #8]
  40766c:	ldr	x8, [x28]
  407670:	str	x8, [x27, #128]
  407674:	ldrb	w8, [x20, #72]
  407678:	tbnz	w8, #2, 407694 <__fxstatat@plt+0x5b94>
  40767c:	str	x21, [x27, #48]
  407680:	ldur	x22, [x29, #-16]
  407684:	ldr	x9, [x20, #64]
  407688:	ldr	w8, [x20, #72]
  40768c:	cbnz	x9, 4076c0 <__fxstatat@plt+0x5bc0>
  407690:	b	4076f8 <__fxstatat@plt+0x5bf8>
  407694:	ldr	x9, [x27, #96]
  407698:	ldr	x8, [x27, #56]
  40769c:	ldr	x0, [sp, #48]
  4076a0:	mov	x1, x21
  4076a4:	add	x2, x9, #0x1
  4076a8:	str	x8, [x27, #48]
  4076ac:	bl	401700 <memmove@plt>
  4076b0:	ldur	x22, [x29, #-16]
  4076b4:	ldr	x9, [x20, #64]
  4076b8:	ldr	w8, [x20, #72]
  4076bc:	cbz	x9, 4076f8 <__fxstatat@plt+0x5bf8>
  4076c0:	tbnz	w8, #10, 4076f8 <__fxstatat@plt+0x5bf8>
  4076c4:	mov	x0, x20
  4076c8:	mov	x1, x27
  4076cc:	mov	w2, wzr
  4076d0:	bl	4062cc <__fxstatat@plt+0x47cc>
  4076d4:	strh	w0, [x27, #108]
  4076d8:	str	xzr, [x27, #16]
  4076dc:	cbz	x26, 407760 <__fxstatat@plt+0x5c60>
  4076e0:	ldur	x8, [x29, #-32]
  4076e4:	str	x27, [x8, #16]
  4076e8:	mov	w8, #0x2710                	// #10000
  4076ec:	cmp	x22, x8
  4076f0:	b.eq	407770 <__fxstatat@plt+0x5c70>  // b.none
  4076f4:	b	40777c <__fxstatat@plt+0x5c7c>
  4076f8:	ldrb	w9, [x28, #18]
  4076fc:	mov	w10, #0x18                  	// #24
  407700:	bics	wzr, w10, w8
  407704:	mov	w10, #0xfb                  	// #251
  407708:	cset	w8, eq  // eq = none
  40770c:	tst	w9, w10
  407710:	sub	w9, w9, #0x1
  407714:	cset	w10, ne  // ne = any
  407718:	cmp	w9, #0xb
  40771c:	and	w8, w8, w10
  407720:	mov	w10, #0xb                   	// #11
  407724:	strh	w10, [x27, #108]
  407728:	b.hi	407740 <__fxstatat@plt+0x5c40>  // b.pmore
  40772c:	adrp	x10, 40b000 <__fxstatat@plt+0x9500>
  407730:	sxtb	x9, w9
  407734:	add	x10, x10, #0x10c
  407738:	ldr	w9, [x10, x9, lsl #2]
  40773c:	b	407744 <__fxstatat@plt+0x5c44>
  407740:	mov	w9, wzr
  407744:	cmp	w8, #0x0
  407748:	mov	w8, #0x1                   	// #1
  40774c:	cinc	x8, x8, eq  // eq = none
  407750:	str	w9, [x27, #136]
  407754:	str	x8, [x27, #168]
  407758:	str	xzr, [x27, #16]
  40775c:	cbnz	x26, 4076e0 <__fxstatat@plt+0x5be0>
  407760:	mov	x26, x27
  407764:	mov	w8, #0x2710                	// #10000
  407768:	cmp	x22, x8
  40776c:	b.ne	40777c <__fxstatat@plt+0x5c7c>  // b.any
  407770:	ldr	x8, [sp, #24]
  407774:	ldr	x8, [x8]
  407778:	cbz	x8, 407798 <__fxstatat@plt+0x5c98>
  40777c:	ldr	x8, [sp, #40]
  407780:	add	x22, x22, #0x1
  407784:	cmp	x8, x22
  407788:	b.ls	407854 <__fxstatat@plt+0x5d54>  // b.plast
  40778c:	ldr	x21, [x25, #24]
  407790:	cbnz	x21, 40751c <__fxstatat@plt+0x5a1c>
  407794:	b	407854 <__fxstatat@plt+0x5d54>
  407798:	ldur	w1, [x29, #-4]
  40779c:	mov	x0, x25
  4077a0:	bl	407e34 <__fxstatat@plt+0x6334>
  4077a4:	mov	w8, #0x6969                	// #26985
  4077a8:	cmp	x0, x8
  4077ac:	mov	w8, wzr
  4077b0:	str	wzr, [sp, #20]
  4077b4:	b.eq	40777c <__fxstatat@plt+0x5c7c>  // b.none
  4077b8:	mov	w9, #0x1994                	// #6548
  4077bc:	movk	w9, #0x102, lsl #16
  4077c0:	cmp	x0, x9
  4077c4:	b.eq	40777c <__fxstatat@plt+0x5c7c>  // b.none
  4077c8:	mov	w8, #0x4d42                	// #19778
  4077cc:	movk	w8, #0xff53, lsl #16
  4077d0:	cmp	x0, x8
  4077d4:	b.eq	40777c <__fxstatat@plt+0x5c7c>  // b.none
  4077d8:	mov	w8, #0x1                   	// #1
  4077dc:	str	w8, [sp, #20]
  4077e0:	b	40777c <__fxstatat@plt+0x5c7c>
  4077e4:	ldr	x9, [x20, #32]
  4077e8:	add	x10, x9, x8
  4077ec:	mov	w9, #0x2f                  	// #47
  4077f0:	strb	w9, [x10], #1
  4077f4:	str	x10, [sp, #48]
  4077f8:	ldr	x21, [x25, #24]
  4077fc:	add	x19, x8, #0x1
  407800:	str	x23, [sp, #8]
  407804:	cbnz	x21, 4074ec <__fxstatat@plt+0x59ec>
  407808:	mov	x26, xzr
  40780c:	mov	x22, xzr
  407810:	str	wzr, [sp, #20]
  407814:	b	4078e8 <__fxstatat@plt+0x5de8>
  407818:	ldur	x8, [x29, #-40]
  40781c:	ldr	w8, [x8]
  407820:	cbz	w8, 407844 <__fxstatat@plt+0x5d44>
  407824:	ldr	x9, [sp, #8]
  407828:	str	w8, [x25, #64]
  40782c:	mov	w8, #0x4                   	// #4
  407830:	orr	x9, x9, x22
  407834:	cmp	x9, #0x0
  407838:	mov	w9, #0x7                   	// #7
  40783c:	csel	w8, w9, w8, ne  // ne = any
  407840:	strh	w8, [x25, #108]
  407844:	ldr	x0, [x25, #24]
  407848:	cbz	x0, 407854 <__fxstatat@plt+0x5d54>
  40784c:	bl	4018d0 <closedir@plt>
  407850:	str	xzr, [x25, #24]
  407854:	ldr	w8, [sp, #16]
  407858:	tbz	w8, #0, 4078e8 <__fxstatat@plt+0x5de8>
  40785c:	ldr	x9, [x20, #8]
  407860:	ldr	x8, [x20, #32]
  407864:	cbnz	x9, 407884 <__fxstatat@plt+0x5d84>
  407868:	ldr	x9, [x26, #88]
  40786c:	tbnz	x9, #63, 4078e8 <__fxstatat@plt+0x5de8>
  407870:	mov	x9, x26
  407874:	b	4078b4 <__fxstatat@plt+0x5db4>
  407878:	str	x8, [x9, #56]
  40787c:	ldr	x9, [x9, #16]
  407880:	cbz	x9, 407868 <__fxstatat@plt+0x5d68>
  407884:	ldr	x10, [x9, #48]
  407888:	add	x11, x9, #0xf8
  40788c:	cmp	x10, x11
  407890:	b.eq	407878 <__fxstatat@plt+0x5d78>  // b.none
  407894:	ldr	x11, [x9, #56]
  407898:	sub	x10, x10, x11
  40789c:	add	x10, x8, x10
  4078a0:	str	x10, [x9, #48]
  4078a4:	b	407878 <__fxstatat@plt+0x5d78>
  4078a8:	ldr	x11, [x10, #88]
  4078ac:	mov	x9, x10
  4078b0:	tbnz	x11, #63, 4078e8 <__fxstatat@plt+0x5de8>
  4078b4:	ldr	x10, [x9, #48]
  4078b8:	add	x11, x9, #0xf8
  4078bc:	cmp	x10, x11
  4078c0:	b.eq	4078d4 <__fxstatat@plt+0x5dd4>  // b.none
  4078c4:	ldr	x11, [x9, #56]
  4078c8:	sub	x10, x10, x11
  4078cc:	add	x10, x8, x10
  4078d0:	str	x10, [x9, #48]
  4078d4:	ldr	x10, [x9, #16]
  4078d8:	str	x8, [x9, #56]
  4078dc:	cbnz	x10, 4078a8 <__fxstatat@plt+0x5da8>
  4078e0:	ldr	x10, [x9, #8]
  4078e4:	b	4078a8 <__fxstatat@plt+0x5da8>
  4078e8:	ldrb	w8, [x20, #72]
  4078ec:	tbz	w8, #2, 40790c <__fxstatat@plt+0x5e0c>
  4078f0:	ldr	x8, [x20, #48]
  4078f4:	ldr	x10, [sp, #48]
  4078f8:	cmp	x19, x8
  4078fc:	sub	x9, x10, #0x1
  407900:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  407904:	csel	x8, x9, x10, eq  // eq = none
  407908:	strb	wzr, [x8]
  40790c:	ldr	x8, [sp, #8]
  407910:	ldp	w9, w19, [sp]
  407914:	cmp	x8, #0x0
  407918:	cset	w8, ne  // ne = any
  40791c:	orr	w8, w8, w9
  407920:	tbz	w8, #0, 407974 <__fxstatat@plt+0x5e74>
  407924:	cbnz	x22, 407980 <__fxstatat@plt+0x5e80>
  407928:	cmp	w19, #0x3
  40792c:	b.ne	40794c <__fxstatat@plt+0x5e4c>  // b.any
  407930:	ldrh	w8, [x25, #108]
  407934:	cmp	w8, #0x4
  407938:	b.eq	40794c <__fxstatat@plt+0x5e4c>  // b.none
  40793c:	cmp	w8, #0x7
  407940:	b.eq	40794c <__fxstatat@plt+0x5e4c>  // b.none
  407944:	mov	w8, #0x6                   	// #6
  407948:	strh	w8, [x25, #108]
  40794c:	cbnz	x26, 407964 <__fxstatat@plt+0x5e64>
  407950:	b	407b1c <__fxstatat@plt+0x601c>
  407954:	mov	x0, x26
  407958:	bl	4019b0 <free@plt>
  40795c:	mov	x26, x19
  407960:	cbz	x19, 407b1c <__fxstatat@plt+0x601c>
  407964:	ldp	x19, x0, [x26, #16]
  407968:	cbz	x0, 407954 <__fxstatat@plt+0x5e54>
  40796c:	bl	4018d0 <closedir@plt>
  407970:	b	407954 <__fxstatat@plt+0x5e54>
  407974:	cmp	w19, #0x1
  407978:	b.eq	4079dc <__fxstatat@plt+0x5edc>  // b.none
  40797c:	cbz	x22, 4079dc <__fxstatat@plt+0x5edc>
  407980:	ldr	w8, [sp, #20]
  407984:	tbz	w8, #0, 4079b0 <__fxstatat@plt+0x5eb0>
  407988:	adrp	x8, 407000 <__fxstatat@plt+0x5500>
  40798c:	add	x8, x8, #0xf60
  407990:	mov	x0, x20
  407994:	mov	x1, x26
  407998:	mov	x2, x22
  40799c:	str	x8, [x20, #64]
  4079a0:	bl	4064b4 <__fxstatat@plt+0x49b4>
  4079a4:	mov	x26, x0
  4079a8:	str	xzr, [x20, #64]
  4079ac:	b	407b1c <__fxstatat@plt+0x601c>
  4079b0:	cmp	x22, #0x2
  4079b4:	b.cc	407b1c <__fxstatat@plt+0x601c>  // b.lo, b.ul, b.last
  4079b8:	ldr	x8, [sp, #24]
  4079bc:	ldr	x8, [x8]
  4079c0:	cbz	x8, 407b1c <__fxstatat@plt+0x601c>
  4079c4:	mov	x0, x20
  4079c8:	mov	x1, x26
  4079cc:	mov	x2, x22
  4079d0:	bl	4064b4 <__fxstatat@plt+0x49b4>
  4079d4:	mov	x26, x0
  4079d8:	b	407b1c <__fxstatat@plt+0x601c>
  4079dc:	ldr	x8, [x25, #88]
  4079e0:	cbz	x8, 407a64 <__fxstatat@plt+0x5f64>
  4079e4:	ldr	x1, [x25, #8]
  4079e8:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  4079ec:	add	x3, x3, #0x107
  4079f0:	mov	w2, #0xffffffff            	// #-1
  4079f4:	mov	x0, x20
  4079f8:	bl	406f38 <__fxstatat@plt+0x5438>
  4079fc:	cbnz	w0, 407a70 <__fxstatat@plt+0x5f70>
  407a00:	b	407924 <__fxstatat@plt+0x5e24>
  407a04:	mov	x0, x27
  407a08:	bl	4019b0 <free@plt>
  407a0c:	cbnz	x26, 407a54 <__fxstatat@plt+0x5f54>
  407a10:	ldr	x0, [x25, #24]
  407a14:	bl	4018d0 <closedir@plt>
  407a18:	mov	w8, #0x7                   	// #7
  407a1c:	str	xzr, [x25, #24]
  407a20:	strh	w8, [x25, #108]
  407a24:	ldr	w8, [x20, #72]
  407a28:	mov	w9, #0x24                  	// #36
  407a2c:	mov	x26, xzr
  407a30:	orr	w8, w8, #0x2000
  407a34:	str	w8, [x20, #72]
  407a38:	ldur	x8, [x29, #-40]
  407a3c:	str	w9, [x8]
  407a40:	b	407b1c <__fxstatat@plt+0x601c>
  407a44:	mov	x0, x26
  407a48:	bl	4019b0 <free@plt>
  407a4c:	mov	x26, x19
  407a50:	cbz	x19, 407a10 <__fxstatat@plt+0x5f10>
  407a54:	ldp	x19, x0, [x26, #16]
  407a58:	cbz	x0, 407a44 <__fxstatat@plt+0x5f44>
  407a5c:	bl	4018d0 <closedir@plt>
  407a60:	b	407a44 <__fxstatat@plt+0x5f44>
  407a64:	mov	x0, x20
  407a68:	bl	407b60 <__fxstatat@plt+0x6060>
  407a6c:	cbz	w0, 407924 <__fxstatat@plt+0x5e24>
  407a70:	mov	w8, #0x7                   	// #7
  407a74:	strh	w8, [x25, #108]
  407a78:	ldr	w8, [x20, #72]
  407a7c:	orr	w8, w8, #0x2000
  407a80:	str	w8, [x20, #72]
  407a84:	cbnz	x26, 407a9c <__fxstatat@plt+0x5f9c>
  407a88:	b	407b1c <__fxstatat@plt+0x601c>
  407a8c:	mov	x0, x26
  407a90:	bl	4019b0 <free@plt>
  407a94:	mov	x26, x19
  407a98:	cbz	x19, 407b1c <__fxstatat@plt+0x601c>
  407a9c:	ldp	x19, x0, [x26, #16]
  407aa0:	cbz	x0, 407a8c <__fxstatat@plt+0x5f8c>
  407aa4:	bl	4018d0 <closedir@plt>
  407aa8:	b	407a8c <__fxstatat@plt+0x5f8c>
  407aac:	str	wzr, [sp]
  407ab0:	b	4074b4 <__fxstatat@plt+0x59b4>
  407ab4:	mov	x0, x25
  407ab8:	bl	4019b0 <free@plt>
  407abc:	ldur	x9, [x29, #-40]
  407ac0:	mov	w8, #0x24                  	// #36
  407ac4:	str	xzr, [x20, #32]
  407ac8:	str	w8, [x9]
  407acc:	b	407adc <__fxstatat@plt+0x5fdc>
  407ad0:	ldr	x0, [x20, #32]
  407ad4:	bl	4019b0 <free@plt>
  407ad8:	str	xzr, [x20, #32]
  407adc:	ldur	x8, [x29, #-40]
  407ae0:	mov	x0, x27
  407ae4:	ldr	w22, [x8]
  407ae8:	bl	4019b0 <free@plt>
  407aec:	cbnz	x26, 407b50 <__fxstatat@plt+0x6050>
  407af0:	ldr	x0, [x24, #24]
  407af4:	bl	4018d0 <closedir@plt>
  407af8:	mov	w8, #0x7                   	// #7
  407afc:	str	xzr, [x24, #24]
  407b00:	strh	w8, [x24, #108]
  407b04:	ldr	w8, [x23, #72]
  407b08:	mov	x26, xzr
  407b0c:	orr	w8, w8, #0x2000
  407b10:	str	w8, [x23, #72]
  407b14:	ldur	x8, [x29, #-40]
  407b18:	str	w22, [x8]
  407b1c:	mov	x0, x26
  407b20:	ldp	x20, x19, [sp, #176]
  407b24:	ldp	x22, x21, [sp, #160]
  407b28:	ldp	x24, x23, [sp, #144]
  407b2c:	ldp	x26, x25, [sp, #128]
  407b30:	ldp	x28, x27, [sp, #112]
  407b34:	ldp	x29, x30, [sp, #96]
  407b38:	add	sp, sp, #0xc0
  407b3c:	ret
  407b40:	mov	x0, x26
  407b44:	bl	4019b0 <free@plt>
  407b48:	mov	x26, x21
  407b4c:	cbz	x21, 407af0 <__fxstatat@plt+0x5ff0>
  407b50:	ldp	x21, x0, [x26, #16]
  407b54:	cbz	x0, 407b40 <__fxstatat@plt+0x6040>
  407b58:	bl	4018d0 <closedir@plt>
  407b5c:	b	407b40 <__fxstatat@plt+0x6040>
  407b60:	stp	x29, x30, [sp, #-32]!
  407b64:	stp	x20, x19, [sp, #16]
  407b68:	ldr	w8, [x0, #72]
  407b6c:	mov	x19, x0
  407b70:	mov	x29, sp
  407b74:	tbnz	w8, #2, 407b90 <__fxstatat@plt+0x6090>
  407b78:	tbnz	w8, #9, 407b98 <__fxstatat@plt+0x6098>
  407b7c:	ldr	w0, [x19, #40]
  407b80:	bl	401760 <fchdir@plt>
  407b84:	cmp	w0, #0x0
  407b88:	cset	w20, ne  // ne = any
  407b8c:	b	407bb8 <__fxstatat@plt+0x60b8>
  407b90:	mov	w20, wzr
  407b94:	b	407bb8 <__fxstatat@plt+0x60b8>
  407b98:	ldr	w1, [x19, #44]
  407b9c:	add	x0, x19, #0x60
  407ba0:	bl	409438 <__fxstatat@plt+0x7938>
  407ba4:	tbnz	w0, #31, 407bac <__fxstatat@plt+0x60ac>
  407ba8:	bl	4018e0 <close@plt>
  407bac:	mov	w8, #0xffffff9c            	// #-100
  407bb0:	mov	w20, wzr
  407bb4:	str	w8, [x19, #44]
  407bb8:	add	x19, x19, #0x60
  407bbc:	mov	x0, x19
  407bc0:	bl	409430 <__fxstatat@plt+0x7930>
  407bc4:	tbnz	w0, #0, 407bdc <__fxstatat@plt+0x60dc>
  407bc8:	mov	x0, x19
  407bcc:	bl	409480 <__fxstatat@plt+0x7980>
  407bd0:	tbnz	w0, #31, 407bbc <__fxstatat@plt+0x60bc>
  407bd4:	bl	4018e0 <close@plt>
  407bd8:	b	407bbc <__fxstatat@plt+0x60bc>
  407bdc:	mov	w0, w20
  407be0:	ldp	x20, x19, [sp, #16]
  407be4:	ldp	x29, x30, [sp], #32
  407be8:	ret
  407bec:	stp	x29, x30, [sp, #-16]!
  407bf0:	cmp	w2, #0x5
  407bf4:	mov	x29, sp
  407bf8:	b.cc	407c14 <__fxstatat@plt+0x6114>  // b.lo, b.ul, b.last
  407bfc:	bl	401ab0 <__errno_location@plt>
  407c00:	mov	w8, #0x16                  	// #22
  407c04:	str	w8, [x0]
  407c08:	mov	w0, #0x1                   	// #1
  407c0c:	ldp	x29, x30, [sp], #16
  407c10:	ret
  407c14:	mov	w0, wzr
  407c18:	strh	w2, [x1, #112]
  407c1c:	ldp	x29, x30, [sp], #16
  407c20:	ret
  407c24:	stp	x29, x30, [sp, #-64]!
  407c28:	tst	w1, #0xffffefff
  407c2c:	stp	x24, x23, [sp, #16]
  407c30:	stp	x22, x21, [sp, #32]
  407c34:	stp	x20, x19, [sp, #48]
  407c38:	mov	x29, sp
  407c3c:	b.eq	407c58 <__fxstatat@plt+0x6158>  // b.none
  407c40:	bl	401ab0 <__errno_location@plt>
  407c44:	mov	x8, x0
  407c48:	mov	w9, #0x16                  	// #22
  407c4c:	mov	x0, xzr
  407c50:	str	w9, [x8]
  407c54:	b	407c94 <__fxstatat@plt+0x6194>
  407c58:	ldr	x23, [x0]
  407c5c:	mov	w21, w1
  407c60:	mov	x19, x0
  407c64:	bl	401ab0 <__errno_location@plt>
  407c68:	str	wzr, [x0]
  407c6c:	ldrb	w8, [x19, #73]
  407c70:	tbnz	w8, #5, 407c90 <__fxstatat@plt+0x6190>
  407c74:	ldrh	w8, [x23, #108]
  407c78:	cmp	w8, #0x1
  407c7c:	b.eq	407ca8 <__fxstatat@plt+0x61a8>  // b.none
  407c80:	cmp	w8, #0x9
  407c84:	b.ne	407c90 <__fxstatat@plt+0x6190>  // b.any
  407c88:	ldr	x0, [x23, #16]
  407c8c:	b	407c94 <__fxstatat@plt+0x6194>
  407c90:	mov	x0, xzr
  407c94:	ldp	x20, x19, [sp, #48]
  407c98:	ldp	x22, x21, [sp, #32]
  407c9c:	ldp	x24, x23, [sp, #16]
  407ca0:	ldp	x29, x30, [sp], #64
  407ca4:	ret
  407ca8:	ldr	x22, [x19, #8]
  407cac:	mov	x20, x0
  407cb0:	cbnz	x22, 407ce8 <__fxstatat@plt+0x61e8>
  407cb4:	cmp	w21, #0x1, lsl #12
  407cb8:	b.ne	407cf8 <__fxstatat@plt+0x61f8>  // b.any
  407cbc:	ldr	w8, [x19, #72]
  407cc0:	mov	w21, #0x2                   	// #2
  407cc4:	orr	w8, w8, #0x1000
  407cc8:	str	w8, [x19, #72]
  407ccc:	ldr	x8, [x23, #88]
  407cd0:	cbnz	x8, 407d44 <__fxstatat@plt+0x6244>
  407cd4:	b	407d04 <__fxstatat@plt+0x6204>
  407cd8:	mov	x0, x22
  407cdc:	bl	4019b0 <free@plt>
  407ce0:	mov	x22, x24
  407ce4:	cbz	x24, 407cb4 <__fxstatat@plt+0x61b4>
  407ce8:	ldp	x24, x0, [x22, #16]
  407cec:	cbz	x0, 407cd8 <__fxstatat@plt+0x61d8>
  407cf0:	bl	4018d0 <closedir@plt>
  407cf4:	b	407cd8 <__fxstatat@plt+0x61d8>
  407cf8:	mov	w21, #0x1                   	// #1
  407cfc:	ldr	x8, [x23, #88]
  407d00:	cbnz	x8, 407d44 <__fxstatat@plt+0x6244>
  407d04:	ldr	x8, [x23, #48]
  407d08:	ldrb	w8, [x8]
  407d0c:	cmp	w8, #0x2f
  407d10:	b.eq	407d44 <__fxstatat@plt+0x6244>  // b.none
  407d14:	ldr	w8, [x19, #72]
  407d18:	tbnz	w8, #2, 407d44 <__fxstatat@plt+0x6244>
  407d1c:	mov	w2, #0x4900                	// #18688
  407d20:	lsr	w9, w8, #4
  407d24:	movk	w2, #0x8, lsl #16
  407d28:	bfi	w2, w9, #15, #1
  407d2c:	tbnz	w8, #9, 407d58 <__fxstatat@plt+0x6258>
  407d30:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  407d34:	add	x0, x0, #0x108
  407d38:	mov	w1, w2
  407d3c:	bl	40813c <__fxstatat@plt+0x663c>
  407d40:	b	407d68 <__fxstatat@plt+0x6268>
  407d44:	mov	x0, x19
  407d48:	mov	w1, w21
  407d4c:	bl	40716c <__fxstatat@plt+0x566c>
  407d50:	str	x0, [x19, #8]
  407d54:	b	407c94 <__fxstatat@plt+0x6194>
  407d58:	ldr	w0, [x19, #44]
  407d5c:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  407d60:	add	x1, x1, #0x108
  407d64:	bl	409518 <__fxstatat@plt+0x7a18>
  407d68:	mov	w22, w0
  407d6c:	tbnz	w0, #31, 407dac <__fxstatat@plt+0x62ac>
  407d70:	mov	x0, x19
  407d74:	mov	w1, w21
  407d78:	bl	40716c <__fxstatat@plt+0x566c>
  407d7c:	ldrb	w8, [x19, #73]
  407d80:	str	x0, [x19, #8]
  407d84:	tbnz	w8, #1, 407db8 <__fxstatat@plt+0x62b8>
  407d88:	mov	w0, w22
  407d8c:	bl	401760 <fchdir@plt>
  407d90:	cbz	w0, 407de4 <__fxstatat@plt+0x62e4>
  407d94:	ldr	w19, [x20]
  407d98:	mov	w0, w22
  407d9c:	bl	4018e0 <close@plt>
  407da0:	mov	x0, xzr
  407da4:	str	w19, [x20]
  407da8:	b	407c94 <__fxstatat@plt+0x6194>
  407dac:	mov	x0, xzr
  407db0:	str	xzr, [x19, #8]
  407db4:	b	407c94 <__fxstatat@plt+0x6194>
  407db8:	ldr	w1, [x19, #44]
  407dbc:	cmp	w1, w22
  407dc0:	b.ne	407dcc <__fxstatat@plt+0x62cc>  // b.any
  407dc4:	cmn	w1, #0x64
  407dc8:	b.ne	407df4 <__fxstatat@plt+0x62f4>  // b.any
  407dcc:	add	x0, x19, #0x60
  407dd0:	bl	409438 <__fxstatat@plt+0x7938>
  407dd4:	tbnz	w0, #31, 407ddc <__fxstatat@plt+0x62dc>
  407dd8:	bl	4018e0 <close@plt>
  407ddc:	str	w22, [x19, #44]
  407de0:	b	407dec <__fxstatat@plt+0x62ec>
  407de4:	mov	w0, w22
  407de8:	bl	4018e0 <close@plt>
  407dec:	ldr	x0, [x19, #8]
  407df0:	b	407c94 <__fxstatat@plt+0x6194>
  407df4:	bl	401920 <abort@plt>
  407df8:	ldr	x8, [x0, #8]
  407dfc:	udiv	x9, x8, x1
  407e00:	msub	x0, x9, x1, x8
  407e04:	ret
  407e08:	ldr	x8, [x0, #8]
  407e0c:	ldr	x9, [x1, #8]
  407e10:	cmp	x8, x9
  407e14:	b.ne	407e2c <__fxstatat@plt+0x632c>  // b.any
  407e18:	ldr	x8, [x0]
  407e1c:	ldr	x9, [x1]
  407e20:	cmp	x8, x9
  407e24:	cset	w0, eq  // eq = none
  407e28:	ret
  407e2c:	mov	w0, wzr
  407e30:	ret
  407e34:	sub	sp, sp, #0xb0
  407e38:	stp	x29, x30, [sp, #128]
  407e3c:	stp	x22, x21, [sp, #144]
  407e40:	stp	x20, x19, [sp, #160]
  407e44:	ldr	x22, [x0, #80]
  407e48:	add	x29, sp, #0x80
  407e4c:	ldrb	w8, [x22, #73]
  407e50:	tbnz	w8, #1, 407e5c <__fxstatat@plt+0x635c>
  407e54:	mov	x0, xzr
  407e58:	b	407eb8 <__fxstatat@plt+0x63b8>
  407e5c:	ldr	x20, [x22, #80]
  407e60:	mov	x19, x0
  407e64:	mov	w21, w1
  407e68:	cbnz	x20, 407e9c <__fxstatat@plt+0x639c>
  407e6c:	adrp	x2, 407000 <__fxstatat@plt+0x5500>
  407e70:	adrp	x3, 407000 <__fxstatat@plt+0x5500>
  407e74:	adrp	x4, 401000 <mbrtowc@plt-0x6e0>
  407e78:	add	x2, x2, #0xf3c
  407e7c:	add	x3, x3, #0xf4c
  407e80:	add	x4, x4, #0x9b0
  407e84:	mov	w0, #0xd                   	// #13
  407e88:	mov	x1, xzr
  407e8c:	bl	408704 <__fxstatat@plt+0x6c04>
  407e90:	mov	x20, x0
  407e94:	str	x0, [x22, #80]
  407e98:	cbz	x0, 407ed8 <__fxstatat@plt+0x63d8>
  407e9c:	ldr	x8, [x19, #120]
  407ea0:	add	x1, sp, #0x8
  407ea4:	mov	x0, x20
  407ea8:	str	x8, [sp, #8]
  407eac:	bl	4083fc <__fxstatat@plt+0x68fc>
  407eb0:	cbz	x0, 407ecc <__fxstatat@plt+0x63cc>
  407eb4:	ldr	x0, [x0, #8]
  407eb8:	ldp	x20, x19, [sp, #160]
  407ebc:	ldp	x22, x21, [sp, #144]
  407ec0:	ldp	x29, x30, [sp, #128]
  407ec4:	add	sp, sp, #0xb0
  407ec8:	ret
  407ecc:	mov	w22, #0x1                   	// #1
  407ed0:	tbz	w21, #31, 407ee0 <__fxstatat@plt+0x63e0>
  407ed4:	b	407e54 <__fxstatat@plt+0x6354>
  407ed8:	mov	w22, wzr
  407edc:	tbnz	w21, #31, 407e54 <__fxstatat@plt+0x6354>
  407ee0:	add	x1, sp, #0x8
  407ee4:	mov	w0, w21
  407ee8:	bl	401870 <fstatfs@plt>
  407eec:	cbnz	w0, 407e54 <__fxstatat@plt+0x6354>
  407ef0:	cbz	w22, 407f34 <__fxstatat@plt+0x6434>
  407ef4:	mov	w0, #0x10                  	// #16
  407ef8:	bl	401810 <malloc@plt>
  407efc:	cbz	x0, 407f34 <__fxstatat@plt+0x6434>
  407f00:	ldr	x8, [x19, #120]
  407f04:	ldr	x9, [sp, #8]
  407f08:	mov	x21, x0
  407f0c:	mov	x1, x21
  407f10:	stp	x8, x9, [x0]
  407f14:	mov	x0, x20
  407f18:	bl	4091a4 <__fxstatat@plt+0x76a4>
  407f1c:	cbz	x0, 407f2c <__fxstatat@plt+0x642c>
  407f20:	cmp	x0, x21
  407f24:	b.eq	407f34 <__fxstatat@plt+0x6434>  // b.none
  407f28:	bl	401920 <abort@plt>
  407f2c:	mov	x0, x21
  407f30:	bl	4019b0 <free@plt>
  407f34:	ldr	x0, [sp, #8]
  407f38:	b	407eb8 <__fxstatat@plt+0x63b8>
  407f3c:	ldr	x8, [x0]
  407f40:	udiv	x9, x8, x1
  407f44:	msub	x0, x9, x1, x8
  407f48:	ret
  407f4c:	ldr	x8, [x0]
  407f50:	ldr	x9, [x1]
  407f54:	cmp	x8, x9
  407f58:	cset	w0, eq  // eq = none
  407f5c:	ret
  407f60:	ldr	x8, [x0]
  407f64:	ldr	x9, [x1]
  407f68:	ldr	x8, [x8, #128]
  407f6c:	ldr	x9, [x9, #128]
  407f70:	cmp	x9, x8
  407f74:	cset	w10, cc  // cc = lo, ul, last
  407f78:	cmp	x8, x9
  407f7c:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  407f80:	ret
  407f84:	sub	sp, sp, #0x40
  407f88:	stp	x29, x30, [sp, #16]
  407f8c:	add	x29, sp, #0x10
  407f90:	cmp	x0, #0x0
  407f94:	sub	x8, x29, #0x4
  407f98:	stp	x20, x19, [sp, #48]
  407f9c:	csel	x20, x8, x0, eq  // eq = none
  407fa0:	mov	x0, x20
  407fa4:	stp	x22, x21, [sp, #32]
  407fa8:	mov	x22, x2
  407fac:	mov	x19, x1
  407fb0:	bl	4016e0 <mbrtowc@plt>
  407fb4:	mov	x21, x0
  407fb8:	cbz	x22, 407fdc <__fxstatat@plt+0x64dc>
  407fbc:	cmn	x21, #0x2
  407fc0:	b.cc	407fdc <__fxstatat@plt+0x64dc>  // b.lo, b.ul, b.last
  407fc4:	mov	w0, wzr
  407fc8:	bl	4081e0 <__fxstatat@plt+0x66e0>
  407fcc:	tbnz	w0, #0, 407fdc <__fxstatat@plt+0x64dc>
  407fd0:	ldrb	w8, [x19]
  407fd4:	mov	w21, #0x1                   	// #1
  407fd8:	str	w8, [x20]
  407fdc:	mov	x0, x21
  407fe0:	ldp	x20, x19, [sp, #48]
  407fe4:	ldp	x22, x21, [sp, #32]
  407fe8:	ldp	x29, x30, [sp, #16]
  407fec:	add	sp, sp, #0x40
  407ff0:	ret
  407ff4:	stp	x29, x30, [sp, #-48]!
  407ff8:	str	x21, [sp, #16]
  407ffc:	stp	x20, x19, [sp, #32]
  408000:	mov	x29, sp
  408004:	mov	x20, x0
  408008:	bl	4017c0 <__fpending@plt>
  40800c:	ldr	w21, [x20]
  408010:	mov	x19, x0
  408014:	mov	x0, x20
  408018:	bl	4096ac <__fxstatat@plt+0x7bac>
  40801c:	mov	w8, w0
  408020:	tbnz	w21, #5, 408054 <__fxstatat@plt+0x6554>
  408024:	cmp	w8, #0x0
  408028:	csetm	w0, ne  // ne = any
  40802c:	cbnz	x19, 408044 <__fxstatat@plt+0x6544>
  408030:	cbz	w8, 408044 <__fxstatat@plt+0x6544>
  408034:	bl	401ab0 <__errno_location@plt>
  408038:	ldr	w8, [x0]
  40803c:	cmp	w8, #0x9
  408040:	csetm	w0, ne  // ne = any
  408044:	ldp	x20, x19, [sp, #32]
  408048:	ldr	x21, [sp, #16]
  40804c:	ldp	x29, x30, [sp], #48
  408050:	ret
  408054:	cbnz	w8, 408060 <__fxstatat@plt+0x6560>
  408058:	bl	401ab0 <__errno_location@plt>
  40805c:	str	wzr, [x0]
  408060:	mov	w0, #0xffffffff            	// #-1
  408064:	ldp	x20, x19, [sp, #32]
  408068:	ldr	x21, [sp, #16]
  40806c:	ldp	x29, x30, [sp], #48
  408070:	ret
  408074:	mov	w8, #0xf616                	// #62998
  408078:	movk	w8, #0x95, lsl #16
  40807c:	str	xzr, [x0, #16]
  408080:	str	w8, [x0, #24]
  408084:	ret
  408088:	stp	x29, x30, [sp, #-16]!
  40808c:	ldr	w8, [x0, #24]
  408090:	mov	w9, #0xf616                	// #62998
  408094:	movk	w9, #0x95, lsl #16
  408098:	mov	x29, sp
  40809c:	cmp	w8, w9
  4080a0:	b.ne	40811c <__fxstatat@plt+0x661c>  // b.any
  4080a4:	ldr	x8, [x0, #16]
  4080a8:	cbz	x8, 4080cc <__fxstatat@plt+0x65cc>
  4080ac:	ldr	x9, [x1, #8]
  4080b0:	ldr	x10, [x0]
  4080b4:	cmp	x9, x10
  4080b8:	b.ne	4080cc <__fxstatat@plt+0x65cc>  // b.any
  4080bc:	ldr	x9, [x1]
  4080c0:	ldr	x10, [x0, #8]
  4080c4:	cmp	x9, x10
  4080c8:	b.eq	40810c <__fxstatat@plt+0x660c>  // b.none
  4080cc:	add	x9, x8, #0x1
  4080d0:	tst	x9, x8
  4080d4:	str	x9, [x0, #16]
  4080d8:	b.ne	4080fc <__fxstatat@plt+0x65fc>  // b.any
  4080dc:	cbz	x9, 40810c <__fxstatat@plt+0x660c>
  4080e0:	ldr	q0, [x1]
  4080e4:	mov	w8, wzr
  4080e8:	ext	v0.16b, v0.16b, v0.16b, #8
  4080ec:	str	q0, [x0]
  4080f0:	mov	w0, w8
  4080f4:	ldp	x29, x30, [sp], #16
  4080f8:	ret
  4080fc:	mov	w8, wzr
  408100:	mov	w0, w8
  408104:	ldp	x29, x30, [sp], #16
  408108:	ret
  40810c:	mov	w8, #0x1                   	// #1
  408110:	mov	w0, w8
  408114:	ldp	x29, x30, [sp], #16
  408118:	ret
  40811c:	adrp	x0, 40b000 <__fxstatat@plt+0x9500>
  408120:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  408124:	adrp	x3, 40b000 <__fxstatat@plt+0x9500>
  408128:	add	x0, x0, #0x13c
  40812c:	add	x1, x1, #0x154
  408130:	add	x3, x3, #0x166
  408134:	mov	w2, #0x3c                  	// #60
  408138:	bl	401aa0 <__assert_fail@plt>
  40813c:	sub	sp, sp, #0xe0
  408140:	stp	x29, x30, [sp, #208]
  408144:	add	x29, sp, #0xd0
  408148:	stp	x2, x3, [x29, #-80]
  40814c:	stp	x4, x5, [x29, #-64]
  408150:	stp	x6, x7, [x29, #-48]
  408154:	stp	q1, q2, [sp, #16]
  408158:	stp	q3, q4, [sp, #48]
  40815c:	str	q0, [sp]
  408160:	stp	q5, q6, [sp, #80]
  408164:	str	q7, [sp, #112]
  408168:	tbnz	w1, #6, 408174 <__fxstatat@plt+0x6674>
  40816c:	mov	w2, wzr
  408170:	b	4081cc <__fxstatat@plt+0x66cc>
  408174:	mov	x9, #0xffffffffffffffd0    	// #-48
  408178:	mov	x11, sp
  40817c:	sub	x12, x29, #0x50
  408180:	movk	x9, #0xff80, lsl #32
  408184:	add	x10, x29, #0x10
  408188:	mov	x8, #0xffffffffffffffd0    	// #-48
  40818c:	add	x11, x11, #0x80
  408190:	add	x12, x12, #0x30
  408194:	stp	x11, x9, [x29, #-16]
  408198:	stp	x10, x12, [x29, #-32]
  40819c:	tbz	w8, #31, 4081bc <__fxstatat@plt+0x66bc>
  4081a0:	add	w9, w8, #0x8
  4081a4:	cmn	w8, #0x8
  4081a8:	stur	w9, [x29, #-8]
  4081ac:	b.gt	4081bc <__fxstatat@plt+0x66bc>
  4081b0:	ldur	x9, [x29, #-24]
  4081b4:	add	x8, x9, x8
  4081b8:	b	4081c8 <__fxstatat@plt+0x66c8>
  4081bc:	ldur	x8, [x29, #-32]
  4081c0:	add	x9, x8, #0x8
  4081c4:	stur	x9, [x29, #-32]
  4081c8:	ldr	w2, [x8]
  4081cc:	bl	401820 <open@plt>
  4081d0:	bl	409644 <__fxstatat@plt+0x7b44>
  4081d4:	ldp	x29, x30, [sp, #208]
  4081d8:	add	sp, sp, #0xe0
  4081dc:	ret
  4081e0:	stp	x29, x30, [sp, #-32]!
  4081e4:	mov	x1, xzr
  4081e8:	str	x19, [sp, #16]
  4081ec:	mov	x29, sp
  4081f0:	bl	401af0 <setlocale@plt>
  4081f4:	cbz	x0, 408220 <__fxstatat@plt+0x6720>
  4081f8:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  4081fc:	add	x1, x1, #0x1a9
  408200:	mov	x19, x0
  408204:	bl	401970 <strcmp@plt>
  408208:	cbz	w0, 408230 <__fxstatat@plt+0x6730>
  40820c:	adrp	x1, 40b000 <__fxstatat@plt+0x9500>
  408210:	add	x1, x1, #0x1ab
  408214:	mov	x0, x19
  408218:	bl	401970 <strcmp@plt>
  40821c:	cbz	w0, 408230 <__fxstatat@plt+0x6730>
  408220:	mov	w0, #0x1                   	// #1
  408224:	ldr	x19, [sp, #16]
  408228:	ldp	x29, x30, [sp], #32
  40822c:	ret
  408230:	mov	w0, wzr
  408234:	ldr	x19, [sp, #16]
  408238:	ldp	x29, x30, [sp], #32
  40823c:	ret
  408240:	ldr	x0, [x0, #16]
  408244:	ret
  408248:	ldr	x0, [x0, #24]
  40824c:	ret
  408250:	ldr	x0, [x0, #32]
  408254:	ret
  408258:	ldp	x8, x9, [x0]
  40825c:	cmp	x8, x9
  408260:	b.cs	4082a0 <__fxstatat@plt+0x67a0>  // b.hs, b.nlast
  408264:	mov	x0, xzr
  408268:	b	408278 <__fxstatat@plt+0x6778>
  40826c:	add	x8, x8, #0x10
  408270:	cmp	x8, x9
  408274:	b.cs	4082a4 <__fxstatat@plt+0x67a4>  // b.hs, b.nlast
  408278:	ldr	x10, [x8]
  40827c:	cbz	x10, 40826c <__fxstatat@plt+0x676c>
  408280:	mov	x10, xzr
  408284:	mov	x11, x8
  408288:	ldr	x11, [x11, #8]
  40828c:	add	x10, x10, #0x1
  408290:	cbnz	x11, 408288 <__fxstatat@plt+0x6788>
  408294:	cmp	x10, x0
  408298:	csel	x0, x10, x0, hi  // hi = pmore
  40829c:	b	40826c <__fxstatat@plt+0x676c>
  4082a0:	mov	x0, xzr
  4082a4:	ret
  4082a8:	ldp	x9, x10, [x0]
  4082ac:	cmp	x9, x10
  4082b0:	b.cs	4082ec <__fxstatat@plt+0x67ec>  // b.hs, b.nlast
  4082b4:	mov	x8, xzr
  4082b8:	mov	x11, xzr
  4082bc:	b	4082cc <__fxstatat@plt+0x67cc>
  4082c0:	add	x9, x9, #0x10
  4082c4:	cmp	x9, x10
  4082c8:	b.cs	4082f4 <__fxstatat@plt+0x67f4>  // b.hs, b.nlast
  4082cc:	ldr	x12, [x9]
  4082d0:	cbz	x12, 4082c0 <__fxstatat@plt+0x67c0>
  4082d4:	mov	x12, x9
  4082d8:	ldr	x12, [x12, #8]
  4082dc:	add	x8, x8, #0x1
  4082e0:	cbnz	x12, 4082d8 <__fxstatat@plt+0x67d8>
  4082e4:	add	x11, x11, #0x1
  4082e8:	b	4082c0 <__fxstatat@plt+0x67c0>
  4082ec:	mov	x11, xzr
  4082f0:	mov	x8, xzr
  4082f4:	ldr	x9, [x0, #24]
  4082f8:	cmp	x11, x9
  4082fc:	b.ne	408314 <__fxstatat@plt+0x6814>  // b.any
  408300:	ldr	x9, [x0, #32]
  408304:	cmp	x8, x9
  408308:	b.ne	408314 <__fxstatat@plt+0x6814>  // b.any
  40830c:	mov	w0, #0x1                   	// #1
  408310:	ret
  408314:	mov	w0, wzr
  408318:	ret
  40831c:	stp	x29, x30, [sp, #-48]!
  408320:	stp	x22, x21, [sp, #16]
  408324:	stp	x20, x19, [sp, #32]
  408328:	ldp	x8, x9, [x0]
  40832c:	ldp	x20, x3, [x0, #24]
  408330:	ldr	x22, [x0, #16]
  408334:	mov	x19, x1
  408338:	cmp	x8, x9
  40833c:	mov	x21, xzr
  408340:	mov	x29, sp
  408344:	b.cc	4083d4 <__fxstatat@plt+0x68d4>  // b.lo, b.ul, b.last
  408348:	adrp	x2, 40b000 <__fxstatat@plt+0x9500>
  40834c:	add	x2, x2, #0x1b1
  408350:	mov	w1, #0x1                   	// #1
  408354:	mov	x0, x19
  408358:	bl	401960 <__fprintf_chk@plt>
  40835c:	adrp	x2, 40b000 <__fxstatat@plt+0x9500>
  408360:	add	x2, x2, #0x1c9
  408364:	mov	w1, #0x1                   	// #1
  408368:	mov	x0, x19
  40836c:	mov	x3, x22
  408370:	bl	401960 <__fprintf_chk@plt>
  408374:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  408378:	ucvtf	d0, x20
  40837c:	fmov	d1, x8
  408380:	fmul	d0, d0, d1
  408384:	ucvtf	d1, x22
  408388:	adrp	x2, 40b000 <__fxstatat@plt+0x9500>
  40838c:	fdiv	d0, d0, d1
  408390:	add	x2, x2, #0x1e1
  408394:	mov	w1, #0x1                   	// #1
  408398:	mov	x0, x19
  40839c:	mov	x3, x20
  4083a0:	bl	401960 <__fprintf_chk@plt>
  4083a4:	mov	x0, x19
  4083a8:	mov	x3, x21
  4083ac:	ldp	x20, x19, [sp, #32]
  4083b0:	ldp	x22, x21, [sp, #16]
  4083b4:	adrp	x2, 40b000 <__fxstatat@plt+0x9500>
  4083b8:	add	x2, x2, #0x202
  4083bc:	mov	w1, #0x1                   	// #1
  4083c0:	ldp	x29, x30, [sp], #48
  4083c4:	b	401960 <__fprintf_chk@plt>
  4083c8:	add	x8, x8, #0x10
  4083cc:	cmp	x8, x9
  4083d0:	b.cs	408348 <__fxstatat@plt+0x6848>  // b.hs, b.nlast
  4083d4:	ldr	x10, [x8]
  4083d8:	cbz	x10, 4083c8 <__fxstatat@plt+0x68c8>
  4083dc:	mov	x10, xzr
  4083e0:	mov	x11, x8
  4083e4:	ldr	x11, [x11, #8]
  4083e8:	add	x10, x10, #0x1
  4083ec:	cbnz	x11, 4083e4 <__fxstatat@plt+0x68e4>
  4083f0:	cmp	x10, x21
  4083f4:	csel	x21, x10, x21, hi  // hi = pmore
  4083f8:	b	4083c8 <__fxstatat@plt+0x68c8>
  4083fc:	stp	x29, x30, [sp, #-48]!
  408400:	stp	x20, x19, [sp, #32]
  408404:	ldr	x8, [x0, #16]
  408408:	ldr	x9, [x0, #48]
  40840c:	mov	x19, x0
  408410:	mov	x20, x1
  408414:	mov	x0, x1
  408418:	mov	x1, x8
  40841c:	str	x21, [sp, #16]
  408420:	mov	x29, sp
  408424:	blr	x9
  408428:	ldr	x8, [x19, #16]
  40842c:	cmp	x0, x8
  408430:	b.cs	4084b4 <__fxstatat@plt+0x69b4>  // b.hs, b.nlast
  408434:	ldr	x8, [x19]
  408438:	add	x21, x8, x0, lsl #4
  40843c:	ldr	x1, [x21]
  408440:	mov	x0, xzr
  408444:	cbz	x1, 40847c <__fxstatat@plt+0x697c>
  408448:	cbz	x8, 40847c <__fxstatat@plt+0x697c>
  40844c:	cmp	x1, x20
  408450:	b.eq	408478 <__fxstatat@plt+0x6978>  // b.none
  408454:	ldr	x8, [x19, #56]
  408458:	mov	x0, x20
  40845c:	blr	x8
  408460:	tbnz	w0, #0, 40848c <__fxstatat@plt+0x698c>
  408464:	ldr	x21, [x21, #8]
  408468:	cbz	x21, 4084a0 <__fxstatat@plt+0x69a0>
  40846c:	ldr	x1, [x21]
  408470:	cmp	x1, x20
  408474:	b.ne	408454 <__fxstatat@plt+0x6954>  // b.any
  408478:	mov	x0, x20
  40847c:	ldp	x20, x19, [sp, #32]
  408480:	ldr	x21, [sp, #16]
  408484:	ldp	x29, x30, [sp], #48
  408488:	ret
  40848c:	ldr	x0, [x21]
  408490:	ldp	x20, x19, [sp, #32]
  408494:	ldr	x21, [sp, #16]
  408498:	ldp	x29, x30, [sp], #48
  40849c:	ret
  4084a0:	mov	x0, xzr
  4084a4:	ldp	x20, x19, [sp, #32]
  4084a8:	ldr	x21, [sp, #16]
  4084ac:	ldp	x29, x30, [sp], #48
  4084b0:	ret
  4084b4:	bl	401920 <abort@plt>
  4084b8:	stp	x29, x30, [sp, #-16]!
  4084bc:	ldr	x8, [x0, #32]
  4084c0:	mov	x29, sp
  4084c4:	cbz	x8, 4084e4 <__fxstatat@plt+0x69e4>
  4084c8:	ldp	x8, x9, [x0]
  4084cc:	cmp	x8, x9
  4084d0:	b.cs	4084f0 <__fxstatat@plt+0x69f0>  // b.hs, b.nlast
  4084d4:	ldr	x0, [x8], #16
  4084d8:	cbz	x0, 4084cc <__fxstatat@plt+0x69cc>
  4084dc:	ldp	x29, x30, [sp], #16
  4084e0:	ret
  4084e4:	mov	x0, xzr
  4084e8:	ldp	x29, x30, [sp], #16
  4084ec:	ret
  4084f0:	bl	401920 <abort@plt>
  4084f4:	stp	x29, x30, [sp, #-32]!
  4084f8:	stp	x20, x19, [sp, #16]
  4084fc:	ldr	x8, [x0, #16]
  408500:	ldr	x9, [x0, #48]
  408504:	mov	x19, x0
  408508:	mov	x20, x1
  40850c:	mov	x0, x1
  408510:	mov	x1, x8
  408514:	mov	x29, sp
  408518:	blr	x9
  40851c:	ldr	x8, [x19, #16]
  408520:	cmp	x0, x8
  408524:	b.cs	408588 <__fxstatat@plt+0x6a88>  // b.hs, b.nlast
  408528:	ldr	x8, [x19]
  40852c:	add	x9, x8, x0, lsl #4
  408530:	ldp	x10, x9, [x9]
  408534:	cmp	x10, x20
  408538:	b.eq	408544 <__fxstatat@plt+0x6a44>  // b.none
  40853c:	cbnz	x9, 408530 <__fxstatat@plt+0x6a30>
  408540:	b	408558 <__fxstatat@plt+0x6a58>
  408544:	cbz	x9, 408558 <__fxstatat@plt+0x6a58>
  408548:	ldr	x0, [x9]
  40854c:	ldp	x20, x19, [sp, #16]
  408550:	ldp	x29, x30, [sp], #32
  408554:	ret
  408558:	ldr	x9, [x19, #8]
  40855c:	add	x8, x8, x0, lsl #4
  408560:	add	x8, x8, #0x10
  408564:	cmp	x8, x9
  408568:	b.cs	408578 <__fxstatat@plt+0x6a78>  // b.hs, b.nlast
  40856c:	ldr	x0, [x8], #16
  408570:	cbz	x0, 408564 <__fxstatat@plt+0x6a64>
  408574:	b	40854c <__fxstatat@plt+0x6a4c>
  408578:	mov	x0, xzr
  40857c:	ldp	x20, x19, [sp, #16]
  408580:	ldp	x29, x30, [sp], #32
  408584:	ret
  408588:	bl	401920 <abort@plt>
  40858c:	ldp	x9, x10, [x0]
  408590:	cmp	x9, x10
  408594:	b.cs	408600 <__fxstatat@plt+0x6b00>  // b.hs, b.nlast
  408598:	mov	x11, xzr
  40859c:	ldr	x8, [x9]
  4085a0:	cbz	x8, 4085e4 <__fxstatat@plt+0x6ae4>
  4085a4:	cbz	x9, 4085e4 <__fxstatat@plt+0x6ae4>
  4085a8:	mov	x10, x9
  4085ac:	cmp	x11, x2
  4085b0:	b.cs	408608 <__fxstatat@plt+0x6b08>  // b.hs, b.nlast
  4085b4:	ldr	x8, [x10]
  4085b8:	str	x8, [x1, x11, lsl #3]
  4085bc:	ldr	x10, [x10, #8]
  4085c0:	add	x8, x11, #0x1
  4085c4:	mov	x11, x8
  4085c8:	cbnz	x10, 4085ac <__fxstatat@plt+0x6aac>
  4085cc:	ldr	x10, [x0, #8]
  4085d0:	add	x9, x9, #0x10
  4085d4:	cmp	x9, x10
  4085d8:	mov	x11, x8
  4085dc:	b.cc	40859c <__fxstatat@plt+0x6a9c>  // b.lo, b.ul, b.last
  4085e0:	b	4085f8 <__fxstatat@plt+0x6af8>
  4085e4:	mov	x8, x11
  4085e8:	add	x9, x9, #0x10
  4085ec:	cmp	x9, x10
  4085f0:	mov	x11, x8
  4085f4:	b.cc	40859c <__fxstatat@plt+0x6a9c>  // b.lo, b.ul, b.last
  4085f8:	mov	x0, x8
  4085fc:	ret
  408600:	mov	x0, xzr
  408604:	ret
  408608:	mov	x0, x11
  40860c:	ret
  408610:	stp	x29, x30, [sp, #-64]!
  408614:	stp	x24, x23, [sp, #16]
  408618:	stp	x22, x21, [sp, #32]
  40861c:	stp	x20, x19, [sp, #48]
  408620:	ldp	x23, x8, [x0]
  408624:	mov	x29, sp
  408628:	cmp	x23, x8
  40862c:	b.cs	408644 <__fxstatat@plt+0x6b44>  // b.hs, b.nlast
  408630:	mov	x19, x2
  408634:	mov	x20, x0
  408638:	mov	x21, x1
  40863c:	mov	x22, xzr
  408640:	b	40865c <__fxstatat@plt+0x6b5c>
  408644:	mov	x22, xzr
  408648:	b	408694 <__fxstatat@plt+0x6b94>
  40864c:	ldr	x8, [x20, #8]
  408650:	add	x23, x23, #0x10
  408654:	cmp	x23, x8
  408658:	b.cs	408694 <__fxstatat@plt+0x6b94>  // b.hs, b.nlast
  40865c:	ldr	x0, [x23]
  408660:	cbz	x0, 408650 <__fxstatat@plt+0x6b50>
  408664:	cbz	x23, 408650 <__fxstatat@plt+0x6b50>
  408668:	mov	x1, x19
  40866c:	blr	x21
  408670:	tbz	w0, #0, 408694 <__fxstatat@plt+0x6b94>
  408674:	mov	x24, x23
  408678:	ldr	x24, [x24, #8]
  40867c:	add	x22, x22, #0x1
  408680:	cbz	x24, 40864c <__fxstatat@plt+0x6b4c>
  408684:	ldr	x0, [x24]
  408688:	mov	x1, x19
  40868c:	blr	x21
  408690:	tbnz	w0, #0, 408678 <__fxstatat@plt+0x6b78>
  408694:	mov	x0, x22
  408698:	ldp	x20, x19, [sp, #48]
  40869c:	ldp	x22, x21, [sp, #32]
  4086a0:	ldp	x24, x23, [sp, #16]
  4086a4:	ldp	x29, x30, [sp], #64
  4086a8:	ret
  4086ac:	ldrb	w9, [x0]
  4086b0:	cbz	w9, 4086e0 <__fxstatat@plt+0x6be0>
  4086b4:	mov	x8, x0
  4086b8:	mov	x0, xzr
  4086bc:	add	x8, x8, #0x1
  4086c0:	lsl	x10, x0, #5
  4086c4:	sub	x10, x10, x0
  4086c8:	add	x10, x10, w9, uxtb
  4086cc:	ldrb	w9, [x8], #1
  4086d0:	udiv	x11, x10, x1
  4086d4:	msub	x0, x11, x1, x10
  4086d8:	cbnz	w9, 4086c0 <__fxstatat@plt+0x6bc0>
  4086dc:	ret
  4086e0:	mov	x0, xzr
  4086e4:	ret
  4086e8:	adrp	x8, 40b000 <__fxstatat@plt+0x9500>
  4086ec:	add	x8, x8, #0x21c
  4086f0:	ldr	w9, [x8, #16]
  4086f4:	ldr	q0, [x8]
  4086f8:	str	w9, [x0, #16]
  4086fc:	str	q0, [x0]
  408700:	ret
  408704:	stp	x29, x30, [sp, #-64]!
  408708:	adrp	x8, 408000 <__fxstatat@plt+0x6500>
  40870c:	add	x8, x8, #0x8ec
  408710:	cmp	x2, #0x0
  408714:	adrp	x9, 408000 <__fxstatat@plt+0x6500>
  408718:	stp	x24, x23, [sp, #16]
  40871c:	stp	x22, x21, [sp, #32]
  408720:	mov	x21, x0
  408724:	add	x9, x9, #0x8fc
  408728:	csel	x23, x8, x2, eq  // eq = none
  40872c:	cmp	x3, #0x0
  408730:	mov	w0, #0x50                  	// #80
  408734:	stp	x20, x19, [sp, #48]
  408738:	mov	x29, sp
  40873c:	mov	x19, x4
  408740:	mov	x22, x1
  408744:	csel	x24, x9, x3, eq  // eq = none
  408748:	bl	401810 <malloc@plt>
  40874c:	mov	x20, x0
  408750:	cbz	x0, 4088d4 <__fxstatat@plt+0x6dd4>
  408754:	adrp	x9, 40b000 <__fxstatat@plt+0x9500>
  408758:	add	x9, x9, #0x21c
  40875c:	cmp	x22, #0x0
  408760:	csel	x8, x9, x22, eq  // eq = none
  408764:	cmp	x8, x9
  408768:	str	x8, [x20, #40]
  40876c:	b.eq	4087f0 <__fxstatat@plt+0x6cf0>  // b.none
  408770:	ldr	s0, [x8, #8]
  408774:	mov	w9, #0xcccd                	// #52429
  408778:	movk	w9, #0x3dcc, lsl #16
  40877c:	fmov	s1, w9
  408780:	fcmp	s0, s1
  408784:	b.le	4088c8 <__fxstatat@plt+0x6dc8>
  408788:	mov	w9, #0x6666                	// #26214
  40878c:	movk	w9, #0x3f66, lsl #16
  408790:	fmov	s1, w9
  408794:	fcmp	s0, s1
  408798:	b.pl	4088c8 <__fxstatat@plt+0x6dc8>  // b.nfrst
  40879c:	ldr	s1, [x8, #12]
  4087a0:	mov	w9, #0xcccd                	// #52429
  4087a4:	movk	w9, #0x3f8c, lsl #16
  4087a8:	fmov	s2, w9
  4087ac:	fcmp	s1, s2
  4087b0:	b.le	4088c8 <__fxstatat@plt+0x6dc8>
  4087b4:	ldr	s1, [x8]
  4087b8:	fcmp	s1, #0.0
  4087bc:	b.lt	4088c8 <__fxstatat@plt+0x6dc8>  // b.tstop
  4087c0:	mov	w9, #0xcccd                	// #52429
  4087c4:	movk	w9, #0x3dcc, lsl #16
  4087c8:	fmov	s2, w9
  4087cc:	fadd	s1, s1, s2
  4087d0:	fcmp	s1, s0
  4087d4:	b.pl	4088c8 <__fxstatat@plt+0x6dc8>  // b.nfrst
  4087d8:	ldr	s0, [x8, #4]
  4087dc:	fmov	s2, #1.000000000000000000e+00
  4087e0:	fcmp	s0, s2
  4087e4:	b.hi	4088c8 <__fxstatat@plt+0x6dc8>  // b.pmore
  4087e8:	fcmp	s1, s0
  4087ec:	b.pl	4088c8 <__fxstatat@plt+0x6dc8>  // b.nfrst
  4087f0:	ldrb	w9, [x8, #16]
  4087f4:	cbnz	w9, 408818 <__fxstatat@plt+0x6d18>
  4087f8:	ldr	s0, [x8, #8]
  4087fc:	ucvtf	s1, x21
  408800:	mov	w8, #0x5f800000            	// #1602224128
  408804:	fdiv	s0, s1, s0
  408808:	fmov	s1, w8
  40880c:	fcmp	s0, s1
  408810:	b.ge	4088c8 <__fxstatat@plt+0x6dc8>  // b.tcont
  408814:	fcvtzu	x21, s0
  408818:	cmp	x21, #0xa
  40881c:	mov	w8, #0xa                   	// #10
  408820:	csel	x8, x21, x8, hi  // hi = pmore
  408824:	orr	x21, x8, #0x1
  408828:	cmn	x21, #0x1
  40882c:	b.eq	4088c8 <__fxstatat@plt+0x6dc8>  // b.none
  408830:	cmp	x21, #0xa
  408834:	b.cc	40886c <__fxstatat@plt+0x6d6c>  // b.lo, b.ul, b.last
  408838:	mov	w9, #0xc                   	// #12
  40883c:	mov	w10, #0x9                   	// #9
  408840:	mov	w8, #0x3                   	// #3
  408844:	udiv	x11, x21, x8
  408848:	msub	x11, x11, x8, x21
  40884c:	cbz	x11, 408870 <__fxstatat@plt+0x6d70>
  408850:	add	x10, x10, x9
  408854:	add	x10, x10, #0x4
  408858:	add	x8, x8, #0x2
  40885c:	cmp	x10, x21
  408860:	add	x9, x9, #0x8
  408864:	b.cc	408844 <__fxstatat@plt+0x6d44>  // b.lo, b.ul, b.last
  408868:	b	408870 <__fxstatat@plt+0x6d70>
  40886c:	mov	w8, #0x3                   	// #3
  408870:	udiv	x9, x21, x8
  408874:	msub	x8, x9, x8, x21
  408878:	cbnz	x8, 40888c <__fxstatat@plt+0x6d8c>
  40887c:	add	x21, x21, #0x2
  408880:	cmn	x21, #0x1
  408884:	b.ne	408830 <__fxstatat@plt+0x6d30>  // b.any
  408888:	b	4088c8 <__fxstatat@plt+0x6dc8>
  40888c:	lsr	x8, x21, #60
  408890:	cbnz	x8, 4088c8 <__fxstatat@plt+0x6dc8>
  408894:	str	x21, [x20, #16]
  408898:	cbz	x21, 4088c8 <__fxstatat@plt+0x6dc8>
  40889c:	mov	w1, #0x10                  	// #16
  4088a0:	mov	x0, x21
  4088a4:	bl	405d34 <__fxstatat@plt+0x4234>
  4088a8:	str	x0, [x20]
  4088ac:	cbz	x0, 4088c8 <__fxstatat@plt+0x6dc8>
  4088b0:	add	x8, x0, x21, lsl #4
  4088b4:	stp	xzr, xzr, [x20, #24]
  4088b8:	stp	x23, x24, [x20, #48]
  4088bc:	str	x8, [x20, #8]
  4088c0:	stp	x19, xzr, [x20, #64]
  4088c4:	b	4088d4 <__fxstatat@plt+0x6dd4>
  4088c8:	mov	x0, x20
  4088cc:	bl	4019b0 <free@plt>
  4088d0:	mov	x20, xzr
  4088d4:	mov	x0, x20
  4088d8:	ldp	x20, x19, [sp, #48]
  4088dc:	ldp	x22, x21, [sp, #32]
  4088e0:	ldp	x24, x23, [sp, #16]
  4088e4:	ldp	x29, x30, [sp], #64
  4088e8:	ret
  4088ec:	ror	x8, x0, #3
  4088f0:	udiv	x9, x8, x1
  4088f4:	msub	x0, x9, x1, x8
  4088f8:	ret
  4088fc:	cmp	x0, x1
  408900:	cset	w0, eq  // eq = none
  408904:	ret
  408908:	stp	x29, x30, [sp, #-48]!
  40890c:	str	x21, [sp, #16]
  408910:	stp	x20, x19, [sp, #32]
  408914:	ldp	x20, x8, [x0]
  408918:	mov	x19, x0
  40891c:	mov	x29, sp
  408920:	b	408930 <__fxstatat@plt+0x6e30>
  408924:	stp	xzr, xzr, [x20]
  408928:	ldr	x8, [x19, #8]
  40892c:	add	x20, x20, #0x10
  408930:	cmp	x20, x8
  408934:	b.cs	40899c <__fxstatat@plt+0x6e9c>  // b.hs, b.nlast
  408938:	ldr	x9, [x20]
  40893c:	cbz	x9, 40892c <__fxstatat@plt+0x6e2c>
  408940:	ldr	x8, [x19, #64]
  408944:	ldr	x21, [x20, #8]
  408948:	cmp	x8, #0x0
  40894c:	cset	w9, ne  // ne = any
  408950:	cbnz	x21, 408988 <__fxstatat@plt+0x6e88>
  408954:	cbz	w9, 408924 <__fxstatat@plt+0x6e24>
  408958:	ldr	x0, [x20]
  40895c:	blr	x8
  408960:	b	408924 <__fxstatat@plt+0x6e24>
  408964:	str	xzr, [x21]
  408968:	ldr	x9, [x19, #72]
  40896c:	ldr	x10, [x21, #8]
  408970:	cmp	x8, #0x0
  408974:	str	x9, [x21, #8]
  408978:	str	x21, [x19, #72]
  40897c:	cset	w9, ne  // ne = any
  408980:	mov	x21, x10
  408984:	cbz	x10, 408954 <__fxstatat@plt+0x6e54>
  408988:	tbz	w9, #0, 408964 <__fxstatat@plt+0x6e64>
  40898c:	ldr	x0, [x21]
  408990:	blr	x8
  408994:	ldr	x8, [x19, #64]
  408998:	b	408964 <__fxstatat@plt+0x6e64>
  40899c:	stp	xzr, xzr, [x19, #24]
  4089a0:	ldp	x20, x19, [sp, #32]
  4089a4:	ldr	x21, [sp, #16]
  4089a8:	ldp	x29, x30, [sp], #48
  4089ac:	ret
  4089b0:	stp	x29, x30, [sp, #-48]!
  4089b4:	stp	x20, x19, [sp, #32]
  4089b8:	ldr	x8, [x0, #64]
  4089bc:	mov	x19, x0
  4089c0:	str	x21, [sp, #16]
  4089c4:	mov	x29, sp
  4089c8:	cbz	x8, 408a20 <__fxstatat@plt+0x6f20>
  4089cc:	ldr	x8, [x19, #32]
  4089d0:	cbz	x8, 408a20 <__fxstatat@plt+0x6f20>
  4089d4:	ldp	x20, x8, [x19]
  4089d8:	b	4089e4 <__fxstatat@plt+0x6ee4>
  4089dc:	ldr	x8, [x19, #8]
  4089e0:	add	x20, x20, #0x10
  4089e4:	cmp	x20, x8
  4089e8:	b.cs	408a20 <__fxstatat@plt+0x6f20>  // b.hs, b.nlast
  4089ec:	ldr	x0, [x20]
  4089f0:	cbz	x0, 4089e0 <__fxstatat@plt+0x6ee0>
  4089f4:	cbz	x20, 4089e0 <__fxstatat@plt+0x6ee0>
  4089f8:	ldr	x8, [x19, #64]
  4089fc:	blr	x8
  408a00:	ldr	x21, [x20, #8]
  408a04:	cbz	x21, 4089dc <__fxstatat@plt+0x6edc>
  408a08:	ldr	x0, [x21]
  408a0c:	ldr	x8, [x19, #64]
  408a10:	blr	x8
  408a14:	ldr	x21, [x21, #8]
  408a18:	cbnz	x21, 408a08 <__fxstatat@plt+0x6f08>
  408a1c:	b	4089dc <__fxstatat@plt+0x6edc>
  408a20:	ldp	x20, x8, [x19]
  408a24:	b	408a2c <__fxstatat@plt+0x6f2c>
  408a28:	add	x20, x20, #0x10
  408a2c:	cmp	x20, x8
  408a30:	b.cs	408a54 <__fxstatat@plt+0x6f54>  // b.hs, b.nlast
  408a34:	ldr	x0, [x20, #8]
  408a38:	cbz	x0, 408a28 <__fxstatat@plt+0x6f28>
  408a3c:	ldr	x21, [x0, #8]
  408a40:	bl	4019b0 <free@plt>
  408a44:	mov	x0, x21
  408a48:	cbnz	x21, 408a3c <__fxstatat@plt+0x6f3c>
  408a4c:	ldr	x8, [x19, #8]
  408a50:	b	408a28 <__fxstatat@plt+0x6f28>
  408a54:	ldr	x0, [x19, #72]
  408a58:	cbz	x0, 408a6c <__fxstatat@plt+0x6f6c>
  408a5c:	ldr	x20, [x0, #8]
  408a60:	bl	4019b0 <free@plt>
  408a64:	mov	x0, x20
  408a68:	cbnz	x20, 408a5c <__fxstatat@plt+0x6f5c>
  408a6c:	ldr	x0, [x19]
  408a70:	bl	4019b0 <free@plt>
  408a74:	mov	x0, x19
  408a78:	ldp	x20, x19, [sp, #32]
  408a7c:	ldr	x21, [sp, #16]
  408a80:	ldp	x29, x30, [sp], #48
  408a84:	b	4019b0 <free@plt>
  408a88:	sub	sp, sp, #0x90
  408a8c:	stp	x29, x30, [sp, #80]
  408a90:	stp	x24, x23, [sp, #96]
  408a94:	stp	x22, x21, [sp, #112]
  408a98:	stp	x20, x19, [sp, #128]
  408a9c:	ldr	x8, [x0, #40]
  408aa0:	mov	x19, x0
  408aa4:	add	x29, sp, #0x50
  408aa8:	ldrb	w9, [x8, #16]
  408aac:	cbnz	w9, 408ad0 <__fxstatat@plt+0x6fd0>
  408ab0:	ldr	s0, [x8, #8]
  408ab4:	ucvtf	s1, x1
  408ab8:	mov	w8, #0x5f800000            	// #1602224128
  408abc:	fdiv	s0, s1, s0
  408ac0:	fmov	s1, w8
  408ac4:	fcmp	s0, s1
  408ac8:	b.ge	408b54 <__fxstatat@plt+0x7054>  // b.tcont
  408acc:	fcvtzu	x1, s0
  408ad0:	cmp	x1, #0xa
  408ad4:	mov	w8, #0xa                   	// #10
  408ad8:	csel	x8, x1, x8, hi  // hi = pmore
  408adc:	orr	x20, x8, #0x1
  408ae0:	cmn	x20, #0x1
  408ae4:	b.eq	408b54 <__fxstatat@plt+0x7054>  // b.none
  408ae8:	cmp	x20, #0xa
  408aec:	b.cc	408b24 <__fxstatat@plt+0x7024>  // b.lo, b.ul, b.last
  408af0:	mov	w9, #0xc                   	// #12
  408af4:	mov	w10, #0x9                   	// #9
  408af8:	mov	w8, #0x3                   	// #3
  408afc:	udiv	x11, x20, x8
  408b00:	msub	x11, x11, x8, x20
  408b04:	cbz	x11, 408b28 <__fxstatat@plt+0x7028>
  408b08:	add	x10, x10, x9
  408b0c:	add	x10, x10, #0x4
  408b10:	add	x8, x8, #0x2
  408b14:	cmp	x10, x20
  408b18:	add	x9, x9, #0x8
  408b1c:	b.cc	408afc <__fxstatat@plt+0x6ffc>  // b.lo, b.ul, b.last
  408b20:	b	408b28 <__fxstatat@plt+0x7028>
  408b24:	mov	w8, #0x3                   	// #3
  408b28:	udiv	x9, x20, x8
  408b2c:	msub	x8, x9, x8, x20
  408b30:	cbnz	x8, 408b44 <__fxstatat@plt+0x7044>
  408b34:	add	x20, x20, #0x2
  408b38:	cmn	x20, #0x1
  408b3c:	b.ne	408ae8 <__fxstatat@plt+0x6fe8>  // b.any
  408b40:	b	408b54 <__fxstatat@plt+0x7054>
  408b44:	sub	x8, x20, #0x1
  408b48:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  408b4c:	cmp	x8, x9
  408b50:	b.ls	408b70 <__fxstatat@plt+0x7070>  // b.plast
  408b54:	mov	w0, wzr
  408b58:	ldp	x20, x19, [sp, #128]
  408b5c:	ldp	x22, x21, [sp, #112]
  408b60:	ldp	x24, x23, [sp, #96]
  408b64:	ldp	x29, x30, [sp, #80]
  408b68:	add	sp, sp, #0x90
  408b6c:	ret
  408b70:	ldr	x8, [x19, #16]
  408b74:	cmp	x20, x8
  408b78:	b.ne	408b84 <__fxstatat@plt+0x7084>  // b.any
  408b7c:	mov	w0, #0x1                   	// #1
  408b80:	b	408b58 <__fxstatat@plt+0x7058>
  408b84:	mov	w1, #0x10                  	// #16
  408b88:	mov	x0, x20
  408b8c:	bl	405d34 <__fxstatat@plt+0x4234>
  408b90:	str	x0, [sp]
  408b94:	cbz	x0, 408b58 <__fxstatat@plt+0x7058>
  408b98:	add	x8, x0, x20, lsl #4
  408b9c:	stp	x8, x20, [sp, #8]
  408ba0:	stp	xzr, xzr, [sp, #24]
  408ba4:	ldur	q0, [x19, #40]
  408ba8:	mov	x21, x19
  408bac:	mov	x0, sp
  408bb0:	mov	x1, x19
  408bb4:	stur	q0, [sp, #40]
  408bb8:	ldur	q0, [x19, #56]
  408bbc:	mov	w2, wzr
  408bc0:	stur	q0, [sp, #56]
  408bc4:	ldr	x8, [x21, #72]!
  408bc8:	str	x8, [sp, #72]
  408bcc:	bl	408cbc <__fxstatat@plt+0x71bc>
  408bd0:	tbz	w0, #0, 408bfc <__fxstatat@plt+0x70fc>
  408bd4:	ldr	x0, [x19]
  408bd8:	bl	4019b0 <free@plt>
  408bdc:	ldr	q0, [sp]
  408be0:	mov	w0, #0x1                   	// #1
  408be4:	str	q0, [x19]
  408be8:	ldr	q0, [sp, #16]
  408bec:	str	q0, [x19, #16]
  408bf0:	ldr	x8, [sp, #72]
  408bf4:	str	x8, [x19, #72]
  408bf8:	b	408b58 <__fxstatat@plt+0x7058>
  408bfc:	ldr	x8, [sp, #72]
  408c00:	str	x8, [x21]
  408c04:	ldp	x22, x23, [sp]
  408c08:	b	408c14 <__fxstatat@plt+0x7114>
  408c0c:	str	xzr, [x22, #8]
  408c10:	add	x22, x22, #0x10
  408c14:	cmp	x22, x23
  408c18:	b.cs	408c98 <__fxstatat@plt+0x7198>  // b.hs, b.nlast
  408c1c:	ldr	x8, [x22]
  408c20:	cbz	x8, 408c10 <__fxstatat@plt+0x7110>
  408c24:	ldr	x24, [x22, #8]
  408c28:	cbz	x24, 408c0c <__fxstatat@plt+0x710c>
  408c2c:	ldr	x1, [x19, #16]
  408c30:	b	408c60 <__fxstatat@plt+0x7160>
  408c34:	str	x20, [x9]
  408c38:	ldr	x9, [x19, #24]
  408c3c:	add	x9, x9, #0x1
  408c40:	str	x9, [x19, #24]
  408c44:	mov	x9, x21
  408c48:	str	xzr, [x24]
  408c4c:	ldr	x10, [x9]
  408c50:	str	x10, [x24, #8]
  408c54:	str	x24, [x9]
  408c58:	mov	x24, x8
  408c5c:	cbz	x8, 408c0c <__fxstatat@plt+0x710c>
  408c60:	ldr	x20, [x24]
  408c64:	ldr	x8, [x19, #48]
  408c68:	mov	x0, x20
  408c6c:	blr	x8
  408c70:	ldr	x1, [x19, #16]
  408c74:	cmp	x0, x1
  408c78:	b.cs	408cb8 <__fxstatat@plt+0x71b8>  // b.hs, b.nlast
  408c7c:	ldr	x8, [x19]
  408c80:	add	x9, x8, x0, lsl #4
  408c84:	ldr	x10, [x9]
  408c88:	ldr	x8, [x24, #8]
  408c8c:	cbz	x10, 408c34 <__fxstatat@plt+0x7134>
  408c90:	add	x9, x9, #0x8
  408c94:	b	408c4c <__fxstatat@plt+0x714c>
  408c98:	mov	x1, sp
  408c9c:	mov	x0, x19
  408ca0:	mov	w2, wzr
  408ca4:	bl	408cbc <__fxstatat@plt+0x71bc>
  408ca8:	tbz	w0, #0, 408cb8 <__fxstatat@plt+0x71b8>
  408cac:	ldr	x0, [sp]
  408cb0:	bl	4019b0 <free@plt>
  408cb4:	b	408b54 <__fxstatat@plt+0x7054>
  408cb8:	bl	401920 <abort@plt>
  408cbc:	stp	x29, x30, [sp, #-80]!
  408cc0:	str	x25, [sp, #16]
  408cc4:	stp	x24, x23, [sp, #32]
  408cc8:	stp	x22, x21, [sp, #48]
  408ccc:	stp	x20, x19, [sp, #64]
  408cd0:	ldp	x23, x8, [x1]
  408cd4:	mov	x29, sp
  408cd8:	cmp	x23, x8
  408cdc:	b.cs	408e9c <__fxstatat@plt+0x739c>  // b.hs, b.nlast
  408ce0:	mov	x19, x1
  408ce4:	mov	x20, x0
  408ce8:	add	x24, x0, #0x48
  408cec:	tbz	w2, #0, 408db4 <__fxstatat@plt+0x72b4>
  408cf0:	b	408d08 <__fxstatat@plt+0x7208>
  408cf4:	ldr	x8, [x19, #8]
  408cf8:	str	xzr, [x23, #8]
  408cfc:	add	x23, x23, #0x10
  408d00:	cmp	x23, x8
  408d04:	b.cs	408e9c <__fxstatat@plt+0x739c>  // b.hs, b.nlast
  408d08:	ldr	x9, [x23]
  408d0c:	cbz	x9, 408cfc <__fxstatat@plt+0x71fc>
  408d10:	ldr	x22, [x23, #8]
  408d14:	cbz	x22, 408cf8 <__fxstatat@plt+0x71f8>
  408d18:	ldr	x1, [x20, #16]
  408d1c:	b	408d4c <__fxstatat@plt+0x724c>
  408d20:	str	x21, [x9]
  408d24:	ldr	x9, [x20, #24]
  408d28:	add	x9, x9, #0x1
  408d2c:	str	x9, [x20, #24]
  408d30:	mov	x9, x24
  408d34:	str	xzr, [x22]
  408d38:	ldr	x10, [x9]
  408d3c:	str	x10, [x22, #8]
  408d40:	str	x22, [x9]
  408d44:	mov	x22, x8
  408d48:	cbz	x8, 408cf4 <__fxstatat@plt+0x71f4>
  408d4c:	ldr	x21, [x22]
  408d50:	ldr	x8, [x20, #48]
  408d54:	mov	x0, x21
  408d58:	blr	x8
  408d5c:	ldr	x1, [x20, #16]
  408d60:	cmp	x0, x1
  408d64:	b.cs	408eb8 <__fxstatat@plt+0x73b8>  // b.hs, b.nlast
  408d68:	ldr	x8, [x20]
  408d6c:	add	x9, x8, x0, lsl #4
  408d70:	ldr	x10, [x9]
  408d74:	ldr	x8, [x22, #8]
  408d78:	cbz	x10, 408d20 <__fxstatat@plt+0x7220>
  408d7c:	add	x9, x9, #0x8
  408d80:	b	408d38 <__fxstatat@plt+0x7238>
  408d84:	str	x21, [x8]
  408d88:	ldr	x8, [x20, #24]
  408d8c:	add	x8, x8, #0x1
  408d90:	str	x8, [x20, #24]
  408d94:	str	xzr, [x23]
  408d98:	ldr	x9, [x19, #24]
  408d9c:	ldr	x8, [x19, #8]
  408da0:	sub	x9, x9, #0x1
  408da4:	str	x9, [x19, #24]
  408da8:	add	x23, x23, #0x10
  408dac:	cmp	x23, x8
  408db0:	b.cs	408e9c <__fxstatat@plt+0x739c>  // b.hs, b.nlast
  408db4:	ldr	x21, [x23]
  408db8:	cbz	x21, 408da8 <__fxstatat@plt+0x72a8>
  408dbc:	ldr	x22, [x23, #8]
  408dc0:	ldr	x1, [x20, #16]
  408dc4:	cbnz	x22, 408de4 <__fxstatat@plt+0x72e4>
  408dc8:	b	408e34 <__fxstatat@plt+0x7334>
  408dcc:	add	x9, x9, #0x8
  408dd0:	ldr	x10, [x9]
  408dd4:	str	x10, [x22, #8]
  408dd8:	str	x22, [x9]
  408ddc:	mov	x22, x8
  408de0:	cbz	x8, 408e30 <__fxstatat@plt+0x7330>
  408de4:	ldr	x21, [x22]
  408de8:	ldr	x8, [x20, #48]
  408dec:	mov	x0, x21
  408df0:	blr	x8
  408df4:	ldr	x1, [x20, #16]
  408df8:	cmp	x0, x1
  408dfc:	b.cs	408eb8 <__fxstatat@plt+0x73b8>  // b.hs, b.nlast
  408e00:	ldr	x8, [x20]
  408e04:	add	x9, x8, x0, lsl #4
  408e08:	ldr	x10, [x9]
  408e0c:	ldr	x8, [x22, #8]
  408e10:	cbnz	x10, 408dcc <__fxstatat@plt+0x72cc>
  408e14:	str	x21, [x9]
  408e18:	ldr	x9, [x20, #24]
  408e1c:	add	x9, x9, #0x1
  408e20:	str	x9, [x20, #24]
  408e24:	mov	x9, x24
  408e28:	str	xzr, [x22]
  408e2c:	b	408dd0 <__fxstatat@plt+0x72d0>
  408e30:	ldr	x21, [x23]
  408e34:	str	xzr, [x23, #8]
  408e38:	ldr	x8, [x20, #48]
  408e3c:	mov	x0, x21
  408e40:	blr	x8
  408e44:	ldr	x8, [x20, #16]
  408e48:	cmp	x0, x8
  408e4c:	b.cs	408eb8 <__fxstatat@plt+0x73b8>  // b.hs, b.nlast
  408e50:	ldr	x25, [x20]
  408e54:	mov	x22, x0
  408e58:	add	x8, x25, x0, lsl #4
  408e5c:	ldr	x9, [x8]
  408e60:	cbz	x9, 408d84 <__fxstatat@plt+0x7284>
  408e64:	ldr	x0, [x24]
  408e68:	cbz	x0, 408e78 <__fxstatat@plt+0x7378>
  408e6c:	ldr	x8, [x0, #8]
  408e70:	str	x8, [x24]
  408e74:	b	408e84 <__fxstatat@plt+0x7384>
  408e78:	mov	w0, #0x10                  	// #16
  408e7c:	bl	401810 <malloc@plt>
  408e80:	cbz	x0, 408ea0 <__fxstatat@plt+0x73a0>
  408e84:	str	x21, [x0]
  408e88:	add	x8, x25, x22, lsl #4
  408e8c:	ldr	x9, [x8, #8]
  408e90:	str	x9, [x0, #8]
  408e94:	str	x0, [x8, #8]
  408e98:	b	408d94 <__fxstatat@plt+0x7294>
  408e9c:	mov	w0, #0x1                   	// #1
  408ea0:	ldp	x20, x19, [sp, #64]
  408ea4:	ldp	x22, x21, [sp, #48]
  408ea8:	ldp	x24, x23, [sp, #32]
  408eac:	ldr	x25, [sp, #16]
  408eb0:	ldp	x29, x30, [sp], #80
  408eb4:	ret
  408eb8:	bl	401920 <abort@plt>
  408ebc:	stp	x29, x30, [sp, #-80]!
  408ec0:	str	x25, [sp, #16]
  408ec4:	stp	x24, x23, [sp, #32]
  408ec8:	stp	x22, x21, [sp, #48]
  408ecc:	stp	x20, x19, [sp, #64]
  408ed0:	mov	x29, sp
  408ed4:	cbz	x1, 4091a0 <__fxstatat@plt+0x76a0>
  408ed8:	mov	x20, x1
  408edc:	ldr	x8, [x0, #48]
  408ee0:	ldr	x1, [x0, #16]
  408ee4:	mov	x19, x0
  408ee8:	mov	x0, x20
  408eec:	mov	x21, x2
  408ef0:	blr	x8
  408ef4:	ldr	x8, [x19, #16]
  408ef8:	cmp	x0, x8
  408efc:	b.cs	4091a0 <__fxstatat@plt+0x76a0>  // b.hs, b.nlast
  408f00:	ldr	x25, [x19]
  408f04:	mov	x22, x0
  408f08:	add	x23, x25, x0, lsl #4
  408f0c:	ldr	x1, [x23]
  408f10:	cbz	x1, 408f38 <__fxstatat@plt+0x7438>
  408f14:	cmp	x1, x20
  408f18:	b.eq	4090ac <__fxstatat@plt+0x75ac>  // b.none
  408f1c:	ldr	x8, [x19, #56]
  408f20:	mov	x0, x20
  408f24:	blr	x8
  408f28:	mov	x24, x23
  408f2c:	tbz	w0, #0, 4090c0 <__fxstatat@plt+0x75c0>
  408f30:	ldr	x8, [x24]
  408f34:	cbnz	x8, 4090b0 <__fxstatat@plt+0x75b0>
  408f38:	ldr	x8, [x19, #40]
  408f3c:	ldp	x10, x9, [x19, #16]
  408f40:	ldr	s1, [x8, #8]
  408f44:	ucvtf	s0, x10
  408f48:	ucvtf	s2, x9
  408f4c:	fmul	s3, s1, s0
  408f50:	fcmp	s3, s2
  408f54:	b.pl	409090 <__fxstatat@plt+0x7590>  // b.nfrst
  408f58:	adrp	x9, 40b000 <__fxstatat@plt+0x9500>
  408f5c:	add	x9, x9, #0x21c
  408f60:	cmp	x8, x9
  408f64:	b.eq	408ff4 <__fxstatat@plt+0x74f4>  // b.none
  408f68:	mov	w10, #0xcccd                	// #52429
  408f6c:	movk	w10, #0x3dcc, lsl #16
  408f70:	fmov	s3, w10
  408f74:	fcmp	s1, s3
  408f78:	b.le	408fe4 <__fxstatat@plt+0x74e4>
  408f7c:	mov	w10, #0x6666                	// #26214
  408f80:	movk	w10, #0x3f66, lsl #16
  408f84:	fmov	s3, w10
  408f88:	fcmp	s1, s3
  408f8c:	b.pl	408fe4 <__fxstatat@plt+0x74e4>  // b.nfrst
  408f90:	ldr	s3, [x8, #12]
  408f94:	mov	w10, #0xcccd                	// #52429
  408f98:	movk	w10, #0x3f8c, lsl #16
  408f9c:	fmov	s4, w10
  408fa0:	fcmp	s3, s4
  408fa4:	b.le	408fe4 <__fxstatat@plt+0x74e4>
  408fa8:	ldr	s3, [x8]
  408fac:	fcmp	s3, #0.0
  408fb0:	b.lt	408fe4 <__fxstatat@plt+0x74e4>  // b.tstop
  408fb4:	mov	w10, #0xcccd                	// #52429
  408fb8:	movk	w10, #0x3dcc, lsl #16
  408fbc:	fmov	s4, w10
  408fc0:	fadd	s3, s3, s4
  408fc4:	fcmp	s3, s1
  408fc8:	b.pl	408fe4 <__fxstatat@plt+0x74e4>  // b.nfrst
  408fcc:	ldr	s4, [x8, #4]
  408fd0:	fmov	s5, #1.000000000000000000e+00
  408fd4:	fcmp	s4, s5
  408fd8:	b.hi	408fe4 <__fxstatat@plt+0x74e4>  // b.pmore
  408fdc:	fcmp	s3, s4
  408fe0:	b.mi	408ff8 <__fxstatat@plt+0x74f8>  // b.first
  408fe4:	mov	w8, #0xcccd                	// #52429
  408fe8:	movk	w8, #0x3f4c, lsl #16
  408fec:	fmov	s1, w8
  408ff0:	str	x9, [x19, #40]
  408ff4:	mov	x8, x9
  408ff8:	fmul	s3, s1, s0
  408ffc:	fcmp	s3, s2
  409000:	b.pl	409090 <__fxstatat@plt+0x7590>  // b.nfrst
  409004:	ldr	s2, [x8, #12]
  409008:	ldrb	w8, [x8, #16]
  40900c:	fmul	s0, s2, s0
  409010:	cmp	w8, #0x0
  409014:	fmul	s1, s1, s0
  409018:	mov	w8, #0x5f800000            	// #1602224128
  40901c:	fcsel	s0, s1, s0, eq  // eq = none
  409020:	fmov	s1, w8
  409024:	fcmp	s0, s1
  409028:	b.ge	40913c <__fxstatat@plt+0x763c>  // b.tcont
  40902c:	fcvtzu	x1, s0
  409030:	mov	x0, x19
  409034:	bl	408a88 <__fxstatat@plt+0x6f88>
  409038:	tbz	w0, #0, 40913c <__fxstatat@plt+0x763c>
  40903c:	ldr	x8, [x19, #48]
  409040:	ldr	x1, [x19, #16]
  409044:	mov	x0, x20
  409048:	blr	x8
  40904c:	ldr	x8, [x19, #16]
  409050:	cmp	x0, x8
  409054:	b.cs	4091a0 <__fxstatat@plt+0x76a0>  // b.hs, b.nlast
  409058:	ldr	x22, [x19]
  40905c:	mov	x21, x0
  409060:	add	x23, x22, x0, lsl #4
  409064:	ldr	x1, [x23]
  409068:	cbz	x1, 409090 <__fxstatat@plt+0x7590>
  40906c:	cmp	x1, x20
  409070:	mov	x8, x20
  409074:	b.eq	40908c <__fxstatat@plt+0x758c>  // b.none
  409078:	ldr	x8, [x19, #56]
  40907c:	mov	x0, x20
  409080:	blr	x8
  409084:	tbz	w0, #0, 409164 <__fxstatat@plt+0x7664>
  409088:	ldr	x8, [x23]
  40908c:	cbnz	x8, 4091a0 <__fxstatat@plt+0x76a0>
  409090:	ldr	x8, [x23]
  409094:	cbz	x8, 4090f0 <__fxstatat@plt+0x75f0>
  409098:	ldr	x0, [x19, #72]
  40909c:	cbz	x0, 40910c <__fxstatat@plt+0x760c>
  4090a0:	ldr	x8, [x0, #8]
  4090a4:	str	x8, [x19, #72]
  4090a8:	b	409118 <__fxstatat@plt+0x7618>
  4090ac:	mov	x8, x20
  4090b0:	mov	w0, wzr
  4090b4:	cbz	x21, 409140 <__fxstatat@plt+0x7640>
  4090b8:	str	x8, [x21]
  4090bc:	b	409140 <__fxstatat@plt+0x7640>
  4090c0:	add	x24, x25, x22, lsl #4
  4090c4:	ldr	x8, [x24, #8]!
  4090c8:	cbz	x8, 408f38 <__fxstatat@plt+0x7438>
  4090cc:	ldr	x1, [x8]
  4090d0:	cmp	x1, x20
  4090d4:	b.eq	409158 <__fxstatat@plt+0x7658>  // b.none
  4090d8:	ldr	x8, [x19, #56]
  4090dc:	mov	x0, x20
  4090e0:	blr	x8
  4090e4:	ldr	x24, [x24]
  4090e8:	tbz	w0, #0, 4090c4 <__fxstatat@plt+0x75c4>
  4090ec:	b	408f30 <__fxstatat@plt+0x7430>
  4090f0:	str	x20, [x23]
  4090f4:	ldur	q0, [x19, #24]
  4090f8:	mov	w0, #0x1                   	// #1
  4090fc:	dup	v1.2d, x0
  409100:	add	v0.2d, v0.2d, v1.2d
  409104:	stur	q0, [x19, #24]
  409108:	b	409140 <__fxstatat@plt+0x7640>
  40910c:	mov	w0, #0x10                  	// #16
  409110:	bl	401810 <malloc@plt>
  409114:	cbz	x0, 40913c <__fxstatat@plt+0x763c>
  409118:	str	x20, [x0]
  40911c:	ldr	x8, [x23, #8]
  409120:	str	x8, [x0, #8]
  409124:	str	x0, [x23, #8]
  409128:	ldr	x8, [x19, #32]
  40912c:	mov	w0, #0x1                   	// #1
  409130:	add	x8, x8, #0x1
  409134:	str	x8, [x19, #32]
  409138:	b	409140 <__fxstatat@plt+0x7640>
  40913c:	mov	w0, #0xffffffff            	// #-1
  409140:	ldp	x20, x19, [sp, #64]
  409144:	ldp	x22, x21, [sp, #48]
  409148:	ldp	x24, x23, [sp, #32]
  40914c:	ldr	x25, [sp, #16]
  409150:	ldp	x29, x30, [sp], #80
  409154:	ret
  409158:	mov	x8, x20
  40915c:	cbnz	x8, 4090b0 <__fxstatat@plt+0x75b0>
  409160:	b	408f38 <__fxstatat@plt+0x7438>
  409164:	add	x21, x22, x21, lsl #4
  409168:	ldr	x8, [x21, #8]!
  40916c:	cbz	x8, 409090 <__fxstatat@plt+0x7590>
  409170:	ldr	x1, [x8]
  409174:	cmp	x1, x20
  409178:	b.eq	409198 <__fxstatat@plt+0x7698>  // b.none
  40917c:	ldr	x8, [x19, #56]
  409180:	mov	x0, x20
  409184:	blr	x8
  409188:	ldr	x21, [x21]
  40918c:	tbz	w0, #0, 409168 <__fxstatat@plt+0x7668>
  409190:	ldr	x8, [x21]
  409194:	b	40908c <__fxstatat@plt+0x758c>
  409198:	mov	x8, x20
  40919c:	b	40908c <__fxstatat@plt+0x758c>
  4091a0:	bl	401920 <abort@plt>
  4091a4:	stp	x29, x30, [sp, #-32]!
  4091a8:	mov	x29, sp
  4091ac:	add	x2, x29, #0x18
  4091b0:	str	x19, [sp, #16]
  4091b4:	mov	x19, x1
  4091b8:	bl	408ebc <__fxstatat@plt+0x73bc>
  4091bc:	ldr	x8, [x29, #24]
  4091c0:	cmp	w0, #0x0
  4091c4:	csel	x8, x8, x19, eq  // eq = none
  4091c8:	ldr	x19, [sp, #16]
  4091cc:	cmn	w0, #0x1
  4091d0:	csel	x0, xzr, x8, eq  // eq = none
  4091d4:	ldp	x29, x30, [sp], #32
  4091d8:	ret
  4091dc:	stp	x29, x30, [sp, #-64]!
  4091e0:	stp	x22, x21, [sp, #32]
  4091e4:	stp	x20, x19, [sp, #48]
  4091e8:	ldr	x8, [x0, #16]
  4091ec:	ldr	x9, [x0, #48]
  4091f0:	mov	x20, x0
  4091f4:	mov	x19, x1
  4091f8:	mov	x0, x1
  4091fc:	mov	x1, x8
  409200:	str	x23, [sp, #16]
  409204:	mov	x29, sp
  409208:	blr	x9
  40920c:	ldr	x8, [x20, #16]
  409210:	cmp	x0, x8
  409214:	b.cs	409410 <__fxstatat@plt+0x7910>  // b.hs, b.nlast
  409218:	ldr	x23, [x20]
  40921c:	mov	x21, x0
  409220:	add	x22, x23, x0, lsl #4
  409224:	ldr	x1, [x22]
  409228:	cbz	x1, 409298 <__fxstatat@plt+0x7798>
  40922c:	cmp	x1, x19
  409230:	b.eq	409248 <__fxstatat@plt+0x7748>  // b.none
  409234:	ldr	x8, [x20, #56]
  409238:	mov	x0, x19
  40923c:	blr	x8
  409240:	tbz	w0, #0, 409260 <__fxstatat@plt+0x7760>
  409244:	ldr	x19, [x22]
  409248:	add	x8, x23, x21, lsl #4
  40924c:	ldr	x8, [x8, #8]
  409250:	cbz	x8, 4092a0 <__fxstatat@plt+0x77a0>
  409254:	ldr	q0, [x8]
  409258:	str	q0, [x22]
  40925c:	b	4092c0 <__fxstatat@plt+0x77c0>
  409260:	add	x21, x23, x21, lsl #4
  409264:	ldr	x9, [x21, #8]!
  409268:	cbz	x9, 409298 <__fxstatat@plt+0x7798>
  40926c:	ldr	x1, [x9]
  409270:	cmp	x1, x19
  409274:	b.eq	4092ac <__fxstatat@plt+0x77ac>  // b.none
  409278:	ldr	x8, [x20, #56]
  40927c:	mov	x0, x19
  409280:	blr	x8
  409284:	ldr	x8, [x21]
  409288:	tbnz	w0, #0, 4092b4 <__fxstatat@plt+0x77b4>
  40928c:	ldr	x9, [x8, #8]!
  409290:	mov	x21, x8
  409294:	cbnz	x9, 40926c <__fxstatat@plt+0x776c>
  409298:	mov	x19, xzr
  40929c:	b	4093f8 <__fxstatat@plt+0x78f8>
  4092a0:	str	xzr, [x22]
  4092a4:	cbnz	x19, 4092d4 <__fxstatat@plt+0x77d4>
  4092a8:	b	4093f8 <__fxstatat@plt+0x78f8>
  4092ac:	mov	x8, x9
  4092b0:	b	4092b8 <__fxstatat@plt+0x77b8>
  4092b4:	ldr	x19, [x8]
  4092b8:	ldr	x9, [x8, #8]
  4092bc:	str	x9, [x21]
  4092c0:	str	xzr, [x8]
  4092c4:	ldr	x9, [x20, #72]
  4092c8:	str	x9, [x8, #8]
  4092cc:	str	x8, [x20, #72]
  4092d0:	cbz	x19, 4093f8 <__fxstatat@plt+0x78f8>
  4092d4:	ldr	x8, [x20, #32]
  4092d8:	sub	x8, x8, #0x1
  4092dc:	str	x8, [x20, #32]
  4092e0:	ldr	x8, [x22]
  4092e4:	cbnz	x8, 4093f8 <__fxstatat@plt+0x78f8>
  4092e8:	ldp	x10, x9, [x20, #16]
  4092ec:	ldr	x8, [x20, #40]
  4092f0:	sub	x9, x9, #0x1
  4092f4:	str	x9, [x20, #24]
  4092f8:	ldr	s2, [x8]
  4092fc:	ucvtf	s0, x10
  409300:	ucvtf	s1, x9
  409304:	fmul	s3, s2, s0
  409308:	fcmp	s3, s1
  40930c:	b.le	4093f8 <__fxstatat@plt+0x78f8>
  409310:	adrp	x9, 40b000 <__fxstatat@plt+0x9500>
  409314:	add	x9, x9, #0x21c
  409318:	cmp	x8, x9
  40931c:	b.eq	4093a4 <__fxstatat@plt+0x78a4>  // b.none
  409320:	ldr	s3, [x8, #8]
  409324:	mov	w10, #0xcccd                	// #52429
  409328:	movk	w10, #0x3dcc, lsl #16
  40932c:	fmov	s4, w10
  409330:	fcmp	s3, s4
  409334:	b.le	40939c <__fxstatat@plt+0x789c>
  409338:	mov	w10, #0x6666                	// #26214
  40933c:	movk	w10, #0x3f66, lsl #16
  409340:	fmov	s4, w10
  409344:	fcmp	s3, s4
  409348:	b.pl	40939c <__fxstatat@plt+0x789c>  // b.nfrst
  40934c:	fcmp	s2, #0.0
  409350:	b.lt	40939c <__fxstatat@plt+0x789c>  // b.tstop
  409354:	ldr	s4, [x8, #12]
  409358:	mov	w10, #0xcccd                	// #52429
  40935c:	movk	w10, #0x3f8c, lsl #16
  409360:	fmov	s5, w10
  409364:	fcmp	s4, s5
  409368:	b.le	40939c <__fxstatat@plt+0x789c>
  40936c:	mov	w10, #0xcccd                	// #52429
  409370:	movk	w10, #0x3dcc, lsl #16
  409374:	fmov	s4, w10
  409378:	fadd	s4, s2, s4
  40937c:	fcmp	s4, s3
  409380:	b.pl	40939c <__fxstatat@plt+0x789c>  // b.nfrst
  409384:	ldr	s3, [x8, #4]
  409388:	fmov	s5, #1.000000000000000000e+00
  40938c:	fcmp	s3, s5
  409390:	b.hi	40939c <__fxstatat@plt+0x789c>  // b.pmore
  409394:	fcmp	s4, s3
  409398:	b.mi	4093a8 <__fxstatat@plt+0x78a8>  // b.first
  40939c:	fmov	s2, wzr
  4093a0:	str	x9, [x20, #40]
  4093a4:	mov	x8, x9
  4093a8:	fmul	s2, s2, s0
  4093ac:	fcmp	s2, s1
  4093b0:	b.le	4093f8 <__fxstatat@plt+0x78f8>
  4093b4:	ldr	s1, [x8, #4]
  4093b8:	ldrb	w9, [x8, #16]
  4093bc:	fmul	s0, s1, s0
  4093c0:	cbnz	w9, 4093cc <__fxstatat@plt+0x78cc>
  4093c4:	ldr	s1, [x8, #8]
  4093c8:	fmul	s0, s0, s1
  4093cc:	fcvtzu	x1, s0
  4093d0:	mov	x0, x20
  4093d4:	bl	408a88 <__fxstatat@plt+0x6f88>
  4093d8:	tbnz	w0, #0, 4093f8 <__fxstatat@plt+0x78f8>
  4093dc:	ldr	x0, [x20, #72]
  4093e0:	cbz	x0, 4093f4 <__fxstatat@plt+0x78f4>
  4093e4:	ldr	x21, [x0, #8]
  4093e8:	bl	4019b0 <free@plt>
  4093ec:	mov	x0, x21
  4093f0:	cbnz	x21, 4093e4 <__fxstatat@plt+0x78e4>
  4093f4:	str	xzr, [x20, #72]
  4093f8:	mov	x0, x19
  4093fc:	ldp	x20, x19, [sp, #48]
  409400:	ldp	x22, x21, [sp, #32]
  409404:	ldr	x23, [sp, #16]
  409408:	ldp	x29, x30, [sp], #64
  40940c:	ret
  409410:	bl	401920 <abort@plt>
  409414:	mov	w8, #0x1                   	// #1
  409418:	dup	v0.4s, w1
  40941c:	stp	wzr, wzr, [x0, #20]
  409420:	strb	w8, [x0, #28]
  409424:	str	q0, [x0]
  409428:	str	w1, [x0, #16]
  40942c:	ret
  409430:	ldrb	w0, [x0, #28]
  409434:	ret
  409438:	ldrb	w8, [x0, #28]
  40943c:	ldr	w10, [x0, #20]
  409440:	eor	w9, w8, #0x1
  409444:	add	w10, w10, w9
  409448:	and	w11, w10, #0x3
  40944c:	lsl	x12, x11, #2
  409450:	ldr	w8, [x0, x12]
  409454:	str	w1, [x0, x12]
  409458:	ldr	w12, [x0, #24]
  40945c:	str	w11, [x0, #20]
  409460:	cmp	w11, w12
  409464:	b.ne	409474 <__fxstatat@plt+0x7974>  // b.any
  409468:	add	w9, w10, w9
  40946c:	and	w9, w9, #0x3
  409470:	str	w9, [x0, #24]
  409474:	strb	wzr, [x0, #28]
  409478:	mov	w0, w8
  40947c:	ret
  409480:	stp	x29, x30, [sp, #-16]!
  409484:	ldrb	w8, [x0, #28]
  409488:	mov	x29, sp
  40948c:	cbnz	w8, 4094d8 <__fxstatat@plt+0x79d8>
  409490:	ldp	w9, w8, [x0, #16]
  409494:	lsl	x10, x8, #2
  409498:	ldr	w8, [x0, x10]
  40949c:	str	w9, [x0, x10]
  4094a0:	ldp	w9, w10, [x0, #20]
  4094a4:	cmp	w9, w10
  4094a8:	b.ne	4094c0 <__fxstatat@plt+0x79c0>  // b.any
  4094ac:	mov	w9, #0x1                   	// #1
  4094b0:	strb	w9, [x0, #28]
  4094b4:	mov	w0, w8
  4094b8:	ldp	x29, x30, [sp], #16
  4094bc:	ret
  4094c0:	sub	w9, w9, #0x1
  4094c4:	and	w9, w9, #0x3
  4094c8:	str	w9, [x0, #20]
  4094cc:	mov	w0, w8
  4094d0:	ldp	x29, x30, [sp], #16
  4094d4:	ret
  4094d8:	bl	401920 <abort@plt>
  4094dc:	stp	x29, x30, [sp, #-16]!
  4094e0:	mov	w0, #0xe                   	// #14
  4094e4:	mov	x29, sp
  4094e8:	bl	401800 <nl_langinfo@plt>
  4094ec:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  4094f0:	add	x8, x8, #0x3f8
  4094f4:	cmp	x0, #0x0
  4094f8:	csel	x8, x8, x0, eq  // eq = none
  4094fc:	ldrb	w9, [x8]
  409500:	adrp	x10, 40b000 <__fxstatat@plt+0x9500>
  409504:	add	x10, x10, #0x230
  409508:	cmp	w9, #0x0
  40950c:	csel	x0, x10, x8, eq  // eq = none
  409510:	ldp	x29, x30, [sp], #16
  409514:	ret
  409518:	sub	sp, sp, #0xe0
  40951c:	stp	x29, x30, [sp, #208]
  409520:	add	x29, sp, #0xd0
  409524:	stp	x3, x4, [x29, #-72]
  409528:	stp	x5, x6, [x29, #-56]
  40952c:	stur	x7, [x29, #-40]
  409530:	stp	q1, q2, [sp, #16]
  409534:	stp	q3, q4, [sp, #48]
  409538:	str	q0, [sp]
  40953c:	stp	q5, q6, [sp, #80]
  409540:	str	q7, [sp, #112]
  409544:	tbnz	w2, #6, 409550 <__fxstatat@plt+0x7a50>
  409548:	mov	w3, wzr
  40954c:	b	4095a8 <__fxstatat@plt+0x7aa8>
  409550:	mov	x9, #0xffffffffffffffd8    	// #-40
  409554:	mov	x11, sp
  409558:	sub	x12, x29, #0x48
  40955c:	movk	x9, #0xff80, lsl #32
  409560:	add	x10, x29, #0x10
  409564:	mov	x8, #0xffffffffffffffd8    	// #-40
  409568:	add	x11, x11, #0x80
  40956c:	add	x12, x12, #0x28
  409570:	stp	x11, x9, [x29, #-16]
  409574:	stp	x10, x12, [x29, #-32]
  409578:	tbz	w8, #31, 409598 <__fxstatat@plt+0x7a98>
  40957c:	add	w9, w8, #0x8
  409580:	cmn	w8, #0x8
  409584:	stur	w9, [x29, #-8]
  409588:	b.gt	409598 <__fxstatat@plt+0x7a98>
  40958c:	ldur	x9, [x29, #-24]
  409590:	add	x8, x9, x8
  409594:	b	4095a4 <__fxstatat@plt+0x7aa4>
  409598:	ldur	x8, [x29, #-32]
  40959c:	add	x9, x8, #0x8
  4095a0:	stur	x9, [x29, #-32]
  4095a4:	ldr	w3, [x8]
  4095a8:	bl	401a90 <openat@plt>
  4095ac:	bl	409644 <__fxstatat@plt+0x7b44>
  4095b0:	ldp	x29, x30, [sp, #208]
  4095b4:	add	sp, sp, #0xe0
  4095b8:	ret
  4095bc:	stp	x29, x30, [sp, #-48]!
  4095c0:	mov	w8, #0x4900                	// #18688
  4095c4:	movk	w8, #0x8, lsl #16
  4095c8:	orr	w2, w2, w8
  4095cc:	str	x21, [sp, #16]
  4095d0:	stp	x20, x19, [sp, #32]
  4095d4:	mov	x29, sp
  4095d8:	mov	x19, x3
  4095dc:	bl	409518 <__fxstatat@plt+0x7a18>
  4095e0:	tbnz	w0, #31, 409604 <__fxstatat@plt+0x7b04>
  4095e4:	mov	w20, w0
  4095e8:	bl	401910 <fdopendir@plt>
  4095ec:	cbz	x0, 409618 <__fxstatat@plt+0x7b18>
  4095f0:	str	w20, [x19]
  4095f4:	ldp	x20, x19, [sp, #32]
  4095f8:	ldr	x21, [sp, #16]
  4095fc:	ldp	x29, x30, [sp], #48
  409600:	ret
  409604:	mov	x0, xzr
  409608:	ldp	x20, x19, [sp, #32]
  40960c:	ldr	x21, [sp, #16]
  409610:	ldp	x29, x30, [sp], #48
  409614:	ret
  409618:	bl	401ab0 <__errno_location@plt>
  40961c:	ldr	w21, [x0]
  409620:	mov	x19, x0
  409624:	mov	w0, w20
  409628:	bl	4018e0 <close@plt>
  40962c:	mov	x0, xzr
  409630:	str	w21, [x19]
  409634:	ldp	x20, x19, [sp, #32]
  409638:	ldr	x21, [sp, #16]
  40963c:	ldp	x29, x30, [sp], #48
  409640:	ret
  409644:	stp	x29, x30, [sp, #-48]!
  409648:	stp	x20, x19, [sp, #32]
  40964c:	mov	w19, w0
  409650:	cmp	w0, #0x2
  409654:	stp	x22, x21, [sp, #16]
  409658:	mov	x29, sp
  40965c:	b.hi	409698 <__fxstatat@plt+0x7b98>  // b.pmore
  409660:	mov	w0, w19
  409664:	bl	409ad0 <__fxstatat@plt+0x7fd0>
  409668:	mov	w20, w0
  40966c:	bl	401ab0 <__errno_location@plt>
  409670:	ldr	w22, [x0]
  409674:	mov	x21, x0
  409678:	mov	w0, w19
  40967c:	bl	4018e0 <close@plt>
  409680:	str	w22, [x21]
  409684:	mov	w0, w20
  409688:	ldp	x20, x19, [sp, #32]
  40968c:	ldp	x22, x21, [sp, #16]
  409690:	ldp	x29, x30, [sp], #48
  409694:	ret
  409698:	mov	w0, w19
  40969c:	ldp	x20, x19, [sp, #32]
  4096a0:	ldp	x22, x21, [sp, #16]
  4096a4:	ldp	x29, x30, [sp], #48
  4096a8:	ret
  4096ac:	stp	x29, x30, [sp, #-48]!
  4096b0:	str	x21, [sp, #16]
  4096b4:	stp	x20, x19, [sp, #32]
  4096b8:	mov	x29, sp
  4096bc:	mov	x19, x0
  4096c0:	bl	4017e0 <fileno@plt>
  4096c4:	tbnz	w0, #31, 40972c <__fxstatat@plt+0x7c2c>
  4096c8:	mov	x0, x19
  4096cc:	bl	401a70 <__freading@plt>
  4096d0:	cbz	w0, 4096f0 <__fxstatat@plt+0x7bf0>
  4096d4:	mov	x0, x19
  4096d8:	bl	4017e0 <fileno@plt>
  4096dc:	mov	w2, #0x1                   	// #1
  4096e0:	mov	x1, xzr
  4096e4:	bl	4017b0 <lseek@plt>
  4096e8:	cmn	x0, #0x1
  4096ec:	b.eq	40972c <__fxstatat@plt+0x7c2c>  // b.none
  4096f0:	mov	x0, x19
  4096f4:	bl	4099ec <__fxstatat@plt+0x7eec>
  4096f8:	cbz	w0, 40972c <__fxstatat@plt+0x7c2c>
  4096fc:	bl	401ab0 <__errno_location@plt>
  409700:	ldr	w21, [x0]
  409704:	mov	x20, x0
  409708:	mov	x0, x19
  40970c:	bl	4017f0 <fclose@plt>
  409710:	cbz	w21, 40971c <__fxstatat@plt+0x7c1c>
  409714:	mov	w0, #0xffffffff            	// #-1
  409718:	str	w21, [x20]
  40971c:	ldp	x20, x19, [sp, #32]
  409720:	ldr	x21, [sp, #16]
  409724:	ldp	x29, x30, [sp], #48
  409728:	ret
  40972c:	mov	x0, x19
  409730:	ldp	x20, x19, [sp, #32]
  409734:	ldr	x21, [sp, #16]
  409738:	ldp	x29, x30, [sp], #48
  40973c:	b	4017f0 <fclose@plt>
  409740:	sub	sp, sp, #0x100
  409744:	stp	x29, x30, [sp, #208]
  409748:	add	x29, sp, #0xd0
  40974c:	mov	x8, #0xffffffffffffffd0    	// #-48
  409750:	mov	x9, sp
  409754:	sub	x10, x29, #0x50
  409758:	stp	x20, x19, [sp, #240]
  40975c:	mov	w19, w0
  409760:	movk	x8, #0xff80, lsl #32
  409764:	add	x11, x29, #0x30
  409768:	cmp	w1, #0xb
  40976c:	add	x9, x9, #0x80
  409770:	add	x10, x10, #0x30
  409774:	stp	x22, x21, [sp, #224]
  409778:	stp	x2, x3, [x29, #-80]
  40977c:	stp	x4, x5, [x29, #-64]
  409780:	stp	x6, x7, [x29, #-48]
  409784:	stp	q1, q2, [sp, #16]
  409788:	stp	q3, q4, [sp, #48]
  40978c:	str	q0, [sp]
  409790:	stp	q5, q6, [sp, #80]
  409794:	str	q7, [sp, #112]
  409798:	stp	x9, x8, [x29, #-16]
  40979c:	stp	x11, x10, [x29, #-32]
  4097a0:	b.hi	4097ec <__fxstatat@plt+0x7cec>  // b.pmore
  4097a4:	mov	w8, #0x1                   	// #1
  4097a8:	lsl	w8, w8, w1
  4097ac:	mov	w9, #0x514                 	// #1300
  4097b0:	tst	w8, w9
  4097b4:	b.ne	409824 <__fxstatat@plt+0x7d24>  // b.any
  4097b8:	mov	w9, #0xa0a                 	// #2570
  4097bc:	tst	w8, w9
  4097c0:	b.ne	409818 <__fxstatat@plt+0x7d18>  // b.any
  4097c4:	cbnz	w1, 4097ec <__fxstatat@plt+0x7cec>
  4097c8:	ldursw	x8, [x29, #-8]
  4097cc:	tbz	w8, #31, 4098cc <__fxstatat@plt+0x7dcc>
  4097d0:	add	w9, w8, #0x8
  4097d4:	cmn	w8, #0x8
  4097d8:	stur	w9, [x29, #-8]
  4097dc:	b.gt	4098cc <__fxstatat@plt+0x7dcc>
  4097e0:	ldur	x9, [x29, #-24]
  4097e4:	add	x8, x9, x8
  4097e8:	b	4098d8 <__fxstatat@plt+0x7dd8>
  4097ec:	sub	w8, w1, #0x400
  4097f0:	cmp	w8, #0xa
  4097f4:	b.hi	4098a8 <__fxstatat@plt+0x7da8>  // b.pmore
  4097f8:	mov	w9, #0x1                   	// #1
  4097fc:	lsl	w9, w9, w8
  409800:	mov	w10, #0x285                 	// #645
  409804:	tst	w9, w10
  409808:	b.ne	409824 <__fxstatat@plt+0x7d24>  // b.any
  40980c:	mov	w10, #0x502                 	// #1282
  409810:	tst	w9, w10
  409814:	b.eq	40987c <__fxstatat@plt+0x7d7c>  // b.none
  409818:	mov	w0, w19
  40981c:	bl	401a00 <fcntl@plt>
  409820:	b	409860 <__fxstatat@plt+0x7d60>
  409824:	ldursw	x8, [x29, #-8]
  409828:	tbz	w8, #31, 409848 <__fxstatat@plt+0x7d48>
  40982c:	add	w9, w8, #0x8
  409830:	cmn	w8, #0x8
  409834:	stur	w9, [x29, #-8]
  409838:	b.gt	409848 <__fxstatat@plt+0x7d48>
  40983c:	ldur	x9, [x29, #-24]
  409840:	add	x8, x9, x8
  409844:	b	409854 <__fxstatat@plt+0x7d54>
  409848:	ldur	x8, [x29, #-32]
  40984c:	add	x9, x8, #0x8
  409850:	stur	x9, [x29, #-32]
  409854:	ldr	w2, [x8]
  409858:	mov	w0, w19
  40985c:	bl	401a00 <fcntl@plt>
  409860:	mov	w20, w0
  409864:	mov	w0, w20
  409868:	ldp	x20, x19, [sp, #240]
  40986c:	ldp	x22, x21, [sp, #224]
  409870:	ldp	x29, x30, [sp, #208]
  409874:	add	sp, sp, #0x100
  409878:	ret
  40987c:	cmp	w8, #0x6
  409880:	b.ne	4098a8 <__fxstatat@plt+0x7da8>  // b.any
  409884:	ldursw	x8, [x29, #-8]
  409888:	tbz	w8, #31, 4098e8 <__fxstatat@plt+0x7de8>
  40988c:	add	w9, w8, #0x8
  409890:	cmn	w8, #0x8
  409894:	stur	w9, [x29, #-8]
  409898:	b.gt	4098e8 <__fxstatat@plt+0x7de8>
  40989c:	ldur	x9, [x29, #-24]
  4098a0:	add	x8, x9, x8
  4098a4:	b	4098f4 <__fxstatat@plt+0x7df4>
  4098a8:	ldursw	x8, [x29, #-8]
  4098ac:	tbz	w8, #31, 409954 <__fxstatat@plt+0x7e54>
  4098b0:	add	w9, w8, #0x8
  4098b4:	cmn	w8, #0x8
  4098b8:	stur	w9, [x29, #-8]
  4098bc:	b.gt	409954 <__fxstatat@plt+0x7e54>
  4098c0:	ldur	x9, [x29, #-24]
  4098c4:	add	x8, x9, x8
  4098c8:	b	409960 <__fxstatat@plt+0x7e60>
  4098cc:	ldur	x8, [x29, #-32]
  4098d0:	add	x9, x8, #0x8
  4098d4:	stur	x9, [x29, #-32]
  4098d8:	ldr	w2, [x8]
  4098dc:	mov	w0, w19
  4098e0:	mov	w1, wzr
  4098e4:	b	40985c <__fxstatat@plt+0x7d5c>
  4098e8:	ldur	x8, [x29, #-32]
  4098ec:	add	x9, x8, #0x8
  4098f0:	stur	x9, [x29, #-32]
  4098f4:	adrp	x22, 41c000 <__fxstatat@plt+0x1a500>
  4098f8:	ldr	w9, [x22, #1072]
  4098fc:	ldr	w21, [x8]
  409900:	tbnz	w9, #31, 40997c <__fxstatat@plt+0x7e7c>
  409904:	mov	w1, #0x406                 	// #1030
  409908:	mov	w0, w19
  40990c:	mov	w2, w21
  409910:	bl	401a00 <fcntl@plt>
  409914:	mov	w20, w0
  409918:	tbz	w0, #31, 409970 <__fxstatat@plt+0x7e70>
  40991c:	bl	401ab0 <__errno_location@plt>
  409920:	ldr	w8, [x0]
  409924:	cmp	w8, #0x16
  409928:	b.ne	409970 <__fxstatat@plt+0x7e70>  // b.any
  40992c:	mov	w0, w19
  409930:	mov	w1, wzr
  409934:	mov	w2, w21
  409938:	bl	401a00 <fcntl@plt>
  40993c:	mov	w20, w0
  409940:	tbnz	w0, #31, 409864 <__fxstatat@plt+0x7d64>
  409944:	mov	w8, #0xffffffff            	// #-1
  409948:	str	w8, [x22, #1072]
  40994c:	mov	w8, #0x1                   	// #1
  409950:	b	40999c <__fxstatat@plt+0x7e9c>
  409954:	ldur	x8, [x29, #-32]
  409958:	add	x9, x8, #0x8
  40995c:	stur	x9, [x29, #-32]
  409960:	ldr	x2, [x8]
  409964:	mov	w0, w19
  409968:	bl	401a00 <fcntl@plt>
  40996c:	b	409860 <__fxstatat@plt+0x7d60>
  409970:	mov	w8, #0x1                   	// #1
  409974:	str	w8, [x22, #1072]
  409978:	b	409864 <__fxstatat@plt+0x7d64>
  40997c:	mov	w0, w19
  409980:	mov	w1, wzr
  409984:	mov	w2, w21
  409988:	bl	401a00 <fcntl@plt>
  40998c:	ldr	w8, [x22, #1072]
  409990:	mov	w20, w0
  409994:	cmn	w8, #0x1
  409998:	cset	w8, eq  // eq = none
  40999c:	cbz	w8, 409864 <__fxstatat@plt+0x7d64>
  4099a0:	tbnz	w20, #31, 409864 <__fxstatat@plt+0x7d64>
  4099a4:	mov	w1, #0x1                   	// #1
  4099a8:	mov	w0, w20
  4099ac:	bl	401a00 <fcntl@plt>
  4099b0:	tbnz	w0, #31, 4099cc <__fxstatat@plt+0x7ecc>
  4099b4:	orr	w2, w0, #0x1
  4099b8:	mov	w1, #0x2                   	// #2
  4099bc:	mov	w0, w20
  4099c0:	bl	401a00 <fcntl@plt>
  4099c4:	cmn	w0, #0x1
  4099c8:	b.ne	409864 <__fxstatat@plt+0x7d64>  // b.any
  4099cc:	bl	401ab0 <__errno_location@plt>
  4099d0:	ldr	w21, [x0]
  4099d4:	mov	x19, x0
  4099d8:	mov	w0, w20
  4099dc:	bl	4018e0 <close@plt>
  4099e0:	str	w21, [x19]
  4099e4:	mov	w20, #0xffffffff            	// #-1
  4099e8:	b	409864 <__fxstatat@plt+0x7d64>
  4099ec:	stp	x29, x30, [sp, #-32]!
  4099f0:	str	x19, [sp, #16]
  4099f4:	mov	x19, x0
  4099f8:	mov	x29, sp
  4099fc:	cbz	x0, 409a24 <__fxstatat@plt+0x7f24>
  409a00:	mov	x0, x19
  409a04:	bl	401a70 <__freading@plt>
  409a08:	cbz	w0, 409a24 <__fxstatat@plt+0x7f24>
  409a0c:	ldrb	w8, [x19, #1]
  409a10:	tbz	w8, #0, 409a24 <__fxstatat@plt+0x7f24>
  409a14:	mov	w2, #0x1                   	// #1
  409a18:	mov	x0, x19
  409a1c:	mov	x1, xzr
  409a20:	bl	409a34 <__fxstatat@plt+0x7f34>
  409a24:	mov	x0, x19
  409a28:	ldr	x19, [sp, #16]
  409a2c:	ldp	x29, x30, [sp], #32
  409a30:	b	401a10 <fflush@plt>
  409a34:	stp	x29, x30, [sp, #-48]!
  409a38:	str	x21, [sp, #16]
  409a3c:	stp	x20, x19, [sp, #32]
  409a40:	ldp	x9, x8, [x0, #8]
  409a44:	mov	w20, w2
  409a48:	mov	x19, x0
  409a4c:	mov	x21, x1
  409a50:	cmp	x8, x9
  409a54:	mov	x29, sp
  409a58:	b.ne	409a70 <__fxstatat@plt+0x7f70>  // b.any
  409a5c:	ldp	x9, x8, [x19, #32]
  409a60:	cmp	x8, x9
  409a64:	b.ne	409a70 <__fxstatat@plt+0x7f70>  // b.any
  409a68:	ldr	x8, [x19, #72]
  409a6c:	cbz	x8, 409a8c <__fxstatat@plt+0x7f8c>
  409a70:	mov	x0, x19
  409a74:	mov	x1, x21
  409a78:	mov	w2, w20
  409a7c:	ldp	x20, x19, [sp, #32]
  409a80:	ldr	x21, [sp, #16]
  409a84:	ldp	x29, x30, [sp], #48
  409a88:	b	4019a0 <fseeko@plt>
  409a8c:	mov	x0, x19
  409a90:	bl	4017e0 <fileno@plt>
  409a94:	mov	x1, x21
  409a98:	mov	w2, w20
  409a9c:	bl	4017b0 <lseek@plt>
  409aa0:	cmn	x0, #0x1
  409aa4:	b.eq	409ac0 <__fxstatat@plt+0x7fc0>  // b.none
  409aa8:	ldr	w9, [x19]
  409aac:	mov	x8, x0
  409ab0:	mov	w0, wzr
  409ab4:	str	x8, [x19, #144]
  409ab8:	and	w9, w9, #0xffffffef
  409abc:	str	w9, [x19]
  409ac0:	ldp	x20, x19, [sp, #32]
  409ac4:	ldr	x21, [sp, #16]
  409ac8:	ldp	x29, x30, [sp], #48
  409acc:	ret
  409ad0:	mov	w2, #0x3                   	// #3
  409ad4:	mov	w1, wzr
  409ad8:	b	409740 <__fxstatat@plt+0x7c40>
  409adc:	nop
  409ae0:	stp	x29, x30, [sp, #-64]!
  409ae4:	mov	x29, sp
  409ae8:	stp	x19, x20, [sp, #16]
  409aec:	adrp	x20, 41b000 <__fxstatat@plt+0x19500>
  409af0:	add	x20, x20, #0xdf0
  409af4:	stp	x21, x22, [sp, #32]
  409af8:	adrp	x21, 41b000 <__fxstatat@plt+0x19500>
  409afc:	add	x21, x21, #0xde8
  409b00:	sub	x20, x20, x21
  409b04:	mov	w22, w0
  409b08:	stp	x23, x24, [sp, #48]
  409b0c:	mov	x23, x1
  409b10:	mov	x24, x2
  409b14:	bl	4016a0 <mbrtowc@plt-0x40>
  409b18:	cmp	xzr, x20, asr #3
  409b1c:	b.eq	409b48 <__fxstatat@plt+0x8048>  // b.none
  409b20:	asr	x20, x20, #3
  409b24:	mov	x19, #0x0                   	// #0
  409b28:	ldr	x3, [x21, x19, lsl #3]
  409b2c:	mov	x2, x24
  409b30:	add	x19, x19, #0x1
  409b34:	mov	x1, x23
  409b38:	mov	w0, w22
  409b3c:	blr	x3
  409b40:	cmp	x20, x19
  409b44:	b.ne	409b28 <__fxstatat@plt+0x8028>  // b.any
  409b48:	ldp	x19, x20, [sp, #16]
  409b4c:	ldp	x21, x22, [sp, #32]
  409b50:	ldp	x23, x24, [sp, #48]
  409b54:	ldp	x29, x30, [sp], #64
  409b58:	ret
  409b5c:	nop
  409b60:	ret
  409b64:	nop
  409b68:	adrp	x2, 41c000 <__fxstatat@plt+0x1a500>
  409b6c:	mov	x1, #0x0                   	// #0
  409b70:	ldr	x2, [x2, #544]
  409b74:	b	401780 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409b78 <.fini>:
  409b78:	stp	x29, x30, [sp, #-16]!
  409b7c:	mov	x29, sp
  409b80:	ldp	x29, x30, [sp], #16
  409b84:	ret
