$comment
	File created using the following command:
		vcd file Lab_6.msim.vcd -direction
$end
$date
	Wed May 11 03:46:50 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module lab_6_vhd_vec_tst $end
$var wire 1 ! C $end
$var wire 1 " D $end
$var wire 1 # Q $end
$var wire 1 $ R $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_D $end
$var wire 1 / ww_C $end
$var wire 1 0 ww_R $end
$var wire 1 1 ww_Q $end
$var wire 1 2 \R~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 3 \R~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 4 \R~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 5 \R~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 6 \C~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 7 \C~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 8 \C~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 9 \C~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 : \Q~output_o\ $end
$var wire 1 ; \C~input_o\ $end
$var wire 1 < \C~inputclkctrl_outclk\ $end
$var wire 1 = \D~input_o\ $end
$var wire 1 > \Q1~feeder_combout\ $end
$var wire 1 ? \R~input_o\ $end
$var wire 1 @ \R~inputclkctrl_outclk\ $end
$var wire 1 A \Q1~q\ $end
$var wire 1 B \Q~reg0feeder_combout\ $end
$var wire 1 C \Q~reg0_q\ $end
$var wire 1 D \ALT_INV_C~inputclkctrl_outclk\ $end
$var wire 1 E \ALT_INV_R~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
0#
x$
0%
1&
x'
1(
1)
1*
1+
1,
1-
x.
x/
x0
01
0:
x;
x<
x=
x>
x?
x@
0A
0B
0C
xD
xE
16
17
18
x9
12
13
14
x5
$end
#1000000
