{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 01:04:38 2020 " "Info: Processing started: Thu Jun 18 01:04:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off snake_vhdl -c snake_vhdl " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off snake_vhdl -c snake_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "snake_vhdl EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"snake_vhdl\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "e2\$latch\|combout " "Warning: Node \"e2\$latch\|combout\" is a latch" {  } { { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake_vhdl.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'snake_vhdl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "Critical Warning: From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50 (Rise) clk (Rise) setup and hold " "Critical Warning: From clk50 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "num\[0\] (Rise) clk (Rise) setup and hold " "Critical Warning: From num\[0\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "num\[0\] (Fall) clk (Rise) setup and hold " "Critical Warning: From num\[0\] (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Fall) setup and hold " "Critical Warning: From clk (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Fall) setup and hold " "Critical Warning: From clk (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50 (Rise) clk (Fall) setup and hold " "Critical Warning: From clk50 (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk50 (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk50 (Rise) setup and hold " "Critical Warning: From clk (Fall) to clk50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50 (Rise) clk50 (Rise) setup and hold " "Critical Warning: From clk50 (Rise) to clk50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) num\[0\] (Rise) setup and hold " "Critical Warning: From clk (Rise) to num\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "num\[0\] (Rise) num\[0\] (Rise) setup and hold " "Critical Warning: From num\[0\] (Rise) to num\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "num\[0\] (Fall) num\[0\] (Rise) setup and hold " "Critical Warning: From num\[0\] (Fall) to num\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) num\[0\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to num\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "num\[0\] (Rise) num\[0\] (Fall) setup and hold " "Critical Warning: From num\[0\] (Rise) to num\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "num\[0\] (Fall) num\[0\] (Fall) setup and hold " "Critical Warning: From num\[0\] (Fall) to num\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 7 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.414 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.414" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -4.414 (VIOLATED) " "Info: Path #1: Setup slack is -4.414 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : licznik\[0\] " "Info: From Node    : licznik\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : licznik\[18\] " "Info: To Node      : licznik\[18\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk50 " "Info: Launch Clock : clk50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk50 " "Info: Latch Clock  : clk50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.269      2.269  R        clock network delay " "Info:      2.269      2.269  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.199     uTco  licznik\[0\] " "Info:      2.468      0.199     uTco  licznik\[0\]" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { licznik[0] } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 233 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.000 FF  CELL  licznik\[0\]\|q " "Info:      2.468      0.000 FF  CELL  licznik\[0\]\|q" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { licznik[0] } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 233 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.882      0.414 FF    IC  Add1~0\|dataa " "Info:      2.882      0.414 FF    IC  Add1~0\|dataa" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318      0.436 FR  CELL  Add1~0\|cout " "Info:      3.318      0.436 FR  CELL  Add1~0\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~1 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318      0.000 RR    IC  Add1~2\|cin " "Info:      3.318      0.000 RR    IC  Add1~2\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~2 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      0.058 RF  CELL  Add1~2\|cout " "Info:      3.376      0.058 RF  CELL  Add1~2\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~3 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      0.000 FF    IC  Add1~4\|cin " "Info:      3.376      0.000 FF    IC  Add1~4\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~4 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.434      0.058 FR  CELL  Add1~4\|cout " "Info:      3.434      0.058 FR  CELL  Add1~4\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~5 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.434      0.000 RR    IC  Add1~6\|cin " "Info:      3.434      0.000 RR    IC  Add1~6\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~6 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.492      0.058 RF  CELL  Add1~6\|cout " "Info:      3.492      0.058 RF  CELL  Add1~6\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~7 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.492      0.000 FF    IC  Add1~8\|cin " "Info:      3.492      0.000 FF    IC  Add1~8\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~8 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.550      0.058 FR  CELL  Add1~8\|cout " "Info:      3.550      0.058 FR  CELL  Add1~8\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~9 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.550      0.000 RR    IC  Add1~10\|cin " "Info:      3.550      0.000 RR    IC  Add1~10\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~10 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.608      0.058 RF  CELL  Add1~10\|cout " "Info:      3.608      0.058 RF  CELL  Add1~10\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~11 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.608      0.000 FF    IC  Add1~12\|cin " "Info:      3.608      0.000 FF    IC  Add1~12\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~12 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.666      0.058 FR  CELL  Add1~12\|cout " "Info:      3.666      0.058 FR  CELL  Add1~12\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~13 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.666      0.000 RR    IC  Add1~14\|cin " "Info:      3.666      0.000 RR    IC  Add1~14\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~14 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.724      0.058 RF  CELL  Add1~14\|cout " "Info:      3.724      0.058 RF  CELL  Add1~14\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~15 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.724      0.000 FF    IC  Add1~16\|cin " "Info:      3.724      0.000 FF    IC  Add1~16\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~16 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.782      0.058 FR  CELL  Add1~16\|cout " "Info:      3.782      0.058 FR  CELL  Add1~16\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~17 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.782      0.000 RR    IC  Add1~18\|cin " "Info:      3.782      0.000 RR    IC  Add1~18\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~18 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.840      0.058 RF  CELL  Add1~18\|cout " "Info:      3.840      0.058 RF  CELL  Add1~18\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~19 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.840      0.000 FF    IC  Add1~20\|cin " "Info:      3.840      0.000 FF    IC  Add1~20\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~20 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.898      0.058 FR  CELL  Add1~20\|cout " "Info:      3.898      0.058 FR  CELL  Add1~20\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~21 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.898      0.000 RR    IC  Add1~22\|cin " "Info:      3.898      0.000 RR    IC  Add1~22\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~22 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.956      0.058 RF  CELL  Add1~22\|cout " "Info:      3.956      0.058 RF  CELL  Add1~22\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~23 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.956      0.000 FF    IC  Add1~24\|cin " "Info:      3.956      0.000 FF    IC  Add1~24\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~24 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.014      0.058 FR  CELL  Add1~24\|cout " "Info:      4.014      0.058 FR  CELL  Add1~24\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~25 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.014      0.000 RR    IC  Add1~26\|cin " "Info:      4.014      0.000 RR    IC  Add1~26\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~26 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.072      0.058 RF  CELL  Add1~26\|cout " "Info:      4.072      0.058 RF  CELL  Add1~26\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~27 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.072      0.000 FF    IC  Add1~28\|cin " "Info:      4.072      0.000 FF    IC  Add1~28\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~28 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.130      0.058 FR  CELL  Add1~28\|cout " "Info:      4.130      0.058 FR  CELL  Add1~28\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~29 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.130      0.000 RR    IC  Add1~30\|cin " "Info:      4.130      0.000 RR    IC  Add1~30\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~30 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.188      0.058 RF  CELL  Add1~30\|cout " "Info:      4.188      0.058 RF  CELL  Add1~30\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~31 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.188      0.000 FF    IC  Add1~32\|cin " "Info:      4.188      0.000 FF    IC  Add1~32\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~32 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.246      0.058 FR  CELL  Add1~32\|cout " "Info:      4.246      0.058 FR  CELL  Add1~32\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~33 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.246      0.000 RR    IC  Add1~34\|cin " "Info:      4.246      0.000 RR    IC  Add1~34\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~34 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.304      0.058 RF  CELL  Add1~34\|cout " "Info:      4.304      0.058 RF  CELL  Add1~34\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~35 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.304      0.000 FF    IC  Add1~36\|cin " "Info:      4.304      0.000 FF    IC  Add1~36\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~36 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.362      0.058 FR  CELL  Add1~36\|cout " "Info:      4.362      0.058 FR  CELL  Add1~36\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~37 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.362      0.000 RR    IC  Add1~38\|cin " "Info:      4.362      0.000 RR    IC  Add1~38\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~38 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.420      0.058 RF  CELL  Add1~38\|cout " "Info:      4.420      0.058 RF  CELL  Add1~38\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~39 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.420      0.000 FF    IC  Add1~40\|cin " "Info:      4.420      0.000 FF    IC  Add1~40\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~40 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.478      0.058 FR  CELL  Add1~40\|cout " "Info:      4.478      0.058 FR  CELL  Add1~40\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~41 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.478      0.000 RR    IC  Add1~42\|cin " "Info:      4.478      0.000 RR    IC  Add1~42\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~42 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.536      0.058 RF  CELL  Add1~42\|cout " "Info:      4.536      0.058 RF  CELL  Add1~42\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~43 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.536      0.000 FF    IC  Add1~44\|cin " "Info:      4.536      0.000 FF    IC  Add1~44\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~44 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.594      0.058 FR  CELL  Add1~44\|cout " "Info:      4.594      0.058 FR  CELL  Add1~44\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~45 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.594      0.000 RR    IC  Add1~46\|cin " "Info:      4.594      0.000 RR    IC  Add1~46\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~46 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.652      0.058 RF  CELL  Add1~46\|cout " "Info:      4.652      0.058 RF  CELL  Add1~46\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~47 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.652      0.000 FF    IC  Add1~48\|cin " "Info:      4.652      0.000 FF    IC  Add1~48\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~48 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.710      0.058 FR  CELL  Add1~48\|cout " "Info:      4.710      0.058 FR  CELL  Add1~48\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~49 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.710      0.000 RR    IC  Add1~50\|cin " "Info:      4.710      0.000 RR    IC  Add1~50\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~50 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.768      0.058 RF  CELL  Add1~50\|cout " "Info:      4.768      0.058 RF  CELL  Add1~50\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~51 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.768      0.000 FF    IC  Add1~52\|cin " "Info:      4.768      0.000 FF    IC  Add1~52\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~52 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.826      0.058 FR  CELL  Add1~52\|cout " "Info:      4.826      0.058 FR  CELL  Add1~52\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~53 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.826      0.000 RR    IC  Add1~54\|cin " "Info:      4.826      0.000 RR    IC  Add1~54\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~54 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.884      0.058 RF  CELL  Add1~54\|cout " "Info:      4.884      0.058 RF  CELL  Add1~54\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~55 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.884      0.000 FF    IC  Add1~56\|cin " "Info:      4.884      0.000 FF    IC  Add1~56\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~56 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.942      0.058 FR  CELL  Add1~56\|cout " "Info:      4.942      0.058 FR  CELL  Add1~56\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~57 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.942      0.000 RR    IC  Add1~58\|cin " "Info:      4.942      0.000 RR    IC  Add1~58\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~58 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.058 RF  CELL  Add1~58\|cout " "Info:      5.000      0.058 RF  CELL  Add1~58\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~59 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 FF    IC  Add1~60\|cin " "Info:      5.000      0.000 FF    IC  Add1~60\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~60 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.058      0.058 FR  CELL  Add1~60\|cout " "Info:      5.058      0.058 FR  CELL  Add1~60\|cout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~61 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.058      0.000 RR    IC  Add1~62\|cin " "Info:      5.058      0.000 RR    IC  Add1~62\|cin" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~62 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.495      0.437 RF  CELL  Add1~62\|combout " "Info:      5.495      0.437 RF  CELL  Add1~62\|combout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~62 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 234 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.110      0.615 FF    IC  Equal12~9\|datad " "Info:      6.110      0.615 FF    IC  Equal12~9\|datad" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal12~9 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 235 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.239      0.129 FR  CELL  Equal12~9\|combout " "Info:      6.239      0.129 FR  CELL  Equal12~9\|combout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal12~9 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 235 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.412      0.173 RR    IC  Equal12~10\|datad " "Info:      6.412      0.173 RR    IC  Equal12~10\|datad" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal12~10 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 235 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.542      0.130 RR  CELL  Equal12~10\|combout " "Info:      6.542      0.130 RR  CELL  Equal12~10\|combout" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal12~10 } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 235 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.157      0.615 RR    IC  licznik\[18\]\|sclr " "Info:      7.157      0.615 RR    IC  licznik\[18\]\|sclr" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { licznik[18] } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 233 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.660      0.503 RF  CELL  licznik\[18\] " "Info:      7.660      0.503 RF  CELL  licznik\[18\]" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { licznik[18] } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 233 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      2.231  R        clock network delay " "Info:      3.231      2.231  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.246      0.015     uTsu  licznik\[18\] " "Info:      3.246      0.015     uTsu  licznik\[18\]" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { licznik[18] } "NODE_NAME" } } { "snake_vhdl.vhd" "" { Text "C:/altera/90sp1/quartus/projekt3/snake_vhdl.vhd" 233 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.660 " "Info: Data Arrival Time  :     7.660" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.246 " "Info: Data Required Time :     3.246" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -4.414 (VIOLATED) " "Info: Slack              :    -4.414 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X31_Y20 X41_Y29 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Info: Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 01:04:41 2020 " "Info: Processing ended: Thu Jun 18 01:04:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
