[options]
mode prove

[engines]
smtbmc yices

[script]
read_verilog -formal controller.v
prep -top controller

[files]
controller.v
