
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v' to AST representation.
Generating RTLIL representation for module `\port_bus_1to0'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: port_bus_1to0       
Automatically selected port_bus_1to0 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \port_bus_1to0

2.3. Analyzing design hierarchy..
Top module:  \port_bus_1to0
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5 in module port_bus_1to0.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:113$1 in module port_bus_1to0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:113$1 in module port_bus_1to0.
Removed a total of 1 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 55 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
     1/47: $0\v_corr_20_20_tmp[7:0]
     2/47: $0\v_corr_20_19_tmp[7:0]
     3/47: $0\v_corr_20_18_tmp[7:0]
     4/47: $0\v_corr_20_17_tmp[7:0]
     5/47: $0\v_corr_20_16_tmp[7:0]
     6/47: $0\v_corr_20_15_tmp[7:0]
     7/47: $0\v_corr_20_14_tmp[7:0]
     8/47: $0\v_corr_20_13_tmp[7:0]
     9/47: $0\v_corr_20_12_tmp[7:0]
    10/47: $0\v_corr_20_11_tmp[7:0]
    11/47: $0\v_corr_20_10_tmp[7:0]
    12/47: $0\v_corr_20_09_tmp[7:0]
    13/47: $0\v_corr_20_08_tmp[7:0]
    14/47: $0\v_corr_20_07_tmp[7:0]
    15/47: $0\v_corr_20_06_tmp[7:0]
    16/47: $0\v_corr_20_05_tmp[7:0]
    17/47: $0\v_corr_20_04_tmp[7:0]
    18/47: $0\v_corr_20_03_tmp[7:0]
    19/47: $0\v_corr_20_02_tmp[7:0]
    20/47: $0\v_corr_20_01_tmp[7:0]
    21/47: $0\v_corr_20_00_tmp[7:0]
    22/47: $0\v_corr_10_10_tmp[7:0]
    23/47: $0\v_corr_10_09_tmp[7:0]
    24/47: $0\v_corr_10_08_tmp[7:0]
    25/47: $0\v_corr_10_07_tmp[7:0]
    26/47: $0\v_corr_10_06_tmp[7:0]
    27/47: $0\v_corr_10_05_tmp[7:0]
    28/47: $0\v_corr_10_04_tmp[7:0]
    29/47: $0\v_corr_10_03_tmp[7:0]
    30/47: $0\v_corr_10_02_tmp[7:0]
    31/47: $0\v_corr_10_01_tmp[7:0]
    32/47: $0\v_corr_10_00_tmp[7:0]
    33/47: $0\v_corr_05_05_tmp[7:0]
    34/47: $0\v_corr_05_04_tmp[7:0]
    35/47: $0\v_corr_05_03_tmp[7:0]
    36/47: $0\v_corr_05_02_tmp[7:0]
    37/47: $0\v_corr_05_01_tmp[7:0]
    38/47: $0\v_corr_05_00_tmp[7:0]
    39/47: $0\svid_comp_switch_tmp[0:0]
    40/47: $0\vidin_addr_reg_tmp[18:0]
    41/47: $0\bus_word_6[7:0]
    42/47: $0\bus_word_5[7:0]
    43/47: $0\bus_word_4[7:0]
    44/47: $0\bus_word_3[7:0]
    45/47: $0\bus_word_2[7:0]
    46/47: $0\bus_word_1[7:0]
    47/47: $0\counter_out[2:0]
Creating decoders for process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:113$1'.
     1/8: $0\bus_word_6_tmp[7:0]
     2/8: $0\bus_word_5_tmp[7:0]
     3/8: $0\bus_word_4_tmp[7:0]
     4/8: $0\bus_word_3_tmp[7:0]
     5/8: $0\bus_word_2_tmp[7:0]
     6/8: $0\bus_word_1_tmp[7:0]
     7/8: $0\counter_out_tmp[2:0]
     8/8: $0\counter[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\port_bus_1to0.\bus_word_1' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$361' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_2' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$362' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_3' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$363' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_4' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$364' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_5' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$365' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_6' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$366' with positive edge clock.
Creating register for signal `\port_bus_1to0.\counter_out' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$367' with positive edge clock.
Creating register for signal `\port_bus_1to0.\vidin_addr_reg_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$368' with positive edge clock.
Creating register for signal `\port_bus_1to0.\svid_comp_switch_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$369' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_05_00_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$370' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_05_01_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$371' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_05_02_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$372' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_05_03_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$373' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_05_04_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$374' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_05_05_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$375' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_00_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$376' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_01_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$377' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_02_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$378' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_03_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$379' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_04_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$380' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_05_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$381' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_06_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$382' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_07_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$383' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_08_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$384' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_09_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$385' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_10_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$386' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_00_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$387' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_01_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$388' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_02_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$389' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_03_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$390' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_04_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$391' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_05_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$392' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_06_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$393' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_07_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$394' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_08_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$395' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_09_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$396' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_10_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$397' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_11_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$398' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_12_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$399' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_13_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$400' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_14_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$401' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_15_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$402' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_16_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$403' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_17_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$404' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_18_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$405' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_19_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$406' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_20_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
  created $dff cell `$procdff$407' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_1_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:113$1'.
  created $dff cell `$procdff$408' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_2_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:113$1'.
  created $dff cell `$procdff$409' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_3_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:113$1'.
  created $dff cell `$procdff$410' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_4_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:113$1'.
  created $dff cell `$procdff$411' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_5_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:113$1'.
  created $dff cell `$procdff$412' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_6_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:113$1'.
  created $dff cell `$procdff$413' with positive edge clock.
Creating register for signal `\port_bus_1to0.\counter' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:113$1'.
  created $dff cell `$procdff$414' with positive edge clock.
Creating register for signal `\port_bus_1to0.\counter_out_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:113$1'.
  created $dff cell `$procdff$415' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
Removing empty process `port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:239$5'.
Found and cleaned up 4 empty switches in `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:113$1'.
Removing empty process `port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:113$1'.
Cleaned up 7 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_1to0.
<suppressed ~9 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_1to0.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\port_bus_1to0'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \port_bus_1to0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \port_bus_1to0.
    New ctrl vector for $pmux cell $procmux$268: { $procmux$347_CMP $procmux$346_CMP $procmux$345_CMP $procmux$344_CMP $procmux$343_CMP $procmux$342_CMP $auto$opt_reduce.cc:134:opt_mux$417 }
  Optimizing cells in module \port_bus_1to0.
Performed a total of 1 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\port_bus_1to0'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$415 ($dff) from module port_bus_1to0 (D = $procmux$340_Y, Q = \counter_out_tmp, rval = 3'000).
Adding SRST signal on $procdff$414 ($dff) from module port_bus_1to0 (D = $procmux$356_Y [0], Q = \counter [0], rval = 1'0).
Adding SRST signal on $procdff$414 ($dff) from module port_bus_1to0 (D = $procmux$353_Y [3], Q = \counter [3], rval = 1'0).
Adding SRST signal on $procdff$414 ($dff) from module port_bus_1to0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v:140$4_Y [2:1], Q = \counter [2:1], rval = 2'00).
Adding SRST signal on $procdff$366 ($dff) from module port_bus_1to0 (D = \bus_word_6_tmp, Q = \bus_word_6, rval = 8'00000000).
Adding SRST signal on $procdff$367 ($dff) from module port_bus_1to0 (D = \counter_out_tmp, Q = \counter_out, rval = 3'000).
Adding SRST signal on $procdff$368 ($dff) from module port_bus_1to0 (D = $procmux$242_Y, Q = \vidin_addr_reg_tmp, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$428 ($sdff) from module port_bus_1to0 (D = \vidin_addr_reg, Q = \vidin_addr_reg_tmp).
Adding SRST signal on $procdff$369 ($dff) from module port_bus_1to0 (D = $procmux$236_Y, Q = \svid_comp_switch_tmp, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$430 ($sdff) from module port_bus_1to0 (D = \svid_comp_switch, Q = \svid_comp_switch_tmp).
Adding SRST signal on $procdff$370 ($dff) from module port_bus_1to0 (D = $procmux$230_Y, Q = \v_corr_05_00_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$432 ($sdff) from module port_bus_1to0 (D = \v_corr_05_00, Q = \v_corr_05_00_tmp).
Adding SRST signal on $procdff$371 ($dff) from module port_bus_1to0 (D = $procmux$224_Y, Q = \v_corr_05_01_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$434 ($sdff) from module port_bus_1to0 (D = \v_corr_05_01, Q = \v_corr_05_01_tmp).
Adding SRST signal on $procdff$372 ($dff) from module port_bus_1to0 (D = $procmux$218_Y, Q = \v_corr_05_02_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$436 ($sdff) from module port_bus_1to0 (D = \v_corr_05_02, Q = \v_corr_05_02_tmp).
Adding SRST signal on $procdff$373 ($dff) from module port_bus_1to0 (D = $procmux$212_Y, Q = \v_corr_05_03_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$438 ($sdff) from module port_bus_1to0 (D = \v_corr_05_03, Q = \v_corr_05_03_tmp).
Adding SRST signal on $procdff$374 ($dff) from module port_bus_1to0 (D = $procmux$206_Y, Q = \v_corr_05_04_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$440 ($sdff) from module port_bus_1to0 (D = \v_corr_05_04, Q = \v_corr_05_04_tmp).
Adding SRST signal on $procdff$375 ($dff) from module port_bus_1to0 (D = $procmux$200_Y, Q = \v_corr_05_05_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$442 ($sdff) from module port_bus_1to0 (D = \v_corr_05_05, Q = \v_corr_05_05_tmp).
Adding SRST signal on $procdff$376 ($dff) from module port_bus_1to0 (D = $procmux$194_Y, Q = \v_corr_10_00_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$444 ($sdff) from module port_bus_1to0 (D = \v_corr_10_00, Q = \v_corr_10_00_tmp).
Adding SRST signal on $procdff$377 ($dff) from module port_bus_1to0 (D = $procmux$188_Y, Q = \v_corr_10_01_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$446 ($sdff) from module port_bus_1to0 (D = \v_corr_10_01, Q = \v_corr_10_01_tmp).
Adding SRST signal on $procdff$378 ($dff) from module port_bus_1to0 (D = $procmux$182_Y, Q = \v_corr_10_02_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$448 ($sdff) from module port_bus_1to0 (D = \v_corr_10_02, Q = \v_corr_10_02_tmp).
Adding SRST signal on $procdff$379 ($dff) from module port_bus_1to0 (D = $procmux$176_Y, Q = \v_corr_10_03_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$450 ($sdff) from module port_bus_1to0 (D = \v_corr_10_03, Q = \v_corr_10_03_tmp).
Adding SRST signal on $procdff$380 ($dff) from module port_bus_1to0 (D = $procmux$170_Y, Q = \v_corr_10_04_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$452 ($sdff) from module port_bus_1to0 (D = \v_corr_10_04, Q = \v_corr_10_04_tmp).
Adding SRST signal on $procdff$381 ($dff) from module port_bus_1to0 (D = $procmux$164_Y, Q = \v_corr_10_05_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$454 ($sdff) from module port_bus_1to0 (D = \v_corr_10_05, Q = \v_corr_10_05_tmp).
Adding SRST signal on $procdff$382 ($dff) from module port_bus_1to0 (D = $procmux$158_Y, Q = \v_corr_10_06_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$456 ($sdff) from module port_bus_1to0 (D = \v_corr_10_06, Q = \v_corr_10_06_tmp).
Adding SRST signal on $procdff$383 ($dff) from module port_bus_1to0 (D = $procmux$152_Y, Q = \v_corr_10_07_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$458 ($sdff) from module port_bus_1to0 (D = \v_corr_10_07, Q = \v_corr_10_07_tmp).
Adding SRST signal on $procdff$384 ($dff) from module port_bus_1to0 (D = $procmux$146_Y, Q = \v_corr_10_08_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$460 ($sdff) from module port_bus_1to0 (D = \v_corr_10_08, Q = \v_corr_10_08_tmp).
Adding SRST signal on $procdff$385 ($dff) from module port_bus_1to0 (D = $procmux$140_Y, Q = \v_corr_10_09_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$462 ($sdff) from module port_bus_1to0 (D = \v_corr_10_09, Q = \v_corr_10_09_tmp).
Adding SRST signal on $procdff$386 ($dff) from module port_bus_1to0 (D = $procmux$134_Y, Q = \v_corr_10_10_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$464 ($sdff) from module port_bus_1to0 (D = \v_corr_10_10, Q = \v_corr_10_10_tmp).
Adding SRST signal on $procdff$387 ($dff) from module port_bus_1to0 (D = $procmux$128_Y, Q = \v_corr_20_00_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$466 ($sdff) from module port_bus_1to0 (D = \v_corr_20_00, Q = \v_corr_20_00_tmp).
Adding SRST signal on $procdff$388 ($dff) from module port_bus_1to0 (D = $procmux$122_Y, Q = \v_corr_20_01_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$468 ($sdff) from module port_bus_1to0 (D = \v_corr_20_01, Q = \v_corr_20_01_tmp).
Adding SRST signal on $procdff$389 ($dff) from module port_bus_1to0 (D = $procmux$116_Y, Q = \v_corr_20_02_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$470 ($sdff) from module port_bus_1to0 (D = \v_corr_20_02, Q = \v_corr_20_02_tmp).
Adding SRST signal on $procdff$390 ($dff) from module port_bus_1to0 (D = $procmux$110_Y, Q = \v_corr_20_03_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$472 ($sdff) from module port_bus_1to0 (D = \v_corr_20_03, Q = \v_corr_20_03_tmp).
Adding SRST signal on $procdff$391 ($dff) from module port_bus_1to0 (D = $procmux$104_Y, Q = \v_corr_20_04_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$474 ($sdff) from module port_bus_1to0 (D = \v_corr_20_04, Q = \v_corr_20_04_tmp).
Adding SRST signal on $procdff$392 ($dff) from module port_bus_1to0 (D = $procmux$98_Y, Q = \v_corr_20_05_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$476 ($sdff) from module port_bus_1to0 (D = \v_corr_20_05, Q = \v_corr_20_05_tmp).
Adding SRST signal on $procdff$393 ($dff) from module port_bus_1to0 (D = $procmux$92_Y, Q = \v_corr_20_06_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$478 ($sdff) from module port_bus_1to0 (D = \v_corr_20_06, Q = \v_corr_20_06_tmp).
Adding SRST signal on $procdff$394 ($dff) from module port_bus_1to0 (D = $procmux$86_Y, Q = \v_corr_20_07_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$480 ($sdff) from module port_bus_1to0 (D = \v_corr_20_07, Q = \v_corr_20_07_tmp).
Adding SRST signal on $procdff$395 ($dff) from module port_bus_1to0 (D = $procmux$80_Y, Q = \v_corr_20_08_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$482 ($sdff) from module port_bus_1to0 (D = \v_corr_20_08, Q = \v_corr_20_08_tmp).
Adding SRST signal on $procdff$396 ($dff) from module port_bus_1to0 (D = $procmux$74_Y, Q = \v_corr_20_09_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$484 ($sdff) from module port_bus_1to0 (D = \v_corr_20_09, Q = \v_corr_20_09_tmp).
Adding SRST signal on $procdff$397 ($dff) from module port_bus_1to0 (D = $procmux$68_Y, Q = \v_corr_20_10_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$486 ($sdff) from module port_bus_1to0 (D = \v_corr_20_10, Q = \v_corr_20_10_tmp).
Adding SRST signal on $procdff$398 ($dff) from module port_bus_1to0 (D = $procmux$62_Y, Q = \v_corr_20_11_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$488 ($sdff) from module port_bus_1to0 (D = \v_corr_20_11, Q = \v_corr_20_11_tmp).
Adding SRST signal on $procdff$399 ($dff) from module port_bus_1to0 (D = $procmux$56_Y, Q = \v_corr_20_12_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$490 ($sdff) from module port_bus_1to0 (D = \v_corr_20_12, Q = \v_corr_20_12_tmp).
Adding SRST signal on $procdff$400 ($dff) from module port_bus_1to0 (D = $procmux$50_Y, Q = \v_corr_20_13_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$492 ($sdff) from module port_bus_1to0 (D = \v_corr_20_13, Q = \v_corr_20_13_tmp).
Adding SRST signal on $procdff$401 ($dff) from module port_bus_1to0 (D = $procmux$44_Y, Q = \v_corr_20_14_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$494 ($sdff) from module port_bus_1to0 (D = \v_corr_20_14, Q = \v_corr_20_14_tmp).
Adding SRST signal on $procdff$402 ($dff) from module port_bus_1to0 (D = $procmux$38_Y, Q = \v_corr_20_15_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$496 ($sdff) from module port_bus_1to0 (D = \v_corr_20_15, Q = \v_corr_20_15_tmp).
Adding SRST signal on $procdff$403 ($dff) from module port_bus_1to0 (D = $procmux$32_Y, Q = \v_corr_20_16_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$498 ($sdff) from module port_bus_1to0 (D = \v_corr_20_16, Q = \v_corr_20_16_tmp).
Adding SRST signal on $procdff$404 ($dff) from module port_bus_1to0 (D = $procmux$26_Y, Q = \v_corr_20_17_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$500 ($sdff) from module port_bus_1to0 (D = \v_corr_20_17, Q = \v_corr_20_17_tmp).
Adding SRST signal on $procdff$405 ($dff) from module port_bus_1to0 (D = $procmux$20_Y, Q = \v_corr_20_18_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$502 ($sdff) from module port_bus_1to0 (D = \v_corr_20_18, Q = \v_corr_20_18_tmp).
Adding SRST signal on $procdff$406 ($dff) from module port_bus_1to0 (D = $procmux$14_Y, Q = \v_corr_20_19_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$504 ($sdff) from module port_bus_1to0 (D = \v_corr_20_19, Q = \v_corr_20_19_tmp).
Adding SRST signal on $procdff$407 ($dff) from module port_bus_1to0 (D = $procmux$8_Y, Q = \v_corr_20_20_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$506 ($sdff) from module port_bus_1to0 (D = \v_corr_20_20, Q = \v_corr_20_20_tmp).
Adding SRST signal on $procdff$408 ($dff) from module port_bus_1to0 (D = $procmux$328_Y, Q = \bus_word_1_tmp, rval = 8'00000000).
Adding SRST signal on $procdff$409 ($dff) from module port_bus_1to0 (D = $procmux$316_Y, Q = \bus_word_2_tmp, rval = 8'00000000).
Adding SRST signal on $procdff$410 ($dff) from module port_bus_1to0 (D = $procmux$304_Y, Q = \bus_word_3_tmp, rval = 8'00000000).
Adding SRST signal on $procdff$411 ($dff) from module port_bus_1to0 (D = $procmux$292_Y, Q = \bus_word_4_tmp, rval = 8'00000000).
Adding SRST signal on $procdff$412 ($dff) from module port_bus_1to0 (D = $procmux$280_Y, Q = \bus_word_5_tmp, rval = 8'00000000).
Adding SRST signal on $procdff$413 ($dff) from module port_bus_1to0 (D = $procmux$268_Y, Q = \bus_word_6_tmp, rval = 8'00000000).
Adding SRST signal on $procdff$361 ($dff) from module port_bus_1to0 (D = \bus_word_1_tmp, Q = \bus_word_1, rval = 8'00000000).
Adding SRST signal on $procdff$362 ($dff) from module port_bus_1to0 (D = \bus_word_2_tmp, Q = \bus_word_2, rval = 8'00000000).
Adding SRST signal on $procdff$363 ($dff) from module port_bus_1to0 (D = \bus_word_3_tmp, Q = \bus_word_3, rval = 8'00000000).
Adding SRST signal on $procdff$364 ($dff) from module port_bus_1to0 (D = \bus_word_4_tmp, Q = \bus_word_4, rval = 8'00000000).
Adding SRST signal on $procdff$365 ($dff) from module port_bus_1to0 (D = \bus_word_5_tmp, Q = \bus_word_5, rval = 8'00000000).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \port_bus_1to0..
Removed 95 unused cells and 298 unused wires.
<suppressed ~97 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_1to0.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \port_bus_1to0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \port_bus_1to0.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\port_bus_1to0'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \port_bus_1to0..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_1to0.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== port_bus_1to0 ===

   Number of wires:                120
   Number of wire bits:            860
   Number of public wires:          98
   Number of public wire bits:     757
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $add                           32
     $eq                            25
     $logic_not                      3
     $mux                            8
     $pmux                          51
     $reduce_or                      7
     $sdff                         106
     $sdffe                        324

End of script. Logfile hash: a1b1c3c560, CPU: user 0.14s system 0.00s, MEM: 13.76 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 2x read_verilog (0 sec), 23% 4x opt_expr (0 sec), ...
