// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "07/25/2019 18:40:18"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Top (
	clk,
	reset,
	SDIN,
	SCLK,
	USB_clk,
	BCLK,
	BCLK_test,
	DAC_LR_test,
	DAC_DATA,
	DAC_LR_CLK,
	ACK_LEDR);
input 	clk;
input 	reset;
output 	SDIN;
output 	SCLK;
output 	USB_clk;
output 	BCLK;
output 	BCLK_test;
output 	DAC_LR_test;
output 	DAC_DATA;
output 	DAC_LR_CLK;
output 	[2:0] ACK_LEDR;

// Design Ports Information
// SCLK	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// USB_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BCLK	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BCLK_test	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_LR_test	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DATA	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_LR_CLK	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACK_LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACK_LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACK_LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDIN	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SDIN~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \I2C|tick_counter[0]~7_combout ;
wire \I2C|Selector0~0_combout ;
wire \I2C|tick_counter[4]~17_combout ;
wire \I2C|tick_counter[0]~8 ;
wire \I2C|tick_counter[1]~9_combout ;
wire \I2C|tick_counter[1]~10 ;
wire \I2C|tick_counter[2]~11_combout ;
wire \I2C|tick_counter[2]~12 ;
wire \I2C|tick_counter[3]~13_combout ;
wire \I2C|finish_flag~0_combout ;
wire \I2C|finish_flag~1_combout ;
wire \I2C|finish_flag~feeder_combout ;
wire \I2C|finish_flag~q ;
wire \I2C|finish_flag~clkctrl_outclk ;
wire \counter[0]~2_combout ;
wire \Add3~0_combout ;
wire \counter[2]~1_combout ;
wire \counter[3]~0_combout ;
wire \counting_state~0_combout ;
wire \counting_state~1_combout ;
wire \counting_state~q ;
wire \ignition~0_combout ;
wire \ignition~q ;
wire \I2C|counter[0]~14_combout ;
wire \I2C|counter[4]~23 ;
wire \I2C|counter[5]~24_combout ;
wire \I2C|counter[5]~25 ;
wire \I2C|counter[6]~27_combout ;
wire \I2C|counter[6]~28 ;
wire \I2C|counter[7]~29_combout ;
wire \I2C|counter[7]~30 ;
wire \I2C|counter[8]~31_combout ;
wire \I2C|counter[8]~32 ;
wire \I2C|counter[9]~33_combout ;
wire \I2C|counter[9]~34 ;
wire \I2C|counter[10]~35_combout ;
wire \I2C|counter[10]~36 ;
wire \I2C|counter[11]~37_combout ;
wire \I2C|counter[11]~38 ;
wire \I2C|counter[12]~39_combout ;
wire \I2C|counter[12]~40 ;
wire \I2C|counter[13]~41_combout ;
wire \I2C|LessThan0~0_combout ;
wire \I2C|Equal0~1_combout ;
wire \I2C|Equal0~0_combout ;
wire \I2C|LessThan0~1_combout ;
wire \I2C|counter[12]~26_combout ;
wire \I2C|counter[0]~15 ;
wire \I2C|counter[1]~16_combout ;
wire \I2C|counter[1]~17 ;
wire \I2C|counter[2]~18_combout ;
wire \I2C|counter[2]~19 ;
wire \I2C|counter[3]~20_combout ;
wire \I2C|counter[3]~21 ;
wire \I2C|counter[4]~22_combout ;
wire \I2C|Equal0~3_combout ;
wire \I2C|Equal0~2_combout ;
wire \I2C|Equal0~4_combout ;
wire \I2C|SCLK~0_combout ;
wire \I2C|SCLK~1_combout ;
wire \I2C|SCLK~2_combout ;
wire \I2C|SCLK~q ;
wire \I2C|SCLK~clkctrl_outclk ;
wire \I2C|tick_counter[3]~14 ;
wire \I2C|tick_counter[4]~15_combout ;
wire \I2C|Mux0~8_combout ;
wire \I2C|LessThan1~0_combout ;
wire \I2C|Mux0~9_combout ;
wire \I2C|Mux0~10_combout ;
wire \Mux1~0_combout ;
wire \MUX_input[12]~0_combout ;
wire \Mux3~0_combout ;
wire \Mux2~0_combout ;
wire \I2C|Mux0~11_combout ;
wire \I2C|Mux0~12_combout ;
wire \I2C|Mux0~13_combout ;
wire \Mux10~0_combout ;
wire \I2C|Mux0~6_combout ;
wire \Mux8~0_combout ;
wire \Mux6~0_combout ;
wire \I2C|Mux0~0_combout ;
wire \I2C|Mux0~1_combout ;
wire \Mux4~0_combout ;
wire \Mux5~0_combout ;
wire \I2C|Mux0~4_combout ;
wire \I2C|Equal0~5_combout ;
wire \I2C|always2~0_combout ;
wire \Mux9~0_combout ;
wire \I2C|Mux0~2_combout ;
wire \I2C|Mux0~3_combout ;
wire \I2C|Mux0~5_combout ;
wire \I2C|Mux0~7_combout ;
wire \I2C|Mux0~14_combout ;
wire \I2C|serial_data~q ;
wire \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \DAC_LR_CLK_counter[0]~12_combout ;
wire \read_enable~0_combout ;
wire \read_enable~q ;
wire \DAC_LR_CLK_counter[1]~4_combout ;
wire \DAC_LR_CLK_counter[1]~5 ;
wire \DAC_LR_CLK_counter[2]~6_combout ;
wire \DAC_LR_CLK_counter[2]~7 ;
wire \DAC_LR_CLK_counter[3]~8_combout ;
wire \Equal1~0_combout ;
wire \DAC_LR_CLK_counter[3]~9 ;
wire \DAC_LR_CLK_counter[4]~10_combout ;
wire \Equal1~1_combout ;
wire \DAC_LR_CLK~reg0_q ;
wire \ROM_output_mux_counter[0]~4_combout ;
wire \ROM_output_mux_counter[1]~1_combout ;
wire \ROM_output_mux_counter[2]~0_combout ;
wire \ROM_output_mux_counter[3]~2_combout ;
wire \ROM_output_mux_counter[3]~3_combout ;
wire \DAC_LR_CLK~reg0clkctrl_outclk ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \read_counter[13]~feeder_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_a_store~q ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \Mux0~7_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \Mux0~8_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \Mux0~4_combout ;
wire \Mux0~5_combout ;
wire \Mux0~6_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Mux0~9_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \Mux0~17_combout ;
wire \Mux0~18_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \Mux0~14_combout ;
wire \Mux0~15_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \Mux0~12_combout ;
wire \Mux0~13_combout ;
wire \Mux0~16_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \Mux0~10_combout ;
wire \Mux0~11_combout ;
wire \Mux0~19_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \Mux0~20_combout ;
wire \Mux0~21_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \Mux0~27_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \Mux0~28_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \Mux0~22_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \Mux0~23_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \Mux0~24_combout ;
wire \Mux0~25_combout ;
wire \Mux0~26_combout ;
wire \Mux0~29_combout ;
wire \Mux0~30_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \Mux0~31_combout ;
wire \Mux0~32_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \Mux0~38_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \Mux0~39_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \Mux0~33_combout ;
wire \Mux0~34_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \Mux0~35_combout ;
wire \Mux0~36_combout ;
wire \Mux0~37_combout ;
wire \Mux0~40_combout ;
wire \Mux0~41_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \Mux0~73_combout ;
wire \Mux0~74_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \Mux0~80_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \Mux0~81_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \Mux0~77_combout ;
wire \Mux0~78_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \Mux0~75_combout ;
wire \Mux0~76_combout ;
wire \Mux0~79_combout ;
wire \Mux0~82_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \Mux0~62_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \Mux0~63_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \Mux0~69_combout ;
wire \Mux0~70_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \Mux0~64_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \Mux0~65_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \Mux0~66_combout ;
wire \Mux0~67_combout ;
wire \Mux0~68_combout ;
wire \Mux0~71_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \Mux0~59_combout ;
wire \Mux0~60_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \Mux0~56_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \Mux0~57_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \Mux0~54_combout ;
wire \Mux0~55_combout ;
wire \Mux0~58_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \Mux0~52_combout ;
wire \Mux0~53_combout ;
wire \Mux0~61_combout ;
wire \Mux0~72_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \Mux0~42_combout ;
wire \Mux0~43_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \Mux0~49_combout ;
wire \Mux0~50_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \Mux0~46_combout ;
wire \Mux0~47_combout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \Mux0~44_combout ;
wire \Mux0~45_combout ;
wire \Mux0~48_combout ;
wire \Mux0~51_combout ;
wire \Mux0~83_combout ;
wire \Mux0~84_combout ;
wire \DAC_DATA~reg0_q ;
wire \I2C|ACK[0]~0_combout ;
wire \I2C|ACK[0]~1_combout ;
wire \I2C|ACK[0]~2_combout ;
wire \I2C|ACK[1]~3_combout ;
wire \I2C|ACK[1]~4_combout ;
wire \I2C|ACK[1]~5_combout ;
wire \I2C|ACK[2]~6_combout ;
wire \I2C|ACK[2]~7_combout ;
wire \I2C|ACK[2]~8_combout ;
wire [4:0] \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w ;
wire [13:0] \I2C|counter ;
wire [4:0] DAC_LR_CLK_counter;
wire [4:0] \I2C|tick_counter ;
wire [2:0] \I2C|ACK ;
wire [3:0] ROM_output_mux_counter;
wire [3:0] counter;
wire [2:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [17:0] read_counter;
wire [3:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w ;
wire [3:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w ;
wire [3:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w ;
wire [3:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w ;
wire [3:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w ;
wire [3:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w ;
wire [3:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w ;
wire [15:0] MUX_input;

wire [4:0] \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;

assign \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \SCLK~output (
	.i(\I2C|SCLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SCLK),
	.obar());
// synopsys translate_off
defparam \SCLK~output .bus_hold = "false";
defparam \SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \USB_clk~output (
	.i(\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(USB_clk),
	.obar());
// synopsys translate_off
defparam \USB_clk~output .bus_hold = "false";
defparam \USB_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \BCLK~output (
	.i(\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BCLK),
	.obar());
// synopsys translate_off
defparam \BCLK~output .bus_hold = "false";
defparam \BCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \BCLK_test~output (
	.i(\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BCLK_test),
	.obar());
// synopsys translate_off
defparam \BCLK_test~output .bus_hold = "false";
defparam \BCLK_test~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \DAC_LR_test~output (
	.i(\DAC_LR_CLK~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_LR_test),
	.obar());
// synopsys translate_off
defparam \DAC_LR_test~output .bus_hold = "false";
defparam \DAC_LR_test~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \DAC_DATA~output (
	.i(\DAC_DATA~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DATA),
	.obar());
// synopsys translate_off
defparam \DAC_DATA~output .bus_hold = "false";
defparam \DAC_DATA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \DAC_LR_CLK~output (
	.i(\DAC_LR_CLK~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_LR_CLK),
	.obar());
// synopsys translate_off
defparam \DAC_LR_CLK~output .bus_hold = "false";
defparam \DAC_LR_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \ACK_LEDR[0]~output (
	.i(\I2C|ACK [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACK_LEDR[0]),
	.obar());
// synopsys translate_off
defparam \ACK_LEDR[0]~output .bus_hold = "false";
defparam \ACK_LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \ACK_LEDR[1]~output (
	.i(\I2C|ACK [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACK_LEDR[1]),
	.obar());
// synopsys translate_off
defparam \ACK_LEDR[1]~output .bus_hold = "false";
defparam \ACK_LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \ACK_LEDR[2]~output (
	.i(\I2C|ACK [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACK_LEDR[2]),
	.obar());
// synopsys translate_off
defparam \ACK_LEDR[2]~output .bus_hold = "false";
defparam \ACK_LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \SDIN~output (
	.i(\I2C|serial_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDIN),
	.obar());
// synopsys translate_off
defparam \SDIN~output .bus_hold = "false";
defparam \SDIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \I2C|tick_counter[0]~7 (
// Equation(s):
// \I2C|tick_counter[0]~7_combout  = \I2C|tick_counter [0] $ (VCC)
// \I2C|tick_counter[0]~8  = CARRY(\I2C|tick_counter [0])

	.dataa(gnd),
	.datab(\I2C|tick_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\I2C|tick_counter[0]~7_combout ),
	.cout(\I2C|tick_counter[0]~8 ));
// synopsys translate_off
defparam \I2C|tick_counter[0]~7 .lut_mask = 16'h33CC;
defparam \I2C|tick_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \I2C|Selector0~0 (
// Equation(s):
// \I2C|Selector0~0_combout  = (\I2C|tick_counter [3] & (\I2C|tick_counter [4] & \I2C|tick_counter [2]))

	.dataa(gnd),
	.datab(\I2C|tick_counter [3]),
	.datac(\I2C|tick_counter [4]),
	.datad(\I2C|tick_counter [2]),
	.cin(gnd),
	.combout(\I2C|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Selector0~0 .lut_mask = 16'hC000;
defparam \I2C|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \I2C|tick_counter[4]~17 (
// Equation(s):
// \I2C|tick_counter[4]~17_combout  = ((!\I2C|tick_counter [0] & (!\I2C|tick_counter [1] & \I2C|Selector0~0_combout ))) # (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\I2C|tick_counter [0]),
	.datac(\I2C|tick_counter [1]),
	.datad(\I2C|Selector0~0_combout ),
	.cin(gnd),
	.combout(\I2C|tick_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|tick_counter[4]~17 .lut_mask = 16'h5755;
defparam \I2C|tick_counter[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \I2C|tick_counter[0] (
	.clk(!\I2C|SCLK~clkctrl_outclk ),
	.d(\I2C|tick_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|tick_counter[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|tick_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|tick_counter[0] .is_wysiwyg = "true";
defparam \I2C|tick_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \I2C|tick_counter[1]~9 (
// Equation(s):
// \I2C|tick_counter[1]~9_combout  = (\I2C|tick_counter [1] & (!\I2C|tick_counter[0]~8 )) # (!\I2C|tick_counter [1] & ((\I2C|tick_counter[0]~8 ) # (GND)))
// \I2C|tick_counter[1]~10  = CARRY((!\I2C|tick_counter[0]~8 ) # (!\I2C|tick_counter [1]))

	.dataa(gnd),
	.datab(\I2C|tick_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|tick_counter[0]~8 ),
	.combout(\I2C|tick_counter[1]~9_combout ),
	.cout(\I2C|tick_counter[1]~10 ));
// synopsys translate_off
defparam \I2C|tick_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \I2C|tick_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N17
dffeas \I2C|tick_counter[1] (
	.clk(!\I2C|SCLK~clkctrl_outclk ),
	.d(\I2C|tick_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|tick_counter[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|tick_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|tick_counter[1] .is_wysiwyg = "true";
defparam \I2C|tick_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \I2C|tick_counter[2]~11 (
// Equation(s):
// \I2C|tick_counter[2]~11_combout  = (\I2C|tick_counter [2] & (\I2C|tick_counter[1]~10  $ (GND))) # (!\I2C|tick_counter [2] & (!\I2C|tick_counter[1]~10  & VCC))
// \I2C|tick_counter[2]~12  = CARRY((\I2C|tick_counter [2] & !\I2C|tick_counter[1]~10 ))

	.dataa(gnd),
	.datab(\I2C|tick_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|tick_counter[1]~10 ),
	.combout(\I2C|tick_counter[2]~11_combout ),
	.cout(\I2C|tick_counter[2]~12 ));
// synopsys translate_off
defparam \I2C|tick_counter[2]~11 .lut_mask = 16'hC30C;
defparam \I2C|tick_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N19
dffeas \I2C|tick_counter[2] (
	.clk(!\I2C|SCLK~clkctrl_outclk ),
	.d(\I2C|tick_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|tick_counter[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|tick_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|tick_counter[2] .is_wysiwyg = "true";
defparam \I2C|tick_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \I2C|tick_counter[3]~13 (
// Equation(s):
// \I2C|tick_counter[3]~13_combout  = (\I2C|tick_counter [3] & (!\I2C|tick_counter[2]~12 )) # (!\I2C|tick_counter [3] & ((\I2C|tick_counter[2]~12 ) # (GND)))
// \I2C|tick_counter[3]~14  = CARRY((!\I2C|tick_counter[2]~12 ) # (!\I2C|tick_counter [3]))

	.dataa(gnd),
	.datab(\I2C|tick_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|tick_counter[2]~12 ),
	.combout(\I2C|tick_counter[3]~13_combout ),
	.cout(\I2C|tick_counter[3]~14 ));
// synopsys translate_off
defparam \I2C|tick_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \I2C|tick_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N21
dffeas \I2C|tick_counter[3] (
	.clk(!\I2C|SCLK~clkctrl_outclk ),
	.d(\I2C|tick_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|tick_counter[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|tick_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|tick_counter[3] .is_wysiwyg = "true";
defparam \I2C|tick_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N20
cycloneive_lcell_comb \I2C|finish_flag~0 (
// Equation(s):
// \I2C|finish_flag~0_combout  = (\I2C|tick_counter [1] & (!\I2C|tick_counter [4])) # (!\I2C|tick_counter [1] & ((\I2C|tick_counter [0] & (!\I2C|tick_counter [4])) # (!\I2C|tick_counter [0] & ((\I2C|tick_counter [2])))))

	.dataa(\I2C|tick_counter [4]),
	.datab(\I2C|tick_counter [1]),
	.datac(\I2C|tick_counter [0]),
	.datad(\I2C|tick_counter [2]),
	.cin(gnd),
	.combout(\I2C|finish_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|finish_flag~0 .lut_mask = 16'h5754;
defparam \I2C|finish_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \I2C|finish_flag~1 (
// Equation(s):
// \I2C|finish_flag~1_combout  = (\I2C|tick_counter [3] & ((\I2C|finish_flag~q ) # ((\I2C|tick_counter [4] & \I2C|finish_flag~0_combout )))) # (!\I2C|tick_counter [3] & (\I2C|finish_flag~q  & ((\I2C|tick_counter [4]) # (\I2C|finish_flag~0_combout ))))

	.dataa(\I2C|tick_counter [3]),
	.datab(\I2C|tick_counter [4]),
	.datac(\I2C|finish_flag~q ),
	.datad(\I2C|finish_flag~0_combout ),
	.cin(gnd),
	.combout(\I2C|finish_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|finish_flag~1 .lut_mask = 16'hF8E0;
defparam \I2C|finish_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cycloneive_lcell_comb \I2C|finish_flag~feeder (
// Equation(s):
// \I2C|finish_flag~feeder_combout  = \I2C|finish_flag~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I2C|finish_flag~1_combout ),
	.cin(gnd),
	.combout(\I2C|finish_flag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|finish_flag~feeder .lut_mask = 16'hFF00;
defparam \I2C|finish_flag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N15
dffeas \I2C|finish_flag (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|finish_flag~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|finish_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|finish_flag .is_wysiwyg = "true";
defparam \I2C|finish_flag .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \I2C|finish_flag~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\I2C|finish_flag~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\I2C|finish_flag~clkctrl_outclk ));
// synopsys translate_off
defparam \I2C|finish_flag~clkctrl .clock_type = "global clock";
defparam \I2C|finish_flag~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \counter[0]~2 (
// Equation(s):
// \counter[0]~2_combout  = !counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~2 .lut_mask = 16'h0F0F;
defparam \counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N3
dffeas \counter[0] (
	.clk(\I2C|finish_flag~clkctrl_outclk ),
	.d(\counter[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = counter[1] $ (counter[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[1]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h0FF0;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N31
dffeas \counter[1] (
	.clk(\I2C|finish_flag~clkctrl_outclk ),
	.d(\Add3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \counter[2]~1 (
// Equation(s):
// \counter[2]~1_combout  = counter[2] $ (((counter[1] & counter[0])))

	.dataa(counter[1]),
	.datab(gnd),
	.datac(counter[2]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter[2]~1 .lut_mask = 16'h5AF0;
defparam \counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N25
dffeas \counter[2] (
	.clk(\I2C|finish_flag~clkctrl_outclk ),
	.d(\counter[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \counter[3]~0 (
// Equation(s):
// \counter[3]~0_combout  = counter[3] $ (((counter[1] & (counter[0] & counter[2]))))

	.dataa(counter[1]),
	.datab(counter[0]),
	.datac(counter[3]),
	.datad(counter[2]),
	.cin(gnd),
	.combout(\counter[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter[3]~0 .lut_mask = 16'h78F0;
defparam \counter[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N5
dffeas \counter[3] (
	.clk(\I2C|finish_flag~clkctrl_outclk ),
	.d(\counter[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \counting_state~0 (
// Equation(s):
// \counting_state~0_combout  = (\reset~input_o  & ((\counting_state~q ) # ((!counter[2] & !counter[0]))))

	.dataa(\counting_state~q ),
	.datab(\reset~input_o ),
	.datac(counter[2]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\counting_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \counting_state~0 .lut_mask = 16'h888C;
defparam \counting_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \counting_state~1 (
// Equation(s):
// \counting_state~1_combout  = (\counting_state~0_combout  & ((\counting_state~q ) # ((counter[1] & !counter[3]))))

	.dataa(counter[1]),
	.datab(counter[3]),
	.datac(\counting_state~q ),
	.datad(\counting_state~0_combout ),
	.cin(gnd),
	.combout(\counting_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \counting_state~1 .lut_mask = 16'hF200;
defparam \counting_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N21
dffeas counting_state(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counting_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counting_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam counting_state.is_wysiwyg = "true";
defparam counting_state.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cycloneive_lcell_comb \ignition~0 (
// Equation(s):
// \ignition~0_combout  = (\reset~input_o  & ((!\counting_state~q ))) # (!\reset~input_o  & (\ignition~q ))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\ignition~q ),
	.datad(\counting_state~q ),
	.cin(gnd),
	.combout(\ignition~0_combout ),
	.cout());
// synopsys translate_off
defparam \ignition~0 .lut_mask = 16'h50FA;
defparam \ignition~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N31
dffeas ignition(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ignition~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ignition~q ),
	.prn(vcc));
// synopsys translate_off
defparam ignition.is_wysiwyg = "true";
defparam ignition.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N0
cycloneive_lcell_comb \I2C|counter[0]~14 (
// Equation(s):
// \I2C|counter[0]~14_combout  = \I2C|counter [0] $ (VCC)
// \I2C|counter[0]~15  = CARRY(\I2C|counter [0])

	.dataa(gnd),
	.datab(\I2C|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\I2C|counter[0]~14_combout ),
	.cout(\I2C|counter[0]~15 ));
// synopsys translate_off
defparam \I2C|counter[0]~14 .lut_mask = 16'h33CC;
defparam \I2C|counter[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N8
cycloneive_lcell_comb \I2C|counter[4]~22 (
// Equation(s):
// \I2C|counter[4]~22_combout  = (\I2C|counter [4] & (\I2C|counter[3]~21  $ (GND))) # (!\I2C|counter [4] & (!\I2C|counter[3]~21  & VCC))
// \I2C|counter[4]~23  = CARRY((\I2C|counter [4] & !\I2C|counter[3]~21 ))

	.dataa(gnd),
	.datab(\I2C|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|counter[3]~21 ),
	.combout(\I2C|counter[4]~22_combout ),
	.cout(\I2C|counter[4]~23 ));
// synopsys translate_off
defparam \I2C|counter[4]~22 .lut_mask = 16'hC30C;
defparam \I2C|counter[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N10
cycloneive_lcell_comb \I2C|counter[5]~24 (
// Equation(s):
// \I2C|counter[5]~24_combout  = (\I2C|counter [5] & (!\I2C|counter[4]~23 )) # (!\I2C|counter [5] & ((\I2C|counter[4]~23 ) # (GND)))
// \I2C|counter[5]~25  = CARRY((!\I2C|counter[4]~23 ) # (!\I2C|counter [5]))

	.dataa(\I2C|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|counter[4]~23 ),
	.combout(\I2C|counter[5]~24_combout ),
	.cout(\I2C|counter[5]~25 ));
// synopsys translate_off
defparam \I2C|counter[5]~24 .lut_mask = 16'h5A5F;
defparam \I2C|counter[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N11
dffeas \I2C|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[5] .is_wysiwyg = "true";
defparam \I2C|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N12
cycloneive_lcell_comb \I2C|counter[6]~27 (
// Equation(s):
// \I2C|counter[6]~27_combout  = (\I2C|counter [6] & (\I2C|counter[5]~25  $ (GND))) # (!\I2C|counter [6] & (!\I2C|counter[5]~25  & VCC))
// \I2C|counter[6]~28  = CARRY((\I2C|counter [6] & !\I2C|counter[5]~25 ))

	.dataa(\I2C|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|counter[5]~25 ),
	.combout(\I2C|counter[6]~27_combout ),
	.cout(\I2C|counter[6]~28 ));
// synopsys translate_off
defparam \I2C|counter[6]~27 .lut_mask = 16'hA50A;
defparam \I2C|counter[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N13
dffeas \I2C|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[6] .is_wysiwyg = "true";
defparam \I2C|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N14
cycloneive_lcell_comb \I2C|counter[7]~29 (
// Equation(s):
// \I2C|counter[7]~29_combout  = (\I2C|counter [7] & (!\I2C|counter[6]~28 )) # (!\I2C|counter [7] & ((\I2C|counter[6]~28 ) # (GND)))
// \I2C|counter[7]~30  = CARRY((!\I2C|counter[6]~28 ) # (!\I2C|counter [7]))

	.dataa(gnd),
	.datab(\I2C|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|counter[6]~28 ),
	.combout(\I2C|counter[7]~29_combout ),
	.cout(\I2C|counter[7]~30 ));
// synopsys translate_off
defparam \I2C|counter[7]~29 .lut_mask = 16'h3C3F;
defparam \I2C|counter[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N15
dffeas \I2C|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[7] .is_wysiwyg = "true";
defparam \I2C|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N16
cycloneive_lcell_comb \I2C|counter[8]~31 (
// Equation(s):
// \I2C|counter[8]~31_combout  = (\I2C|counter [8] & (\I2C|counter[7]~30  $ (GND))) # (!\I2C|counter [8] & (!\I2C|counter[7]~30  & VCC))
// \I2C|counter[8]~32  = CARRY((\I2C|counter [8] & !\I2C|counter[7]~30 ))

	.dataa(gnd),
	.datab(\I2C|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|counter[7]~30 ),
	.combout(\I2C|counter[8]~31_combout ),
	.cout(\I2C|counter[8]~32 ));
// synopsys translate_off
defparam \I2C|counter[8]~31 .lut_mask = 16'hC30C;
defparam \I2C|counter[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N17
dffeas \I2C|counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[8] .is_wysiwyg = "true";
defparam \I2C|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N18
cycloneive_lcell_comb \I2C|counter[9]~33 (
// Equation(s):
// \I2C|counter[9]~33_combout  = (\I2C|counter [9] & (!\I2C|counter[8]~32 )) # (!\I2C|counter [9] & ((\I2C|counter[8]~32 ) # (GND)))
// \I2C|counter[9]~34  = CARRY((!\I2C|counter[8]~32 ) # (!\I2C|counter [9]))

	.dataa(gnd),
	.datab(\I2C|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|counter[8]~32 ),
	.combout(\I2C|counter[9]~33_combout ),
	.cout(\I2C|counter[9]~34 ));
// synopsys translate_off
defparam \I2C|counter[9]~33 .lut_mask = 16'h3C3F;
defparam \I2C|counter[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N19
dffeas \I2C|counter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[9] .is_wysiwyg = "true";
defparam \I2C|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N20
cycloneive_lcell_comb \I2C|counter[10]~35 (
// Equation(s):
// \I2C|counter[10]~35_combout  = (\I2C|counter [10] & (\I2C|counter[9]~34  $ (GND))) # (!\I2C|counter [10] & (!\I2C|counter[9]~34  & VCC))
// \I2C|counter[10]~36  = CARRY((\I2C|counter [10] & !\I2C|counter[9]~34 ))

	.dataa(gnd),
	.datab(\I2C|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|counter[9]~34 ),
	.combout(\I2C|counter[10]~35_combout ),
	.cout(\I2C|counter[10]~36 ));
// synopsys translate_off
defparam \I2C|counter[10]~35 .lut_mask = 16'hC30C;
defparam \I2C|counter[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N21
dffeas \I2C|counter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[10] .is_wysiwyg = "true";
defparam \I2C|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
cycloneive_lcell_comb \I2C|counter[11]~37 (
// Equation(s):
// \I2C|counter[11]~37_combout  = (\I2C|counter [11] & (!\I2C|counter[10]~36 )) # (!\I2C|counter [11] & ((\I2C|counter[10]~36 ) # (GND)))
// \I2C|counter[11]~38  = CARRY((!\I2C|counter[10]~36 ) # (!\I2C|counter [11]))

	.dataa(\I2C|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|counter[10]~36 ),
	.combout(\I2C|counter[11]~37_combout ),
	.cout(\I2C|counter[11]~38 ));
// synopsys translate_off
defparam \I2C|counter[11]~37 .lut_mask = 16'h5A5F;
defparam \I2C|counter[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N23
dffeas \I2C|counter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[11] .is_wysiwyg = "true";
defparam \I2C|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
cycloneive_lcell_comb \I2C|counter[12]~39 (
// Equation(s):
// \I2C|counter[12]~39_combout  = (\I2C|counter [12] & (\I2C|counter[11]~38  $ (GND))) # (!\I2C|counter [12] & (!\I2C|counter[11]~38  & VCC))
// \I2C|counter[12]~40  = CARRY((\I2C|counter [12] & !\I2C|counter[11]~38 ))

	.dataa(gnd),
	.datab(\I2C|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|counter[11]~38 ),
	.combout(\I2C|counter[12]~39_combout ),
	.cout(\I2C|counter[12]~40 ));
// synopsys translate_off
defparam \I2C|counter[12]~39 .lut_mask = 16'hC30C;
defparam \I2C|counter[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N25
dffeas \I2C|counter[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[12] .is_wysiwyg = "true";
defparam \I2C|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
cycloneive_lcell_comb \I2C|counter[13]~41 (
// Equation(s):
// \I2C|counter[13]~41_combout  = \I2C|counter [13] $ (\I2C|counter[12]~40 )

	.dataa(\I2C|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\I2C|counter[12]~40 ),
	.combout(\I2C|counter[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|counter[13]~41 .lut_mask = 16'h5A5A;
defparam \I2C|counter[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N27
dffeas \I2C|counter[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[13] .is_wysiwyg = "true";
defparam \I2C|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
cycloneive_lcell_comb \I2C|LessThan0~0 (
// Equation(s):
// \I2C|LessThan0~0_combout  = (\I2C|counter [4]) # ((\I2C|counter [3] & ((\I2C|counter [2]) # (\I2C|counter [1]))))

	.dataa(\I2C|counter [4]),
	.datab(\I2C|counter [3]),
	.datac(\I2C|counter [2]),
	.datad(\I2C|counter [1]),
	.cin(gnd),
	.combout(\I2C|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|LessThan0~0 .lut_mask = 16'hEEEA;
defparam \I2C|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
cycloneive_lcell_comb \I2C|Equal0~1 (
// Equation(s):
// \I2C|Equal0~1_combout  = (!\I2C|counter [12] & (!\I2C|counter [9] & (!\I2C|counter [11] & !\I2C|counter [10])))

	.dataa(\I2C|counter [12]),
	.datab(\I2C|counter [9]),
	.datac(\I2C|counter [11]),
	.datad(\I2C|counter [10]),
	.cin(gnd),
	.combout(\I2C|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Equal0~1 .lut_mask = 16'h0001;
defparam \I2C|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N28
cycloneive_lcell_comb \I2C|Equal0~0 (
// Equation(s):
// \I2C|Equal0~0_combout  = (!\I2C|counter [6] & (!\I2C|counter [8] & (!\I2C|counter [7] & !\I2C|counter [5])))

	.dataa(\I2C|counter [6]),
	.datab(\I2C|counter [8]),
	.datac(\I2C|counter [7]),
	.datad(\I2C|counter [5]),
	.cin(gnd),
	.combout(\I2C|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Equal0~0 .lut_mask = 16'h0001;
defparam \I2C|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
cycloneive_lcell_comb \I2C|LessThan0~1 (
// Equation(s):
// \I2C|LessThan0~1_combout  = (\I2C|counter [13]) # ((\I2C|LessThan0~0_combout ) # ((!\I2C|Equal0~0_combout ) # (!\I2C|Equal0~1_combout )))

	.dataa(\I2C|counter [13]),
	.datab(\I2C|LessThan0~0_combout ),
	.datac(\I2C|Equal0~1_combout ),
	.datad(\I2C|Equal0~0_combout ),
	.cin(gnd),
	.combout(\I2C|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|LessThan0~1 .lut_mask = 16'hEFFF;
defparam \I2C|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cycloneive_lcell_comb \I2C|counter[12]~26 (
// Equation(s):
// \I2C|counter[12]~26_combout  = (((\I2C|Equal0~4_combout  & \I2C|LessThan0~1_combout )) # (!\reset~input_o )) # (!\ignition~q )

	.dataa(\ignition~q ),
	.datab(\I2C|Equal0~4_combout ),
	.datac(\reset~input_o ),
	.datad(\I2C|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\I2C|counter[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|counter[12]~26 .lut_mask = 16'hDF5F;
defparam \I2C|counter[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N1
dffeas \I2C|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[0]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[0] .is_wysiwyg = "true";
defparam \I2C|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N2
cycloneive_lcell_comb \I2C|counter[1]~16 (
// Equation(s):
// \I2C|counter[1]~16_combout  = (\I2C|counter [1] & (!\I2C|counter[0]~15 )) # (!\I2C|counter [1] & ((\I2C|counter[0]~15 ) # (GND)))
// \I2C|counter[1]~17  = CARRY((!\I2C|counter[0]~15 ) # (!\I2C|counter [1]))

	.dataa(gnd),
	.datab(\I2C|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|counter[0]~15 ),
	.combout(\I2C|counter[1]~16_combout ),
	.cout(\I2C|counter[1]~17 ));
// synopsys translate_off
defparam \I2C|counter[1]~16 .lut_mask = 16'h3C3F;
defparam \I2C|counter[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N3
dffeas \I2C|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[1] .is_wysiwyg = "true";
defparam \I2C|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N4
cycloneive_lcell_comb \I2C|counter[2]~18 (
// Equation(s):
// \I2C|counter[2]~18_combout  = (\I2C|counter [2] & (\I2C|counter[1]~17  $ (GND))) # (!\I2C|counter [2] & (!\I2C|counter[1]~17  & VCC))
// \I2C|counter[2]~19  = CARRY((\I2C|counter [2] & !\I2C|counter[1]~17 ))

	.dataa(gnd),
	.datab(\I2C|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|counter[1]~17 ),
	.combout(\I2C|counter[2]~18_combout ),
	.cout(\I2C|counter[2]~19 ));
// synopsys translate_off
defparam \I2C|counter[2]~18 .lut_mask = 16'hC30C;
defparam \I2C|counter[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N5
dffeas \I2C|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[2] .is_wysiwyg = "true";
defparam \I2C|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N6
cycloneive_lcell_comb \I2C|counter[3]~20 (
// Equation(s):
// \I2C|counter[3]~20_combout  = (\I2C|counter [3] & (!\I2C|counter[2]~19 )) # (!\I2C|counter [3] & ((\I2C|counter[2]~19 ) # (GND)))
// \I2C|counter[3]~21  = CARRY((!\I2C|counter[2]~19 ) # (!\I2C|counter [3]))

	.dataa(\I2C|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C|counter[2]~19 ),
	.combout(\I2C|counter[3]~20_combout ),
	.cout(\I2C|counter[3]~21 ));
// synopsys translate_off
defparam \I2C|counter[3]~20 .lut_mask = 16'h5A5F;
defparam \I2C|counter[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N7
dffeas \I2C|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[3] .is_wysiwyg = "true";
defparam \I2C|counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N9
dffeas \I2C|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|counter[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|counter[12]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|counter[4] .is_wysiwyg = "true";
defparam \I2C|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
cycloneive_lcell_comb \I2C|Equal0~3 (
// Equation(s):
// \I2C|Equal0~3_combout  = (\I2C|counter [4] & (\I2C|counter [0] & \I2C|counter [1]))

	.dataa(\I2C|counter [4]),
	.datab(gnd),
	.datac(\I2C|counter [0]),
	.datad(\I2C|counter [1]),
	.cin(gnd),
	.combout(\I2C|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Equal0~3 .lut_mask = 16'hA000;
defparam \I2C|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneive_lcell_comb \I2C|Equal0~2 (
// Equation(s):
// \I2C|Equal0~2_combout  = (\I2C|Equal0~0_combout  & (\I2C|Equal0~1_combout  & !\I2C|counter [13]))

	.dataa(\I2C|Equal0~0_combout ),
	.datab(gnd),
	.datac(\I2C|Equal0~1_combout ),
	.datad(\I2C|counter [13]),
	.cin(gnd),
	.combout(\I2C|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Equal0~2 .lut_mask = 16'h00A0;
defparam \I2C|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N26
cycloneive_lcell_comb \I2C|Equal0~4 (
// Equation(s):
// \I2C|Equal0~4_combout  = (\I2C|Equal0~3_combout  & (!\I2C|counter [3] & (!\I2C|counter [2] & \I2C|Equal0~2_combout )))

	.dataa(\I2C|Equal0~3_combout ),
	.datab(\I2C|counter [3]),
	.datac(\I2C|counter [2]),
	.datad(\I2C|Equal0~2_combout ),
	.cin(gnd),
	.combout(\I2C|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Equal0~4 .lut_mask = 16'h0200;
defparam \I2C|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneive_lcell_comb \I2C|SCLK~0 (
// Equation(s):
// \I2C|SCLK~0_combout  = ((\I2C|SCLK~q  & ((\I2C|Equal0~4_combout ) # (!\ignition~q )))) # (!\reset~input_o )

	.dataa(\ignition~q ),
	.datab(\I2C|Equal0~4_combout ),
	.datac(\reset~input_o ),
	.datad(\I2C|SCLK~q ),
	.cin(gnd),
	.combout(\I2C|SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|SCLK~0 .lut_mask = 16'hDF0F;
defparam \I2C|SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \I2C|SCLK~1 (
// Equation(s):
// \I2C|SCLK~1_combout  = (!\I2C|Equal0~4_combout  & (\I2C|tick_counter [0] & (\I2C|Selector0~0_combout  & !\I2C|tick_counter [1])))

	.dataa(\I2C|Equal0~4_combout ),
	.datab(\I2C|tick_counter [0]),
	.datac(\I2C|Selector0~0_combout ),
	.datad(\I2C|tick_counter [1]),
	.cin(gnd),
	.combout(\I2C|SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|SCLK~1 .lut_mask = 16'h0040;
defparam \I2C|SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneive_lcell_comb \I2C|SCLK~2 (
// Equation(s):
// \I2C|SCLK~2_combout  = (\I2C|SCLK~0_combout ) # ((\ignition~q  & ((\I2C|SCLK~1_combout ) # (!\I2C|LessThan0~1_combout ))))

	.dataa(\I2C|SCLK~0_combout ),
	.datab(\I2C|LessThan0~1_combout ),
	.datac(\ignition~q ),
	.datad(\I2C|SCLK~1_combout ),
	.cin(gnd),
	.combout(\I2C|SCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|SCLK~2 .lut_mask = 16'hFABA;
defparam \I2C|SCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N5
dffeas \I2C|SCLK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|SCLK~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|SCLK .is_wysiwyg = "true";
defparam \I2C|SCLK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \I2C|SCLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\I2C|SCLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\I2C|SCLK~clkctrl_outclk ));
// synopsys translate_off
defparam \I2C|SCLK~clkctrl .clock_type = "global clock";
defparam \I2C|SCLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \I2C|tick_counter[4]~15 (
// Equation(s):
// \I2C|tick_counter[4]~15_combout  = \I2C|tick_counter[3]~14  $ (!\I2C|tick_counter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I2C|tick_counter [4]),
	.cin(\I2C|tick_counter[3]~14 ),
	.combout(\I2C|tick_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|tick_counter[4]~15 .lut_mask = 16'hF00F;
defparam \I2C|tick_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N23
dffeas \I2C|tick_counter[4] (
	.clk(!\I2C|SCLK~clkctrl_outclk ),
	.d(\I2C|tick_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C|tick_counter[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|tick_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|tick_counter[4] .is_wysiwyg = "true";
defparam \I2C|tick_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \I2C|Mux0~8 (
// Equation(s):
// \I2C|Mux0~8_combout  = (\I2C|serial_data~q  & (\I2C|tick_counter [0] & !\I2C|tick_counter [1]))

	.dataa(gnd),
	.datab(\I2C|serial_data~q ),
	.datac(\I2C|tick_counter [0]),
	.datad(\I2C|tick_counter [1]),
	.cin(gnd),
	.combout(\I2C|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~8 .lut_mask = 16'h00C0;
defparam \I2C|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
cycloneive_lcell_comb \I2C|LessThan1~0 (
// Equation(s):
// \I2C|LessThan1~0_combout  = (\I2C|counter [4]) # ((\I2C|counter [3]) # ((\I2C|counter [2]) # (!\I2C|Equal0~2_combout )))

	.dataa(\I2C|counter [4]),
	.datab(\I2C|counter [3]),
	.datac(\I2C|counter [2]),
	.datad(\I2C|Equal0~2_combout ),
	.cin(gnd),
	.combout(\I2C|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|LessThan1~0 .lut_mask = 16'hFEFF;
defparam \I2C|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \I2C|Mux0~9 (
// Equation(s):
// \I2C|Mux0~9_combout  = (\I2C|tick_counter [0] & ((!\I2C|tick_counter [1]))) # (!\I2C|tick_counter [0] & ((\I2C|LessThan1~0_combout ) # (\I2C|tick_counter [1])))

	.dataa(gnd),
	.datab(\I2C|LessThan1~0_combout ),
	.datac(\I2C|tick_counter [0]),
	.datad(\I2C|tick_counter [1]),
	.cin(gnd),
	.combout(\I2C|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~9 .lut_mask = 16'h0FFC;
defparam \I2C|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \I2C|Mux0~10 (
// Equation(s):
// \I2C|Mux0~10_combout  = (\I2C|tick_counter [3] & (\I2C|tick_counter [2])) # (!\I2C|tick_counter [3] & ((\I2C|tick_counter [2] & (!\I2C|tick_counter [0])) # (!\I2C|tick_counter [2] & ((!\I2C|Mux0~9_combout )))))

	.dataa(\I2C|tick_counter [3]),
	.datab(\I2C|tick_counter [2]),
	.datac(\I2C|tick_counter [0]),
	.datad(\I2C|Mux0~9_combout ),
	.cin(gnd),
	.combout(\I2C|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~10 .lut_mask = 16'h8C9D;
defparam \I2C|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (!counter[3] & (!counter[1] & (counter[2] $ (!counter[0]))))

	.dataa(counter[2]),
	.datab(counter[3]),
	.datac(counter[1]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h0201;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \MUX_input[12]~0 (
// Equation(s):
// \MUX_input[12]~0_combout  = ((!counter[1] & (!counter[2] & !counter[0]))) # (!counter[3])

	.dataa(counter[1]),
	.datab(counter[2]),
	.datac(counter[3]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\MUX_input[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_input[12]~0 .lut_mask = 16'h0F1F;
defparam \MUX_input[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N21
dffeas \MUX_input[12] (
	.clk(\I2C|SCLK~clkctrl_outclk ),
	.d(\Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MUX_input[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MUX_input[12]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX_input[12] .is_wysiwyg = "true";
defparam \MUX_input[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (counter[3]) # (counter[1] $ (((!counter[2] & counter[0]))))

	.dataa(counter[2]),
	.datab(counter[3]),
	.datac(counter[1]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hEDFC;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N15
dffeas \MUX_input[10] (
	.clk(\I2C|SCLK~clkctrl_outclk ),
	.d(\Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MUX_input[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MUX_input[10]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX_input[10] .is_wysiwyg = "true";
defparam \MUX_input[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (!counter[3] & ((counter[2] & ((!counter[0]))) # (!counter[2] & (counter[1]))))

	.dataa(counter[2]),
	.datab(counter[1]),
	.datac(counter[3]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h040E;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N5
dffeas \MUX_input[11] (
	.clk(\I2C|SCLK~clkctrl_outclk ),
	.d(\Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MUX_input[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MUX_input[11]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX_input[11] .is_wysiwyg = "true";
defparam \MUX_input[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \I2C|Mux0~11 (
// Equation(s):
// \I2C|Mux0~11_combout  = (\I2C|tick_counter [1] & ((\I2C|tick_counter [0] & (MUX_input[10])) # (!\I2C|tick_counter [0] & ((MUX_input[11])))))

	.dataa(\I2C|tick_counter [0]),
	.datab(MUX_input[10]),
	.datac(\I2C|tick_counter [1]),
	.datad(MUX_input[11]),
	.cin(gnd),
	.combout(\I2C|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~11 .lut_mask = 16'hD080;
defparam \I2C|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \I2C|Mux0~12 (
// Equation(s):
// \I2C|Mux0~12_combout  = (\I2C|Mux0~11_combout ) # ((\I2C|tick_counter [0] & (MUX_input[12] & !\I2C|tick_counter [1])))

	.dataa(\I2C|tick_counter [0]),
	.datab(MUX_input[12]),
	.datac(\I2C|tick_counter [1]),
	.datad(\I2C|Mux0~11_combout ),
	.cin(gnd),
	.combout(\I2C|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~12 .lut_mask = 16'hFF08;
defparam \I2C|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \I2C|Mux0~13 (
// Equation(s):
// \I2C|Mux0~13_combout  = (\I2C|tick_counter [3] & ((\I2C|Mux0~10_combout  & ((\I2C|Mux0~12_combout ))) # (!\I2C|Mux0~10_combout  & (\I2C|Mux0~8_combout )))) # (!\I2C|tick_counter [3] & (((\I2C|Mux0~10_combout ))))

	.dataa(\I2C|tick_counter [3]),
	.datab(\I2C|Mux0~8_combout ),
	.datac(\I2C|Mux0~10_combout ),
	.datad(\I2C|Mux0~12_combout ),
	.cin(gnd),
	.combout(\I2C|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~13 .lut_mask = 16'hF858;
defparam \I2C|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (!counter[3] & ((counter[0] & (counter[2] & !counter[1])) # (!counter[0] & (counter[2] $ (!counter[1])))))

	.dataa(counter[0]),
	.datab(counter[2]),
	.datac(counter[3]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'h0409;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N1
dffeas \MUX_input[0] (
	.clk(\I2C|SCLK~clkctrl_outclk ),
	.d(\Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MUX_input[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MUX_input[0]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX_input[0] .is_wysiwyg = "true";
defparam \MUX_input[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \I2C|Mux0~6 (
// Equation(s):
// \I2C|Mux0~6_combout  = (\I2C|tick_counter [0] & (\I2C|serial_data~q )) # (!\I2C|tick_counter [0] & ((\I2C|tick_counter [2] & (\I2C|serial_data~q )) # (!\I2C|tick_counter [2] & ((MUX_input[0])))))

	.dataa(\I2C|serial_data~q ),
	.datab(\I2C|tick_counter [0]),
	.datac(MUX_input[0]),
	.datad(\I2C|tick_counter [2]),
	.cin(gnd),
	.combout(\I2C|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~6 .lut_mask = 16'hAAB8;
defparam \I2C|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (counter[2] & (!counter[3] & (!counter[1] & counter[0])))

	.dataa(counter[2]),
	.datab(counter[3]),
	.datac(counter[1]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h0200;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \MUX_input[2] (
	.clk(\I2C|SCLK~clkctrl_outclk ),
	.d(\Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MUX_input[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MUX_input[2]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX_input[2] .is_wysiwyg = "true";
defparam \MUX_input[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (counter[0] & (!counter[2] & (!counter[3] & counter[1])))

	.dataa(counter[0]),
	.datab(counter[2]),
	.datac(counter[3]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h0200;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N29
dffeas \MUX_input[4] (
	.clk(\I2C|SCLK~clkctrl_outclk ),
	.d(\Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MUX_input[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MUX_input[4]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX_input[4] .is_wysiwyg = "true";
defparam \MUX_input[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \I2C|Mux0~0 (
// Equation(s):
// \I2C|Mux0~0_combout  = (!\I2C|tick_counter [0] & ((\I2C|tick_counter [2] & (MUX_input[4])) # (!\I2C|tick_counter [2] & ((\I2C|serial_data~q )))))

	.dataa(\I2C|tick_counter [0]),
	.datab(MUX_input[4]),
	.datac(\I2C|serial_data~q ),
	.datad(\I2C|tick_counter [2]),
	.cin(gnd),
	.combout(\I2C|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~0 .lut_mask = 16'h4450;
defparam \I2C|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \I2C|Mux0~1 (
// Equation(s):
// \I2C|Mux0~1_combout  = (\I2C|Mux0~0_combout ) # ((\I2C|tick_counter [0] & (\I2C|tick_counter [2] & MUX_input[2])))

	.dataa(\I2C|tick_counter [0]),
	.datab(\I2C|tick_counter [2]),
	.datac(MUX_input[2]),
	.datad(\I2C|Mux0~0_combout ),
	.cin(gnd),
	.combout(\I2C|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~1 .lut_mask = 16'hFF80;
defparam \I2C|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (counter[3]) # ((counter[1] & (counter[2])) # (!counter[1] & ((!counter[0]))))

	.dataa(counter[2]),
	.datab(counter[3]),
	.datac(counter[1]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hECEF;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N17
dffeas \MUX_input[9] (
	.clk(\I2C|SCLK~clkctrl_outclk ),
	.d(\Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MUX_input[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MUX_input[9]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX_input[9] .is_wysiwyg = "true";
defparam \MUX_input[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (counter[0] & (!counter[3] & (!counter[1] & !counter[2])))

	.dataa(counter[0]),
	.datab(counter[3]),
	.datac(counter[1]),
	.datad(counter[2]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'h0002;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N27
dffeas \MUX_input[6] (
	.clk(\I2C|SCLK~clkctrl_outclk ),
	.d(\Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MUX_input[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MUX_input[6]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX_input[6] .is_wysiwyg = "true";
defparam \MUX_input[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \I2C|Mux0~4 (
// Equation(s):
// \I2C|Mux0~4_combout  = (!\I2C|tick_counter [0] & ((\I2C|tick_counter [2] & ((MUX_input[6]))) # (!\I2C|tick_counter [2] & (MUX_input[9]))))

	.dataa(\I2C|tick_counter [0]),
	.datab(MUX_input[9]),
	.datac(MUX_input[6]),
	.datad(\I2C|tick_counter [2]),
	.cin(gnd),
	.combout(\I2C|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~4 .lut_mask = 16'h5044;
defparam \I2C|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N30
cycloneive_lcell_comb \I2C|Equal0~5 (
// Equation(s):
// \I2C|Equal0~5_combout  = (!\I2C|counter [3] & !\I2C|counter [2])

	.dataa(gnd),
	.datab(\I2C|counter [3]),
	.datac(\I2C|counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2C|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Equal0~5 .lut_mask = 16'h0303;
defparam \I2C|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
cycloneive_lcell_comb \I2C|always2~0 (
// Equation(s):
// \I2C|always2~0_combout  = (\I2C|SCLK~q  & ((\I2C|counter [4]) # ((!\I2C|Equal0~2_combout ) # (!\I2C|Equal0~5_combout ))))

	.dataa(\I2C|counter [4]),
	.datab(\I2C|SCLK~q ),
	.datac(\I2C|Equal0~5_combout ),
	.datad(\I2C|Equal0~2_combout ),
	.cin(gnd),
	.combout(\I2C|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|always2~0 .lut_mask = 16'h8CCC;
defparam \I2C|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (!counter[3] & (counter[1] & (counter[0] $ (counter[2]))))

	.dataa(counter[0]),
	.datab(counter[2]),
	.datac(counter[3]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'h0600;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N13
dffeas \MUX_input[1] (
	.clk(\I2C|SCLK~clkctrl_outclk ),
	.d(\Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MUX_input[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MUX_input[1]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX_input[1] .is_wysiwyg = "true";
defparam \MUX_input[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \I2C|Mux0~2 (
// Equation(s):
// \I2C|Mux0~2_combout  = (\I2C|tick_counter [2] & (((\I2C|tick_counter [0])))) # (!\I2C|tick_counter [2] & ((\I2C|tick_counter [0] & (MUX_input[1])) # (!\I2C|tick_counter [0] & ((MUX_input[2])))))

	.dataa(MUX_input[1]),
	.datab(\I2C|tick_counter [2]),
	.datac(MUX_input[2]),
	.datad(\I2C|tick_counter [0]),
	.cin(gnd),
	.combout(\I2C|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~2 .lut_mask = 16'hEE30;
defparam \I2C|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \I2C|Mux0~3 (
// Equation(s):
// \I2C|Mux0~3_combout  = (\I2C|tick_counter [2] & ((\I2C|Mux0~2_combout  & (\I2C|serial_data~q )) # (!\I2C|Mux0~2_combout  & ((\I2C|always2~0_combout ))))) # (!\I2C|tick_counter [2] & (((\I2C|Mux0~2_combout ))))

	.dataa(\I2C|serial_data~q ),
	.datab(\I2C|tick_counter [2]),
	.datac(\I2C|always2~0_combout ),
	.datad(\I2C|Mux0~2_combout ),
	.cin(gnd),
	.combout(\I2C|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~3 .lut_mask = 16'hBBC0;
defparam \I2C|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \I2C|Mux0~5 (
// Equation(s):
// \I2C|Mux0~5_combout  = (\I2C|tick_counter [1] & (\I2C|tick_counter [3])) # (!\I2C|tick_counter [1] & ((\I2C|tick_counter [3] & ((\I2C|Mux0~3_combout ))) # (!\I2C|tick_counter [3] & (\I2C|Mux0~4_combout ))))

	.dataa(\I2C|tick_counter [1]),
	.datab(\I2C|tick_counter [3]),
	.datac(\I2C|Mux0~4_combout ),
	.datad(\I2C|Mux0~3_combout ),
	.cin(gnd),
	.combout(\I2C|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~5 .lut_mask = 16'hDC98;
defparam \I2C|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \I2C|Mux0~7 (
// Equation(s):
// \I2C|Mux0~7_combout  = (\I2C|tick_counter [1] & ((\I2C|Mux0~5_combout  & (\I2C|Mux0~6_combout )) # (!\I2C|Mux0~5_combout  & ((\I2C|Mux0~1_combout ))))) # (!\I2C|tick_counter [1] & (((\I2C|Mux0~5_combout ))))

	.dataa(\I2C|tick_counter [1]),
	.datab(\I2C|Mux0~6_combout ),
	.datac(\I2C|Mux0~1_combout ),
	.datad(\I2C|Mux0~5_combout ),
	.cin(gnd),
	.combout(\I2C|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~7 .lut_mask = 16'hDDA0;
defparam \I2C|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \I2C|Mux0~14 (
// Equation(s):
// \I2C|Mux0~14_combout  = (\I2C|tick_counter [4] & ((\I2C|Mux0~7_combout ))) # (!\I2C|tick_counter [4] & (\I2C|Mux0~13_combout ))

	.dataa(gnd),
	.datab(\I2C|tick_counter [4]),
	.datac(\I2C|Mux0~13_combout ),
	.datad(\I2C|Mux0~7_combout ),
	.cin(gnd),
	.combout(\I2C|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|Mux0~14 .lut_mask = 16'hFC30;
defparam \I2C|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N3
dffeas \I2C|serial_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|Mux0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|serial_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|serial_data .is_wysiwyg = "true";
defparam \I2C|serial_data .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\USB_Clock_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 20;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 20;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 2;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 3;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 188;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 187;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "odd";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "on";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 25;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 6;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 3125;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 16;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 20;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .m = 48;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .n = 5;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 260;
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cycloneive_lcell_comb \DAC_LR_CLK_counter[0]~12 (
// Equation(s):
// \DAC_LR_CLK_counter[0]~12_combout  = !DAC_LR_CLK_counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(DAC_LR_CLK_counter[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DAC_LR_CLK_counter[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_LR_CLK_counter[0]~12 .lut_mask = 16'h0F0F;
defparam \DAC_LR_CLK_counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneive_lcell_comb \read_enable~0 (
// Equation(s):
// \read_enable~0_combout  = (\reset~input_o  & \counting_state~q )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\counting_state~q ),
	.cin(gnd),
	.combout(\read_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \read_enable~0 .lut_mask = 16'hAA00;
defparam \read_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N11
dffeas read_enable(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\read_enable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam read_enable.is_wysiwyg = "true";
defparam read_enable.power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N9
dffeas \DAC_LR_CLK_counter[0] (
	.clk(\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\DAC_LR_CLK_counter[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAC_LR_CLK_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_LR_CLK_counter[0] .is_wysiwyg = "true";
defparam \DAC_LR_CLK_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneive_lcell_comb \DAC_LR_CLK_counter[1]~4 (
// Equation(s):
// \DAC_LR_CLK_counter[1]~4_combout  = (DAC_LR_CLK_counter[1] & (DAC_LR_CLK_counter[0] $ (VCC))) # (!DAC_LR_CLK_counter[1] & (DAC_LR_CLK_counter[0] & VCC))
// \DAC_LR_CLK_counter[1]~5  = CARRY((DAC_LR_CLK_counter[1] & DAC_LR_CLK_counter[0]))

	.dataa(DAC_LR_CLK_counter[1]),
	.datab(DAC_LR_CLK_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DAC_LR_CLK_counter[1]~4_combout ),
	.cout(\DAC_LR_CLK_counter[1]~5 ));
// synopsys translate_off
defparam \DAC_LR_CLK_counter[1]~4 .lut_mask = 16'h6688;
defparam \DAC_LR_CLK_counter[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N13
dffeas \DAC_LR_CLK_counter[1] (
	.clk(\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\DAC_LR_CLK_counter[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAC_LR_CLK_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_LR_CLK_counter[1] .is_wysiwyg = "true";
defparam \DAC_LR_CLK_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneive_lcell_comb \DAC_LR_CLK_counter[2]~6 (
// Equation(s):
// \DAC_LR_CLK_counter[2]~6_combout  = (DAC_LR_CLK_counter[2] & (!\DAC_LR_CLK_counter[1]~5 )) # (!DAC_LR_CLK_counter[2] & ((\DAC_LR_CLK_counter[1]~5 ) # (GND)))
// \DAC_LR_CLK_counter[2]~7  = CARRY((!\DAC_LR_CLK_counter[1]~5 ) # (!DAC_LR_CLK_counter[2]))

	.dataa(gnd),
	.datab(DAC_LR_CLK_counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DAC_LR_CLK_counter[1]~5 ),
	.combout(\DAC_LR_CLK_counter[2]~6_combout ),
	.cout(\DAC_LR_CLK_counter[2]~7 ));
// synopsys translate_off
defparam \DAC_LR_CLK_counter[2]~6 .lut_mask = 16'h3C3F;
defparam \DAC_LR_CLK_counter[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N15
dffeas \DAC_LR_CLK_counter[2] (
	.clk(\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\DAC_LR_CLK_counter[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAC_LR_CLK_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_LR_CLK_counter[2] .is_wysiwyg = "true";
defparam \DAC_LR_CLK_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneive_lcell_comb \DAC_LR_CLK_counter[3]~8 (
// Equation(s):
// \DAC_LR_CLK_counter[3]~8_combout  = (DAC_LR_CLK_counter[3] & (\DAC_LR_CLK_counter[2]~7  $ (GND))) # (!DAC_LR_CLK_counter[3] & (!\DAC_LR_CLK_counter[2]~7  & VCC))
// \DAC_LR_CLK_counter[3]~9  = CARRY((DAC_LR_CLK_counter[3] & !\DAC_LR_CLK_counter[2]~7 ))

	.dataa(gnd),
	.datab(DAC_LR_CLK_counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DAC_LR_CLK_counter[2]~7 ),
	.combout(\DAC_LR_CLK_counter[3]~8_combout ),
	.cout(\DAC_LR_CLK_counter[3]~9 ));
// synopsys translate_off
defparam \DAC_LR_CLK_counter[3]~8 .lut_mask = 16'hC30C;
defparam \DAC_LR_CLK_counter[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N17
dffeas \DAC_LR_CLK_counter[3] (
	.clk(\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\DAC_LR_CLK_counter[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAC_LR_CLK_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_LR_CLK_counter[3] .is_wysiwyg = "true";
defparam \DAC_LR_CLK_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (DAC_LR_CLK_counter[1] & (DAC_LR_CLK_counter[0] & (DAC_LR_CLK_counter[2] & DAC_LR_CLK_counter[3])))

	.dataa(DAC_LR_CLK_counter[1]),
	.datab(DAC_LR_CLK_counter[0]),
	.datac(DAC_LR_CLK_counter[2]),
	.datad(DAC_LR_CLK_counter[3]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h8000;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cycloneive_lcell_comb \DAC_LR_CLK_counter[4]~10 (
// Equation(s):
// \DAC_LR_CLK_counter[4]~10_combout  = \DAC_LR_CLK_counter[3]~9  $ (DAC_LR_CLK_counter[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DAC_LR_CLK_counter[4]),
	.cin(\DAC_LR_CLK_counter[3]~9 ),
	.combout(\DAC_LR_CLK_counter[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_LR_CLK_counter[4]~10 .lut_mask = 16'h0FF0;
defparam \DAC_LR_CLK_counter[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y42_N19
dffeas \DAC_LR_CLK_counter[4] (
	.clk(\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\DAC_LR_CLK_counter[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAC_LR_CLK_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_LR_CLK_counter[4] .is_wysiwyg = "true";
defparam \DAC_LR_CLK_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (\Equal1~0_combout  & DAC_LR_CLK_counter[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal1~0_combout ),
	.datad(DAC_LR_CLK_counter[4]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'hF000;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y57_N7
dffeas \DAC_LR_CLK~reg0 (
	.clk(!\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Equal1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_LR_CLK~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_LR_CLK~reg0 .is_wysiwyg = "true";
defparam \DAC_LR_CLK~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
cycloneive_lcell_comb \ROM_output_mux_counter[0]~4 (
// Equation(s):
// \ROM_output_mux_counter[0]~4_combout  = !ROM_output_mux_counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(ROM_output_mux_counter[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ROM_output_mux_counter[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_output_mux_counter[0]~4 .lut_mask = 16'h0F0F;
defparam \ROM_output_mux_counter[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N9
dffeas \ROM_output_mux_counter[0] (
	.clk(!\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ROM_output_mux_counter[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ROM_output_mux_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_output_mux_counter[0] .is_wysiwyg = "true";
defparam \ROM_output_mux_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N26
cycloneive_lcell_comb \ROM_output_mux_counter[1]~1 (
// Equation(s):
// \ROM_output_mux_counter[1]~1_combout  = ROM_output_mux_counter[1] $ (((\read_enable~q  & ROM_output_mux_counter[0])))

	.dataa(\read_enable~q ),
	.datab(ROM_output_mux_counter[0]),
	.datac(ROM_output_mux_counter[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ROM_output_mux_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_output_mux_counter[1]~1 .lut_mask = 16'h7878;
defparam \ROM_output_mux_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N27
dffeas \ROM_output_mux_counter[1] (
	.clk(!\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ROM_output_mux_counter[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ROM_output_mux_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_output_mux_counter[1] .is_wysiwyg = "true";
defparam \ROM_output_mux_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \ROM_output_mux_counter[2]~0 (
// Equation(s):
// \ROM_output_mux_counter[2]~0_combout  = ROM_output_mux_counter[2] $ (((ROM_output_mux_counter[0] & (\read_enable~q  & ROM_output_mux_counter[1]))))

	.dataa(ROM_output_mux_counter[0]),
	.datab(\read_enable~q ),
	.datac(ROM_output_mux_counter[2]),
	.datad(ROM_output_mux_counter[1]),
	.cin(gnd),
	.combout(\ROM_output_mux_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_output_mux_counter[2]~0 .lut_mask = 16'h78F0;
defparam \ROM_output_mux_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N19
dffeas \ROM_output_mux_counter[2] (
	.clk(!\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ROM_output_mux_counter[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ROM_output_mux_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_output_mux_counter[2] .is_wysiwyg = "true";
defparam \ROM_output_mux_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
cycloneive_lcell_comb \ROM_output_mux_counter[3]~2 (
// Equation(s):
// \ROM_output_mux_counter[3]~2_combout  = (ROM_output_mux_counter[1] & (ROM_output_mux_counter[0] & (\read_enable~q  & ROM_output_mux_counter[2])))

	.dataa(ROM_output_mux_counter[1]),
	.datab(ROM_output_mux_counter[0]),
	.datac(\read_enable~q ),
	.datad(ROM_output_mux_counter[2]),
	.cin(gnd),
	.combout(\ROM_output_mux_counter[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_output_mux_counter[3]~2 .lut_mask = 16'h8000;
defparam \ROM_output_mux_counter[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N0
cycloneive_lcell_comb \ROM_output_mux_counter[3]~3 (
// Equation(s):
// \ROM_output_mux_counter[3]~3_combout  = ROM_output_mux_counter[3] $ (\ROM_output_mux_counter[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(ROM_output_mux_counter[3]),
	.datad(\ROM_output_mux_counter[3]~2_combout ),
	.cin(gnd),
	.combout(\ROM_output_mux_counter[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_output_mux_counter[3]~3 .lut_mask = 16'h0FF0;
defparam \ROM_output_mux_counter[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N1
dffeas \ROM_output_mux_counter[3] (
	.clk(!\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ROM_output_mux_counter[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ROM_output_mux_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_output_mux_counter[3] .is_wysiwyg = "true";
defparam \ROM_output_mux_counter[3] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \DAC_LR_CLK~reg0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\DAC_LR_CLK~reg0_q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\DAC_LR_CLK~reg0clkctrl_outclk ));
// synopsys translate_off
defparam \DAC_LR_CLK~reg0clkctrl .clock_type = "global clock";
defparam \DAC_LR_CLK~reg0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = read_counter[0] $ (VCC)
// \Add0~1  = CARRY(read_counter[0])

	.dataa(gnd),
	.datab(read_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N1
dffeas \read_counter[0] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[0] .is_wysiwyg = "true";
defparam \read_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (read_counter[1] & (!\Add0~1 )) # (!read_counter[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!read_counter[1]))

	.dataa(gnd),
	.datab(read_counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N3
dffeas \read_counter[1] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[1] .is_wysiwyg = "true";
defparam \read_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (read_counter[2] & (\Add0~3  $ (GND))) # (!read_counter[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((read_counter[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(read_counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N5
dffeas \read_counter[2] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[2] .is_wysiwyg = "true";
defparam \read_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (read_counter[3] & (!\Add0~5 )) # (!read_counter[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!read_counter[3]))

	.dataa(read_counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N7
dffeas \read_counter[3] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[3] .is_wysiwyg = "true";
defparam \read_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (read_counter[4] & (\Add0~7  $ (GND))) # (!read_counter[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((read_counter[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(read_counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N9
dffeas \read_counter[4] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[4] .is_wysiwyg = "true";
defparam \read_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (read_counter[5] & (!\Add0~9 )) # (!read_counter[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!read_counter[5]))

	.dataa(read_counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N11
dffeas \read_counter[5] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[5] .is_wysiwyg = "true";
defparam \read_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (read_counter[6] & (\Add0~11  $ (GND))) # (!read_counter[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((read_counter[6] & !\Add0~11 ))

	.dataa(read_counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N13
dffeas \read_counter[6] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[6] .is_wysiwyg = "true";
defparam \read_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (read_counter[7] & (!\Add0~13 )) # (!read_counter[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!read_counter[7]))

	.dataa(gnd),
	.datab(read_counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N15
dffeas \read_counter[7] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[7] .is_wysiwyg = "true";
defparam \read_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (read_counter[8] & (\Add0~15  $ (GND))) # (!read_counter[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((read_counter[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(read_counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N17
dffeas \read_counter[8] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[8] .is_wysiwyg = "true";
defparam \read_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (read_counter[9] & (!\Add0~17 )) # (!read_counter[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!read_counter[9]))

	.dataa(gnd),
	.datab(read_counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N19
dffeas \read_counter[9] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[9] .is_wysiwyg = "true";
defparam \read_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (read_counter[10] & (\Add0~19  $ (GND))) # (!read_counter[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((read_counter[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(read_counter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N21
dffeas \read_counter[10] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[10] .is_wysiwyg = "true";
defparam \read_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (read_counter[11] & (!\Add0~21 )) # (!read_counter[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!read_counter[11]))

	.dataa(read_counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N23
dffeas \read_counter[11] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[11] .is_wysiwyg = "true";
defparam \read_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (read_counter[12] & (\Add0~23  $ (GND))) # (!read_counter[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((read_counter[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(read_counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N25
dffeas \read_counter[12] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[12] .is_wysiwyg = "true";
defparam \read_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (read_counter[13] & (!\Add0~25 )) # (!read_counter[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!read_counter[13]))

	.dataa(read_counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \read_counter[13]~feeder (
// Equation(s):
// \read_counter[13]~feeder_combout  = \Add0~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\read_counter[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \read_counter[13]~feeder .lut_mask = 16'hF0F0;
defparam \read_counter[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N11
dffeas \read_counter[13] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\read_counter[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[13] .is_wysiwyg = "true";
defparam \read_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (read_counter[14] & (\Add0~27  $ (GND))) # (!read_counter[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((read_counter[14] & !\Add0~27 ))

	.dataa(gnd),
	.datab(read_counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N29
dffeas \read_counter[14] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[14] .is_wysiwyg = "true";
defparam \read_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = read_counter[15] $ (\Add0~29 )

	.dataa(read_counter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5A;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y38_N31
dffeas \read_counter[15] (
	.clk(\DAC_LR_CLK~reg0clkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \read_counter[15] .is_wysiwyg = "true";
defparam \read_counter[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N21
dffeas \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_a_store (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_enable~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0 (
// Equation(s):
// \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0_combout  = (read_counter[13] & ((\read_enable~q ) # (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_a_store~q )))

	.dataa(gnd),
	.datab(\read_enable~q ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(read_counter[13]),
	.cin(gnd),
	.combout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0 .lut_mask = 16'hFC00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w[3] (
// Equation(s):
// \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3] = (read_counter[15] & (!read_counter[14] & \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0_combout 
// ))

	.dataa(gnd),
	.datab(read_counter[15]),
	.datac(read_counter[14]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0_combout ),
	.cin(gnd),
	.combout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.cout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w[3] .lut_mask = 16'h0C00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \Mux0~7 (
// Equation(s):
// \Mux0~7_combout  = (ROM_output_mux_counter[2] & (((ROM_output_mux_counter[0])))) # (!ROM_output_mux_counter[2] & ((ROM_output_mux_counter[0] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # 
// (!ROM_output_mux_counter[0] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ))))

	.dataa(ROM_output_mux_counter[2]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(ROM_output_mux_counter[0]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.cin(gnd),
	.combout(\Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~7 .lut_mask = 16'hF4A4;
defparam \Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \Mux0~8 (
// Equation(s):
// \Mux0~8_combout  = (ROM_output_mux_counter[2] & ((\Mux0~7_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # (!\Mux0~7_combout  & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # (!ROM_output_mux_counter[2] & (((\Mux0~7_combout ))))

	.dataa(ROM_output_mux_counter[2]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datac(\Mux0~7_combout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~8 .lut_mask = 16'hF858;
defparam \Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N29
dffeas \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(read_counter[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N31
dffeas \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(read_counter[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3] (
// Equation(s):
// \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3] = (!read_counter[15] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0_combout  & 
// !read_counter[14]))

	.dataa(gnd),
	.datab(read_counter[15]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0_combout ),
	.datad(read_counter[14]),
	.cin(gnd),
	.combout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.cout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3] .lut_mask = 16'h0030;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (ROM_output_mux_counter[2] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ) # ((ROM_output_mux_counter[0])))) # (!ROM_output_mux_counter[2] & (((!ROM_output_mux_counter[0] & 
// \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))

	.dataa(ROM_output_mux_counter[2]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(ROM_output_mux_counter[0]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hADA8;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (ROM_output_mux_counter[0] & ((\Mux0~2_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (!\Mux0~2_combout  & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))) # (!ROM_output_mux_counter[0] & (((\Mux0~2_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(ROM_output_mux_counter[0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hBBC0;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0 (
// Equation(s):
// \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0_combout  = (!read_counter[13] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_a_store~q ) # (\read_enable~q )))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(gnd),
	.datac(\read_enable~q ),
	.datad(read_counter[13]),
	.cin(gnd),
	.combout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0 .lut_mask = 16'h00FA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w[3] (
// Equation(s):
// \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3] = (!read_counter[15] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0_combout  & 
// !read_counter[14]))

	.dataa(gnd),
	.datab(read_counter[15]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0_combout ),
	.datad(read_counter[14]),
	.cin(gnd),
	.combout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.cout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w[3] .lut_mask = 16'h0030;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (ROM_output_mux_counter[2] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ) # ((ROM_output_mux_counter[0])))) # (!ROM_output_mux_counter[2] & (((!ROM_output_mux_counter[0] & 
// \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(ROM_output_mux_counter[2]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(ROM_output_mux_counter[0]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hADA8;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (ROM_output_mux_counter[0] & ((\Mux0~4_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (!\Mux0~4_combout  & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))) # (!ROM_output_mux_counter[0] & (((\Mux0~4_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(ROM_output_mux_counter[0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\Mux0~4_combout ),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'hBBC0;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]) # ((\Mux0~3_combout )))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux0~5_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\Mux0~3_combout ),
	.datad(\Mux0~5_combout ),
	.cin(gnd),
	.combout(\Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = 16'hB9A8;
defparam \Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w[3] (
// Equation(s):
// \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3] = (!read_counter[14] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0_combout  & 
// read_counter[15]))

	.dataa(gnd),
	.datab(read_counter[14]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0_combout ),
	.datad(read_counter[15]),
	.cin(gnd),
	.combout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.cout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w[3] .lut_mask = 16'h3000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (ROM_output_mux_counter[2] & (ROM_output_mux_counter[0])) # (!ROM_output_mux_counter[2] & ((ROM_output_mux_counter[0] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # 
// (!ROM_output_mux_counter[0] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))

	.dataa(ROM_output_mux_counter[2]),
	.datab(ROM_output_mux_counter[0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hDC98;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (ROM_output_mux_counter[2] & ((\Mux0~0_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (!\Mux0~0_combout  & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))) # (!ROM_output_mux_counter[2] & (((\Mux0~0_combout ))))

	.dataa(ROM_output_mux_counter[2]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hDDA0;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \Mux0~9 (
// Equation(s):
// \Mux0~9_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux0~6_combout  & (\Mux0~8_combout )) # (!\Mux0~6_combout  & ((\Mux0~1_combout ))))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\Mux0~6_combout ))))

	.dataa(\Mux0~8_combout ),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\Mux0~6_combout ),
	.datad(\Mux0~1_combout ),
	.cin(gnd),
	.combout(\Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~9 .lut_mask = 16'hBCB0;
defparam \Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N21
dffeas \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(read_counter[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
cycloneive_lcell_comb \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3] (
// Equation(s):
// \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3] = (read_counter[15] & (read_counter[14] & \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0_combout 
// ))

	.dataa(gnd),
	.datab(read_counter[15]),
	.datac(read_counter[14]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0_combout ),
	.cin(gnd),
	.combout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.cout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3] .lut_mask = 16'hC000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h7F00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h70F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h7FFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \Mux0~17 (
// Equation(s):
// \Mux0~17_combout  = (ROM_output_mux_counter[0] & ((ROM_output_mux_counter[2]) # ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) # (!ROM_output_mux_counter[0] & (!ROM_output_mux_counter[2] & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout )))

	.dataa(ROM_output_mux_counter[0]),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.cin(gnd),
	.combout(\Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~17 .lut_mask = 16'hBA98;
defparam \Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \Mux0~18 (
// Equation(s):
// \Mux0~18_combout  = (ROM_output_mux_counter[2] & ((\Mux0~17_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) # (!\Mux0~17_combout  & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) # (!ROM_output_mux_counter[2] & (((\Mux0~17_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datad(\Mux0~17_combout ),
	.cin(gnd),
	.combout(\Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~18 .lut_mask = 16'hF388;
defparam \Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w[3] (
// Equation(s):
// \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3] = (!read_counter[15] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0_combout  & 
// read_counter[14]))

	.dataa(gnd),
	.datab(read_counter[15]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0_combout ),
	.datad(read_counter[14]),
	.cin(gnd),
	.combout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.cout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w[3] .lut_mask = 16'h3000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \Mux0~14 (
// Equation(s):
// \Mux0~14_combout  = (ROM_output_mux_counter[0] & (ROM_output_mux_counter[2])) # (!ROM_output_mux_counter[0] & ((ROM_output_mux_counter[2] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (!ROM_output_mux_counter[2] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )))))

	.dataa(ROM_output_mux_counter[0]),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~14 .lut_mask = 16'hD9C8;
defparam \Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \Mux0~15 (
// Equation(s):
// \Mux0~15_combout  = (ROM_output_mux_counter[0] & ((\Mux0~14_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (!\Mux0~14_combout  & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) # (!ROM_output_mux_counter[0] & (((\Mux0~14_combout ))))

	.dataa(ROM_output_mux_counter[0]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\Mux0~14_combout ),
	.cin(gnd),
	.combout(\Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~15 .lut_mask = 16'hDDA0;
defparam \Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w[3] (
// Equation(s):
// \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3] = (!read_counter[15] & (read_counter[14] & \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0_combout 
// ))

	.dataa(gnd),
	.datab(read_counter[15]),
	.datac(read_counter[14]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w[3]~0_combout ),
	.cin(gnd),
	.combout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.cout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w[3] .lut_mask = 16'h3000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \Mux0~12 (
// Equation(s):
// \Mux0~12_combout  = (ROM_output_mux_counter[0] & (ROM_output_mux_counter[2])) # (!ROM_output_mux_counter[0] & ((ROM_output_mux_counter[2] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (!ROM_output_mux_counter[2] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )))))

	.dataa(ROM_output_mux_counter[0]),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~12 .lut_mask = 16'hD9C8;
defparam \Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \Mux0~13 (
// Equation(s):
// \Mux0~13_combout  = (ROM_output_mux_counter[0] & ((\Mux0~12_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # (!\Mux0~12_combout  & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) # (!ROM_output_mux_counter[0] & (((\Mux0~12_combout ))))

	.dataa(ROM_output_mux_counter[0]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\Mux0~12_combout ),
	.cin(gnd),
	.combout(\Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~13 .lut_mask = 16'hDDA0;
defparam \Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \Mux0~16 (
// Equation(s):
// \Mux0~16_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]) # ((\Mux0~13_combout )))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\Mux0~15_combout )))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\Mux0~15_combout ),
	.datad(\Mux0~13_combout ),
	.cin(gnd),
	.combout(\Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~16 .lut_mask = 16'hBA98;
defparam \Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] (
// Equation(s):
// \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3] = (read_counter[14] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0_combout  & 
// read_counter[15]))

	.dataa(gnd),
	.datab(read_counter[14]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3]~0_combout ),
	.datad(read_counter[15]),
	.cin(gnd),
	.combout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.cout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .lut_mask = 16'hC000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \Mux0~10 (
// Equation(s):
// \Mux0~10_combout  = (ROM_output_mux_counter[0] & ((ROM_output_mux_counter[2]) # ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) # (!ROM_output_mux_counter[0] & (!ROM_output_mux_counter[2] & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout )))

	.dataa(ROM_output_mux_counter[0]),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~10 .lut_mask = 16'hBA98;
defparam \Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \Mux0~11 (
// Equation(s):
// \Mux0~11_combout  = (ROM_output_mux_counter[2] & ((\Mux0~10_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout )) # (!\Mux0~10_combout  & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))) # (!ROM_output_mux_counter[2] & (((\Mux0~10_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datad(\Mux0~10_combout ),
	.cin(gnd),
	.combout(\Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~11 .lut_mask = 16'hBBC0;
defparam \Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \Mux0~19 (
// Equation(s):
// \Mux0~19_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux0~16_combout  & (\Mux0~18_combout )) # (!\Mux0~16_combout  & ((\Mux0~11_combout ))))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\Mux0~16_combout ))))

	.dataa(\Mux0~18_combout ),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\Mux0~16_combout ),
	.datad(\Mux0~11_combout ),
	.cin(gnd),
	.combout(\Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~19 .lut_mask = 16'hBCB0;
defparam \Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \Mux0~20 (
// Equation(s):
// \Mux0~20_combout  = (ROM_output_mux_counter[0] & ((ROM_output_mux_counter[2]) # ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) # (!ROM_output_mux_counter[0] & (!ROM_output_mux_counter[2] & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ))))

	.dataa(ROM_output_mux_counter[0]),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~20 .lut_mask = 16'hB9A8;
defparam \Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \Mux0~21 (
// Equation(s):
// \Mux0~21_combout  = (ROM_output_mux_counter[2] & ((\Mux0~20_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout )) # (!\Mux0~20_combout  & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ))))) # (!ROM_output_mux_counter[2] & (((\Mux0~20_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(\Mux0~20_combout ),
	.cin(gnd),
	.combout(\Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~21 .lut_mask = 16'hBBC0;
defparam \Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \Mux0~27 (
// Equation(s):
// \Mux0~27_combout  = (ROM_output_mux_counter[2] & (ROM_output_mux_counter[0])) # (!ROM_output_mux_counter[2] & ((ROM_output_mux_counter[0] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # 
// (!ROM_output_mux_counter[0] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout )))))

	.dataa(ROM_output_mux_counter[2]),
	.datab(ROM_output_mux_counter[0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\Mux0~27_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~27 .lut_mask = 16'hD9C8;
defparam \Mux0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \Mux0~28 (
// Equation(s):
// \Mux0~28_combout  = (ROM_output_mux_counter[2] & ((\Mux0~27_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (!\Mux0~27_combout  & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # (!ROM_output_mux_counter[2] & (((\Mux0~27_combout ))))

	.dataa(ROM_output_mux_counter[2]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datac(\Mux0~27_combout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\Mux0~28_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~28 .lut_mask = 16'hF858;
defparam \Mux0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \Mux0~22 (
// Equation(s):
// \Mux0~22_combout  = (ROM_output_mux_counter[2] & (((ROM_output_mux_counter[0]) # (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (!ROM_output_mux_counter[2] & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & (!ROM_output_mux_counter[0])))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(ROM_output_mux_counter[2]),
	.datac(ROM_output_mux_counter[0]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~22 .lut_mask = 16'hCEC2;
defparam \Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \Mux0~23 (
// Equation(s):
// \Mux0~23_combout  = (ROM_output_mux_counter[0] & ((\Mux0~22_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (!\Mux0~22_combout  & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))) # (!ROM_output_mux_counter[0] & (\Mux0~22_combout ))

	.dataa(ROM_output_mux_counter[0]),
	.datab(\Mux0~22_combout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\Mux0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~23 .lut_mask = 16'hE6C4;
defparam \Mux0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \Mux0~24 (
// Equation(s):
// \Mux0~24_combout  = (ROM_output_mux_counter[0] & (ROM_output_mux_counter[2])) # (!ROM_output_mux_counter[0] & ((ROM_output_mux_counter[2] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # 
// (!ROM_output_mux_counter[2] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(ROM_output_mux_counter[0]),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\Mux0~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~24 .lut_mask = 16'hD9C8;
defparam \Mux0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \Mux0~25 (
// Equation(s):
// \Mux0~25_combout  = (ROM_output_mux_counter[0] & ((\Mux0~24_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (!\Mux0~24_combout  & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (!ROM_output_mux_counter[0] & (((\Mux0~24_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(ROM_output_mux_counter[0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\Mux0~24_combout ),
	.cin(gnd),
	.combout(\Mux0~25_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~25 .lut_mask = 16'hF388;
defparam \Mux0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \Mux0~26 (
// Equation(s):
// \Mux0~26_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]) # ((\Mux0~23_combout )))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux0~25_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\Mux0~23_combout ),
	.datad(\Mux0~25_combout ),
	.cin(gnd),
	.combout(\Mux0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~26 .lut_mask = 16'hB9A8;
defparam \Mux0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \Mux0~29 (
// Equation(s):
// \Mux0~29_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux0~26_combout  & ((\Mux0~28_combout ))) # (!\Mux0~26_combout  & (\Mux0~21_combout )))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\Mux0~26_combout ))))

	.dataa(\Mux0~21_combout ),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\Mux0~28_combout ),
	.datad(\Mux0~26_combout ),
	.cin(gnd),
	.combout(\Mux0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~29 .lut_mask = 16'hF388;
defparam \Mux0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \Mux0~30 (
// Equation(s):
// \Mux0~30_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((ROM_output_mux_counter[1]) # ((\Mux0~19_combout )))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!ROM_output_mux_counter[1] & ((\Mux0~29_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(ROM_output_mux_counter[1]),
	.datac(\Mux0~19_combout ),
	.datad(\Mux0~29_combout ),
	.cin(gnd),
	.combout(\Mux0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~30 .lut_mask = 16'hB9A8;
defparam \Mux0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h4CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h7FFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \Mux0~31 (
// Equation(s):
// \Mux0~31_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (ROM_output_mux_counter[2])) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((ROM_output_mux_counter[2] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (!ROM_output_mux_counter[2] & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout )))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\Mux0~31_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~31 .lut_mask = 16'hD9C8;
defparam \Mux0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \Mux0~32 (
// Equation(s):
// \Mux0~32_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux0~31_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout )) # 
// (!\Mux0~31_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ))))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\Mux0~31_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datad(\Mux0~31_combout ),
	.cin(gnd),
	.combout(\Mux0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~32 .lut_mask = 16'hDDA0;
defparam \Mux0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h7FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \Mux0~38 (
// Equation(s):
// \Mux0~38_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((ROM_output_mux_counter[2]) # ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) 
// # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!ROM_output_mux_counter[2] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.cin(gnd),
	.combout(\Mux0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~38 .lut_mask = 16'hBA98;
defparam \Mux0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \Mux0~39 (
// Equation(s):
// \Mux0~39_combout  = (ROM_output_mux_counter[2] & ((\Mux0~38_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # (!\Mux0~38_combout  & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) # (!ROM_output_mux_counter[2] & (((\Mux0~38_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Mux0~38_combout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\Mux0~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~39 .lut_mask = 16'hBCB0;
defparam \Mux0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \Mux0~33 (
// Equation(s):
// \Mux0~33_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (ROM_output_mux_counter[2])) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((ROM_output_mux_counter[2] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # (!ROM_output_mux_counter[2] & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\Mux0~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~33 .lut_mask = 16'hDC98;
defparam \Mux0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \Mux0~34 (
// Equation(s):
// \Mux0~34_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux0~33_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ))) # 
// (!\Mux0~33_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\Mux0~33_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(\Mux0~33_combout ),
	.cin(gnd),
	.combout(\Mux0~34_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~34 .lut_mask = 16'hF588;
defparam \Mux0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \Mux0~35 (
// Equation(s):
// \Mux0~35_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (ROM_output_mux_counter[2])) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((ROM_output_mux_counter[2] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (!ROM_output_mux_counter[2] & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(ROM_output_mux_counter[2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\Mux0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~35 .lut_mask = 16'hD9C8;
defparam \Mux0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \Mux0~36 (
// Equation(s):
// \Mux0~36_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux0~35_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout )) # 
// (!\Mux0~35_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\Mux0~35_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datad(\Mux0~35_combout ),
	.cin(gnd),
	.combout(\Mux0~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~36 .lut_mask = 16'hDDA0;
defparam \Mux0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \Mux0~37 (
// Equation(s):
// \Mux0~37_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (ROM_output_mux_counter[0])) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((ROM_output_mux_counter[0] & (\Mux0~34_combout )) # (!ROM_output_mux_counter[0] & ((\Mux0~36_combout )))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(ROM_output_mux_counter[0]),
	.datac(\Mux0~34_combout ),
	.datad(\Mux0~36_combout ),
	.cin(gnd),
	.combout(\Mux0~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~37 .lut_mask = 16'hD9C8;
defparam \Mux0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \Mux0~40 (
// Equation(s):
// \Mux0~40_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Mux0~37_combout  & ((\Mux0~39_combout ))) # (!\Mux0~37_combout  & (\Mux0~32_combout )))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\Mux0~37_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\Mux0~32_combout ),
	.datac(\Mux0~39_combout ),
	.datad(\Mux0~37_combout ),
	.cin(gnd),
	.combout(\Mux0~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~40 .lut_mask = 16'hF588;
defparam \Mux0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \Mux0~41 (
// Equation(s):
// \Mux0~41_combout  = (ROM_output_mux_counter[1] & ((\Mux0~30_combout  & ((\Mux0~40_combout ))) # (!\Mux0~30_combout  & (\Mux0~9_combout )))) # (!ROM_output_mux_counter[1] & (((\Mux0~30_combout ))))

	.dataa(\Mux0~9_combout ),
	.datab(ROM_output_mux_counter[1]),
	.datac(\Mux0~30_combout ),
	.datad(\Mux0~40_combout ),
	.cin(gnd),
	.combout(\Mux0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~41 .lut_mask = 16'hF838;
defparam \Mux0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \Mux0~73 (
// Equation(s):
// \Mux0~73_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\Mux0~73_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~73 .lut_mask = 16'hE3E0;
defparam \Mux0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \Mux0~74 (
// Equation(s):
// \Mux0~74_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Mux0~73_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # 
// (!\Mux0~73_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\Mux0~73_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\Mux0~73_combout ),
	.cin(gnd),
	.combout(\Mux0~74_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~74 .lut_mask = 16'hBBC0;
defparam \Mux0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \Mux0~80 (
// Equation(s):
// \Mux0~80_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\Mux0~80_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~80 .lut_mask = 16'hDC98;
defparam \Mux0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \Mux0~81 (
// Equation(s):
// \Mux0~81_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\Mux0~80_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # 
// (!\Mux0~80_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\Mux0~80_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(\Mux0~80_combout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.cin(gnd),
	.combout(\Mux0~81_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~81 .lut_mask = 16'hDAD0;
defparam \Mux0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \Mux0~77 (
// Equation(s):
// \Mux0~77_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\Mux0~77_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~77 .lut_mask = 16'hF2C2;
defparam \Mux0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \Mux0~78 (
// Equation(s):
// \Mux0~78_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Mux0~77_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # 
// (!\Mux0~77_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\Mux0~77_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\Mux0~77_combout ),
	.cin(gnd),
	.combout(\Mux0~78_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~78 .lut_mask = 16'hBBC0;
defparam \Mux0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \Mux0~75 (
// Equation(s):
// \Mux0~75_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\Mux0~75_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~75 .lut_mask = 16'hDC98;
defparam \Mux0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \Mux0~76 (
// Equation(s):
// \Mux0~76_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\Mux0~75_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) # 
// (!\Mux0~75_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\Mux0~75_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\Mux0~75_combout ),
	.cin(gnd),
	.combout(\Mux0~76_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~76 .lut_mask = 16'hCFA0;
defparam \Mux0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \Mux0~79 (
// Equation(s):
// \Mux0~79_combout  = (ROM_output_mux_counter[1] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2])) # (!ROM_output_mux_counter[1] & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux0~76_combout ))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\Mux0~78_combout ))))

	.dataa(ROM_output_mux_counter[1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\Mux0~78_combout ),
	.datad(\Mux0~76_combout ),
	.cin(gnd),
	.combout(\Mux0~79_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~79 .lut_mask = 16'hDC98;
defparam \Mux0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \Mux0~82 (
// Equation(s):
// \Mux0~82_combout  = (ROM_output_mux_counter[1] & ((\Mux0~79_combout  & ((\Mux0~81_combout ))) # (!\Mux0~79_combout  & (\Mux0~74_combout )))) # (!ROM_output_mux_counter[1] & (((\Mux0~79_combout ))))

	.dataa(ROM_output_mux_counter[1]),
	.datab(\Mux0~74_combout ),
	.datac(\Mux0~81_combout ),
	.datad(\Mux0~79_combout ),
	.cin(gnd),
	.combout(\Mux0~82_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~82 .lut_mask = 16'hF588;
defparam \Mux0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
cycloneive_lcell_comb \Mux0~62 (
// Equation(s):
// \Mux0~62_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((ROM_output_mux_counter[1])))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((ROM_output_mux_counter[1] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (!ROM_output_mux_counter[1] & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(ROM_output_mux_counter[1]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\Mux0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~62 .lut_mask = 16'hE5E0;
defparam \Mux0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
cycloneive_lcell_comb \Mux0~63 (
// Equation(s):
// \Mux0~63_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\Mux0~62_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # 
// (!\Mux0~62_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\Mux0~62_combout ))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\Mux0~62_combout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\Mux0~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~63 .lut_mask = 16'hEC64;
defparam \Mux0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneive_lcell_comb \Mux0~69 (
// Equation(s):
// \Mux0~69_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((ROM_output_mux_counter[1]) # ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) 
// # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!ROM_output_mux_counter[1] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout )))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(ROM_output_mux_counter[1]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.cin(gnd),
	.combout(\Mux0~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~69 .lut_mask = 16'hBA98;
defparam \Mux0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N2
cycloneive_lcell_comb \Mux0~70 (
// Equation(s):
// \Mux0~70_combout  = (ROM_output_mux_counter[1] & ((\Mux0~69_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) # (!\Mux0~69_combout  & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) # (!ROM_output_mux_counter[1] & (((\Mux0~69_combout ))))

	.dataa(ROM_output_mux_counter[1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datad(\Mux0~69_combout ),
	.cin(gnd),
	.combout(\Mux0~70_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~70 .lut_mask = 16'hF588;
defparam \Mux0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \Mux0~64 (
// Equation(s):
// \Mux0~64_combout  = (ROM_output_mux_counter[1] & (((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!ROM_output_mux_counter[1] & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))

	.dataa(ROM_output_mux_counter[1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.cin(gnd),
	.combout(\Mux0~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~64 .lut_mask = 16'hF4A4;
defparam \Mux0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \Mux0~65 (
// Equation(s):
// \Mux0~65_combout  = (ROM_output_mux_counter[1] & ((\Mux0~64_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout )) # (!\Mux0~64_combout  & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ))))) # (!ROM_output_mux_counter[1] & (((\Mux0~64_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datab(ROM_output_mux_counter[1]),
	.datac(\Mux0~64_combout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\Mux0~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~65 .lut_mask = 16'hBCB0;
defparam \Mux0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \Mux0~66 (
// Equation(s):
// \Mux0~66_combout  = (ROM_output_mux_counter[1] & (((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # 
// (!ROM_output_mux_counter[1] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(ROM_output_mux_counter[1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\Mux0~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~66 .lut_mask = 16'hAEA4;
defparam \Mux0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \Mux0~67 (
// Equation(s):
// \Mux0~67_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\Mux0~66_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # 
// (!\Mux0~66_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\Mux0~66_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(\Mux0~66_combout ),
	.cin(gnd),
	.combout(\Mux0~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~67 .lut_mask = 16'hF588;
defparam \Mux0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \Mux0~68 (
// Equation(s):
// \Mux0~68_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2])) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\Mux0~65_combout )) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux0~67_combout )))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\Mux0~65_combout ),
	.datad(\Mux0~67_combout ),
	.cin(gnd),
	.combout(\Mux0~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~68 .lut_mask = 16'hD9C8;
defparam \Mux0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \Mux0~71 (
// Equation(s):
// \Mux0~71_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Mux0~68_combout  & ((\Mux0~70_combout ))) # (!\Mux0~68_combout  & (\Mux0~63_combout )))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\Mux0~68_combout ))))

	.dataa(\Mux0~63_combout ),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\Mux0~70_combout ),
	.datad(\Mux0~68_combout ),
	.cin(gnd),
	.combout(\Mux0~71_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~71 .lut_mask = 16'hF388;
defparam \Mux0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \Mux0~59 (
// Equation(s):
// \Mux0~59_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout )))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.cin(gnd),
	.combout(\Mux0~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~59 .lut_mask = 16'hBA98;
defparam \Mux0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \Mux0~60 (
// Equation(s):
// \Mux0~60_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Mux0~59_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # 
// (!\Mux0~59_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\Mux0~59_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(\Mux0~59_combout ),
	.cin(gnd),
	.combout(\Mux0~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~60 .lut_mask = 16'hF388;
defparam \Mux0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \Mux0~56 (
// Equation(s):
// \Mux0~56_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ) # 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\Mux0~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~56 .lut_mask = 16'hADA8;
defparam \Mux0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \Mux0~57 (
// Equation(s):
// \Mux0~57_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Mux0~56_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (!\Mux0~56_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\Mux0~56_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\Mux0~56_combout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\Mux0~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~57 .lut_mask = 16'hF838;
defparam \Mux0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \Mux0~54 (
// Equation(s):
// \Mux0~54_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\Mux0~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~54 .lut_mask = 16'hCBC8;
defparam \Mux0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \Mux0~55 (
// Equation(s):
// \Mux0~55_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\Mux0~54_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # 
// (!\Mux0~54_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\Mux0~54_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(\Mux0~54_combout ),
	.cin(gnd),
	.combout(\Mux0~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~55 .lut_mask = 16'hF588;
defparam \Mux0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \Mux0~58 (
// Equation(s):
// \Mux0~58_combout  = (ROM_output_mux_counter[1] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]) # ((\Mux0~55_combout )))) # (!ROM_output_mux_counter[1] & 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\Mux0~57_combout )))

	.dataa(ROM_output_mux_counter[1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\Mux0~57_combout ),
	.datad(\Mux0~55_combout ),
	.cin(gnd),
	.combout(\Mux0~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~58 .lut_mask = 16'hBA98;
defparam \Mux0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \Mux0~52 (
// Equation(s):
// \Mux0~52_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout )))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.cin(gnd),
	.combout(\Mux0~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~52 .lut_mask = 16'hBA98;
defparam \Mux0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \Mux0~53 (
// Equation(s):
// \Mux0~53_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\Mux0~52_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # 
// (!\Mux0~52_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ))))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\Mux0~52_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(\Mux0~52_combout ),
	.cin(gnd),
	.combout(\Mux0~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~53 .lut_mask = 16'hDDA0;
defparam \Mux0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \Mux0~61 (
// Equation(s):
// \Mux0~61_combout  = (\Mux0~58_combout  & ((\Mux0~60_combout ) # ((!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2])))) # (!\Mux0~58_combout  & 
// (((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & \Mux0~53_combout ))))

	.dataa(\Mux0~60_combout ),
	.datab(\Mux0~58_combout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\Mux0~53_combout ),
	.cin(gnd),
	.combout(\Mux0~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~61 .lut_mask = 16'hBC8C;
defparam \Mux0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \Mux0~72 (
// Equation(s):
// \Mux0~72_combout  = (ROM_output_mux_counter[2] & ((ROM_output_mux_counter[0]) # ((\Mux0~61_combout )))) # (!ROM_output_mux_counter[2] & (!ROM_output_mux_counter[0] & (\Mux0~71_combout )))

	.dataa(ROM_output_mux_counter[2]),
	.datab(ROM_output_mux_counter[0]),
	.datac(\Mux0~71_combout ),
	.datad(\Mux0~61_combout ),
	.cin(gnd),
	.combout(\Mux0~72_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~72 .lut_mask = 16'hBA98;
defparam \Mux0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode562w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
cycloneive_lcell_comb \Mux0~42 (
// Equation(s):
// \Mux0~42_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (ROM_output_mux_counter[1])) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((ROM_output_mux_counter[1] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # (!ROM_output_mux_counter[1] & 
// (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(ROM_output_mux_counter[1]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\Mux0~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~42 .lut_mask = 16'hDC98;
defparam \Mux0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \Mux0~43 (
// Equation(s):
// \Mux0~43_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux0~42_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout )) # 
// (!\Mux0~42_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\Mux0~42_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(\Mux0~42_combout ),
	.cin(gnd),
	.combout(\Mux0~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~43 .lut_mask = 16'hDDA0;
defparam \Mux0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode612w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode572w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \Mux0~49 (
// Equation(s):
// \Mux0~49_combout  = (ROM_output_mux_counter[1] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]) # ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) # 
// (!ROM_output_mux_counter[1] & (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )))

	.dataa(ROM_output_mux_counter[1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\Mux0~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~49 .lut_mask = 16'hBA98;
defparam \Mux0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \Mux0~50 (
// Equation(s):
// \Mux0~50_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux0~49_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout )) # 
// (!\Mux0~49_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\Mux0~49_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datad(\Mux0~49_combout ),
	.cin(gnd),
	.combout(\Mux0~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~50 .lut_mask = 16'hDDA0;
defparam \Mux0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode582w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \Mux0~46 (
// Equation(s):
// \Mux0~46_combout  = (ROM_output_mux_counter[1] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]) # ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # 
// (!ROM_output_mux_counter[1] & (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(ROM_output_mux_counter[1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\Mux0~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~46 .lut_mask = 16'hB9A8;
defparam \Mux0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \Mux0~47 (
// Equation(s):
// \Mux0~47_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Mux0~46_combout  & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) # 
// (!\Mux0~46_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) # (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\Mux0~46_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(\Mux0~46_combout ),
	.cin(gnd),
	.combout(\Mux0~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~47 .lut_mask = 16'hF388;
defparam \Mux0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode592w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(\read_enable~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({read_counter[12],read_counter[11],read_counter[10],read_counter[9],read_counter[8],read_counter[7],read_counter[6],read_counter[5],read_counter[4],read_counter[3],read_counter[2],read_counter[1],read_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "C:/Users/Death-Note/Desktop/test3.mif";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_54f1:auto_generated|ALTSYNCRAM";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65535;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \Mux0~44 (
// Equation(s):
// \Mux0~44_combout  = (ROM_output_mux_counter[1] & (((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2])))) # (!ROM_output_mux_counter[1] & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))))

	.dataa(ROM_output_mux_counter[1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\Mux0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~44 .lut_mask = 16'hE5E0;
defparam \Mux0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N22
cycloneive_lcell_comb \Mux0~45 (
// Equation(s):
// \Mux0~45_combout  = (ROM_output_mux_counter[1] & ((\Mux0~44_combout  & (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # (!\Mux0~44_combout  & 
// ((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))))) # (!ROM_output_mux_counter[1] & (((\Mux0~44_combout ))))

	.dataa(ROM_output_mux_counter[1]),
	.datab(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\Mux0~44_combout ),
	.cin(gnd),
	.combout(\Mux0~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~45 .lut_mask = 16'hDDA0;
defparam \Mux0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \Mux0~48 (
// Equation(s):
// \Mux0~48_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\Mux0~45_combout )))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\Mux0~47_combout  & (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\Mux0~47_combout ),
	.datac(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\Mux0~45_combout ),
	.cin(gnd),
	.combout(\Mux0~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~48 .lut_mask = 16'hAEA4;
defparam \Mux0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \Mux0~51 (
// Equation(s):
// \Mux0~51_combout  = (\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\Mux0~48_combout  & ((\Mux0~50_combout ))) # (!\Mux0~48_combout  & (\Mux0~43_combout )))) # 
// (!\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\Mux0~48_combout ))))

	.dataa(\Five_Centimeters_Per_Second_ROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\Mux0~43_combout ),
	.datac(\Mux0~50_combout ),
	.datad(\Mux0~48_combout ),
	.cin(gnd),
	.combout(\Mux0~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~51 .lut_mask = 16'hF588;
defparam \Mux0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \Mux0~83 (
// Equation(s):
// \Mux0~83_combout  = (ROM_output_mux_counter[0] & ((\Mux0~72_combout  & (\Mux0~82_combout )) # (!\Mux0~72_combout  & ((\Mux0~51_combout ))))) # (!ROM_output_mux_counter[0] & (((\Mux0~72_combout ))))

	.dataa(\Mux0~82_combout ),
	.datab(ROM_output_mux_counter[0]),
	.datac(\Mux0~72_combout ),
	.datad(\Mux0~51_combout ),
	.cin(gnd),
	.combout(\Mux0~83_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~83 .lut_mask = 16'hBCB0;
defparam \Mux0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \Mux0~84 (
// Equation(s):
// \Mux0~84_combout  = (ROM_output_mux_counter[3] & (\Mux0~41_combout )) # (!ROM_output_mux_counter[3] & ((\Mux0~83_combout )))

	.dataa(ROM_output_mux_counter[3]),
	.datab(gnd),
	.datac(\Mux0~41_combout ),
	.datad(\Mux0~83_combout ),
	.cin(gnd),
	.combout(\Mux0~84_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~84 .lut_mask = 16'hF5A0;
defparam \Mux0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \DAC_DATA~reg0 (
	.clk(!\USB_Clock_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Mux0~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DATA~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DATA~reg0 .is_wysiwyg = "true";
defparam \DAC_DATA~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \I2C|ACK[0]~0 (
// Equation(s):
// \I2C|ACK[0]~0_combout  = (\I2C|tick_counter [1]) # ((\I2C|tick_counter [2]) # (\I2C|tick_counter [4]))

	.dataa(gnd),
	.datab(\I2C|tick_counter [1]),
	.datac(\I2C|tick_counter [2]),
	.datad(\I2C|tick_counter [4]),
	.cin(gnd),
	.combout(\I2C|ACK[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|ACK[0]~0 .lut_mask = 16'hFFFC;
defparam \I2C|ACK[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneive_lcell_comb \I2C|ACK[0]~1 (
// Equation(s):
// \I2C|ACK[0]~1_combout  = (\I2C|ACK[0]~0_combout  & (!\I2C|tick_counter [0])) # (!\I2C|ACK[0]~0_combout  & ((\I2C|tick_counter [3])))

	.dataa(gnd),
	.datab(\I2C|tick_counter [0]),
	.datac(\I2C|tick_counter [3]),
	.datad(\I2C|ACK[0]~0_combout ),
	.cin(gnd),
	.combout(\I2C|ACK[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|ACK[0]~1 .lut_mask = 16'h33F0;
defparam \I2C|ACK[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cycloneive_lcell_comb \I2C|ACK[0]~2 (
// Equation(s):
// \I2C|ACK[0]~2_combout  = (\I2C|tick_counter [0] & ((\I2C|ACK[0]~1_combout  & (!\I2C|serial_data~q )) # (!\I2C|ACK[0]~1_combout  & ((\I2C|ACK [0]))))) # (!\I2C|tick_counter [0] & (((\I2C|ACK [0] & \I2C|ACK[0]~1_combout ))))

	.dataa(\I2C|serial_data~q ),
	.datab(\I2C|tick_counter [0]),
	.datac(\I2C|ACK [0]),
	.datad(\I2C|ACK[0]~1_combout ),
	.cin(gnd),
	.combout(\I2C|ACK[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|ACK[0]~2 .lut_mask = 16'h74C0;
defparam \I2C|ACK[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N23
dffeas \I2C|ACK[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|ACK[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|ACK [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|ACK[0] .is_wysiwyg = "true";
defparam \I2C|ACK[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N30
cycloneive_lcell_comb \I2C|ACK[1]~3 (
// Equation(s):
// \I2C|ACK[1]~3_combout  = (!\I2C|tick_counter [0] & (!\I2C|tick_counter [3] & !\I2C|tick_counter [2]))

	.dataa(gnd),
	.datab(\I2C|tick_counter [0]),
	.datac(\I2C|tick_counter [3]),
	.datad(\I2C|tick_counter [2]),
	.cin(gnd),
	.combout(\I2C|ACK[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|ACK[1]~3 .lut_mask = 16'h0003;
defparam \I2C|ACK[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \I2C|ACK[1]~4 (
// Equation(s):
// \I2C|ACK[1]~4_combout  = (\I2C|ACK[1]~3_combout  & (\I2C|tick_counter [1] $ (!\I2C|tick_counter [4])))

	.dataa(gnd),
	.datab(\I2C|tick_counter [1]),
	.datac(\I2C|ACK[1]~3_combout ),
	.datad(\I2C|tick_counter [4]),
	.cin(gnd),
	.combout(\I2C|ACK[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|ACK[1]~4 .lut_mask = 16'hC030;
defparam \I2C|ACK[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cycloneive_lcell_comb \I2C|ACK[1]~5 (
// Equation(s):
// \I2C|ACK[1]~5_combout  = (\I2C|ACK[1]~4_combout  & (!\I2C|serial_data~q  & (\I2C|tick_counter [1]))) # (!\I2C|ACK[1]~4_combout  & (((\I2C|ACK [1]))))

	.dataa(\I2C|serial_data~q ),
	.datab(\I2C|tick_counter [1]),
	.datac(\I2C|ACK [1]),
	.datad(\I2C|ACK[1]~4_combout ),
	.cin(gnd),
	.combout(\I2C|ACK[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|ACK[1]~5 .lut_mask = 16'h44F0;
defparam \I2C|ACK[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N9
dffeas \I2C|ACK[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|ACK[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|ACK [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|ACK[1] .is_wysiwyg = "true";
defparam \I2C|ACK[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \I2C|ACK[2]~6 (
// Equation(s):
// \I2C|ACK[2]~6_combout  = (\I2C|tick_counter [1] & (((!\I2C|tick_counter [2] & \I2C|tick_counter [3])) # (!\I2C|tick_counter [0]))) # (!\I2C|tick_counter [1] & (!\I2C|tick_counter [0] & ((\I2C|tick_counter [2]) # (\I2C|tick_counter [3]))))

	.dataa(\I2C|tick_counter [1]),
	.datab(\I2C|tick_counter [2]),
	.datac(\I2C|tick_counter [0]),
	.datad(\I2C|tick_counter [3]),
	.cin(gnd),
	.combout(\I2C|ACK[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|ACK[2]~6 .lut_mask = 16'h2F0E;
defparam \I2C|ACK[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \I2C|ACK[2]~7 (
// Equation(s):
// \I2C|ACK[2]~7_combout  = (\I2C|tick_counter [0] & (((\I2C|ACK[2]~6_combout  & \I2C|tick_counter [4])))) # (!\I2C|tick_counter [0] & ((\I2C|ACK[2]~6_combout ) # ((\I2C|ACK[1]~3_combout  & \I2C|tick_counter [4]))))

	.dataa(\I2C|ACK[1]~3_combout ),
	.datab(\I2C|tick_counter [0]),
	.datac(\I2C|ACK[2]~6_combout ),
	.datad(\I2C|tick_counter [4]),
	.cin(gnd),
	.combout(\I2C|ACK[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|ACK[2]~7 .lut_mask = 16'hF230;
defparam \I2C|ACK[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \I2C|ACK[2]~8 (
// Equation(s):
// \I2C|ACK[2]~8_combout  = (\I2C|tick_counter [0] & ((\I2C|ACK[2]~7_combout  & (!\I2C|serial_data~q )) # (!\I2C|ACK[2]~7_combout  & ((\I2C|ACK [2]))))) # (!\I2C|tick_counter [0] & (((\I2C|ACK [2] & \I2C|ACK[2]~7_combout ))))

	.dataa(\I2C|serial_data~q ),
	.datab(\I2C|tick_counter [0]),
	.datac(\I2C|ACK [2]),
	.datad(\I2C|ACK[2]~7_combout ),
	.cin(gnd),
	.combout(\I2C|ACK[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2C|ACK[2]~8 .lut_mask = 16'h74C0;
defparam \I2C|ACK[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N29
dffeas \I2C|ACK[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\I2C|ACK[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C|ACK [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C|ACK[2] .is_wysiwyg = "true";
defparam \I2C|ACK[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \SDIN~input (
	.i(SDIN),
	.ibar(gnd),
	.o(\SDIN~input_o ));
// synopsys translate_off
defparam \SDIN~input .bus_hold = "false";
defparam \SDIN~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
