wb_dma_ch_pri_enc/wire_pri27_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.087010 -3.698901 0.089690 -2.072776 1.473381 -0.861882 -3.205652 -1.682715 2.498852 -0.564646 -0.042800 0.997192 -1.728415 -0.861386 1.021615 2.443778 1.712451 -0.831000 1.690995 2.532723
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/always_5/stmt_1/expr_1 -1.768602 3.213936 -1.582004 -0.948396 3.159429 -0.030799 -1.312595 1.222310 1.973363 1.732805 0.371243 2.355390 -0.492544 -3.755414 1.779191 -0.300040 1.767403 -0.918812 0.385703 1.143554
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.755479 1.278356 1.639871 1.100941 -0.317241 -0.937842 4.015976 -2.128011 0.303407 0.992023 2.068840 0.437483 -1.528089 0.071089 -1.557084 -1.191487 -2.786377 0.830610 1.291979 -2.433233
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.428076 -1.110141 1.258312 -2.469712 0.483825 1.863355 0.453218 -0.347625 -0.528471 -3.262090 1.496112 4.903990 0.294082 -1.317070 -1.448480 1.537138 0.060948 1.219543 0.538205 -2.777283
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_rf/assign_1_ch_adr0 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_ch_rf/reg_ch_busy 0.018947 3.120564 2.166766 0.088552 1.331928 -0.542418 3.171524 -2.151160 1.255450 1.446903 1.519262 -3.034183 -3.178646 0.004375 -0.964330 -2.356166 -1.585623 1.104330 0.640517 -2.469788
wb_dma_wb_slv/always_5 -1.034552 0.845580 -1.631866 4.045295 -2.646460 -1.173848 -0.339359 0.486232 -0.381453 -0.329116 2.610991 -1.340316 -0.551844 -1.540133 1.701179 -0.290687 -0.386437 -0.944492 5.703257 0.428621
wb_dma_wb_slv/always_4 0.332225 -1.325933 -1.038314 1.929050 -6.392287 -0.812596 -0.494356 -0.441634 0.677149 0.872675 -0.657412 0.439302 2.423207 -0.680880 1.915425 0.317114 -0.242118 -3.946518 6.748321 5.092821
wb_dma_wb_slv/always_3 1.250671 0.089681 -3.169115 -2.979537 -1.757736 -1.392511 2.156572 -1.059645 -1.995268 -1.839433 -3.151732 2.403445 3.791688 0.891267 -0.555173 1.598207 -0.323212 1.265043 2.524950 -3.586645
wb_dma_wb_slv/always_1 1.632677 2.847378 -1.041789 0.384319 -3.803196 -2.849211 -0.063778 0.157027 0.737864 -0.033177 0.271072 3.433862 4.724415 -2.077469 3.098420 -2.610623 -4.495544 -2.156873 5.045920 3.658688
wb_dma_ch_sel/always_44/case_1/cond -1.383700 -0.820528 0.152469 -0.681997 -4.663629 -0.664417 3.836347 -1.406574 1.218091 -2.348936 1.891224 1.255887 0.824067 0.134483 2.174198 3.008240 0.189310 0.378495 1.721537 -0.785470
wb_dma_rf/wire_ch0_csr 4.048601 3.079500 -2.720756 0.728779 2.378504 -0.937581 0.715972 3.954793 1.638989 4.272597 -2.791713 -3.705859 1.882650 -1.293450 1.500261 -4.081898 -1.318444 1.794129 2.313662 0.712569
wb_dma_de/wire_done 2.044610 0.210053 0.302020 -0.800215 4.129502 1.980019 -1.785489 2.563098 1.027778 0.448226 -0.617843 0.887008 -2.019194 -1.827345 0.121229 -0.289668 0.438016 -0.541770 2.036948 -0.554546
wb_dma_ch_pri_enc/wire_pri11_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.469083 1.548865 0.361826 -0.801401 5.462208 2.136146 -2.898642 2.430187 0.554057 1.399264 1.324868 -1.288170 -0.975984 0.153252 -3.300262 -2.510857 -0.161634 1.488737 0.768944 -1.770298
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.682214 -1.817546 1.461732 -1.370935 2.684212 2.425150 -0.161374 0.171437 0.915745 -0.599048 1.546065 0.577463 -1.095377 1.078315 -2.894759 1.925300 0.647336 2.434771 1.330755 -3.442069
wb_dma_de/always_13/stmt_1 1.177843 1.522848 -1.731545 -1.613171 3.205523 0.021475 -0.553033 0.952357 1.223936 0.468508 -2.156780 1.916645 -0.755782 -2.569350 3.297965 1.809763 1.752754 0.152861 0.242416 -0.340230
wb_dma_de/always_4/if_1 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_ch_arb/input_req 1.629738 -2.565478 -0.576309 -1.152549 -0.432894 2.551940 1.914633 2.572279 -1.667864 -2.004356 -3.275653 1.730429 0.239830 -0.076029 -2.945776 2.027064 0.980477 -0.984502 3.001553 -4.395934
wb_dma_ch_pri_enc/wire_pri20_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_ch_rf/always_26/if_1/if_1 1.880127 2.346149 -2.035249 -0.326077 3.063675 -2.489346 -2.416129 0.479400 -1.174145 -2.053158 -3.583853 1.031240 -1.847233 -2.873727 3.591243 1.168148 0.978588 0.746465 1.276334 -0.859353
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 0.210030 -1.513507 2.879232 1.212962 -1.159133 0.706680 0.572353 -1.131445 1.894507 0.693638 3.802233 0.349123 -1.195297 0.431690 1.899727 -0.249083 -1.962793 -0.441769 -0.534317 2.908565
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -2.357442 -0.548495 0.170019 2.474705 0.602624 -0.563215 -0.024633 -0.261634 1.663686 3.079870 2.636428 0.851149 -1.010962 -0.648456 0.314547 -0.093865 -0.576816 -0.858767 0.697219 2.418757
wb_dma_ch_sel/wire_ch_sel 1.140102 4.520093 -1.017066 -2.862877 -0.612197 0.778130 3.021340 1.468265 0.443629 -1.441296 -3.518656 -0.542283 0.297788 -2.062788 0.817803 0.497397 1.601015 -0.057100 2.153455 -4.408077
wb_dma_rf/inst_u19 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u18 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u17 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u16 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u15 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u14 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u13 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u12 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u11 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u10 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 3.123407 6.331537 2.162756 0.647666 -0.872553 4.492911 -1.917780 0.898470 -2.619422 2.467288 2.135301 -0.422594 -0.172528 2.627143 0.149457 -0.989145 0.868306 0.741941 1.313927 -0.406201
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.920193 -3.540946 -0.043457 2.210095 -2.493777 3.091121 2.329233 -1.649947 -0.124995 4.214725 -1.026800 2.028055 -1.636916 0.347033 1.337028 4.672332 3.106380 -1.716704 2.173334 2.177913
wb_dma/input_wb1_ack_i 0.512783 -0.007716 -1.081500 2.153566 0.986959 0.387922 -0.321134 2.470687 -2.030030 -0.543558 1.244988 2.681263 -0.915905 -1.496709 0.485983 -1.398640 -1.901221 -0.715823 0.124440 -0.638180
wb_dma/wire_slv0_we 1.030024 2.103109 -2.533956 -3.240447 -1.074192 0.041240 0.846455 -0.130089 -2.634588 -2.616438 -3.234791 0.169825 2.678379 0.864939 -0.862258 0.454572 0.758341 0.874223 2.769911 -4.238685
wb_dma_ch_rf/reg_ch_sz_inf 0.042700 1.308488 1.656119 0.646763 2.033220 0.238685 -1.190558 -0.493997 1.544411 0.994517 2.526770 -2.617555 -2.631873 -0.253603 0.507049 -1.652232 -0.274706 0.588124 0.224024 0.871036
wb_dma_ch_rf -0.296992 4.107630 -1.913609 -2.178046 -2.118229 0.081487 0.284352 -0.610693 -1.043527 -1.273320 -1.993114 -0.987108 2.086757 -1.071758 1.192223 0.368538 2.658985 0.693730 0.605737 -1.552859
wb_dma_ch_sel/wire_gnt_p1_d 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.185228 -0.516476 1.002302 -3.570508 2.781910 1.151446 -3.499332 -0.034317 2.483137 -0.734404 -0.765249 -2.643206 -2.464496 -0.051020 -1.337144 0.710768 2.946510 -0.057914 1.680131 -0.092767
wb_dma_ch_sel/input_ch1_txsz 1.695032 -3.040825 0.245430 -0.767703 2.524793 -0.574936 -2.018204 -0.220626 1.786471 0.966566 1.262357 3.785854 0.413247 -0.738678 1.344290 -0.120876 -2.227499 -0.655772 0.281884 3.282796
wb_dma/wire_ch3_txsz 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_sel/assign_7_pri2 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_pri_enc/inst_u30 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma/assign_3_dma_nd 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_rf/assign_6_pointer 1.819540 0.129218 6.402069 -2.309675 -2.671401 3.394581 0.308262 0.503235 3.379870 0.840974 -0.783414 1.826383 -0.837463 2.221168 -1.601182 2.336482 -0.487016 -0.648043 1.860119 1.818258
wb_dma_ch_rf/wire_ch_adr0_dewe -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_ch_pri_enc/always_2/if_1/cond 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_ch_sel/input_ch0_txsz 0.613113 -0.765466 0.299173 -1.665927 3.119236 0.558402 -3.718887 0.480462 2.402506 0.443827 -0.757275 -2.916330 -2.860630 -0.459351 0.639472 0.421833 2.297748 -0.638754 1.824535 1.458413
wb_dma_ch_sel/always_2 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_sel/always_3 1.606533 -2.993204 -0.713501 -1.740072 2.607220 3.043175 -1.877803 2.332588 0.942120 -0.838656 -0.380056 -0.616477 0.159653 1.118829 -1.580865 2.736395 2.079304 1.293270 3.008555 -2.659744
wb_dma_rf/input_de_txsz_we 1.658177 -1.948525 0.762572 0.236522 2.374997 0.656957 -3.192315 1.742241 2.113661 0.714697 0.246158 -3.331594 -2.058581 0.327342 -0.121934 -1.176401 -0.372534 -1.222910 3.534063 1.709669
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_sel/assign_145_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_de/always_3/if_1/if_1/cond -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_rf/always_1/case_1 -3.010628 3.129528 2.455538 -1.383227 -0.220755 -0.273734 -0.124908 1.448214 1.040751 -1.242797 4.660205 0.247417 -0.499021 1.208082 1.453742 -2.276847 -2.220781 0.853600 -0.868408 1.946559
wb_dma_rf/always_2/if_1/if_1/stmt_1 -2.174917 1.264212 1.148760 2.960028 -0.175473 -1.338836 1.676494 -1.034556 1.091484 2.330778 2.839781 0.527678 -2.584139 -1.484507 0.387470 -1.491956 -1.918493 -1.073788 1.772307 1.334649
wb_dma_ch_sel/assign_99_valid/expr_1 -2.039587 2.898962 -2.966338 0.167151 -3.253338 0.526260 -0.103449 -0.108100 -0.801083 -1.515222 -0.068876 -1.824609 1.184562 -1.066426 0.720979 2.730762 4.795794 0.863128 3.262671 -2.455484
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_wb_slv/reg_slv_adr 1.632677 2.847378 -1.041789 0.384319 -3.803196 -2.849211 -0.063778 0.157027 0.737864 -0.033177 0.271072 3.433862 4.724415 -2.077469 3.098420 -2.610623 -4.495544 -2.156873 5.045920 3.658688
wb_dma_ch_sel/assign_8_pri2 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.042700 1.308488 1.656119 0.646763 2.033220 0.238685 -1.190558 -0.493997 1.544411 0.994517 2.526770 -2.617555 -2.631873 -0.253603 0.507049 -1.652232 -0.274706 0.588124 0.224024 0.871036
wb_dma_wb_mast/wire_wb_cyc_o 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma/wire_paused -2.357442 -0.548495 0.170019 2.474705 0.602624 -0.563215 -0.024633 -0.261634 1.663686 3.079870 2.636428 0.851149 -1.010962 -0.648456 0.314547 -0.093865 -0.576816 -0.858767 0.697219 2.418757
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.018947 3.120564 2.166766 0.088552 1.331928 -0.542418 3.171524 -2.151160 1.255450 1.446903 1.519262 -3.034183 -3.178646 0.004375 -0.964330 -2.356166 -1.585623 1.104330 0.640517 -2.469788
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma/wire_ch1_adr1 -0.275502 -1.319945 1.330723 -0.229820 1.363477 1.191505 -0.288492 -0.418480 0.522740 0.095742 2.255380 0.488506 0.037551 1.477896 -3.120082 0.576912 -0.483341 2.036787 0.599887 -1.812572
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -1.419282 2.077876 -3.555087 -1.412778 1.009797 0.867931 -0.365348 2.628929 -0.240006 1.098896 -3.317493 1.570211 2.322462 -1.236630 -0.735081 1.721723 3.190708 -0.855231 1.742799 -1.816404
wb_dma_ch_arb/always_2/block_1/case_1/if_3 1.320427 -2.498011 0.983009 -2.731179 -0.021191 2.215923 0.480947 -0.664107 0.607248 -2.859038 1.048946 2.556686 -0.048204 0.277710 -1.020969 3.705089 1.512741 1.827523 1.751611 -3.198601
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_arb/always_2/block_1/case_1/if_1 0.871563 -1.921313 -1.236165 0.632994 -1.979988 1.798340 -0.583913 1.773539 -1.431139 -2.916686 -0.586085 -0.407810 0.692471 0.018937 -2.114978 2.477838 2.064125 0.515808 4.928403 -3.434481
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_sel/always_39/case_1/stmt_4 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_pri_enc/wire_pri14_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/always_39/case_1/stmt_1 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_rf/wire_ch6_csr 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.809396 0.863835 -0.799008 2.760237 -0.141695 1.138362 -1.073782 2.576329 0.331466 0.274398 3.584549 -1.397818 0.341545 -0.863234 1.324030 -2.108069 -1.772546 -0.584960 5.104779 0.504267
wb_dma_wb_if/input_wb_we_i 3.096923 1.091705 -2.688511 6.406384 -0.513853 0.612652 -1.568974 0.573512 -3.611770 3.569611 1.854751 1.638220 0.889911 -0.125463 3.985036 -0.245357 -1.373181 -0.792943 2.238770 2.208806
wb_dma_ch_sel/assign_141_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.266636 -0.738628 -3.404882 2.104081 0.245599 1.321116 2.848804 3.940204 0.750799 -0.066897 2.017858 -1.609980 3.233450 0.012917 1.832041 0.190522 -1.559997 1.288185 3.116068 -3.046813
wb_dma_ch_sel_checker 1.213905 -2.295294 1.064116 -0.391066 -1.289178 -0.399094 0.213480 -1.513516 1.436681 -0.376774 0.976720 2.751095 -0.709354 -0.514228 2.212756 1.879985 -0.836695 -0.906102 1.749563 2.040876
wb_dma_ch_rf/reg_ch_dis 1.171657 2.127889 -2.446852 -0.517740 2.348042 -0.665546 -1.290112 1.513773 0.085613 -0.367094 -3.786340 0.775225 -1.774397 -3.240058 3.040752 1.939863 2.656005 -0.580641 2.274992 -0.948730
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_rf/wire_pointer_we 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_ch_sel/always_46/case_1/stmt_1 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_wb_slv/always_3/stmt_1 1.250671 0.089681 -3.169115 -2.979537 -1.757736 -1.392511 2.156572 -1.059645 -1.995268 -1.839433 -3.151732 2.403445 3.791688 0.891267 -0.555173 1.598207 -0.323212 1.265043 2.524950 -3.586645
wb_dma_ch_rf/always_2/if_1/if_1 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_pri_enc_sub/assign_1_pri_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/input_ch0_adr0 -1.109931 0.116179 -0.767009 0.626783 -2.440670 -2.053031 1.314065 -0.707529 2.507906 -0.242870 1.497951 0.538151 1.439592 -0.099819 3.196571 2.326100 -0.568804 1.358807 2.094534 1.703870
wb_dma_ch_sel/input_ch0_adr1 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_wb_slv/assign_4 -1.331596 -3.012305 -1.374342 3.128372 -1.475023 -2.234510 1.031714 0.156069 -0.825268 0.439536 4.794889 -0.492638 -0.829565 1.681779 -0.706569 -1.942633 -3.222949 0.953300 1.546003 0.229854
wb_dma_wb_mast/input_wb_data_i 2.640805 -4.764766 -0.599650 0.276238 -0.267705 -0.007778 2.344594 1.905390 1.735226 1.561501 -2.874050 0.340405 -0.043745 2.559582 3.477648 2.976153 -2.201574 -2.019090 2.013337 1.073457
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 1.320427 -2.498011 0.983009 -2.731179 -0.021191 2.215923 0.480947 -0.664107 0.607248 -2.859038 1.048946 2.556686 -0.048204 0.277710 -1.020969 3.705089 1.512741 1.827523 1.751611 -3.198601
wb_dma_de/wire_adr1_cnt_next1 -1.331560 -0.586767 -1.315736 0.903518 3.189499 -0.034481 -2.356429 0.228397 0.980077 1.369776 3.319130 0.294639 3.114948 1.605181 -2.952521 0.310922 -0.619216 4.177093 0.332735 -1.286524
wb_dma_ch_sel/inst_u2 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/inst_u1 0.852556 -1.941782 -1.893150 -1.500217 0.254649 0.964332 0.637327 2.081419 0.297635 -1.836876 -2.709594 -0.367119 2.524590 1.907869 -1.724370 4.312512 1.616184 2.618500 2.827366 -5.067439
wb_dma_ch_sel/inst_u0 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma/wire_adr0 -1.383700 -0.820528 0.152469 -0.681997 -4.663629 -0.664417 3.836347 -1.406574 1.218091 -2.348936 1.891224 1.255887 0.824067 0.134483 2.174198 3.008240 0.189310 0.378495 1.721537 -0.785470
wb_dma/wire_adr1 -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.709623 0.544417 -0.427658 0.375359 -2.051148 1.838795 -0.336291 1.846001 -1.402348 -3.272574 -0.984604 -2.740209 -1.000042 -0.639846 -1.900373 1.084624 2.722822 0.149020 4.617396 -3.886270
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_rf/assign_18_pointer_we 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_ch_sel/wire_req_p0 0.975512 -3.462140 -0.679615 -1.046731 -0.279111 1.689017 1.912687 2.226234 -0.493981 -1.935116 -3.328945 -1.097357 -0.264477 1.465581 -2.660442 3.136693 1.349131 0.061136 3.098717 -4.951016
wb_dma_ch_sel/wire_req_p1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma/wire_ndnr 1.606533 -2.993204 -0.713501 -1.740072 2.607220 3.043175 -1.877803 2.332588 0.942120 -0.838656 -0.380056 -0.616477 0.159653 1.118829 -1.580865 2.736395 2.079304 1.293270 3.008555 -2.659744
wb_dma_de/reg_mast0_drdy_r 1.245399 -5.620682 -2.197345 -0.401911 0.135414 -0.140658 -0.564173 1.082450 1.908217 -1.063534 -0.345047 0.383222 0.160204 -0.337250 3.237255 3.355565 0.815013 -1.390519 2.774167 1.098625
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_ch_sel/assign_137_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_rf/wire_pointer2 1.213905 -2.295294 1.064116 -0.391066 -1.289178 -0.399094 0.213480 -1.513516 1.436681 -0.376774 0.976720 2.751095 -0.709354 -0.514228 2.212756 1.879985 -0.836695 -0.906102 1.749563 2.040876
wb_dma_rf/wire_pointer3 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_rf/wire_pointer0 0.835377 -0.203804 5.690012 -2.874221 -2.703086 4.296501 -0.388693 1.592618 3.054856 -0.928671 0.853053 1.140178 -0.848874 1.112012 -2.184561 0.862365 0.372618 -1.669404 1.728391 1.343192
wb_dma_rf/wire_pointer1 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_rf/wire_sw_pointer0 -0.563342 0.696660 0.937692 0.521993 0.958194 -2.504124 -0.053184 -2.173388 0.278916 -1.734155 3.355400 1.704234 -0.899713 -0.471558 1.376451 0.093086 -2.172520 2.319664 -0.426507 -0.444876
wb_dma_de/always_21/stmt_1 1.245399 -5.620682 -2.197345 -0.401911 0.135414 -0.140658 -0.564173 1.082450 1.908217 -1.063534 -0.345047 0.383222 0.160204 -0.337250 3.237255 3.355565 0.815013 -1.390519 2.774167 1.098625
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 0.086872 -4.510789 -1.611514 -3.964550 2.409109 1.321704 -4.766665 0.837385 2.121409 -1.564230 -0.709257 0.393293 0.571802 0.355411 -1.228637 3.141367 3.041928 -0.130714 3.490160 0.209037
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.317415 0.873644 0.876768 1.153161 -0.127016 0.478070 -2.123543 1.028175 1.658907 0.904727 1.193818 -1.179155 -1.492577 -1.107744 2.275186 -1.347931 -0.843714 -1.744800 4.446222 2.855759
wb_dma_ch_arb/input_advance 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_de/always_7/stmt_1 0.675301 -0.550699 -0.330451 0.202306 4.269822 1.781886 -2.496189 2.451873 1.617263 1.185340 0.682455 -4.378279 -1.930365 0.522781 -0.292518 -0.674604 1.152055 0.702956 1.555455 -0.666095
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_de/always_3/if_1/cond -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 0.266636 -0.738628 -3.404882 2.104081 0.245599 1.321116 2.848804 3.940204 0.750799 -0.066897 2.017858 -1.609980 3.233450 0.012917 1.832041 0.190522 -1.559997 1.288185 3.116068 -3.046813
wb_dma_ch_sel/assign_101_valid -2.039587 2.898962 -2.966338 0.167151 -3.253338 0.526260 -0.103449 -0.108100 -0.801083 -1.515222 -0.068876 -1.824609 1.184562 -1.066426 0.720979 2.730762 4.795794 0.863128 3.262671 -2.455484
wb_dma_ch_sel/assign_98_valid -2.039587 2.898962 -2.966338 0.167151 -3.253338 0.526260 -0.103449 -0.108100 -0.801083 -1.515222 -0.068876 -1.824609 1.184562 -1.066426 0.720979 2.730762 4.795794 0.863128 3.262671 -2.455484
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_rf/wire_ch7_csr 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_ch_sel/reg_csr 5.533222 1.076743 -0.731138 0.867904 0.579860 3.960470 0.519345 5.217112 1.049327 2.287515 -1.493185 -2.325612 3.009248 0.198348 3.790058 -0.815139 -0.744292 0.421574 0.174001 0.750950
wb_dma_de/reg_next_state -0.435939 4.584774 -2.470742 -0.860213 2.790074 1.437482 -0.202249 3.564391 -0.136604 3.263013 -4.479520 -0.090544 0.246876 -1.674869 -1.081133 -1.018549 2.115789 -1.957236 2.578665 -1.348542
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 5.055528 2.406015 3.055440 -1.711964 -2.522589 6.964437 1.180526 2.336850 0.848159 3.703988 0.043251 -0.282038 2.145690 4.820815 1.503906 1.839734 -0.264697 0.857042 2.630859 0.490633
wb_dma_de/always_11/stmt_1/expr_1 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_rf/input_ptr_set 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_sel/assign_12_pri3 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_de/assign_65_done/expr_1/expr_1 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.266636 -0.738628 -3.404882 2.104081 0.245599 1.321116 2.848804 3.940204 0.750799 -0.066897 2.017858 -1.609980 3.233450 0.012917 1.832041 0.190522 -1.559997 1.288185 3.116068 -3.046813
assert_wb_dma_ch_sel/input_valid 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma/input_wb0_stb_i -1.034552 0.845580 -1.631866 4.045295 -2.646460 -1.173848 -0.339359 0.486232 -0.381453 -0.329116 2.610991 -1.340316 -0.551844 -1.540133 1.701179 -0.290687 -0.386437 -0.944492 5.703257 0.428621
wb_dma/wire_ch1_csr 3.178890 0.852111 -3.343854 0.072427 0.944283 1.403241 -2.895612 2.331266 0.436729 1.005221 -2.296443 -2.313371 1.479943 -1.276317 5.052083 1.356770 3.294334 -0.061107 0.721249 2.120365
wb_dma_rf/assign_5_pause_req 0.422219 3.465483 1.493056 0.763759 0.369237 0.295713 4.415500 1.099248 0.309043 2.007266 -2.254840 2.244987 -2.908984 -2.391627 0.605524 -0.837039 -1.611797 -2.004666 1.420903 -1.543534
wb_dma_de/always_12/stmt_1 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_wb_if/wire_wb_ack_o -0.608971 -2.623425 1.158299 2.341044 0.934919 -1.290021 -0.963653 -0.448438 0.057816 -0.182638 2.550507 0.658421 -2.977001 -0.489223 -1.011209 -0.982589 -2.150513 -0.531156 0.860493 0.824941
wb_dma_ch_rf/always_5/if_1/block_1 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_arb/assign_1_gnt 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma_rf/input_dma_err 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma/wire_wb0_addr_o -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_de/assign_73_dma_busy/expr_1 0.025019 2.592125 2.938184 -2.436991 1.778597 -0.936902 3.979458 -2.925005 2.063112 0.541684 -0.141819 -1.484214 -5.144393 -1.285787 -1.085360 -1.786733 -1.149332 -0.458350 1.427299 -2.946062
wb_dma/input_dma_nd_i 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.666313 1.835741 0.348761 1.430684 -0.797601 -1.480760 1.384187 -2.032430 2.295566 0.533142 1.724494 -3.137300 -3.693632 -1.523030 4.649304 1.172810 1.267869 0.056842 1.186146 0.832268
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.666313 1.835741 0.348761 1.430684 -0.797601 -1.480760 1.384187 -2.032430 2.295566 0.533142 1.724494 -3.137300 -3.693632 -1.523030 4.649304 1.172810 1.267869 0.056842 1.186146 0.832268
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/assign_3_pri0 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_de/always_23/block_1/stmt_8 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_arb/always_2/block_1/stmt_1 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma_de/always_23/block_1/stmt_1 -0.435939 4.584774 -2.470742 -0.860213 2.790074 1.437482 -0.202249 3.564391 -0.136604 3.263013 -4.479520 -0.090544 0.246876 -1.674869 -1.081133 -1.018549 2.115789 -1.957236 2.578665 -1.348542
wb_dma_de/always_23/block_1/stmt_2 1.712529 -1.034540 0.140038 -0.766430 3.024752 2.113538 -2.027876 2.096031 1.804596 0.523334 -0.480151 -2.576849 -2.112766 0.080012 0.551032 0.872060 1.648500 -0.011353 2.443117 -0.422000
wb_dma_de/always_23/block_1/stmt_4 1.070382 -0.504820 0.039253 -1.757393 1.010167 -0.139409 0.300488 0.065061 2.682758 0.541397 -2.889579 -2.026749 -2.736331 -0.429171 2.860769 2.589184 1.855027 -0.837349 1.941899 0.080351
wb_dma_de/always_23/block_1/stmt_5 4.987907 -1.640967 0.947325 1.129532 -1.017518 5.414982 -0.018859 4.674589 -0.428778 1.013963 0.241629 -1.493012 0.861129 2.653827 1.666058 0.050284 -1.102148 -1.136260 3.301504 0.516466
wb_dma_de/always_23/block_1/stmt_6 0.809396 0.863835 -0.799008 2.760237 -0.141695 1.138362 -1.073782 2.576329 0.331466 0.274398 3.584549 -1.397818 0.341545 -0.863234 1.324030 -2.108069 -1.772546 -0.584960 5.104779 0.504267
wb_dma_rf/inst_u25 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_wb_mast/input_mast_go 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.138772 1.668132 0.595701 1.653487 0.975764 0.087963 -1.213302 0.642970 0.944774 0.598130 2.569903 -2.873166 -1.650040 -0.632791 0.912737 -2.215913 -0.777676 0.026576 1.914710 0.783319
wb_dma_ch_sel/assign_125_de_start/expr_1 -1.821086 3.585999 -1.898276 0.260327 2.544942 -0.619361 -2.352831 1.555708 0.782840 1.054763 -0.768406 1.254885 -1.334643 -3.912683 0.905766 -0.256108 2.418017 -1.157659 1.966655 0.555027
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.539483 1.563037 1.277160 1.873573 -0.267886 -1.104774 3.453367 -1.680822 1.129543 2.665976 2.106595 0.843680 -1.758887 -0.578284 -1.178805 -0.841740 -1.797856 -0.216069 0.885059 -0.642426
wb_dma_ch_sel/assign_151_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.815314 -2.242624 -2.336822 -0.645661 1.750468 1.571815 -1.138403 2.762722 0.407496 -0.979713 -0.891821 2.702186 0.562598 -1.957828 1.538565 2.292901 1.153870 -0.828218 3.618948 -0.886812
wb_dma_wb_mast/reg_mast_dout 2.640805 -4.764766 -0.599650 0.276238 -0.267705 -0.007778 2.344594 1.905390 1.735226 1.561501 -2.874050 0.340405 -0.043745 2.559582 3.477648 2.976153 -2.201574 -2.019090 2.013337 1.073457
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/assign_100_valid -2.039587 2.898962 -2.966338 0.167151 -3.253338 0.526260 -0.103449 -0.108100 -0.801083 -1.515222 -0.068876 -1.824609 1.184562 -1.066426 0.720979 2.730762 4.795794 0.863128 3.262671 -2.455484
wb_dma_ch_sel/assign_131_req_p0 0.709623 0.544417 -0.427658 0.375359 -2.051148 1.838795 -0.336291 1.846001 -1.402348 -3.272574 -0.984604 -2.740209 -1.000042 -0.639846 -1.900373 1.084624 2.722822 0.149020 4.617396 -3.886270
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_ch_rf/input_dma_done_all 1.712529 -1.034540 0.140038 -0.766430 3.024752 2.113538 -2.027876 2.096031 1.804596 0.523334 -0.480151 -2.576849 -2.112766 0.080012 0.551032 0.872060 1.648500 -0.011353 2.443117 -0.422000
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.013855 -3.924212 -0.593130 -0.339375 2.215379 3.653667 0.148200 3.837045 1.479956 2.641261 -2.025429 -1.766438 0.959043 2.920653 1.598217 1.923043 -0.432749 -0.240935 2.281685 0.099021
wb_dma_pri_enc_sub/wire_pri_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/input_wb_rf_din 3.051215 0.229088 0.062242 -1.108058 -4.726582 0.747703 -4.060835 -2.245384 0.566859 -0.855836 1.183514 -1.753270 2.411577 1.395777 1.206655 -0.114492 1.625023 -1.589095 6.093270 4.383168
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 2.044610 0.210053 0.302020 -0.800215 4.129502 1.980019 -1.785489 2.563098 1.027778 0.448226 -0.617843 0.887008 -2.019194 -1.827345 0.121229 -0.289668 0.438016 -0.541770 2.036948 -0.554546
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_sel/assign_139_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/always_38/case_1 -1.821086 3.585999 -1.898276 0.260327 2.544942 -0.619361 -2.352831 1.555708 0.782840 1.054763 -0.768406 1.254885 -1.334643 -3.912683 0.905766 -0.256108 2.418017 -1.157659 1.966655 0.555027
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -3.061908 -0.062416 -2.632242 -1.201323 -1.239225 -0.224581 2.000355 -0.346519 0.561490 0.899843 -1.696787 4.645175 2.182953 -1.748363 -0.386788 4.094762 3.107995 -0.424201 0.269317 -1.268123
wb_dma/constraint_wb0_cyc_o 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma/input_wb0_addr_i 0.924585 1.984721 -1.949562 1.443036 -4.159548 -3.832591 -0.048337 1.929006 -0.380345 -1.128229 0.457058 3.873374 2.886877 -2.739790 3.562030 -3.234678 -5.146813 -3.162513 3.075470 3.091704
wb_dma_de/input_mast1_drdy 0.753706 1.272760 -0.598510 1.122920 0.877984 1.078016 -0.028262 1.508817 -1.159211 -0.056666 1.746844 2.832611 1.039084 -1.609218 0.568445 -1.302868 -1.351693 0.116531 0.419326 -0.217283
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.042700 1.308488 1.656119 0.646763 2.033220 0.238685 -1.190558 -0.493997 1.544411 0.994517 2.526770 -2.617555 -2.631873 -0.253603 0.507049 -1.652232 -0.274706 0.588124 0.224024 0.871036
wb_dma_wb_if/input_wb_ack_i 1.876899 -5.807490 -3.021693 -0.456187 0.888249 1.093988 -0.597031 2.273945 -0.869423 1.646521 -3.759883 2.747973 -2.077114 0.622860 2.511279 2.927527 1.011984 -3.890780 1.096291 2.005889
wb_dma_ch_sel/wire_pri_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/assign_3_ch_am0 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_rf/input_ch_sel 2.495631 -0.788935 1.269146 -2.693885 1.179483 -1.589221 5.927412 -2.266412 4.506864 3.116514 -3.490768 -2.380152 -2.118001 -0.416366 1.575450 0.254086 -1.732567 -0.931225 2.489559 -1.016526
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -1.280578 1.531941 -0.403773 -0.336331 -1.319418 1.340970 4.821853 -1.047959 -0.003040 0.211095 2.961055 -1.071938 -1.927903 -0.324978 4.677897 1.111979 1.215527 -0.074588 -2.023231 -1.692041
wb_dma_de/always_23/block_1/case_1 -0.435939 4.584774 -2.470742 -0.860213 2.790074 1.437482 -0.202249 3.564391 -0.136604 3.263013 -4.479520 -0.090544 0.246876 -1.674869 -1.081133 -1.018549 2.115789 -1.957236 2.578665 -1.348542
wb_dma/wire_pause_req 0.422219 3.465483 1.493056 0.763759 0.369237 0.295713 4.415500 1.099248 0.309043 2.007266 -2.254840 2.244987 -2.908984 -2.391627 0.605524 -0.837039 -1.611797 -2.004666 1.420903 -1.543534
wb_dma_wb_if/input_mast_go 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/input_de_csr 2.168334 -3.807675 0.972150 -1.736089 1.870188 1.236490 0.650786 -0.310798 2.480162 1.060013 -1.325923 0.612173 -1.436946 0.827360 1.550910 3.306509 0.575063 0.228575 0.375072 0.284760
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/input_mast0_din 3.131062 -5.160050 -1.305908 -0.173708 -0.436878 0.613028 1.545783 1.465363 2.503055 2.168976 -1.938568 0.702764 2.140314 1.310664 3.262751 2.985555 -1.235082 -1.211978 2.933561 1.965991
wb_dma_pri_enc_sub/always_3 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_pri_enc_sub/always_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/reg_adr0 -1.383700 -0.820528 0.152469 -0.681997 -4.663629 -0.664417 3.836347 -1.406574 1.218091 -2.348936 1.891224 1.255887 0.824067 0.134483 2.174198 3.008240 0.189310 0.378495 1.721537 -0.785470
wb_dma_ch_sel/reg_adr1 -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_sel/assign_1_pri0 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_pri_enc/wire_pri26_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 3.468458 2.222773 0.533582 1.924834 -1.813641 -0.666343 -0.818458 -0.445454 3.317688 3.291637 -0.483946 -0.702873 3.188436 0.952035 0.549151 1.398535 -0.533286 0.767979 4.328017 1.519782
wb_dma/wire_ptr_set 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.044610 0.210053 0.302020 -0.800215 4.129502 1.980019 -1.785489 2.563098 1.027778 0.448226 -0.617843 0.887008 -2.019194 -1.827345 0.121229 -0.289668 0.438016 -0.541770 2.036948 -0.554546
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 0.170366 1.456011 -1.495826 2.480127 1.285683 2.282291 -0.304983 2.879603 -0.019656 0.146015 3.894102 -1.644552 0.315590 -0.648076 0.421035 -0.667095 -0.192038 1.455483 4.593997 -2.501709
wb_dma_de/reg_ptr_set -2.041196 0.338187 -1.480353 -2.894039 2.108308 -3.092961 -1.531183 -3.393446 4.869603 0.401108 0.484733 0.190705 -1.464556 -2.466328 3.559198 3.523697 3.441308 0.903864 0.700377 1.461750
wb_dma/wire_dma_nd 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_rf/assign_3_csr -2.357442 -0.548495 0.170019 2.474705 0.602624 -0.563215 -0.024633 -0.261634 1.663686 3.079870 2.636428 0.851149 -1.010962 -0.648456 0.314547 -0.093865 -0.576816 -0.858767 0.697219 2.418757
wb_dma_rf/assign_4_dma_abort 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/assign_123_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 0.799398 -0.145746 -2.325699 1.691704 1.576203 2.753279 0.435717 4.056774 0.159151 0.186857 3.164905 -2.170743 3.314167 0.817183 -0.088836 -1.055777 -1.089164 2.157370 2.344538 -2.752594
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.042700 1.308488 1.656119 0.646763 2.033220 0.238685 -1.190558 -0.493997 1.544411 0.994517 2.526770 -2.617555 -2.631873 -0.253603 0.507049 -1.652232 -0.274706 0.588124 0.224024 0.871036
wb_dma_rf/wire_ch4_csr 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.666313 1.835741 0.348761 1.430684 -0.797601 -1.480760 1.384187 -2.032430 2.295566 0.533142 1.724494 -3.137300 -3.693632 -1.523030 4.649304 1.172810 1.267869 0.056842 1.186146 0.832268
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_ch_pri_enc/wire_pri0_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/assign_10_ch_enable -3.061908 -0.062416 -2.632242 -1.201323 -1.239225 -0.224581 2.000355 -0.346519 0.561490 0.899843 -1.696787 4.645175 2.182953 -1.748363 -0.386788 4.094762 3.107995 -0.424201 0.269317 -1.268123
wb_dma_wb_slv/reg_slv_we 1.250671 0.089681 -3.169115 -2.979537 -1.757736 -1.392511 2.156572 -1.059645 -1.995268 -1.839433 -3.151732 2.403445 3.791688 0.891267 -0.555173 1.598207 -0.323212 1.265043 2.524950 -3.586645
wb_dma_de/input_txsz 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_wb_if/wire_mast_dout 2.640805 -4.764766 -0.599650 0.276238 -0.267705 -0.007778 2.344594 1.905390 1.735226 1.561501 -2.874050 0.340405 -0.043745 2.559582 3.477648 2.976153 -2.201574 -2.019090 2.013337 1.073457
wb_dma_ch_rf/wire_ch_enable -3.061908 -0.062416 -2.632242 -1.201323 -1.239225 -0.224581 2.000355 -0.346519 0.561490 0.899843 -1.696787 4.645175 2.182953 -1.748363 -0.386788 4.094762 3.107995 -0.424201 0.269317 -1.268123
wb_dma_rf/wire_csr_we 3.158545 2.398411 1.836822 0.378957 -0.879490 0.821668 2.979964 1.213186 -0.386558 -0.621052 -2.575402 0.577459 -3.190361 -1.661580 3.256256 -0.031969 -1.322714 -1.437397 1.732656 -0.948700
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel_checker/input_dma_busy 1.213905 -2.295294 1.064116 -0.391066 -1.289178 -0.399094 0.213480 -1.513516 1.436681 -0.376774 0.976720 2.751095 -0.709354 -0.514228 2.212756 1.879985 -0.836695 -0.906102 1.749563 2.040876
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/assign_9_ch_txsz 2.600323 0.422962 1.070672 -4.995672 1.786629 1.416587 -4.565583 -0.679842 0.534510 -2.195620 -0.261883 0.594392 -0.332405 -0.975759 -1.687251 -1.805056 0.748717 -1.048627 3.350444 0.871733
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_de/assign_65_done 2.044610 0.210053 0.302020 -0.800215 4.129502 1.980019 -1.785489 2.563098 1.027778 0.448226 -0.617843 0.887008 -2.019194 -1.827345 0.121229 -0.289668 0.438016 -0.541770 2.036948 -0.554546
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -0.067202 -1.398074 -3.058335 1.525784 1.841521 -2.562542 -1.359550 0.000440 -0.565028 0.532156 -3.068847 4.556658 -0.271144 -2.133433 1.421846 3.899355 0.851031 0.182820 2.730203 -0.285065
wb_dma_de/always_2/if_1/if_1 -0.909298 -0.224289 -1.815227 0.902176 0.479276 -0.038999 1.635812 -2.531082 0.811205 1.452270 4.216832 1.915310 3.125674 0.923181 2.085080 2.971766 0.257987 4.205951 -2.034903 -1.462003
wb_dma_wb_mast/assign_2_mast_pt_out -0.608971 -2.623425 1.158299 2.341044 0.934919 -1.290021 -0.963653 -0.448438 0.057816 -0.182638 2.550507 0.658421 -2.977001 -0.489223 -1.011209 -0.982589 -2.150513 -0.531156 0.860493 0.824941
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/assign_112_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_de/always_23/block_1/case_1/block_8 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_de/always_23/block_1/case_1/block_9 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_ch_rf/assign_28_this_ptr_set 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_ch_rf/always_22 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_de/always_23/block_1/case_1/block_1 -0.799190 3.053583 -3.584914 -0.730585 2.515861 2.697981 -1.800275 5.838966 -0.180013 2.009102 -3.081246 0.304495 2.001046 -1.114492 0.463084 0.294223 3.001926 -1.685835 2.083256 -0.639649
wb_dma_de/always_23/block_1/case_1/block_2 -2.539483 1.563037 1.277160 1.873573 -0.267886 -1.104774 3.453367 -1.680822 1.129543 2.665976 2.106595 0.843680 -1.758887 -0.578284 -1.178805 -0.841740 -1.797856 -0.216069 0.885059 -0.642426
wb_dma_de/always_23/block_1/case_1/block_3 1.514414 4.272718 -1.223845 -1.971450 2.504142 3.947833 -2.683231 4.041073 -0.254514 1.296886 1.228371 -0.256307 4.591663 1.579933 -1.834453 -1.850909 0.465132 2.163162 1.289610 -1.863768
wb_dma_de/always_23/block_1/case_1/block_4 1.423174 3.726618 -1.513598 -3.441173 3.025599 4.001407 -1.238147 3.671959 0.943167 1.279643 2.138650 0.566048 4.857495 0.910155 0.170276 -2.091929 -0.045620 1.465982 0.112101 -1.153932
wb_dma_ch_rf/always_27 1.171657 2.127889 -2.446852 -0.517740 2.348042 -0.665546 -1.290112 1.513773 0.085613 -0.367094 -3.786340 0.775225 -1.774397 -3.240058 3.040752 1.939863 2.656005 -0.580641 2.274992 -0.948730
wb_dma_de/always_23/block_1/case_1/block_7 -0.011467 -4.401954 -1.249947 -0.796895 -0.299676 -0.118655 -0.472062 -2.613651 2.174884 2.584556 -1.607064 1.433764 -0.987774 -0.398157 1.901234 4.571504 3.162274 -1.421486 2.182566 3.095197
wb_dma/assign_4_dma_rest 0.599581 -2.135149 1.405813 0.171848 0.803294 0.100378 3.034015 -1.864556 2.416515 3.232722 0.500662 1.887172 -0.235823 1.151236 0.806899 2.543190 -1.294918 1.373273 -0.570467 0.391855
wb_dma_ch_rf/always_23/if_1 -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_sel/reg_ndr_r 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_de/assign_66_dma_done/expr_1 1.177843 1.522848 -1.731545 -1.613171 3.205523 0.021475 -0.553033 0.952357 1.223936 0.468508 -2.156780 1.916645 -0.755782 -2.569350 3.297965 1.809763 1.752754 0.152861 0.242416 -0.340230
wb_dma_ch_sel/reg_req_r 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_ch_rf/reg_pointer_r -0.305416 -2.635495 3.332490 0.195929 -2.210039 1.018944 1.744033 -3.539787 1.298023 0.174511 4.423702 0.448798 -1.204922 1.065158 0.949327 0.302105 -1.728449 0.603120 -1.016639 1.758701
wb_dma_ch_sel/assign_105_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_ch_pri_enc/wire_pri5_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/always_39/case_1 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_sel/always_6 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_ch_sel/always_7 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_sel/always_4 -0.294293 3.165623 -2.508695 -0.449214 2.287432 -0.580694 -2.295928 0.915588 0.169018 -0.692900 -1.055198 0.289680 -1.201379 -3.385432 2.119942 0.910110 2.965079 0.170312 2.436768 -0.927635
wb_dma_ch_sel/always_5 -1.768602 3.213936 -1.582004 -0.948396 3.159429 -0.030799 -1.312595 1.222310 1.973363 1.732805 0.371243 2.355390 -0.492544 -3.755414 1.779191 -0.300040 1.767403 -0.918812 0.385703 1.143554
wb_dma_ch_sel/assign_126_ch_sel/expr_1 1.140102 4.520093 -1.017066 -2.862877 -0.612197 0.778130 3.021340 1.468265 0.443629 -1.441296 -3.518656 -0.542283 0.297788 -2.062788 0.817803 0.497397 1.601015 -0.057100 2.153455 -4.408077
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_sel/always_1 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_sel/always_8 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_ch_sel/always_9 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/assign_67_dma_done_all 1.712529 -1.034540 0.140038 -0.766430 3.024752 2.113538 -2.027876 2.096031 1.804596 0.523334 -0.480151 -2.576849 -2.112766 0.080012 0.551032 0.872060 1.648500 -0.011353 2.443117 -0.422000
wb_dma_ch_rf/wire_ch_txsz 2.600323 0.422962 1.070672 -4.995672 1.786629 1.416587 -4.565583 -0.679842 0.534510 -2.195620 -0.261883 0.594392 -0.332405 -0.975759 -1.687251 -1.805056 0.748717 -1.048627 3.350444 0.871733
wb_dma_ch_sel/assign_99_valid -2.039587 2.898962 -2.966338 0.167151 -3.253338 0.526260 -0.103449 -0.108100 -0.801083 -1.515222 -0.068876 -1.824609 1.184562 -1.066426 0.720979 2.730762 4.795794 0.863128 3.262671 -2.455484
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.085751 1.077183 -4.361269 -1.509895 -1.104276 1.119485 0.805292 3.844904 -1.184379 -0.902715 -1.989626 -0.558657 4.740981 0.488626 -1.675408 0.213177 1.975245 0.779379 3.012000 -3.412583
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 2.703813 1.656886 -0.162766 4.548539 -0.902140 -1.416151 -1.866402 -1.291249 -0.953683 0.495941 0.713570 1.386278 -1.623134 -3.696425 1.137350 -0.463378 0.512251 -0.375702 3.253310 1.810363
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.320427 -2.498011 0.983009 -2.731179 -0.021191 2.215923 0.480947 -0.664107 0.607248 -2.859038 1.048946 2.556686 -0.048204 0.277710 -1.020969 3.705089 1.512741 1.827523 1.751611 -3.198601
wb_dma/wire_ch2_txsz 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.423174 3.726618 -1.513598 -3.441173 3.025599 4.001407 -1.238147 3.671959 0.943167 1.279643 2.138650 0.566048 4.857495 0.910155 0.170276 -2.091929 -0.045620 1.465982 0.112101 -1.153932
wb_dma_de/always_23/block_1 -0.435939 4.584774 -2.470742 -0.860213 2.790074 1.437482 -0.202249 3.564391 -0.136604 3.263013 -4.479520 -0.090544 0.246876 -1.674869 -1.081133 -1.018549 2.115789 -1.957236 2.578665 -1.348542
wb_dma_ch_rf/always_22/if_1 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_de/wire_mast1_dout 0.945540 -3.172092 -0.673691 -0.327706 2.465535 0.674644 -2.189062 1.096848 2.271915 2.916228 1.336767 -0.868832 1.523910 2.593085 0.250110 -0.055757 -1.468037 -0.010476 1.688284 2.494847
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_de/always_8/stmt_1 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_ch_rf/wire_ch_done_we 2.043746 0.767689 -1.326703 -0.639587 2.694787 2.169901 -0.710898 3.338940 0.763599 -0.051620 -1.337535 0.707343 -1.052887 -2.296907 1.562409 0.898533 1.414158 -0.763799 3.456275 -1.523340
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_wb_slv/wire_wb_ack_o -0.608971 -2.623425 1.158299 2.341044 0.934919 -1.290021 -0.963653 -0.448438 0.057816 -0.182638 2.550507 0.658421 -2.977001 -0.489223 -1.011209 -0.982589 -2.150513 -0.531156 0.860493 0.824941
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.320427 -2.498011 0.983009 -2.731179 -0.021191 2.215923 0.480947 -0.664107 0.607248 -2.859038 1.048946 2.556686 -0.048204 0.277710 -1.020969 3.705089 1.512741 1.827523 1.751611 -3.198601
wb_dma_de/reg_ld_desc_sel -1.307711 4.930778 0.618470 -1.612783 0.381228 4.607738 3.682506 2.123903 0.994887 2.192939 1.332983 -5.264430 -2.230138 1.597217 1.008360 -0.095951 2.676711 0.282041 0.530600 -3.873671
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_de/assign_83_wr_ack 2.044610 0.210053 0.302020 -0.800215 4.129502 1.980019 -1.785489 2.563098 1.027778 0.448226 -0.617843 0.887008 -2.019194 -1.827345 0.121229 -0.289668 0.438016 -0.541770 2.036948 -0.554546
wb_dma/wire_dma_done_all 1.712529 -1.034540 0.140038 -0.766430 3.024752 2.113538 -2.027876 2.096031 1.804596 0.523334 -0.480151 -2.576849 -2.112766 0.080012 0.551032 0.872060 1.648500 -0.011353 2.443117 -0.422000
assert_wb_dma_rf/input_ch0_am1 -0.563342 0.696660 0.937692 0.521993 0.958194 -2.504124 -0.053184 -2.173388 0.278916 -1.734155 3.355400 1.704234 -0.899713 -0.471558 1.376451 0.093086 -2.172520 2.319664 -0.426507 -0.444876
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_ch_sel/input_ch0_csr 2.529433 4.104889 -1.905575 1.534560 2.549192 1.097198 -1.635478 6.563943 1.486690 1.628952 -2.799908 -1.333130 2.090750 -2.566925 3.710409 -1.015803 0.173481 0.086796 -0.147143 0.479555
wb_dma_ch_arb/reg_state 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.514414 4.272718 -1.223845 -1.971450 2.504142 3.947833 -2.683231 4.041073 -0.254514 1.296886 1.228371 -0.256307 4.591663 1.579933 -1.834453 -1.850909 0.465132 2.163162 1.289610 -1.863768
wb_dma_ch_sel/assign_153_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_wb_mast 1.377601 -4.900502 -3.408549 2.611851 0.016979 0.040702 -1.864955 2.758843 -1.747854 1.165198 -3.736413 2.037035 -0.268069 0.621429 0.728762 2.995793 0.559340 -2.486607 2.832863 1.132108
wb_dma_ch_sel/assign_124_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_de/always_18/stmt_1 -2.129426 -3.750878 -0.553724 2.882553 -1.408074 0.150809 -1.933284 -2.302071 -0.122765 1.653720 1.996426 -1.545768 -1.351011 1.403345 -1.718191 2.711109 2.775968 0.128726 2.509664 1.608870
wb_dma_ch_rf/wire_ch_csr_dewe 4.013855 -3.924212 -0.593130 -0.339375 2.215379 3.653667 0.148200 3.837045 1.479956 2.641261 -2.025429 -1.766438 0.959043 2.920653 1.598217 1.923043 -0.432749 -0.240935 2.281685 0.099021
wb_dma_ch_pri_enc/input_pri2 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_pri_enc/input_pri3 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_pri_enc/input_pri0 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_pri_enc/input_pri1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_wb_if/input_slv_pt_in -0.608971 -2.623425 1.158299 2.341044 0.934919 -1.290021 -0.963653 -0.448438 0.057816 -0.182638 2.550507 0.658421 -2.977001 -0.489223 -1.011209 -0.982589 -2.150513 -0.531156 0.860493 0.824941
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma/wire_de_adr1_we -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_sel/assign_6_pri1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.491638 0.332171 -1.603674 2.812353 1.782567 2.807876 -2.473145 4.335006 -0.888131 0.017643 1.331821 -3.373457 0.960251 -0.027233 -1.662740 -1.374577 0.703139 1.185610 4.145307 -2.059469
wb_dma_rf/wire_csr -2.357442 -0.548495 0.170019 2.474705 0.602624 -0.563215 -0.024633 -0.261634 1.663686 3.079870 2.636428 0.851149 -1.010962 -0.648456 0.314547 -0.093865 -0.576816 -0.858767 0.697219 2.418757
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.336603 -3.143756 -1.876602 -0.996900 0.606760 -1.658141 -2.105451 -0.925775 1.335813 -1.239988 -0.031419 3.802840 -0.352508 -3.157235 2.956778 2.029066 0.949181 -1.898807 1.835149 2.753982
wb_dma_ch_sel/always_37/if_1 1.226994 3.322879 -0.429939 -5.191088 -0.140546 1.164387 4.621118 0.399603 2.478055 -0.783822 -2.936502 0.966078 1.531281 -1.814817 0.939043 0.869588 0.955268 0.257362 0.520575 -3.907448
wb_dma_de/always_6/if_1/cond 1.308397 -1.656708 0.275870 -0.579721 1.718695 -0.539775 -4.085339 0.319431 2.756964 0.684852 -0.390140 -1.881513 -2.297161 -0.937699 1.362189 -0.133031 0.739344 -1.935156 3.751007 3.439062
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.514414 4.272718 -1.223845 -1.971450 2.504142 3.947833 -2.683231 4.041073 -0.254514 1.296886 1.228371 -0.256307 4.591663 1.579933 -1.834453 -1.850909 0.465132 2.163162 1.289610 -1.863768
wb_dma_ch_rf/always_8/stmt_1 0.018947 3.120564 2.166766 0.088552 1.331928 -0.542418 3.171524 -2.151160 1.255450 1.446903 1.519262 -3.034183 -3.178646 0.004375 -0.964330 -2.356166 -1.585623 1.104330 0.640517 -2.469788
wb_dma_ch_sel/assign_108_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_ch_pri_enc/wire_pri9_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_sel/wire_pri2 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_sel/wire_pri3 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_sel/wire_pri0 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_sel/wire_pri1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.535049 1.246939 0.737491 -0.379466 2.435352 2.399762 -1.116467 1.717167 1.725957 0.081021 0.803828 -1.552377 -3.043663 -1.327805 0.885149 0.760767 1.645418 0.257509 4.084781 -1.508442
wb_dma_rf/input_ptr_set 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_rf/always_2/if_1/if_1 1.007733 2.476090 1.625288 2.163622 -0.744079 1.248680 3.138710 2.635084 0.183338 1.771505 -2.152098 2.296651 -3.021491 -2.478091 2.979628 0.309147 -0.857704 -2.596385 1.206961 0.679122
wb_dma_de/assign_77_read_hold 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_pri_enc_sub/input_valid 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 2.006293 -1.469764 -2.734358 1.282238 1.924417 3.547492 0.070227 4.654513 0.256286 0.018482 1.934994 -1.891158 3.446909 0.769087 0.307689 0.299727 -0.090942 2.157131 2.714277 -2.964061
wb_dma_ch_rf/always_27/stmt_1 1.171657 2.127889 -2.446852 -0.517740 2.348042 -0.665546 -1.290112 1.513773 0.085613 -0.367094 -3.786340 0.775225 -1.774397 -3.240058 3.040752 1.939863 2.656005 -0.580641 2.274992 -0.948730
wb_dma_wb_slv/assign_2_pt_sel/expr_1 1.645674 -4.702602 -2.440139 1.050666 3.282924 0.296260 -2.201742 3.211342 -0.157582 0.962181 2.227679 1.225945 4.325727 0.330192 -2.001727 -3.346739 -3.254112 0.129115 0.756969 1.779188
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_ch_sel/wire_valid -3.061908 -0.062416 -2.632242 -1.201323 -1.239225 -0.224581 2.000355 -0.346519 0.561490 0.899843 -1.696787 4.645175 2.182953 -1.748363 -0.386788 4.094762 3.107995 -0.424201 0.269317 -1.268123
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_de/wire_chunk_cnt_is_0_d 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_sel/assign_109_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.074710 2.623424 -0.462245 4.128401 -3.195220 -1.751339 2.525208 -0.386901 -1.050208 -0.575161 1.830974 -1.106815 -1.698315 -1.833992 0.726008 -1.257860 -1.908630 -0.921301 5.716019 -1.731895
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_de/assign_75_mast1_dout 0.945540 -3.172092 -0.673691 -0.327706 2.465535 0.674644 -2.189062 1.096848 2.271915 2.916228 1.336767 -0.868832 1.523910 2.593085 0.250110 -0.055757 -1.468037 -0.010476 1.688284 2.494847
wb_dma/constraint_csr 0.042700 1.308488 1.656119 0.646763 2.033220 0.238685 -1.190558 -0.493997 1.544411 0.994517 2.526770 -2.617555 -2.631873 -0.253603 0.507049 -1.652232 -0.274706 0.588124 0.224024 0.871036
wb_dma_ch_rf/always_5/if_1 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_ch_pri_enc/wire_pri21_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/assign_157_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_wb_mast/assign_1/expr_1 1.170145 -3.460076 -2.482810 3.546498 2.237839 -0.810123 -4.783142 1.364717 -0.400749 3.178069 0.545146 3.269548 3.816207 1.149981 -2.483562 0.651170 -2.092296 0.946146 3.711464 2.255872
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_de/reg_mast1_adr -3.327837 -1.652055 -4.721549 2.827526 2.400039 -2.606613 3.668761 0.887124 1.175732 2.137187 1.253993 1.434294 2.667640 -0.138566 1.119426 2.187756 -1.813824 2.206027 0.984550 -2.979568
wb_dma_ch_pri_enc/wire_pri17_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/assign_141_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_sel/input_ch2_csr 3.178890 0.852111 -3.343854 0.072427 0.944283 1.403241 -2.895612 2.331266 0.436729 1.005221 -2.296443 -2.313371 1.479943 -1.276317 5.052083 1.356770 3.294334 -0.061107 0.721249 2.120365
wb_dma_ch_rf/assign_13_ch_txsz_we 0.185228 -0.516476 1.002302 -3.570508 2.781910 1.151446 -3.499332 -0.034317 2.483137 -0.734404 -0.765249 -2.643206 -2.464496 -0.051020 -1.337144 0.710768 2.946510 -0.057914 1.680131 -0.092767
wb_dma_ch_sel/assign_130_req_p0 1.491638 0.332171 -1.603674 2.812353 1.782567 2.807876 -2.473145 4.335006 -0.888131 0.017643 1.331821 -3.373457 0.960251 -0.027233 -1.662740 -1.374577 0.703139 1.185610 4.145307 -2.059469
wb_dma_ch_arb/always_1/if_1/stmt_2 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma_ch_sel/assign_106_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_ch_pri_enc/wire_pri28_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_rf/always_11/if_1/if_1 0.587211 1.145360 -1.303603 1.850401 3.289418 2.382507 -0.503463 3.386308 -1.020027 -0.018879 2.664389 1.538419 0.369127 -1.695373 -1.367216 -1.198311 -0.840320 1.291060 3.115891 -3.198367
wb_dma_wb_if/wire_slv_adr 1.632677 2.847378 -1.041789 0.384319 -3.803196 -2.849211 -0.063778 0.157027 0.737864 -0.033177 0.271072 3.433862 4.724415 -2.077469 3.098420 -2.610623 -4.495544 -2.156873 5.045920 3.658688
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_ch_sel/input_ch1_csr 3.178890 0.852111 -3.343854 0.072427 0.944283 1.403241 -2.895612 2.331266 0.436729 1.005221 -2.296443 -2.313371 1.479943 -1.276317 5.052083 1.356770 3.294334 -0.061107 0.721249 2.120365
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma/wire_pt1_sel_i 0.841195 -4.272488 -2.458839 0.567505 2.166991 0.013430 -2.243408 2.051702 2.064999 2.307281 1.035898 -0.888913 3.720068 3.107612 -0.281991 0.969494 -1.759055 1.402777 2.402581 1.104633
wb_dma_ch_sel/always_47/case_1/stmt_1 -2.191625 0.582539 -1.429176 0.873090 2.444499 -1.263297 -0.608755 -1.459137 1.379923 1.376252 2.837221 0.959995 0.617473 -0.324585 0.531617 1.694074 0.700919 3.056322 -0.399458 -0.666931
wb_dma/wire_pt1_sel_o 1.283707 -1.142077 1.954317 0.259288 2.820124 1.740844 0.236000 0.100513 0.501669 0.706810 3.027335 2.855781 1.118667 -0.733783 -1.025724 -1.847649 -2.427596 0.566599 -1.507220 0.839820
wb_dma_ch_sel/assign_127_req_p0/expr_1 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_pri_enc/inst_u16 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_sel/always_48/case_1 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma_ch_sel/input_ch7_csr 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
assert_wb_dma_rf/input_ch0_txsz 0.301819 -0.918281 1.192957 0.019746 -1.300736 -1.323080 -2.140493 -3.343099 -0.445293 -2.401501 3.192529 -0.125019 -1.355812 0.010683 -0.233948 -0.419104 -1.196107 0.156682 3.441357 0.624565
assert_wb_dma_rf -0.250655 0.624148 0.489434 0.269682 -0.311095 -2.957671 -2.238227 -3.097337 -0.496987 -2.940790 3.211899 1.252971 -0.798175 -0.762614 1.289162 -0.070679 -1.499558 1.440225 1.770845 0.542817
wb_dma_ch_rf/reg_ch_am0_r 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_ch_rf/always_4/if_1 -0.305416 -2.635495 3.332490 0.195929 -2.210039 1.018944 1.744033 -3.539787 1.298023 0.174511 4.423702 0.448798 -1.204922 1.065158 0.949327 0.302105 -1.728449 0.603120 -1.016639 1.758701
wb_dma_de/always_4/if_1/if_1/stmt_1 1.535049 1.246939 0.737491 -0.379466 2.435352 2.399762 -1.116467 1.717167 1.725957 0.081021 0.803828 -1.552377 -3.043663 -1.327805 0.885149 0.760767 1.645418 0.257509 4.084781 -1.508442
wb_dma_de/always_14/stmt_1/expr_1 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_de/wire_use_ed 5.017530 1.973078 1.567927 -1.633312 -1.372509 6.227376 2.367804 3.048422 1.316401 3.830531 0.334386 -0.949147 2.760889 4.584075 3.787724 1.071174 -1.304755 0.486344 2.314682 0.550242
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.539483 1.563037 1.277160 1.873573 -0.267886 -1.104774 3.453367 -1.680822 1.129543 2.665976 2.106595 0.843680 -1.758887 -0.578284 -1.178805 -0.841740 -1.797856 -0.216069 0.885059 -0.642426
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_sel/input_nd_i 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
assert_wb_dma_ch_sel/input_req_i 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_rf/reg_ch_rl -0.666313 1.835741 0.348761 1.430684 -0.797601 -1.480760 1.384187 -2.032430 2.295566 0.533142 1.724494 -3.137300 -3.693632 -1.523030 4.649304 1.172810 1.267869 0.056842 1.186146 0.832268
wb_dma_de/reg_paused -2.357442 -0.548495 0.170019 2.474705 0.602624 -0.563215 -0.024633 -0.261634 1.663686 3.079870 2.636428 0.851149 -1.010962 -0.648456 0.314547 -0.093865 -0.576816 -0.858767 0.697219 2.418757
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.044610 0.210053 0.302020 -0.800215 4.129502 1.980019 -1.785489 2.563098 1.027778 0.448226 -0.617843 0.887008 -2.019194 -1.827345 0.121229 -0.289668 0.438016 -0.541770 2.036948 -0.554546
wb_dma_wb_if/wire_mast_drdy 0.720182 -3.652568 -2.547369 0.666143 -0.058805 6.122972 -0.571545 1.470031 -2.423946 1.196139 1.327755 2.202558 -0.570182 -1.813367 1.251881 1.821772 5.188698 -2.816518 -0.038627 1.742531
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.420053 -1.259875 -0.922044 0.863258 -0.597285 0.208319 2.750013 -0.597305 1.284169 -0.433700 1.083905 -0.082640 -1.887191 -0.734921 2.386202 3.872186 1.323491 0.899600 3.208209 -2.645049
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_sel/assign_100_valid/expr_1 -2.039587 2.898962 -2.966338 0.167151 -3.253338 0.526260 -0.103449 -0.108100 -0.801083 -1.515222 -0.068876 -1.824609 1.184562 -1.066426 0.720979 2.730762 4.795794 0.863128 3.262671 -2.455484
wb_dma_wb_if/inst_u1 -0.628928 -0.669473 -2.203041 -1.902154 -1.517501 -0.862500 -0.051799 -0.208449 -1.737607 -1.931094 -1.285092 4.059105 4.184221 -1.721720 -2.355254 -0.413499 -0.252704 -0.604723 1.640141 -0.955671
wb_dma_wb_if/inst_u0 1.377601 -4.900502 -3.408549 2.611851 0.016979 0.040702 -1.864955 2.758843 -1.747854 1.165198 -3.736413 2.037035 -0.268069 0.621429 0.728762 2.995793 0.559340 -2.486607 2.832863 1.132108
wb_dma_ch_sel 0.266763 3.989453 -1.652292 -1.160073 0.422757 1.693391 1.132335 2.296852 0.498053 1.712735 -3.696720 -1.300532 0.513950 -1.636728 0.667567 0.522964 3.106472 -0.666555 0.597711 -1.642994
wb_dma_rf/input_de_csr_we 4.013855 -3.924212 -0.593130 -0.339375 2.215379 3.653667 0.148200 3.837045 1.479956 2.641261 -2.025429 -1.766438 0.959043 2.920653 1.598217 1.923043 -0.432749 -0.240935 2.281685 0.099021
wb_dma_rf/wire_ch0_adr0 0.051727 2.204486 -1.518916 1.791849 -2.882999 0.497971 2.281294 -0.744333 1.689199 2.284792 3.930511 -1.119170 2.147205 0.433946 5.672847 1.229803 -0.171589 1.026640 1.644688 1.538012
wb_dma_rf/wire_ch0_adr1 -1.057062 -0.036213 1.037354 1.362586 -1.832508 -1.365781 -3.366636 -3.121409 -1.082905 -2.613570 2.674473 -1.136073 -1.665122 -0.052769 -1.396762 0.395100 0.352663 0.607727 3.900854 -0.009459
wb_dma_de/always_9/stmt_1/expr_1 -0.437095 0.008767 -0.827589 0.621917 4.468636 0.671137 -3.135879 2.042964 1.861282 1.473142 1.793862 -5.127439 -1.352675 0.465309 -0.231485 -1.931007 0.513355 0.776371 1.307567 0.241603
wb_dma_ch_sel/always_42/case_1/cond 2.357816 0.188776 0.978555 -1.181813 1.921037 0.753760 3.300109 0.425799 2.053456 1.040277 -2.190731 0.746979 -2.677906 -1.653822 3.417732 1.659666 0.219666 -0.526328 -0.869186 -0.831182
wb_dma_wb_slv/input_wb_cyc_i -0.090748 -6.277834 -3.637180 3.091530 1.218135 -2.315666 0.513558 3.320917 1.083476 -1.274854 -0.086828 -2.623247 3.928132 -1.947564 -0.385704 -1.557498 -1.938134 -1.377988 2.673765 0.323086
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_de/reg_tsz_cnt 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_ch_sel/reg_ndr 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_de/assign_83_wr_ack/expr_1 2.044610 0.210053 0.302020 -0.800215 4.129502 1.980019 -1.785489 2.563098 1.027778 0.448226 -0.617843 0.887008 -2.019194 -1.827345 0.121229 -0.289668 0.438016 -0.541770 2.036948 -0.554546
wb_dma_de/reg_de_txsz_we 1.658177 -1.948525 0.762572 0.236522 2.374997 0.656957 -3.192315 1.742241 2.113661 0.714697 0.246158 -3.331594 -2.058581 0.327342 -0.121934 -1.176401 -0.372534 -1.222910 3.534063 1.709669
wb_dma_ch_rf/reg_pointer_sr 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_rf/input_de_adr1_we -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.423174 3.726618 -1.513598 -3.441173 3.025599 4.001407 -1.238147 3.671959 0.943167 1.279643 2.138650 0.566048 4.857495 0.910155 0.170276 -2.091929 -0.045620 1.465982 0.112101 -1.153932
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/always_43/case_1/cond 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_ch_rf/reg_ch_adr0_r -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_ch_pri_enc/input_valid 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_pri_enc/reg_pri_out1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.608005 -4.661445 -0.679421 1.397937 -0.999732 0.906917 -0.331768 -2.368122 0.843601 2.632434 2.205219 0.054855 -0.369658 1.698620 -0.511026 3.036662 2.133427 -0.266135 1.228404 2.263901
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.599581 -2.135149 1.405813 0.171848 0.803294 0.100378 3.034015 -1.864556 2.416515 3.232722 0.500662 1.887172 -0.235823 1.151236 0.806899 2.543190 -1.294918 1.373273 -0.570467 0.391855
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.428076 -1.110141 1.258312 -2.469712 0.483825 1.863355 0.453218 -0.347625 -0.528471 -3.262090 1.496112 4.903990 0.294082 -1.317070 -1.448480 1.537138 0.060948 1.219543 0.538205 -2.777283
wb_dma_ch_sel/input_req_i 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_rf/assign_4_dma_abort/expr_1 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/always_1/case_1/stmt_8 -1.182948 2.345321 1.482633 -1.720378 -0.022228 0.902713 1.603590 0.685065 1.775820 -0.054423 3.286475 -0.573726 -0.441016 0.987900 1.986522 -0.260943 -0.497270 1.431638 -0.904292 0.301268
wb_dma_ch_rf/wire_ptr_inv 0.682214 -1.817546 1.461732 -1.370935 2.684212 2.425150 -0.161374 0.171437 0.915745 -0.599048 1.546065 0.577463 -1.095377 1.078315 -2.894759 1.925300 0.647336 2.434771 1.330755 -3.442069
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.790315 0.398215 -0.522114 1.522962 0.166274 0.668826 -1.439113 1.451727 -0.527848 0.157291 1.816866 2.828571 1.193016 -1.694668 1.113655 -1.525674 -1.863790 -0.984971 2.662319 1.700999
wb_dma_ch_sel/assign_138_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_rf/always_1/case_1/stmt_1 -2.357442 -0.548495 0.170019 2.474705 0.602624 -0.563215 -0.024633 -0.261634 1.663686 3.079870 2.636428 0.851149 -1.010962 -0.648456 0.314547 -0.093865 -0.576816 -0.858767 0.697219 2.418757
wb_dma_rf/always_1/case_1/stmt_6 -0.339487 -0.461981 0.656048 2.597439 -1.741379 -0.319319 3.478171 -0.829655 -0.292920 0.744568 5.110233 -1.708366 0.559180 0.868787 -1.447344 -3.585413 -3.399949 1.219722 2.668113 -0.456157
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_sel/always_43/case_1 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_ch_sel/assign_9_pri2 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_pri_enc_sub/always_1/case_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_rf/always_2/if_1 1.007733 2.476090 1.625288 2.163622 -0.744079 1.248680 3.138710 2.635084 0.183338 1.771505 -2.152098 2.296651 -3.021491 -2.478091 2.979628 0.309147 -0.857704 -2.596385 1.206961 0.679122
wb_dma/wire_dma_abort 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_wb_if/input_wb_stb_i -1.034552 0.845580 -1.631866 4.045295 -2.646460 -1.173848 -0.339359 0.486232 -0.381453 -0.329116 2.610991 -1.340316 -0.551844 -1.540133 1.701179 -0.290687 -0.386437 -0.944492 5.703257 0.428621
wb_dma_rf/input_de_txsz 0.675301 -0.550699 -0.330451 0.202306 4.269822 1.781886 -2.496189 2.451873 1.617263 1.185340 0.682455 -4.378279 -1.930365 0.522781 -0.292518 -0.674604 1.152055 0.702956 1.555455 -0.666095
wb_dma_ch_pri_enc/wire_pri3_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/wire_gnt_p1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/wire_gnt_p0 0.852556 -1.941782 -1.893150 -1.500217 0.254649 0.964332 0.637327 2.081419 0.297635 -1.836876 -2.709594 -0.367119 2.524590 1.907869 -1.724370 4.312512 1.616184 2.618500 2.827366 -5.067439
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -2.357442 -0.548495 0.170019 2.474705 0.602624 -0.563215 -0.024633 -0.261634 1.663686 3.079870 2.636428 0.851149 -1.010962 -0.648456 0.314547 -0.093865 -0.576816 -0.858767 0.697219 2.418757
wb_dma/input_wb0_err_i 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/always_44/case_1/stmt_4 -0.760962 -1.604904 -0.021304 0.343048 -0.754363 0.478259 4.630271 -1.138049 0.360460 -0.301904 2.975941 1.900177 0.871363 1.154340 0.801333 2.406173 -1.334543 2.233253 -0.411658 -3.188118
wb_dma_ch_sel/always_44/case_1/stmt_1 -1.109931 0.116179 -0.767009 0.626783 -2.440670 -2.053031 1.314065 -0.707529 2.507906 -0.242870 1.497951 0.538151 1.439592 -0.099819 3.196571 2.326100 -0.568804 1.358807 2.094534 1.703870
wb_dma_wb_mast/wire_wb_data_o 0.945540 -3.172092 -0.673691 -0.327706 2.465535 0.674644 -2.189062 1.096848 2.271915 2.916228 1.336767 -0.868832 1.523910 2.593085 0.250110 -0.055757 -1.468037 -0.010476 1.688284 2.494847
wb_dma_de/always_6/if_1/if_1/stmt_1 0.469083 1.548865 0.361826 -0.801401 5.462208 2.136146 -2.898642 2.430187 0.554057 1.399264 1.324868 -1.288170 -0.975984 0.153252 -3.300262 -2.510857 -0.161634 1.488737 0.768944 -1.770298
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_sel/always_38/case_1/cond -0.294293 3.165623 -2.508695 -0.449214 2.287432 -0.580694 -2.295928 0.915588 0.169018 -0.692900 -1.055198 0.289680 -1.201379 -3.385432 2.119942 0.910110 2.965079 0.170312 2.436768 -0.927635
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.087010 -3.698901 0.089690 -2.072776 1.473381 -0.861882 -3.205652 -1.682715 2.498852 -0.564646 -0.042800 0.997192 -1.728415 -0.861386 1.021615 2.443778 1.712451 -0.831000 1.690995 2.532723
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.675301 -0.550699 -0.330451 0.202306 4.269822 1.781886 -2.496189 2.451873 1.617263 1.185340 0.682455 -4.378279 -1.930365 0.522781 -0.292518 -0.674604 1.152055 0.702956 1.555455 -0.666095
wb_dma_de/assign_4_use_ed 5.017530 1.973078 1.567927 -1.633312 -1.372509 6.227376 2.367804 3.048422 1.316401 3.830531 0.334386 -0.949147 2.760889 4.584075 3.787724 1.071174 -1.304755 0.486344 2.314682 0.550242
assert_wb_dma_wb_if/assert_a_wb_stb 0.535340 -2.761521 2.004826 0.997432 1.779734 1.550142 0.426796 0.017902 1.208571 0.807091 3.647160 0.985059 1.206593 0.869830 -1.441353 -0.694612 -2.038595 0.948792 -1.084786 0.799500
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.501269 1.760653 0.075336 0.735597 3.057134 2.121698 -1.191266 2.117778 1.173322 0.533085 1.880847 -2.889158 -2.396834 -0.856098 -0.055277 -0.531337 1.126670 1.004051 3.394588 -2.077014
wb_dma_ch_sel/assign_132_req_p0 0.709623 0.544417 -0.427658 0.375359 -2.051148 1.838795 -0.336291 1.846001 -1.402348 -3.272574 -0.984604 -2.740209 -1.000042 -0.639846 -1.900373 1.084624 2.722822 0.149020 4.617396 -3.886270
wb_dma_ch_rf/always_25/if_1 -1.813256 1.466628 -0.596913 0.523034 2.414394 -3.005780 -1.569826 -2.298806 0.471636 -0.878747 3.204414 1.009229 0.084102 -0.283408 0.913062 0.640961 -0.789591 3.652160 -0.822933 -0.711791
wb_dma_de/wire_rd_ack 2.044610 0.210053 0.302020 -0.800215 4.129502 1.980019 -1.785489 2.563098 1.027778 0.448226 -0.617843 0.887008 -2.019194 -1.827345 0.121229 -0.289668 0.438016 -0.541770 2.036948 -0.554546
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma/wire_slv0_adr 2.056529 3.984947 0.823528 -0.624992 -3.448449 -2.705794 -0.862726 -0.386160 1.955488 -0.244674 0.126604 1.783054 3.920053 -1.704136 1.773076 -3.229488 -3.932646 -1.685304 4.810839 3.680525
wb_dma_wb_slv/input_wb_stb_i -1.034552 0.845580 -1.631866 4.045295 -2.646460 -1.173848 -0.339359 0.486232 -0.381453 -0.329116 2.610991 -1.340316 -0.551844 -1.540133 1.701179 -0.290687 -0.386437 -0.944492 5.703257 0.428621
wb_dma_ch_sel/assign_96_valid/expr_1 2.365329 4.701721 -2.801957 4.123968 -1.632556 0.688686 -0.169291 -1.322405 -3.252134 2.958580 -2.412103 0.734462 -0.750281 -1.587084 3.897631 2.705150 3.056622 1.272202 3.520922 0.293032
wb_dma_ch_sel/always_4/stmt_1 -0.294293 3.165623 -2.508695 -0.449214 2.287432 -0.580694 -2.295928 0.915588 0.169018 -0.692900 -1.055198 0.289680 -1.201379 -3.385432 2.119942 0.910110 2.965079 0.170312 2.436768 -0.927635
wb_dma_rf/wire_pointer2_s 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_de/reg_chunk_dec 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_de/reg_chunk_cnt_is_0_r 1.535049 1.246939 0.737491 -0.379466 2.435352 2.399762 -1.116467 1.717167 1.725957 0.081021 0.803828 -1.552377 -3.043663 -1.327805 0.885149 0.760767 1.645418 0.257509 4.084781 -1.508442
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma/wire_wb0_cyc_o 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.596047 -0.643649 -2.817661 -1.759204 -0.711525 0.539359 2.342514 0.951152 0.173735 0.732539 -3.048936 2.972063 3.772773 0.498295 -0.448733 3.357730 1.215932 0.366601 1.429623 -2.498372
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.635143 -0.539886 0.503276 -4.058319 -0.835925 4.099953 2.420272 3.041728 1.113909 -3.132629 -3.081973 -0.228129 1.502688 -0.777802 -0.716307 1.351950 1.525015 -0.292455 1.870751 -3.967062
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_rf/reg_ch_adr1_r -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma/input_wb0_cyc_i 0.205624 -4.418787 -4.897046 1.758960 0.279662 -4.159850 -0.559904 3.732966 1.048057 1.114016 -0.293333 -1.853828 1.454840 1.158785 0.667782 -1.374471 -3.301583 -0.081219 4.417644 0.594272
wb_dma_ch_sel/always_8/stmt_1 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.168334 -3.807675 0.972150 -1.736089 1.870188 1.236490 0.650786 -0.310798 2.480162 1.060013 -1.325923 0.612173 -1.436946 0.827360 1.550910 3.306509 0.575063 0.228575 0.375072 0.284760
wb_dma_wb_slv -0.628928 -0.669473 -2.203041 -1.902154 -1.517501 -0.862500 -0.051799 -0.208449 -1.737607 -1.931094 -1.285092 4.059105 4.184221 -1.721720 -2.355254 -0.413499 -0.252704 -0.604723 1.640141 -0.955671
wb_dma_de/inst_u0 -0.909298 -0.224289 -1.815227 0.902176 0.479276 -0.038999 1.635812 -2.531082 0.811205 1.452270 4.216832 1.915310 3.125674 0.923181 2.085080 2.971766 0.257987 4.205951 -2.034903 -1.462003
wb_dma_de/inst_u1 -1.331560 -0.586767 -1.315736 0.903518 3.189499 -0.034481 -2.356429 0.228397 0.980077 1.369776 3.319130 0.294639 3.114948 1.605181 -2.952521 0.310922 -0.619216 4.177093 0.332735 -1.286524
wb_dma_pri_enc_sub/input_pri_in 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 1.658177 -1.948525 0.762572 0.236522 2.374997 0.656957 -3.192315 1.742241 2.113661 0.714697 0.246158 -3.331594 -2.058581 0.327342 -0.121934 -1.176401 -0.372534 -1.222910 3.534063 1.709669
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_sel/assign_146_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_sel/assign_101_valid/expr_1 -2.039587 2.898962 -2.966338 0.167151 -3.253338 0.526260 -0.103449 -0.108100 -0.801083 -1.515222 -0.068876 -1.824609 1.184562 -1.066426 0.720979 2.730762 4.795794 0.863128 3.262671 -2.455484
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_de/reg_de_adr1_we -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -0.067202 -1.398074 -3.058335 1.525784 1.841521 -2.562542 -1.359550 0.000440 -0.565028 0.532156 -3.068847 4.556658 -0.271144 -2.133433 1.421846 3.899355 0.851031 0.182820 2.730203 -0.285065
wb_dma_ch_sel/always_46/case_1 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_ch_rf/assign_11_ch_csr_we 0.085751 1.077183 -4.361269 -1.509895 -1.104276 1.119485 0.805292 3.844904 -1.184379 -0.902715 -1.989626 -0.558657 4.740981 0.488626 -1.675408 0.213177 1.975245 0.779379 3.012000 -3.412583
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.140223 -1.484549 2.118014 -1.449439 4.918293 1.380470 -2.090216 0.240716 2.891804 1.348642 0.696787 -2.736030 -3.697200 0.594158 -0.423699 -0.094727 0.650337 0.659176 -0.066745 0.334345
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma/wire_de_adr0_we -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_wb_slv/wire_rf_sel -0.881949 -0.443887 -0.420784 5.322324 -2.050432 -2.110871 1.880856 0.867892 -2.089392 -1.490506 0.102827 -1.390985 -3.861631 -1.813770 -0.319183 -1.046703 -2.243708 -2.302397 4.165097 -2.215118
assert_wb_dma_wb_if 0.535340 -2.761521 2.004826 0.997432 1.779734 1.550142 0.426796 0.017902 1.208571 0.807091 3.647160 0.985059 1.206593 0.869830 -1.441353 -0.694612 -2.038595 0.948792 -1.084786 0.799500
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_sel/assign_120_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma/wire_wb1s_data_o 0.945540 -3.172092 -0.673691 -0.327706 2.465535 0.674644 -2.189062 1.096848 2.271915 2.916228 1.336767 -0.868832 1.523910 2.593085 0.250110 -0.055757 -1.468037 -0.010476 1.688284 2.494847
wb_dma_de/wire_adr0_cnt_next1 -0.909298 -0.224289 -1.815227 0.902176 0.479276 -0.038999 1.635812 -2.531082 0.811205 1.452270 4.216832 1.915310 3.125674 0.923181 2.085080 2.971766 0.257987 4.205951 -2.034903 -1.462003
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma/wire_pt0_sel_o 0.841195 -4.272488 -2.458839 0.567505 2.166991 0.013430 -2.243408 2.051702 2.064999 2.307281 1.035898 -0.888913 3.720068 3.107612 -0.281991 0.969494 -1.759055 1.402777 2.402581 1.104633
wb_dma/wire_pt0_sel_i 1.283707 -1.142077 1.954317 0.259288 2.820124 1.740844 0.236000 0.100513 0.501669 0.706810 3.027335 2.855781 1.118667 -0.733783 -1.025724 -1.847649 -2.427596 0.566599 -1.507220 0.839820
wb_dma_ch_rf/always_11 0.587211 1.145360 -1.303603 1.850401 3.289418 2.382507 -0.503463 3.386308 -1.020027 -0.018879 2.664389 1.538419 0.369127 -1.695373 -1.367216 -1.198311 -0.840320 1.291060 3.115891 -3.198367
wb_dma_ch_rf/always_10 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_rf/always_17 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_ch_rf/always_19 0.042700 1.308488 1.656119 0.646763 2.033220 0.238685 -1.190558 -0.493997 1.544411 0.994517 2.526770 -2.617555 -2.631873 -0.253603 0.507049 -1.652232 -0.274706 0.588124 0.224024 0.871036
wb_dma_ch_rf/input_de_csr_we 4.013855 -3.924212 -0.593130 -0.339375 2.215379 3.653667 0.148200 3.837045 1.479956 2.641261 -2.025429 -1.766438 0.959043 2.920653 1.598217 1.923043 -0.432749 -0.240935 2.281685 0.099021
wb_dma_ch_sel/assign_147_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.242062 0.675522 -0.369307 2.017743 0.156849 0.737403 -0.371482 1.525908 0.227081 0.025711 2.887975 -1.114825 -0.128899 -0.566069 0.649294 -1.277315 -1.198669 0.168369 3.272990 -0.377831
wb_dma_wb_if/wire_slv_dout 0.332225 -1.325933 -1.038314 1.929050 -6.392287 -0.812596 -0.494356 -0.441634 0.677149 0.872675 -0.657412 0.439302 2.423207 -0.680880 1.915425 0.317114 -0.242118 -3.946518 6.748321 5.092821
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.203556 1.668569 -0.688865 0.136953 2.360335 0.167053 -1.659826 1.964201 1.552031 1.629955 -0.641901 1.464469 -2.100439 -3.611087 2.307083 -0.921007 0.820273 -2.837269 1.747745 2.515644
wb_dma/wire_pointer 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_de/assign_75_mast1_dout/expr_1 0.945540 -3.172092 -0.673691 -0.327706 2.465535 0.674644 -2.189062 1.096848 2.271915 2.916228 1.336767 -0.868832 1.523910 2.593085 0.250110 -0.055757 -1.468037 -0.010476 1.688284 2.494847
wb_dma/wire_ch3_csr 3.178890 0.852111 -3.343854 0.072427 0.944283 1.403241 -2.895612 2.331266 0.436729 1.005221 -2.296443 -2.313371 1.479943 -1.276317 5.052083 1.356770 3.294334 -0.061107 0.721249 2.120365
wb_dma_ch_rf/assign_27_ptr_inv 0.682214 -1.817546 1.461732 -1.370935 2.684212 2.425150 -0.161374 0.171437 0.915745 -0.599048 1.546065 0.577463 -1.095377 1.078315 -2.894759 1.925300 0.647336 2.434771 1.330755 -3.442069
wb_dma_de/reg_adr1_inc -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_sel/input_ch6_csr 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_de/input_mast0_err 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_de/assign_68_de_txsz/expr_1 -0.900988 0.422789 -0.411431 -1.178362 4.424977 -0.026457 -3.845422 0.256555 2.556853 1.111200 0.657621 -4.614912 -2.892115 -0.418860 0.247318 -0.900013 2.141563 0.201727 1.232962 0.940768
wb_dma/wire_ch2_csr 3.178890 0.852111 -3.343854 0.072427 0.944283 1.403241 -2.895612 2.331266 0.436729 1.005221 -2.296443 -2.313371 1.479943 -1.276317 5.052083 1.356770 3.294334 -0.061107 0.721249 2.120365
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_rf/input_ndnr 1.606533 -2.993204 -0.713501 -1.740072 2.607220 3.043175 -1.877803 2.332588 0.942120 -0.838656 -0.380056 -0.616477 0.159653 1.118829 -1.580865 2.736395 2.079304 1.293270 3.008555 -2.659744
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_de/always_19/stmt_1 -3.327837 -1.652055 -4.721549 2.827526 2.400039 -2.606613 3.668761 0.887124 1.175732 2.137187 1.253993 1.434294 2.667640 -0.138566 1.119426 2.187756 -1.813824 2.206027 0.984550 -2.979568
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.967781 1.100461 1.142782 0.569157 -0.170905 0.491399 -1.330931 0.077520 1.570071 0.922807 1.068833 -0.867901 -1.583883 -0.825935 2.326930 -0.686411 -0.300276 -1.132565 2.865705 2.427589
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 3.190404 4.059489 1.484114 0.063847 0.032915 1.254803 -2.641469 -1.616404 1.638363 3.285295 1.060227 2.423346 2.940739 1.379606 -0.729957 0.632325 0.384386 2.240067 2.479554 2.258819
wb_dma_ch_sel/assign_139_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_de/assign_78_mast0_go/expr_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma/assign_6_pt1_sel_i 0.841195 -4.272488 -2.458839 0.567505 2.166991 0.013430 -2.243408 2.051702 2.064999 2.307281 1.035898 -0.888913 3.720068 3.107612 -0.281991 0.969494 -1.759055 1.402777 2.402581 1.104633
wb_dma/wire_mast1_adr -3.327837 -1.652055 -4.721549 2.827526 2.400039 -2.606613 3.668761 0.887124 1.175732 2.137187 1.253993 1.434294 2.667640 -0.138566 1.119426 2.187756 -1.813824 2.206027 0.984550 -2.979568
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/input_dma_busy 0.018947 3.120564 2.166766 0.088552 1.331928 -0.542418 3.171524 -2.151160 1.255450 1.446903 1.519262 -3.034183 -3.178646 0.004375 -0.964330 -2.356166 -1.585623 1.104330 0.640517 -2.469788
wb_dma_de/reg_adr1_cnt -2.663521 -0.371207 -1.220173 2.050683 1.819470 -1.381029 -2.873023 -0.905425 -0.061969 0.603644 2.770100 0.203782 1.707919 0.863669 -4.070840 0.655964 0.299070 3.433073 1.581958 -1.403429
wb_dma_ch_sel/always_42/case_1/stmt_4 2.168334 -3.807675 0.972150 -1.736089 1.870188 1.236490 0.650786 -0.310798 2.480162 1.060013 -1.325923 0.612173 -1.436946 0.827360 1.550910 3.306509 0.575063 0.228575 0.375072 0.284760
wb_dma_ch_sel/always_42/case_1/stmt_2 1.922180 -2.755395 1.061272 -1.337267 3.927391 1.107674 -2.037002 0.896219 1.326669 -0.000574 0.225566 2.989341 -1.662031 -1.240728 -0.218797 0.350160 -0.657960 -0.588600 0.588914 0.872884
wb_dma_ch_sel/always_42/case_1/stmt_3 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_sel/always_42/case_1/stmt_1 4.103796 0.935282 -1.467046 -0.405961 0.550319 4.332428 -0.704324 5.717733 2.191266 0.602039 0.477612 -5.553431 3.127411 1.032097 4.343188 -0.617173 0.892262 0.880794 0.539457 0.148583
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.305416 -2.635495 3.332490 0.195929 -2.210039 1.018944 1.744033 -3.539787 1.298023 0.174511 4.423702 0.448798 -1.204922 1.065158 0.949327 0.302105 -1.728449 0.603120 -1.016639 1.758701
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 0.071277 1.119334 0.563537 2.059067 -1.592337 -2.521043 -0.595538 -0.252014 3.808704 0.400558 -0.571265 -3.832974 1.453184 0.945694 -0.785727 1.761000 -0.302095 2.128666 3.955518 -0.526792
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 3.540972 3.373505 1.382063 0.425287 -0.196913 0.905129 -2.243802 -1.261953 3.029559 2.975624 0.733952 1.917974 4.365475 0.191805 -1.740950 0.196390 0.087743 2.682467 2.692237 2.112491
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.606533 -2.993204 -0.713501 -1.740072 2.607220 3.043175 -1.877803 2.332588 0.942120 -0.838656 -0.380056 -0.616477 0.159653 1.118829 -1.580865 2.736395 2.079304 1.293270 3.008555 -2.659744
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 0.799398 -0.145746 -2.325699 1.691704 1.576203 2.753279 0.435717 4.056774 0.159151 0.186857 3.164905 -2.170743 3.314167 0.817183 -0.088836 -1.055777 -1.089164 2.157370 2.344538 -2.752594
wb_dma/wire_txsz 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_de/always_14/stmt_1 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_wb_slv/reg_rf_ack -1.034552 0.845580 -1.631866 4.045295 -2.646460 -1.173848 -0.339359 0.486232 -0.381453 -0.329116 2.610991 -1.340316 -0.551844 -1.540133 1.701179 -0.290687 -0.386437 -0.944492 5.703257 0.428621
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -0.294293 3.165623 -2.508695 -0.449214 2.287432 -0.580694 -2.295928 0.915588 0.169018 -0.692900 -1.055198 0.289680 -1.201379 -3.385432 2.119942 0.910110 2.965079 0.170312 2.436768 -0.927635
wb_dma/wire_de_csr_we 4.013855 -3.924212 -0.593130 -0.339375 2.215379 3.653667 0.148200 3.837045 1.479956 2.641261 -2.025429 -1.766438 0.959043 2.920653 1.598217 1.923043 -0.432749 -0.240935 2.281685 0.099021
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.881949 -0.443887 -0.420784 5.322324 -2.050432 -2.110871 1.880856 0.867892 -2.089392 -1.490506 0.102827 -1.390985 -3.861631 -1.813770 -0.319183 -1.046703 -2.243708 -2.302397 4.165097 -2.215118
wb_dma/wire_ch1_txsz 1.695032 -3.040825 0.245430 -0.767703 2.524793 -0.574936 -2.018204 -0.220626 1.786471 0.966566 1.262357 3.785854 0.413247 -0.738678 1.344290 -0.120876 -2.227499 -0.655772 0.281884 3.282796
wb_dma_rf/inst_u9 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u8 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u7 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_rf/inst_u6 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_rf/inst_u5 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_rf/inst_u4 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_rf/inst_u3 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_rf/inst_u1 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_rf/inst_u0 -0.336643 4.815923 -1.942325 -0.837060 -1.465467 0.236794 -0.133391 1.631303 0.025146 0.310263 -2.131134 -1.280252 2.017276 -1.345667 1.653489 -0.264778 2.287754 -0.523116 1.129041 -0.098055
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.514414 4.272718 -1.223845 -1.971450 2.504142 3.947833 -2.683231 4.041073 -0.254514 1.296886 1.228371 -0.256307 4.591663 1.579933 -1.834453 -1.850909 0.465132 2.163162 1.289610 -1.863768
wb_dma_inc30r/assign_2_out -2.115695 2.351090 -0.178360 0.944721 2.829085 0.143060 -2.181173 0.590460 1.095994 1.345076 4.844421 -1.463818 2.219486 1.770840 -2.635569 -1.142202 -0.820791 5.110304 -0.971976 -1.442389
wb_dma/wire_mast1_din 0.945540 -3.172092 -0.673691 -0.327706 2.465535 0.674644 -2.189062 1.096848 2.271915 2.916228 1.336767 -0.868832 1.523910 2.593085 0.250110 -0.055757 -1.468037 -0.010476 1.688284 2.494847
wb_dma_ch_sel/assign_2_pri0 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_rf/input_de_adr0_we -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_wb_mast/always_1/if_1/stmt_1 2.640805 -4.764766 -0.599650 0.276238 -0.267705 -0.007778 2.344594 1.905390 1.735226 1.561501 -2.874050 0.340405 -0.043745 2.559582 3.477648 2.976153 -2.201574 -2.019090 2.013337 1.073457
wb_dma_ch_sel/always_48/case_1/cond 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_rf/input_wb_rf_we 1.030024 2.103109 -2.533956 -3.240447 -1.074192 0.041240 0.846455 -0.130089 -2.634588 -2.616438 -3.234791 0.169825 2.678379 0.864939 -0.862258 0.454572 0.758341 0.874223 2.769911 -4.238685
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma/assign_7_pt0_sel_i 1.283707 -1.142077 1.954317 0.259288 2.820124 1.740844 0.236000 0.100513 0.501669 0.706810 3.027335 2.855781 1.118667 -0.733783 -1.025724 -1.847649 -2.427596 0.566599 -1.507220 0.839820
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.682214 -1.817546 1.461732 -1.370935 2.684212 2.425150 -0.161374 0.171437 0.915745 -0.599048 1.546065 0.577463 -1.095377 1.078315 -2.894759 1.925300 0.647336 2.434771 1.330755 -3.442069
wb_dma_wb_mast/wire_mast_pt_out -0.608971 -2.623425 1.158299 2.341044 0.934919 -1.290021 -0.963653 -0.448438 0.057816 -0.182638 2.550507 0.658421 -2.977001 -0.489223 -1.011209 -0.982589 -2.150513 -0.531156 0.860493 0.824941
assert_wb_dma_ch_arb/input_state 0.170366 1.456011 -1.495826 2.480127 1.285683 2.282291 -0.304983 2.879603 -0.019656 0.146015 3.894102 -1.644552 0.315590 -0.648076 0.421035 -0.667095 -0.192038 1.455483 4.593997 -2.501709
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_de/always_8/stmt_1/expr_1 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma/wire_ch0_csr 2.472376 2.996487 -3.194342 2.160425 4.054067 -1.156846 -0.972971 2.972729 1.982440 4.450733 -2.244642 -1.594546 2.857114 -2.026356 1.639107 -1.353309 -0.896499 1.629348 0.292575 -0.217572
wb_dma_de/assign_69_de_adr0/expr_1 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_wb_slv/wire_pt_sel 1.645674 -4.702602 -2.440139 1.050666 3.282924 0.296260 -2.201742 3.211342 -0.157582 0.962181 2.227679 1.225945 4.325727 0.330192 -2.001727 -3.346739 -3.254112 0.129115 0.756969 1.779188
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.704107 2.469224 0.889989 2.742976 0.398788 2.317877 2.400289 3.163799 0.696470 3.535482 -1.178531 3.338519 -2.147012 -2.216928 2.047754 1.957813 0.977736 -1.709816 0.061319 0.566098
wb_dma_ch_sel/wire_de_start -1.821086 3.585999 -1.898276 0.260327 2.544942 -0.619361 -2.352831 1.555708 0.782840 1.054763 -0.768406 1.254885 -1.334643 -3.912683 0.905766 -0.256108 2.418017 -1.157659 1.966655 0.555027
wb_dma_wb_mast/assign_3_mast_drdy 0.720182 -3.652568 -2.547369 0.666143 -0.058805 6.122972 -0.571545 1.470031 -2.423946 1.196139 1.327755 2.202558 -0.570182 -1.813367 1.251881 1.821772 5.188698 -2.816518 -0.038627 1.742531
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.712529 -1.034540 0.140038 -0.766430 3.024752 2.113538 -2.027876 2.096031 1.804596 0.523334 -0.480151 -2.576849 -2.112766 0.080012 0.551032 0.872060 1.648500 -0.011353 2.443117 -0.422000
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_de/always_5/stmt_1 1.535049 1.246939 0.737491 -0.379466 2.435352 2.399762 -1.116467 1.717167 1.725957 0.081021 0.803828 -1.552377 -3.043663 -1.327805 0.885149 0.760767 1.645418 0.257509 4.084781 -1.508442
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_de/input_mast1_err 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_de/reg_mast0_adr -2.129426 -3.750878 -0.553724 2.882553 -1.408074 0.150809 -1.933284 -2.302071 -0.122765 1.653720 1.996426 -1.545768 -1.351011 1.403345 -1.718191 2.711109 2.775968 0.128726 2.509664 1.608870
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 1.245399 -5.620682 -2.197345 -0.401911 0.135414 -0.140658 -0.564173 1.082450 1.908217 -1.063534 -0.345047 0.383222 0.160204 -0.337250 3.237255 3.355565 0.815013 -1.390519 2.774167 1.098625
wb_dma_ch_rf/assign_15_ch_am0_we 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_rf/inst_u2 2.409518 -0.329667 -1.522365 -3.493335 -0.525807 3.385253 -0.911078 0.588602 -0.839352 -1.365145 -2.676335 -0.396458 1.983282 0.243596 0.754825 2.588981 3.865242 1.194790 -0.052963 -1.912840
wb_dma_ch_rf/wire_ch_adr1_dewe -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_rf/always_17/if_1 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_de/assign_71_de_csr 2.168334 -3.807675 0.972150 -1.736089 1.870188 1.236490 0.650786 -0.310798 2.480162 1.060013 -1.325923 0.612173 -1.436946 0.827360 1.550910 3.306509 0.575063 0.228575 0.375072 0.284760
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/always_42/case_1 5.533222 1.076743 -0.731138 0.867904 0.579860 3.960470 0.519345 5.217112 1.049327 2.287515 -1.493185 -2.325612 3.009248 0.198348 3.790058 -0.815139 -0.744292 0.421574 0.174001 0.750950
wb_dma_ch_sel/always_1/stmt_1/expr_1 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_ch_sel/always_6/stmt_1 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_ch_rf/reg_ch_chk_sz_r 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_ch_sel/always_3/stmt_1 1.606533 -2.993204 -0.713501 -1.740072 2.607220 3.043175 -1.877803 2.332588 0.942120 -0.838656 -0.380056 -0.616477 0.159653 1.118829 -1.580865 2.736395 2.079304 1.293270 3.008555 -2.659744
wb_dma/wire_pointer2_s 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.608971 -2.623425 1.158299 2.341044 0.934919 -1.290021 -0.963653 -0.448438 0.057816 -0.182638 2.550507 0.658421 -2.977001 -0.489223 -1.011209 -0.982589 -2.150513 -0.531156 0.860493 0.824941
wb_dma_ch_rf/input_de_txsz 0.675301 -0.550699 -0.330451 0.202306 4.269822 1.781886 -2.496189 2.451873 1.617263 1.185340 0.682455 -4.378279 -1.930365 0.522781 -0.292518 -0.674604 1.152055 0.702956 1.555455 -0.666095
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_wb_if/input_pt_sel_i 1.217983 -3.921120 -1.641570 2.133880 3.975744 2.147533 -1.955659 2.237618 0.683541 2.244055 1.837124 1.657095 5.683441 0.215955 -1.331889 -0.671545 -1.734472 0.601337 0.625842 1.825876
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.990006 -6.228794 -0.771463 0.019743 -0.460097 4.364397 -2.217993 -0.436332 -0.357180 1.378540 1.034856 0.738064 -0.668580 0.771033 -0.299819 3.330467 4.476826 -1.724116 1.458208 2.772230
wb_dma/wire_mast0_go 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/always_1/stmt_1 -0.666313 1.835741 0.348761 1.430684 -0.797601 -1.480760 1.384187 -2.032430 2.295566 0.533142 1.724494 -3.137300 -3.693632 -1.523030 4.649304 1.172810 1.267869 0.056842 1.186146 0.832268
wb_dma_ch_rf/always_10/if_1 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/assign_165_req_p1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.142657 -3.939312 0.491193 -0.798336 4.359129 1.544524 -2.172456 0.966000 2.067215 0.673413 0.855474 -1.448121 -1.857730 1.040154 -0.596532 1.250452 0.557734 0.938192 0.662599 -0.199023
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_de/always_23/block_1/case_1/block_8/if_1 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_sel/always_2/stmt_1 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_sel/assign_115_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.014764 3.196121 -0.058468 -4.673231 4.284040 3.960127 1.092945 2.632468 0.671958 2.243273 0.874141 1.157065 0.738228 1.884611 2.264891 -1.143019 -0.203516 0.014980 -1.953245 -0.957954
wb_dma/wire_de_txsz -0.900988 0.422789 -0.411431 -1.178362 4.424977 -0.026457 -3.845422 0.256555 2.556853 1.111200 0.657621 -4.614912 -2.892115 -0.418860 0.247318 -0.900013 2.141563 0.201727 1.232962 0.940768
wb_dma_wb_slv/input_slv_pt_in -0.608971 -2.623425 1.158299 2.341044 0.934919 -1.290021 -0.963653 -0.448438 0.057816 -0.182638 2.550507 0.658421 -2.977001 -0.489223 -1.011209 -0.982589 -2.150513 -0.531156 0.860493 0.824941
assert_wb_dma_ch_sel/input_ch0_csr 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -0.556482 -4.934453 -0.998014 -1.501504 0.923236 1.198536 -3.815388 -2.145073 1.400882 1.294230 0.670856 1.251987 -0.937471 -0.340503 -0.222981 2.992826 4.146258 -1.421684 1.525778 3.720328
wb_dma_ch_sel/assign_149_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_de/wire_adr0_cnt_next -0.909298 -0.224289 -1.815227 0.902176 0.479276 -0.038999 1.635812 -2.531082 0.811205 1.452270 4.216832 1.915310 3.125674 0.923181 2.085080 2.971766 0.257987 4.205951 -2.034903 -1.462003
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -0.799190 3.053583 -3.584914 -0.730585 2.515861 2.697981 -1.800275 5.838966 -0.180013 2.009102 -3.081246 0.304495 2.001046 -1.114492 0.463084 0.294223 3.001926 -1.685835 2.083256 -0.639649
wb_dma_ch_rf/always_23/if_1/block_1 -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_rf/wire_ch0_txsz 2.843023 -0.455828 0.565856 -3.725016 1.986768 -0.030469 -5.100046 -0.912330 0.916329 -2.664135 -0.289602 -3.508639 -2.233867 -0.155645 1.265817 -1.550345 0.673540 -0.873976 3.598824 1.518193
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.709623 0.544417 -0.427658 0.375359 -2.051148 1.838795 -0.336291 1.846001 -1.402348 -3.272574 -0.984604 -2.740209 -1.000042 -0.639846 -1.900373 1.084624 2.722822 0.149020 4.617396 -3.886270
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 0.133501 -0.726976 0.477790 -0.144096 -1.269171 -2.162850 1.584293 -3.334473 2.147577 1.009569 -1.724575 2.009995 -3.146446 -1.472821 3.954991 4.168256 0.994412 -0.778086 1.921108 1.558402
wb_dma_de/always_6/if_1/if_1 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_ch_sel/assign_128_req_p0 1.491638 0.332171 -1.603674 2.812353 1.782567 2.807876 -2.473145 4.335006 -0.888131 0.017643 1.331821 -3.373457 0.960251 -0.027233 -1.662740 -1.374577 0.703139 1.185610 4.145307 -2.059469
wb_dma_de/assign_77_read_hold/expr_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_de/wire_de_adr0 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_de/wire_de_adr1 -0.275502 -1.319945 1.330723 -0.229820 1.363477 1.191505 -0.288492 -0.418480 0.522740 0.095742 2.255380 0.488506 0.037551 1.477896 -3.120082 0.576912 -0.483341 2.036787 0.599887 -1.812572
wb_dma_wb_mast/always_4 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_wb_mast/always_1 2.640805 -4.764766 -0.599650 0.276238 -0.267705 -0.007778 2.344594 1.905390 1.735226 1.561501 -2.874050 0.340405 -0.043745 2.559582 3.477648 2.976153 -2.201574 -2.019090 2.013337 1.073457
wb_dma_rf/wire_ch3_csr 3.178890 0.852111 -3.343854 0.072427 0.944283 1.403241 -2.895612 2.331266 0.436729 1.005221 -2.296443 -2.313371 1.479943 -1.276317 5.052083 1.356770 3.294334 -0.061107 0.721249 2.120365
wb_dma_ch_rf/reg_ptr_valid 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_sel/always_9/stmt_1 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_rf/assign_6_csr_we/expr_1 3.158545 2.398411 1.836822 0.378957 -0.879490 0.821668 2.979964 1.213186 -0.386558 -0.621052 -2.575402 0.577459 -3.190361 -1.661580 3.256256 -0.031969 -1.322714 -1.437397 1.732656 -0.948700
wb_dma_ch_sel/assign_154_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 1.658177 -1.948525 0.762572 0.236522 2.374997 0.656957 -3.192315 1.742241 2.113661 0.714697 0.246158 -3.331594 -2.058581 0.327342 -0.121934 -1.176401 -0.372534 -1.222910 3.534063 1.709669
wb_dma/wire_ch5_csr 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_ch_pri_enc/wire_pri10_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/assign_20_ch_done_we 2.043746 0.767689 -1.326703 -0.639587 2.694787 2.169901 -0.710898 3.338940 0.763599 -0.051620 -1.337535 0.707343 -1.052887 -2.296907 1.562409 0.898533 1.414158 -0.763799 3.456275 -1.523340
wb_dma_wb_mast/input_wb_ack_i 1.876899 -5.807490 -3.021693 -0.456187 0.888249 1.093988 -0.597031 2.273945 -0.869423 1.646521 -3.759883 2.747973 -2.077114 0.622860 2.511279 2.927527 1.011984 -3.890780 1.096291 2.005889
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_rf/input_dma_rest 0.599581 -2.135149 1.405813 0.171848 0.803294 0.100378 3.034015 -1.864556 2.416515 3.232722 0.500662 1.887172 -0.235823 1.151236 0.806899 2.543190 -1.294918 1.373273 -0.570467 0.391855
wb_dma_ch_sel/always_5/stmt_1 -1.768602 3.213936 -1.582004 -0.948396 3.159429 -0.030799 -1.312595 1.222310 1.973363 1.732805 0.371243 2.355390 -0.492544 -3.755414 1.779191 -0.300040 1.767403 -0.918812 0.385703 1.143554
wb_dma_ch_sel/always_40/case_1 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.275502 -1.319945 1.330723 -0.229820 1.363477 1.191505 -0.288492 -0.418480 0.522740 0.095742 2.255380 0.488506 0.037551 1.477896 -3.120082 0.576912 -0.483341 2.036787 0.599887 -1.812572
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma/wire_de_csr 2.168334 -3.807675 0.972150 -1.736089 1.870188 1.236490 0.650786 -0.310798 2.480162 1.060013 -1.325923 0.612173 -1.436946 0.827360 1.550910 3.306509 0.575063 0.228575 0.375072 0.284760
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -0.799190 3.053583 -3.584914 -0.730585 2.515861 2.697981 -1.800275 5.838966 -0.180013 2.009102 -3.081246 0.304495 2.001046 -1.114492 0.463084 0.294223 3.001926 -1.685835 2.083256 -0.639649
wb_dma_ch_sel/always_37/if_1/if_1 1.226994 3.322879 -0.429939 -5.191088 -0.140546 1.164387 4.621118 0.399603 2.478055 -0.783822 -2.936502 0.966078 1.531281 -1.814817 0.939043 0.869588 0.955268 0.257362 0.520575 -3.907448
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_ch_rf/always_10/if_1/if_1 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/input_ch3_adr0 -0.760962 -1.604904 -0.021304 0.343048 -0.754363 0.478259 4.630271 -1.138049 0.360460 -0.301904 2.975941 1.900177 0.871363 1.154340 0.801333 2.406173 -1.334543 2.233253 -0.411658 -3.188118
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_de/wire_de_txsz -0.900988 0.422789 -0.411431 -1.178362 4.424977 -0.026457 -3.845422 0.256555 2.556853 1.111200 0.657621 -4.614912 -2.892115 -0.418860 0.247318 -0.900013 2.141563 0.201727 1.232962 0.940768
wb_dma_rf/input_de_adr1 -0.275502 -1.319945 1.330723 -0.229820 1.363477 1.191505 -0.288492 -0.418480 0.522740 0.095742 2.255380 0.488506 0.037551 1.477896 -3.120082 0.576912 -0.483341 2.036787 0.599887 -1.812572
wb_dma_rf/input_de_adr0 -1.280578 1.531941 -0.403773 -0.336331 -1.319418 1.340970 4.821853 -1.047959 -0.003040 0.211095 2.961055 -1.071938 -1.927903 -0.324978 4.677897 1.111979 1.215527 -0.074588 -2.023231 -1.692041
wb_dma_de/always_2/if_1 -1.453621 2.376845 -1.381051 -0.351140 -1.764638 -0.333194 3.120996 -2.073303 1.450913 0.287483 3.184983 0.906613 1.756892 -0.258547 4.291372 2.808000 1.022438 2.543950 -0.595792 -1.173846
wb_dma_ch_sel/assign_102_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 0.432855 -1.169438 -4.567097 -1.659521 -1.834993 -0.233664 2.100579 2.996874 -0.020570 -0.417369 -1.921914 1.579250 5.445632 0.477996 -0.960891 1.336298 0.884131 0.727501 2.606593 -2.317910
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_wb_mast/assign_4_mast_err 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 1.245399 -5.620682 -2.197345 -0.401911 0.135414 -0.140658 -0.564173 1.082450 1.908217 -1.063534 -0.345047 0.383222 0.160204 -0.337250 3.237255 3.355565 0.815013 -1.390519 2.774167 1.098625
wb_dma_ch_rf/always_2/if_1 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma/input_wb1_err_i 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.709623 0.544417 -0.427658 0.375359 -2.051148 1.838795 -0.336291 1.846001 -1.402348 -3.272574 -0.984604 -2.740209 -1.000042 -0.639846 -1.900373 1.084624 2.722822 0.149020 4.617396 -3.886270
wb_dma_ch_sel/assign_136_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_ch_sel/assign_121_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_ch_sel/assign_4_pri1 0.976287 -0.138253 1.317818 0.128645 4.406341 1.712796 -0.369898 1.122541 0.434278 0.302354 2.187211 2.376313 -2.052406 -1.478638 -1.355206 -0.811618 -1.231487 1.010181 0.622502 -1.760951
wb_dma_de/always_2/if_1/cond -2.831043 1.288659 -2.717826 1.842841 1.146300 -2.815745 1.140319 -1.877599 1.437857 1.230054 2.067808 1.902169 0.227772 -1.602869 2.785390 3.110878 0.692162 2.562719 1.110877 -1.083110
wb_dma_ch_rf/reg_ch_csr_r -1.650545 -0.562344 -2.764663 -0.604958 -0.370547 0.556908 1.655901 1.015107 0.353367 2.356266 -1.940884 4.318232 3.416509 -0.314827 -0.633532 3.062801 1.466251 -0.638074 0.696279 -0.676313
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_wb_if/wire_slv_we 1.250671 0.089681 -3.169115 -2.979537 -1.757736 -1.392511 2.156572 -1.059645 -1.995268 -1.839433 -3.151732 2.403445 3.791688 0.891267 -0.555173 1.598207 -0.323212 1.265043 2.524950 -3.586645
wb_dma_de/assign_70_de_adr1 -0.275502 -1.319945 1.330723 -0.229820 1.363477 1.191505 -0.288492 -0.418480 0.522740 0.095742 2.255380 0.488506 0.037551 1.477896 -3.120082 0.576912 -0.483341 2.036787 0.599887 -1.812572
wb_dma_ch_sel/always_38/case_1/stmt_4 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_sel/reg_ch_sel_r 1.226994 3.322879 -0.429939 -5.191088 -0.140546 1.164387 4.621118 0.399603 2.478055 -0.783822 -2.936502 0.966078 1.531281 -1.814817 0.939043 0.869588 0.955268 0.257362 0.520575 -3.907448
wb_dma_ch_sel/always_38/case_1/stmt_1 -3.981804 2.759788 -1.202099 -0.316861 2.104474 -2.982659 -1.815215 0.764370 3.609643 1.080552 -1.201300 -1.963706 -2.167390 -1.926673 1.117131 1.496961 2.266056 -0.279465 2.615992 0.149858
wb_dma_ch_sel/always_38/case_1/stmt_3 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_sel/always_38/case_1/stmt_2 1.922180 -2.755395 1.061272 -1.337267 3.927391 1.107674 -2.037002 0.896219 1.326669 -0.000574 0.225566 2.989341 -1.662031 -1.240728 -0.218797 0.350160 -0.657960 -0.588600 0.588914 0.872884
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_pri_enc/wire_pri30_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/reg_ch_sel_d 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma_ch_rf/assign_14_ch_adr0_we -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_rf/wire_ch1_csr 3.178890 0.852111 -3.343854 0.072427 0.944283 1.403241 -2.895612 2.331266 0.436729 1.005221 -2.296443 -2.313371 1.479943 -1.276317 5.052083 1.356770 3.294334 -0.061107 0.721249 2.120365
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.776109 1.319207 1.092575 -1.421583 -1.238978 -0.430900 -3.628872 -3.421481 3.595918 0.318943 3.978504 1.802260 3.833345 0.972015 -1.168365 2.757272 1.228366 4.331430 1.549474 1.903800
wb_dma_rf/wire_pause_req 0.422219 3.465483 1.493056 0.763759 0.369237 0.295713 4.415500 1.099248 0.309043 2.007266 -2.254840 2.244987 -2.908984 -2.391627 0.605524 -0.837039 -1.611797 -2.004666 1.420903 -1.543534
wb_dma_ch_sel/assign_95_valid 0.264118 4.349352 -4.407707 0.205228 -0.364055 1.673054 -2.961821 0.535712 -1.566122 0.123122 0.048822 -1.784794 0.321301 -2.952815 3.822463 0.623241 5.546778 -0.359203 3.108270 0.574407
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.682214 -1.817546 1.461732 -1.370935 2.684212 2.425150 -0.161374 0.171437 0.915745 -0.599048 1.546065 0.577463 -1.095377 1.078315 -2.894759 1.925300 0.647336 2.434771 1.330755 -3.442069
wb_dma_ch_rf/reg_ch_stop 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/assign_146_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_de/input_dma_abort 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/input_adr1 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_de/input_adr0 -1.383700 -0.820528 0.152469 -0.681997 -4.663629 -0.664417 3.836347 -1.406574 1.218091 -2.348936 1.891224 1.255887 0.824067 0.134483 2.174198 3.008240 0.189310 0.378495 1.721537 -0.785470
wb_dma_ch_arb/reg_next_state 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma_wb_mast/input_wb_err_i 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_wb_if/wire_wbs_data_o 0.945540 -3.172092 -0.673691 -0.327706 2.465535 0.674644 -2.189062 1.096848 2.271915 2.916228 1.336767 -0.868832 1.523910 2.593085 0.250110 -0.055757 -1.468037 -0.010476 1.688284 2.494847
wb_dma_de/assign_73_dma_busy 0.025019 2.592125 2.938184 -2.436991 1.778597 -0.936902 3.979458 -2.925005 2.063112 0.541684 -0.141819 -1.484214 -5.144393 -1.285787 -1.085360 -1.786733 -1.149332 -0.458350 1.427299 -2.946062
wb_dma_de/always_22/if_1 -0.435939 4.584774 -2.470742 -0.860213 2.790074 1.437482 -0.202249 3.564391 -0.136604 3.263013 -4.479520 -0.090544 0.246876 -1.674869 -1.081133 -1.018549 2.115789 -1.957236 2.578665 -1.348542
wb_dma_rf/wire_ch2_csr 3.178890 0.852111 -3.343854 0.072427 0.944283 1.403241 -2.895612 2.331266 0.436729 1.005221 -2.296443 -2.313371 1.479943 -1.276317 5.052083 1.356770 3.294334 -0.061107 0.721249 2.120365
wb_dma_de/input_de_start -1.821086 3.585999 -1.898276 0.260327 2.544942 -0.619361 -2.352831 1.555708 0.782840 1.054763 -0.768406 1.254885 -1.334643 -3.912683 0.905766 -0.256108 2.418017 -1.157659 1.966655 0.555027
wb_dma_pri_enc_sub/always_3/if_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.138772 1.668132 0.595701 1.653487 0.975764 0.087963 -1.213302 0.642970 0.944774 0.598130 2.569903 -2.873166 -1.650040 -0.632791 0.912737 -2.215913 -0.777676 0.026576 1.914710 0.783319
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.709623 0.544417 -0.427658 0.375359 -2.051148 1.838795 -0.336291 1.846001 -1.402348 -3.272574 -0.984604 -2.740209 -1.000042 -0.639846 -1.900373 1.084624 2.722822 0.149020 4.617396 -3.886270
wb_dma_ch_rf/always_25/if_1/if_1 -1.813256 1.466628 -0.596913 0.523034 2.414394 -3.005780 -1.569826 -2.298806 0.471636 -0.878747 3.204414 1.009229 0.084102 -0.283408 0.913062 0.640961 -0.789591 3.652160 -0.822933 -0.711791
wb_dma_ch_sel/assign_98_valid/expr_1 -2.039587 2.898962 -2.966338 0.167151 -3.253338 0.526260 -0.103449 -0.108100 -0.801083 -1.515222 -0.068876 -1.824609 1.184562 -1.066426 0.720979 2.730762 4.795794 0.863128 3.262671 -2.455484
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -1.419282 2.077876 -3.555087 -1.412778 1.009797 0.867931 -0.365348 2.628929 -0.240006 1.098896 -3.317493 1.570211 2.322462 -1.236630 -0.735081 1.721723 3.190708 -0.855231 1.742799 -1.816404
wb_dma_ch_sel/reg_pointer 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_wb_if/input_wb_err_i 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/input_de_csr 2.168334 -3.807675 0.972150 -1.736089 1.870188 1.236490 0.650786 -0.310798 2.480162 1.060013 -1.325923 0.612173 -1.436946 0.827360 1.550910 3.306509 0.575063 0.228575 0.375072 0.284760
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/input_de_adr0_we -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_ch_sel/assign_161_req_p1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.650545 -0.562344 -2.764663 -0.604958 -0.370547 0.556908 1.655901 1.015107 0.353367 2.356266 -1.940884 4.318232 3.416509 -0.314827 -0.633532 3.062801 1.466251 -0.638074 0.696279 -0.676313
wb_dma_ch_sel/assign_129_req_p0 1.491638 0.332171 -1.603674 2.812353 1.782567 2.807876 -2.473145 4.335006 -0.888131 0.017643 1.331821 -3.373457 0.960251 -0.027233 -1.662740 -1.374577 0.703139 1.185610 4.145307 -2.059469
wb_dma_de/wire_de_ack 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_ch_arb 1.776067 0.711648 -1.612833 -1.206222 0.046788 2.396464 0.791977 3.153032 -1.259664 -2.338685 -3.343256 0.599641 1.591516 -0.421646 -1.732121 2.573409 2.327953 1.244389 2.954593 -5.281091
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_pri_enc_sub/always_3/if_1/cond 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.682214 -1.817546 1.461732 -1.370935 2.684212 2.425150 -0.161374 0.171437 0.915745 -0.599048 1.546065 0.577463 -1.095377 1.078315 -2.894759 1.925300 0.647336 2.434771 1.330755 -3.442069
wb_dma/wire_de_txsz_we 1.658177 -1.948525 0.762572 0.236522 2.374997 0.656957 -3.192315 1.742241 2.113661 0.714697 0.246158 -3.331594 -2.058581 0.327342 -0.121934 -1.176401 -0.372534 -1.222910 3.534063 1.709669
wb_dma_ch_pri_enc/wire_pri16_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_rf/always_11/if_1/if_1/cond 0.587211 1.145360 -1.303603 1.850401 3.289418 2.382507 -0.503463 3.386308 -1.020027 -0.018879 2.664389 1.538419 0.369127 -1.695373 -1.367216 -1.198311 -0.840320 1.291060 3.115891 -3.198367
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_pri_enc/wire_pri7_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_wb_if/wire_mast_err 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 0.185228 -0.516476 1.002302 -3.570508 2.781910 1.151446 -3.499332 -0.034317 2.483137 -0.734404 -0.765249 -2.643206 -2.464496 -0.051020 -1.337144 0.710768 2.946510 -0.057914 1.680131 -0.092767
wb_dma_wb_if/input_wb_cyc_i -0.090748 -6.277834 -3.637180 3.091530 1.218135 -2.315666 0.513558 3.320917 1.083476 -1.274854 -0.086828 -2.623247 3.928132 -1.947564 -0.385704 -1.557498 -1.938134 -1.377988 2.673765 0.323086
wb_dma_ch_sel/assign_97_valid -0.633245 4.439532 -3.812174 2.268438 -2.237912 1.093173 -1.793972 0.142543 -1.013524 1.288448 0.628015 -2.905737 0.250828 -1.539423 3.942281 1.793191 5.045912 0.305175 4.029289 0.592666
wb_dma/wire_mast0_drdy 1.056988 -2.146863 -1.228304 -0.047133 0.550170 4.287584 1.226247 -0.868859 -1.219004 1.859214 1.279976 0.661238 -2.299752 -2.183812 1.479880 0.112479 4.465549 -3.246521 -0.698791 1.972071
wb_dma_ch_pri_enc/wire_pri8_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_wb_if/wire_pt_sel_o 1.217983 -3.921120 -1.641570 2.133880 3.975744 2.147533 -1.955659 2.237618 0.683541 2.244055 1.837124 1.657095 5.683441 0.215955 -1.331889 -0.671545 -1.734472 0.601337 0.625842 1.825876
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_pri_enc/wire_pri22_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_sel/assign_135_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_sel/wire_gnt_p0_d 0.852556 -1.941782 -1.893150 -1.500217 0.254649 0.964332 0.637327 2.081419 0.297635 -1.836876 -2.709594 -0.367119 2.524590 1.907869 -1.724370 4.312512 1.616184 2.618500 2.827366 -5.067439
wb_dma_de/assign_20_adr0_cnt_next 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.535340 -2.761521 2.004826 0.997432 1.779734 1.550142 0.426796 0.017902 1.208571 0.807091 3.647160 0.985059 1.206593 0.869830 -1.441353 -0.694612 -2.038595 0.948792 -1.084786 0.799500
wb_dma_ch_sel/assign_153_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_de/assign_82_rd_ack/expr_1 2.044610 0.210053 0.302020 -0.800215 4.129502 1.980019 -1.785489 2.563098 1.027778 0.448226 -0.617843 0.887008 -2.019194 -1.827345 0.121229 -0.289668 0.438016 -0.541770 2.036948 -0.554546
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.043746 0.767689 -1.326703 -0.639587 2.694787 2.169901 -0.710898 3.338940 0.763599 -0.051620 -1.337535 0.707343 -1.052887 -2.296907 1.562409 0.898533 1.414158 -0.763799 3.456275 -1.523340
wb_dma_de/reg_de_csr_we 4.013855 -3.924212 -0.593130 -0.339375 2.215379 3.653667 0.148200 3.837045 1.479956 2.641261 -2.025429 -1.766438 0.959043 2.920653 1.598217 1.923043 -0.432749 -0.240935 2.281685 0.099021
wb_dma/wire_wb0_ack_o -0.608971 -2.623425 1.158299 2.341044 0.934919 -1.290021 -0.963653 -0.448438 0.057816 -0.182638 2.550507 0.658421 -2.977001 -0.489223 -1.011209 -0.982589 -2.150513 -0.531156 0.860493 0.824941
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_pri_enc/wire_pri23_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/assign_103_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.666313 1.835741 0.348761 1.430684 -0.797601 -1.480760 1.384187 -2.032430 2.295566 0.533142 1.724494 -3.137300 -3.693632 -1.523030 4.649304 1.172810 1.267869 0.056842 1.186146 0.832268
wb_dma_rf/wire_ch1_txsz 1.695032 -3.040825 0.245430 -0.767703 2.524793 -0.574936 -2.018204 -0.220626 1.786471 0.966566 1.262357 3.785854 0.413247 -0.738678 1.344290 -0.120876 -2.227499 -0.655772 0.281884 3.282796
wb_dma_de/always_23/block_1/stmt_13 -1.235886 0.219146 -2.374426 -1.499698 2.149544 -4.113913 -1.493221 -3.021937 4.856324 1.380352 0.453955 -0.778196 -0.163090 -1.641493 4.125309 2.499700 1.611941 1.067667 1.466434 2.114841
wb_dma_de/always_23/block_1/stmt_14 0.172783 4.642797 1.754625 -3.370906 1.335947 5.554979 3.105995 1.825500 1.300543 1.740357 2.534493 -3.974942 -0.956132 1.855036 0.798451 -1.460281 1.571607 0.790917 -1.040829 -3.074294
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.571867 0.502221 0.571011 -1.845874 3.633437 2.568852 -1.899799 2.278645 0.397642 -0.637085 -0.393412 0.461145 -0.994402 -0.899301 -2.052286 -0.281002 1.084062 0.544533 1.465882 -2.149906
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.535049 1.246939 0.737491 -0.379466 2.435352 2.399762 -1.116467 1.717167 1.725957 0.081021 0.803828 -1.552377 -3.043663 -1.327805 0.885149 0.760767 1.645418 0.257509 4.084781 -1.508442
wb_dma_ch_rf/input_ch_sel 2.495631 -0.788935 1.269146 -2.693885 1.179483 -1.589221 5.927412 -2.266412 4.506864 3.116514 -3.490768 -2.380152 -2.118001 -0.416366 1.575450 0.254086 -1.732567 -0.931225 2.489559 -1.016526
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.275502 -1.319945 1.330723 -0.229820 1.363477 1.191505 -0.288492 -0.418480 0.522740 0.095742 2.255380 0.488506 0.037551 1.477896 -3.120082 0.576912 -0.483341 2.036787 0.599887 -1.812572
wb_dma_ch_pri_enc/wire_pri4_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/wire_ch_txsz_we 0.185228 -0.516476 1.002302 -3.570508 2.781910 1.151446 -3.499332 -0.034317 2.483137 -0.734404 -0.765249 -2.643206 -2.464496 -0.051020 -1.337144 0.710768 2.946510 -0.057914 1.680131 -0.092767
wb_dma_de/assign_70_de_adr1/expr_1 -0.275502 -1.319945 1.330723 -0.229820 1.363477 1.191505 -0.288492 -0.418480 0.522740 0.095742 2.255380 0.488506 0.037551 1.477896 -3.120082 0.576912 -0.483341 2.036787 0.599887 -1.812572
wb_dma_ch_sel/assign_116_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -0.797905 -1.085500 -0.319137 -0.866183 -1.477511 -1.932443 -0.498477 -2.918516 1.875006 -1.041120 0.094767 2.042706 -2.488714 -2.566609 3.325568 3.280254 2.035580 -1.301207 2.592749 1.885024
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_wb_mast/wire_wb_addr_o -1.619244 -1.629229 -1.426600 3.826590 -1.094867 -0.089455 -0.610750 0.232890 -0.697683 0.213490 3.390727 -1.726098 1.633935 1.367699 -1.959381 0.578969 -0.294965 1.913501 2.768104 -1.302629
wb_dma_ch_rf/reg_ch_csr_r2 0.587211 1.145360 -1.303603 1.850401 3.289418 2.382507 -0.503463 3.386308 -1.020027 -0.018879 2.664389 1.538419 0.369127 -1.695373 -1.367216 -1.198311 -0.840320 1.291060 3.115891 -3.198367
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.813256 1.466628 -0.596913 0.523034 2.414394 -3.005780 -1.569826 -2.298806 0.471636 -0.878747 3.204414 1.009229 0.084102 -0.283408 0.913062 0.640961 -0.789591 3.652160 -0.822933 -0.711791
wb_dma_ch_sel/assign_11_pri3 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_de -0.432973 3.722028 -2.409201 -0.816280 0.059391 1.008198 1.247859 2.546299 -0.350500 1.210613 -3.963984 -0.074840 0.603926 -1.475326 0.129425 0.647824 2.418715 -1.512233 2.358445 -2.198915
wb_dma_wb_slv/wire_wb_data_o -0.756129 -1.925671 -0.123762 1.947259 -1.205670 -0.654195 1.611459 -0.941132 0.051723 0.688253 5.788917 -0.572865 1.754340 1.539138 -1.349748 -2.453841 -2.898760 1.868881 1.577247 0.486889
wb_dma_inc30r/always_1/stmt_1 -1.698951 1.196979 0.193691 -0.931102 -0.079417 -0.297613 -3.693723 -1.034060 3.322859 -1.077587 5.013642 -0.665073 4.193613 0.580315 -1.762630 0.659849 0.655604 4.852135 0.145978 0.786863
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/assign_127_req_p0 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/assign_94_valid -1.821086 3.585999 -1.898276 0.260327 2.544942 -0.619361 -2.352831 1.555708 0.782840 1.054763 -0.768406 1.254885 -1.334643 -3.912683 0.905766 -0.256108 2.418017 -1.157659 1.966655 0.555027
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_ch_pri_enc/wire_pri12_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/always_20/if_1/block_1 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 2.007672 0.215820 -0.448194 0.012758 2.978021 2.645157 -0.584078 2.817405 0.213067 -0.450128 0.887785 3.086768 -0.846020 -2.346069 0.084942 0.850206 0.112031 0.272333 4.105643 -2.368619
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.042700 1.308488 1.656119 0.646763 2.033220 0.238685 -1.190558 -0.493997 1.544411 0.994517 2.526770 -2.617555 -2.631873 -0.253603 0.507049 -1.652232 -0.274706 0.588124 0.224024 0.871036
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_wb_if/input_slv_din -0.756129 -1.925671 -0.123762 1.947259 -1.205670 -0.654195 1.611459 -0.941132 0.051723 0.688253 5.788917 -0.572865 1.754340 1.539138 -1.349748 -2.453841 -2.898760 1.868881 1.577247 0.486889
wb_dma_ch_sel/assign_94_valid/expr_1 -1.821086 3.585999 -1.898276 0.260327 2.544942 -0.619361 -2.352831 1.555708 0.782840 1.054763 -0.768406 1.254885 -1.334643 -3.912683 0.905766 -0.256108 2.418017 -1.157659 1.966655 0.555027
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 2.317415 0.873644 0.876768 1.153161 -0.127016 0.478070 -2.123543 1.028175 1.658907 0.904727 1.193818 -1.179155 -1.492577 -1.107744 2.275186 -1.347931 -0.843714 -1.744800 4.446222 2.855759
wb_dma_de/always_21 1.245399 -5.620682 -2.197345 -0.401911 0.135414 -0.140658 -0.564173 1.082450 1.908217 -1.063534 -0.345047 0.383222 0.160204 -0.337250 3.237255 3.355565 0.815013 -1.390519 2.774167 1.098625
wb_dma_de/always_22 -0.435939 4.584774 -2.470742 -0.860213 2.790074 1.437482 -0.202249 3.564391 -0.136604 3.263013 -4.479520 -0.090544 0.246876 -1.674869 -1.081133 -1.018549 2.115789 -1.957236 2.578665 -1.348542
wb_dma_de/always_23 -0.435939 4.584774 -2.470742 -0.860213 2.790074 1.437482 -0.202249 3.564391 -0.136604 3.263013 -4.479520 -0.090544 0.246876 -1.674869 -1.081133 -1.018549 2.115789 -1.957236 2.578665 -1.348542
wb_dma_ch_pri_enc/wire_pri1_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_de/assign_78_mast0_go 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_de/wire_dma_done 1.177843 1.522848 -1.731545 -1.613171 3.205523 0.021475 -0.553033 0.952357 1.223936 0.468508 -2.156780 1.916645 -0.755782 -2.569350 3.297965 1.809763 1.752754 0.152861 0.242416 -0.340230
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_rf/input_wb_rf_adr 2.056529 3.984947 0.823528 -0.624992 -3.448449 -2.705794 -0.862726 -0.386160 1.955488 -0.244674 0.126604 1.783054 3.920053 -1.704136 1.773076 -3.229488 -3.932646 -1.685304 4.810839 3.680525
wb_dma_wb_if -0.707619 -0.809824 -1.847315 -1.109071 -1.590893 -1.046725 1.218637 0.440291 -1.822864 -1.295430 -2.659936 3.872571 2.483949 -0.045619 -1.398432 0.800512 -0.830030 -1.543852 1.586643 -1.300059
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.013855 -3.924212 -0.593130 -0.339375 2.215379 3.653667 0.148200 3.837045 1.479956 2.641261 -2.025429 -1.766438 0.959043 2.920653 1.598217 1.923043 -0.432749 -0.240935 2.281685 0.099021
wb_dma_ch_pri_enc/wire_pri25_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_wb_mast/reg_mast_cyc 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/input_wb_rf_we 0.332081 0.745675 -3.244932 -3.934260 -0.631166 0.100032 -1.650555 0.141043 -2.522439 -3.298532 -2.414826 0.992281 3.568806 1.027658 -1.059605 1.141100 1.717902 1.076874 2.629298 -3.165811
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_de/always_6/if_1 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_wb_slv/always_4/stmt_1 0.332225 -1.325933 -1.038314 1.929050 -6.392287 -0.812596 -0.494356 -0.441634 0.677149 0.872675 -0.657412 0.439302 2.423207 -0.680880 1.915425 0.317114 -0.242118 -3.946518 6.748321 5.092821
wb_dma_de/assign_3_ptr_valid 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_wb_mast/input_pt_sel 1.312396 -3.043191 -2.812123 1.272397 2.704351 0.273474 -3.002905 2.395841 0.943772 3.342215 1.453122 2.730027 4.548663 1.643650 -1.076548 -0.282348 -2.799271 1.044955 2.452274 1.884559
wb_dma_ch_pri_enc/wire_pri15_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_wb_slv/input_wb_we_i 3.096923 1.091705 -2.688511 6.406384 -0.513853 0.612652 -1.568974 0.573512 -3.611770 3.569611 1.854751 1.638220 0.889911 -0.125463 3.985036 -0.245357 -1.373181 -0.792943 2.238770 2.208806
wb_dma_de/reg_tsz_cnt_is_0_r 0.675301 -0.550699 -0.330451 0.202306 4.269822 1.781886 -2.496189 2.451873 1.617263 1.185340 0.682455 -4.378279 -1.930365 0.522781 -0.292518 -0.674604 1.152055 0.702956 1.555455 -0.666095
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 1.997333 5.362983 0.551270 -4.195530 4.045552 4.166179 -2.029511 2.101220 0.859602 2.233860 2.486234 0.512051 1.818325 1.083289 1.164266 -2.896341 0.085919 0.897454 -0.676911 0.523983
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma/wire_mast1_drdy 0.753706 1.272760 -0.598510 1.122920 0.877984 1.078016 -0.028262 1.508817 -1.159211 -0.056666 1.746844 2.832611 1.039084 -1.609218 0.568445 -1.302868 -1.351693 0.116531 0.419326 -0.217283
wb_dma_ch_rf/wire_ch_csr_we 0.085751 1.077183 -4.361269 -1.509895 -1.104276 1.119485 0.805292 3.844904 -1.184379 -0.902715 -1.989626 -0.558657 4.740981 0.488626 -1.675408 0.213177 1.975245 0.779379 3.012000 -3.412583
wb_dma_ch_pri_enc/inst_u9 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/assign_8_ch_csr -0.473923 3.367183 -3.353354 -0.019897 -0.653690 1.375581 1.814345 3.335756 -0.377325 2.013210 -2.406014 -2.073403 2.680938 -0.267380 -0.452281 -0.353707 2.404541 0.174619 1.388420 -2.259278
wb_dma_ch_rf/wire_this_ptr_set 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_ch_pri_enc/inst_u5 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u4 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u7 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u6 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u0 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u3 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u2 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma/wire_de_start -1.821086 3.585999 -1.898276 0.260327 2.544942 -0.619361 -2.352831 1.555708 0.782840 1.054763 -0.768406 1.254885 -1.334643 -3.912683 0.905766 -0.256108 2.418017 -1.157659 1.966655 0.555027
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.491638 0.332171 -1.603674 2.812353 1.782567 2.807876 -2.473145 4.335006 -0.888131 0.017643 1.331821 -3.373457 0.960251 -0.027233 -1.662740 -1.374577 0.703139 1.185610 4.145307 -2.059469
wb_dma_rf/wire_ch_stop 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma/wire_mast0_dout 2.640805 -4.764766 -0.599650 0.276238 -0.267705 -0.007778 2.344594 1.905390 1.735226 1.561501 -2.874050 0.340405 -0.043745 2.559582 3.477648 2.976153 -2.201574 -2.019090 2.013337 1.073457
wb_dma_ch_rf/input_de_adr0 -1.280578 1.531941 -0.403773 -0.336331 -1.319418 1.340970 4.821853 -1.047959 -0.003040 0.211095 2.961055 -1.071938 -1.927903 -0.324978 4.677897 1.111979 1.215527 -0.074588 -2.023231 -1.692041
wb_dma_ch_rf/input_de_adr1 -0.275502 -1.319945 1.330723 -0.229820 1.363477 1.191505 -0.288492 -0.418480 0.522740 0.095742 2.255380 0.488506 0.037551 1.477896 -3.120082 0.576912 -0.483341 2.036787 0.599887 -1.812572
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_wb_if/input_wbs_data_i 2.640805 -4.764766 -0.599650 0.276238 -0.267705 -0.007778 2.344594 1.905390 1.735226 1.561501 -2.874050 0.340405 -0.043745 2.559582 3.477648 2.976153 -2.201574 -2.019090 2.013337 1.073457
wb_dma_de/reg_tsz_dec -0.437095 0.008767 -0.827589 0.621917 4.468636 0.671137 -3.135879 2.042964 1.861282 1.473142 1.793862 -5.127439 -1.352675 0.465309 -0.231485 -1.931007 0.513355 0.776371 1.307567 0.241603
wb_dma_ch_sel/input_ch0_am0 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_ch_sel/input_ch0_am1 -2.191625 0.582539 -1.429176 0.873090 2.444499 -1.263297 -0.608755 -1.459137 1.379923 1.376252 2.837221 0.959995 0.617473 -0.324585 0.531617 1.694074 0.700919 3.056322 -0.399458 -0.666931
wb_dma_ch_sel/assign_162_req_p1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.142657 -3.939312 0.491193 -0.798336 4.359129 1.544524 -2.172456 0.966000 2.067215 0.673413 0.855474 -1.448121 -1.857730 1.040154 -0.596532 1.250452 0.557734 0.938192 0.662599 -0.199023
wb_dma_rf/wire_ch5_csr 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_ch_rf/wire_ch_am1_we -1.813256 1.466628 -0.596913 0.523034 2.414394 -3.005780 -1.569826 -2.298806 0.471636 -0.878747 3.204414 1.009229 0.084102 -0.283408 0.913062 0.640961 -0.789591 3.652160 -0.822933 -0.711791
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_inc30r/wire_out -0.744400 -0.914850 -1.611057 0.842996 0.097959 1.057012 0.791988 -0.966985 0.362020 0.506947 4.193005 0.889689 4.601679 2.111688 -1.002055 2.509722 0.287528 4.757625 -1.179952 -2.796745
wb_dma_ch_pri_enc/reg_pri_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma/input_wb0_we_i 3.096923 1.091705 -2.688511 6.406384 -0.513853 0.612652 -1.568974 0.573512 -3.611770 3.569611 1.854751 1.638220 0.889911 -0.125463 3.985036 -0.245357 -1.373181 -0.792943 2.238770 2.208806
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.909298 -0.224289 -1.815227 0.902176 0.479276 -0.038999 1.635812 -2.531082 0.811205 1.452270 4.216832 1.915310 3.125674 0.923181 2.085080 2.971766 0.257987 4.205951 -2.034903 -1.462003
wb_dma_ch_rf/wire_ch_txsz_dewe 1.658177 -1.948525 0.762572 0.236522 2.374997 0.656957 -3.192315 1.742241 2.113661 0.714697 0.246158 -3.331594 -2.058581 0.327342 -0.121934 -1.176401 -0.372534 -1.222910 3.534063 1.709669
wb_dma_de/always_22/if_1/stmt_2 -0.435939 4.584774 -2.470742 -0.860213 2.790074 1.437482 -0.202249 3.564391 -0.136604 3.263013 -4.479520 -0.090544 0.246876 -1.674869 -1.081133 -1.018549 2.115789 -1.957236 2.578665 -1.348542
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.809396 0.863835 -0.799008 2.760237 -0.141695 1.138362 -1.073782 2.576329 0.331466 0.274398 3.584549 -1.397818 0.341545 -0.863234 1.324030 -2.108069 -1.772546 -0.584960 5.104779 0.504267
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.813256 1.466628 -0.596913 0.523034 2.414394 -3.005780 -1.569826 -2.298806 0.471636 -0.878747 3.204414 1.009229 0.084102 -0.283408 0.913062 0.640961 -0.789591 3.652160 -0.822933 -0.711791
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma/wire_de_ack 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_wb_mast/always_1/if_1 2.640805 -4.764766 -0.599650 0.276238 -0.267705 -0.007778 2.344594 1.905390 1.735226 1.561501 -2.874050 0.340405 -0.043745 2.559582 3.477648 2.976153 -2.201574 -2.019090 2.013337 1.073457
wb_dma_wb_if/wire_wb_cyc_o 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/assign_143_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_wb_mast/wire_mast_err 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma/wire_slv0_dout 0.620345 0.122716 0.520731 1.011660 -5.933830 -0.447263 -2.139596 -1.190277 1.737491 0.760170 -0.243106 -0.751871 1.752183 -0.514272 0.559237 -0.192266 0.928799 -3.446173 6.387004 5.467837
wb_dma_ch_sel/reg_am1 -2.191625 0.582539 -1.429176 0.873090 2.444499 -1.263297 -0.608755 -1.459137 1.379923 1.376252 2.837221 0.959995 0.617473 -0.324585 0.531617 1.694074 0.700919 3.056322 -0.399458 -0.666931
wb_dma_ch_sel/input_next_ch 1.177843 1.522848 -1.731545 -1.613171 3.205523 0.021475 -0.553033 0.952357 1.223936 0.468508 -2.156780 1.916645 -0.755782 -2.569350 3.297965 1.809763 1.752754 0.152861 0.242416 -0.340230
wb_dma_de/always_9 -0.437095 0.008767 -0.827589 0.621917 4.468636 0.671137 -3.135879 2.042964 1.861282 1.473142 1.793862 -5.127439 -1.352675 0.465309 -0.231485 -1.931007 0.513355 0.776371 1.307567 0.241603
wb_dma_de/always_8 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_wb_mast/always_1/if_1/cond 2.640805 -4.764766 -0.599650 0.276238 -0.267705 -0.007778 2.344594 1.905390 1.735226 1.561501 -2.874050 0.340405 -0.043745 2.559582 3.477648 2.976153 -2.201574 -2.019090 2.013337 1.073457
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_rf/always_1/case_1/stmt_12 0.210030 -1.513507 2.879232 1.212962 -1.159133 0.706680 0.572353 -1.131445 1.894507 0.693638 3.802233 0.349123 -1.195297 0.431690 1.899727 -0.249083 -1.962793 -0.441769 -0.534317 2.908565
wb_dma_rf/always_1/case_1/stmt_13 -0.563342 0.696660 0.937692 0.521993 0.958194 -2.504124 -0.053184 -2.173388 0.278916 -1.734155 3.355400 1.704234 -0.899713 -0.471558 1.376451 0.093086 -2.172520 2.319664 -0.426507 -0.444876
wb_dma_de/always_3 -2.663521 -0.371207 -1.220173 2.050683 1.819470 -1.381029 -2.873023 -0.905425 -0.061969 0.603644 2.770100 0.203782 1.707919 0.863669 -4.070840 0.655964 0.299070 3.433073 1.581958 -1.403429
wb_dma_de/always_2 -1.453621 2.376845 -1.381051 -0.351140 -1.764638 -0.333194 3.120996 -2.073303 1.450913 0.287483 3.184983 0.906613 1.756892 -0.258547 4.291372 2.808000 1.022438 2.543950 -0.595792 -1.173846
wb_dma_de/always_5 1.535049 1.246939 0.737491 -0.379466 2.435352 2.399762 -1.116467 1.717167 1.725957 0.081021 0.803828 -1.552377 -3.043663 -1.327805 0.885149 0.760767 1.645418 0.257509 4.084781 -1.508442
wb_dma_de/always_4 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_de/always_7 0.675301 -0.550699 -0.330451 0.202306 4.269822 1.781886 -2.496189 2.451873 1.617263 1.185340 0.682455 -4.378279 -1.930365 0.522781 -0.292518 -0.674604 1.152055 0.702956 1.555455 -0.666095
wb_dma_de/always_6 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_ch_sel/input_ch3_txsz 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.042700 1.308488 1.656119 0.646763 2.033220 0.238685 -1.190558 -0.493997 1.544411 0.994517 2.526770 -2.617555 -2.631873 -0.253603 0.507049 -1.652232 -0.274706 0.588124 0.224024 0.871036
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/always_11/if_1 0.587211 1.145360 -1.303603 1.850401 3.289418 2.382507 -0.503463 3.386308 -1.020027 -0.018879 2.664389 1.538419 0.369127 -1.695373 -1.367216 -1.198311 -0.840320 1.291060 3.115891 -3.198367
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_sel/always_45/case_1/cond -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_de/assign_68_de_txsz -0.900988 0.422789 -0.411431 -1.178362 4.424977 -0.026457 -3.845422 0.256555 2.556853 1.111200 0.657621 -4.614912 -2.892115 -0.418860 0.247318 -0.900013 2.141563 0.201727 1.232962 0.940768
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_ch_rf/always_20/if_1 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma/input_wb0s_data_i 2.640805 -4.764766 -0.599650 0.276238 -0.267705 -0.007778 2.344594 1.905390 1.735226 1.561501 -2.874050 0.340405 -0.043745 2.559582 3.477648 2.976153 -2.201574 -2.019090 2.013337 1.073457
wb_dma_de/reg_dma_done_d 2.150388 -0.054905 -0.255731 -1.435289 2.319062 0.830733 -0.626777 1.676226 1.002327 0.257373 -3.217618 1.473512 -2.252585 -2.346525 2.027960 1.067740 1.153242 -1.914811 1.568697 0.382162
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_wb_slv/assign_1_rf_sel -0.881949 -0.443887 -0.420784 5.322324 -2.050432 -2.110871 1.880856 0.867892 -2.089392 -1.490506 0.102827 -1.390985 -3.861631 -1.813770 -0.319183 -1.046703 -2.243708 -2.302397 4.165097 -2.215118
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.013855 -3.924212 -0.593130 -0.339375 2.215379 3.653667 0.148200 3.837045 1.479956 2.641261 -2.025429 -1.766438 0.959043 2.920653 1.598217 1.923043 -0.432749 -0.240935 2.281685 0.099021
wb_dma_de/always_4/if_1/if_1/cond 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_ch_sel/assign_376_gnt_p1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_de/wire_wr_ack 2.044610 0.210053 0.302020 -0.800215 4.129502 1.980019 -1.785489 2.563098 1.027778 0.448226 -0.617843 0.887008 -2.019194 -1.827345 0.121229 -0.289668 0.438016 -0.541770 2.036948 -0.554546
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.142657 -3.939312 0.491193 -0.798336 4.359129 1.544524 -2.172456 0.966000 2.067215 0.673413 0.855474 -1.448121 -1.857730 1.040154 -0.596532 1.250452 0.557734 0.938192 0.662599 -0.199023
wb_dma_ch_arb/always_1 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma_ch_arb/always_2 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma/wire_ch0_txsz 0.613113 -0.765466 0.299173 -1.665927 3.119236 0.558402 -3.718887 0.480462 2.402506 0.443827 -0.757275 -2.916330 -2.860630 -0.459351 0.639472 0.421833 2.297748 -0.638754 1.824535 1.458413
wb_dma_de/always_19 -3.327837 -1.652055 -4.721549 2.827526 2.400039 -2.606613 3.668761 0.887124 1.175732 2.137187 1.253993 1.434294 2.667640 -0.138566 1.119426 2.187756 -1.813824 2.206027 0.984550 -2.979568
wb_dma_de/always_18 -2.129426 -3.750878 -0.553724 2.882553 -1.408074 0.150809 -1.933284 -2.302071 -0.122765 1.653720 1.996426 -1.545768 -1.351011 1.403345 -1.718191 2.711109 2.775968 0.128726 2.509664 1.608870
wb_dma_de/always_15 1.712529 -1.034540 0.140038 -0.766430 3.024752 2.113538 -2.027876 2.096031 1.804596 0.523334 -0.480151 -2.576849 -2.112766 0.080012 0.551032 0.872060 1.648500 -0.011353 2.443117 -0.422000
wb_dma_de/always_14 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_de/always_11 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_de/always_13 1.177843 1.522848 -1.731545 -1.613171 3.205523 0.021475 -0.553033 0.952357 1.223936 0.468508 -2.156780 1.916645 -0.755782 -2.569350 3.297965 1.809763 1.752754 0.152861 0.242416 -0.340230
wb_dma_de/always_12 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 3.351755 3.071287 -0.120564 2.201043 -0.796790 -1.162372 2.035535 -0.940888 0.085970 0.455973 0.818384 0.292652 -1.888371 -3.588735 3.948877 -2.535242 -2.254596 -1.437552 3.279000 0.793921
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_pri_enc/wire_pri13_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/reg_read_r 1.712529 -1.034540 0.140038 -0.766430 3.024752 2.113538 -2.027876 2.096031 1.804596 0.523334 -0.480151 -2.576849 -2.112766 0.080012 0.551032 0.872060 1.648500 -0.011353 2.443117 -0.422000
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 2.505252 -2.405168 -0.958256 -0.863236 3.697860 2.445023 -1.850385 3.104560 0.593257 -0.384243 -0.628872 2.769355 -0.396236 -1.487505 0.118570 1.550985 0.500276 -0.308237 3.143285 -1.124772
wb_dma/assign_9_slv0_pt_in -0.608971 -2.623425 1.158299 2.341044 0.934919 -1.290021 -0.963653 -0.448438 0.057816 -0.182638 2.550507 0.658421 -2.977001 -0.489223 -1.011209 -0.982589 -2.150513 -0.531156 0.860493 0.824941
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_ch_rf/always_17/if_1/block_1 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -3.061908 -0.062416 -2.632242 -1.201323 -1.239225 -0.224581 2.000355 -0.346519 0.561490 0.899843 -1.696787 4.645175 2.182953 -1.748363 -0.386788 4.094762 3.107995 -0.424201 0.269317 -1.268123
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.535049 1.246939 0.737491 -0.379466 2.435352 2.399762 -1.116467 1.717167 1.725957 0.081021 0.803828 -1.552377 -3.043663 -1.327805 0.885149 0.760767 1.645418 0.257509 4.084781 -1.508442
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_ch_pri_enc/wire_pri2_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/always_11/stmt_1 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_rf/wire_ch_adr1_we -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_sel_checker/input_ch_sel 1.213905 -2.295294 1.064116 -0.391066 -1.289178 -0.399094 0.213480 -1.513516 1.436681 -0.376774 0.976720 2.751095 -0.709354 -0.514228 2.212756 1.879985 -0.836695 -0.906102 1.749563 2.040876
wb_dma_ch_sel/input_ch1_adr1 -0.275502 -1.319945 1.330723 -0.229820 1.363477 1.191505 -0.288492 -0.418480 0.522740 0.095742 2.255380 0.488506 0.037551 1.477896 -3.120082 0.576912 -0.483341 2.036787 0.599887 -1.812572
wb_dma/wire_slv0_pt_in -0.608971 -2.623425 1.158299 2.341044 0.934919 -1.290021 -0.963653 -0.448438 0.057816 -0.182638 2.550507 0.658421 -2.977001 -0.489223 -1.011209 -0.982589 -2.150513 -0.531156 0.860493 0.824941
wb_dma_rf/always_2/if_1/if_1/cond 3.158545 2.398411 1.836822 0.378957 -0.879490 0.821668 2.979964 1.213186 -0.386558 -0.621052 -2.575402 0.577459 -3.190361 -1.661580 3.256256 -0.031969 -1.322714 -1.437397 1.732656 -0.948700
wb_dma_pri_enc_sub/reg_pri_out_d 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/always_4/case_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/wire_pri29_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_de/wire_read_hold 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_rf/wire_sw_pointer 1.880127 2.346149 -2.035249 -0.326077 3.063675 -2.489346 -2.416129 0.479400 -1.174145 -2.053158 -3.583853 1.031240 -1.847233 -2.873727 3.591243 1.168148 0.978588 0.746465 1.276334 -0.859353
wb_dma/wire_slv0_din -3.751529 1.338299 1.546413 -0.583364 -1.566657 0.799852 2.635138 2.909952 1.706770 -0.145905 4.544385 -1.085058 -0.954923 0.560703 -0.095485 -2.490856 -0.711286 0.713122 -0.584330 1.058243
wb_dma_ch_rf/input_dma_err 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/assign_158_req_p1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/assign_17_ch_am1_we -1.813256 1.466628 -0.596913 0.523034 2.414394 -3.005780 -1.569826 -2.298806 0.471636 -0.878747 3.204414 1.009229 0.084102 -0.283408 0.913062 0.640961 -0.789591 3.652160 -0.822933 -0.711791
wb_dma_ch_rf/assign_7_pointer_s 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_wb_slv/always_5/stmt_1 -1.034552 0.845580 -1.631866 4.045295 -2.646460 -1.173848 -0.339359 0.486232 -0.381453 -0.329116 2.610991 -1.340316 -0.551844 -1.540133 1.701179 -0.290687 -0.386437 -0.944492 5.703257 0.428621
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_wb_mast/assign_1 1.170145 -3.460076 -2.482810 3.546498 2.237839 -0.810123 -4.783142 1.364717 -0.400749 3.178069 0.545146 3.269548 3.816207 1.149981 -2.483562 0.651170 -2.092296 0.946146 3.711464 2.255872
wb_dma_ch_sel/input_de_ack 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_sel/reg_valid_sel -1.821086 3.585999 -1.898276 0.260327 2.544942 -0.619361 -2.352831 1.555708 0.782840 1.054763 -0.768406 1.254885 -1.334643 -3.912683 0.905766 -0.256108 2.418017 -1.157659 1.966655 0.555027
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.571867 0.502221 0.571011 -1.845874 3.633437 2.568852 -1.899799 2.278645 0.397642 -0.637085 -0.393412 0.461145 -0.994402 -0.899301 -2.052286 -0.281002 1.084062 0.544533 1.465882 -2.149906
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_wb_mast/always_4/stmt_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/assign_375_gnt_p0 0.852556 -1.941782 -1.893150 -1.500217 0.254649 0.964332 0.637327 2.081419 0.297635 -1.836876 -2.709594 -0.367119 2.524590 1.907869 -1.724370 4.312512 1.616184 2.618500 2.827366 -5.067439
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma/inst_u2 -0.432973 3.722028 -2.409201 -0.816280 0.059391 1.008198 1.247859 2.546299 -0.350500 1.210613 -3.963984 -0.074840 0.603926 -1.475326 0.129425 0.647824 2.418715 -1.512233 2.358445 -2.198915
wb_dma/inst_u1 0.266763 3.989453 -1.652292 -1.160073 0.422757 1.693391 1.132335 2.296852 0.498053 1.712735 -3.696720 -1.300532 0.513950 -1.636728 0.667567 0.522964 3.106472 -0.666555 0.597711 -1.642994
wb_dma/inst_u0 -0.296992 4.107630 -1.913609 -2.178046 -2.118229 0.081487 0.284352 -0.610693 -1.043527 -1.273320 -1.993114 -0.987108 2.086757 -1.071758 1.192223 0.368538 2.658985 0.693730 0.605737 -1.552859
wb_dma/inst_u4 1.601944 -3.617412 -2.728323 3.726437 1.706564 2.394591 -0.952664 4.858214 -2.203222 -1.187756 -0.524233 1.269519 3.103297 -2.757086 -0.216379 -0.422556 -0.004374 -1.844070 0.867272 -0.495543
wb_dma_ch_rf/assign_2_ch_adr1 -1.286411 0.659095 2.288473 -0.325630 -1.402176 -0.705026 -3.870852 -2.557427 -0.316124 -2.268612 2.276853 0.614165 -0.764473 0.539914 -4.341559 0.351076 0.320898 0.785596 4.181511 -0.369526
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_rf/wire_pointer_s 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_ch_sel/always_40/case_1/stmt_1 1.412377 -2.082012 1.853227 -2.332600 1.763723 2.547054 -0.195329 -0.237443 1.344920 -0.877637 0.570420 2.267512 -1.186242 0.633699 -2.254021 3.137400 1.044529 1.660920 2.378329 -2.778314
wb_dma_ch_sel/always_40/case_1/stmt_2 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_sel/always_40/case_1/stmt_3 1.213905 -2.295294 1.064116 -0.391066 -1.289178 -0.399094 0.213480 -1.513516 1.436681 -0.376774 0.976720 2.751095 -0.709354 -0.514228 2.212756 1.879985 -0.836695 -0.906102 1.749563 2.040876
wb_dma_ch_sel/always_40/case_1/stmt_4 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_pri_enc_sub 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/reg_ch_am1_r -1.813256 1.466628 -0.596913 0.523034 2.414394 -3.005780 -1.569826 -2.298806 0.471636 -0.878747 3.204414 1.009229 0.084102 -0.283408 0.913062 0.640961 -0.789591 3.652160 -0.822933 -0.711791
wb_dma_de/assign_72_dma_err 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_de/reg_ptr_adr_low -1.608005 -4.661445 -0.679421 1.397937 -0.999732 0.906917 -0.331768 -2.368122 0.843601 2.632434 2.205219 0.054855 -0.369658 1.698620 -0.511026 3.036662 2.133427 -0.266135 1.228404 2.263901
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_de/reg_state -0.435939 4.584774 -2.470742 -0.860213 2.790074 1.437482 -0.202249 3.564391 -0.136604 3.263013 -4.479520 -0.090544 0.246876 -1.674869 -1.081133 -1.018549 2.115789 -1.957236 2.578665 -1.348542
wb_dma_ch_rf/always_26/if_1 1.880127 2.346149 -2.035249 -0.326077 3.063675 -2.489346 -2.416129 0.479400 -1.174145 -2.053158 -3.583853 1.031240 -1.847233 -2.873727 3.591243 1.168148 0.978588 0.746465 1.276334 -0.859353
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.014764 3.196121 -0.058468 -4.673231 4.284040 3.960127 1.092945 2.632468 0.671958 2.243273 0.874141 1.157065 0.738228 1.884611 2.264891 -1.143019 -0.203516 0.014980 -1.953245 -0.957954
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_ch_sel/assign_113_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_inc30r/always_1 -1.698951 1.196979 0.193691 -0.931102 -0.079417 -0.297613 -3.693723 -1.034060 3.322859 -1.077587 5.013642 -0.665073 4.193613 0.580315 -1.762630 0.659849 0.655604 4.852135 0.145978 0.786863
wb_dma_de/always_23/block_1/case_1/cond -0.435939 4.584774 -2.470742 -0.860213 2.790074 1.437482 -0.202249 3.564391 -0.136604 3.263013 -4.479520 -0.090544 0.246876 -1.674869 -1.081133 -1.018549 2.115789 -1.957236 2.578665 -1.348542
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.491638 0.332171 -1.603674 2.812353 1.782567 2.807876 -2.473145 4.335006 -0.888131 0.017643 1.331821 -3.373457 0.960251 -0.027233 -1.662740 -1.374577 0.703139 1.185610 4.145307 -2.059469
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.535049 1.246939 0.737491 -0.379466 2.435352 2.399762 -1.116467 1.717167 1.725957 0.081021 0.803828 -1.552377 -3.043663 -1.327805 0.885149 0.760767 1.645418 0.257509 4.084781 -1.508442
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -1.027098 -0.780466 -0.649658 0.119493 5.497171 0.726531 -1.375964 0.848823 1.809271 1.963444 1.609355 -3.762462 -1.988440 0.913036 -0.273492 -0.185643 1.009052 1.954646 -0.956164 -1.065085
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 0.871563 -1.921313 -1.236165 0.632994 -1.979988 1.798340 -0.583913 1.773539 -1.431139 -2.916686 -0.586085 -0.407810 0.692471 0.018937 -2.114978 2.477838 2.064125 0.515808 4.928403 -3.434481
wb_dma_ch_sel/assign_148_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma/wire_ndr 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 1.320427 -2.498011 0.983009 -2.731179 -0.021191 2.215923 0.480947 -0.664107 0.607248 -2.859038 1.048946 2.556686 -0.048204 0.277710 -1.020969 3.705089 1.512741 1.827523 1.751611 -3.198601
wb_dma_rf/input_dma_done_all 1.712529 -1.034540 0.140038 -0.766430 3.024752 2.113538 -2.027876 2.096031 1.804596 0.523334 -0.480151 -2.576849 -2.112766 0.080012 0.551032 0.872060 1.648500 -0.011353 2.443117 -0.422000
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_de/assign_66_dma_done 1.177843 1.522848 -1.731545 -1.613171 3.205523 0.021475 -0.553033 0.952357 1.223936 0.468508 -2.156780 1.916645 -0.755782 -2.569350 3.297965 1.809763 1.752754 0.152861 0.242416 -0.340230
wb_dma/wire_ch4_csr 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/input_ch3_csr 3.178890 0.852111 -3.343854 0.072427 0.944283 1.403241 -2.895612 2.331266 0.436729 1.005221 -2.296443 -2.313371 1.479943 -1.276317 5.052083 1.356770 3.294334 -0.061107 0.721249 2.120365
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_de/wire_adr1_cnt_next -1.331560 -0.586767 -1.315736 0.903518 3.189499 -0.034481 -2.356429 0.228397 0.980077 1.369776 3.319130 0.294639 3.114948 1.605181 -2.952521 0.310922 -0.619216 4.177093 0.332735 -1.286524
wb_dma/wire_de_adr0 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/reg_adr0_cnt -1.453621 2.376845 -1.381051 -0.351140 -1.764638 -0.333194 3.120996 -2.073303 1.450913 0.287483 3.184983 0.906613 1.756892 -0.258547 4.291372 2.808000 1.022438 2.543950 -0.595792 -1.173846
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma/wire_am0 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma/wire_am1 -2.191625 0.582539 -1.429176 0.873090 2.444499 -1.263297 -0.608755 -1.459137 1.379923 1.376252 2.837221 0.959995 0.617473 -0.324585 0.531617 1.694074 0.700919 3.056322 -0.399458 -0.666931
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_rf/always_22/if_1/if_1 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_de/assign_69_de_adr0 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_de/wire_mast0_go 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_wb_slv/input_slv_din -0.756129 -1.925671 -0.123762 1.947259 -1.205670 -0.654195 1.611459 -0.941132 0.051723 0.688253 5.788917 -0.572865 1.754340 1.539138 -1.349748 -2.453841 -2.898760 1.868881 1.577247 0.486889
wb_dma_de/always_3/if_1/if_1 -2.663521 -0.371207 -1.220173 2.050683 1.819470 -1.381029 -2.873023 -0.905425 -0.061969 0.603644 2.770100 0.203782 1.707919 0.863669 -4.070840 0.655964 0.299070 3.433073 1.581958 -1.403429
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_sel/always_47/case_1 -2.191625 0.582539 -1.429176 0.873090 2.444499 -1.263297 -0.608755 -1.459137 1.379923 1.376252 2.837221 0.959995 0.617473 -0.324585 0.531617 1.694074 0.700919 3.056322 -0.399458 -0.666931
wb_dma_ch_sel/assign_152_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_de/reg_de_adr0_we -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_ch_sel/assign_114_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_ch_rf/assign_4_ch_am1 -1.813256 1.466628 -0.596913 0.523034 2.414394 -3.005780 -1.569826 -2.298806 0.471636 -0.878747 3.204414 1.009229 0.084102 -0.283408 0.913062 0.640961 -0.789591 3.652160 -0.822933 -0.711791
wb_dma_de/wire_dma_done_all 1.712529 -1.034540 0.140038 -0.766430 3.024752 2.113538 -2.027876 2.096031 1.804596 0.523334 -0.480151 -2.576849 -2.112766 0.080012 0.551032 0.872060 1.648500 -0.011353 2.443117 -0.422000
wb_dma_de/assign_6_adr0_cnt_next -0.861956 2.523562 1.494209 -0.266208 1.742030 1.146542 1.577009 -0.182824 1.242376 0.884825 4.567643 -0.973125 -0.410654 0.934924 0.930982 -1.040801 -1.178034 2.881817 -2.504034 -1.209955
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -1.821086 3.585999 -1.898276 0.260327 2.544942 -0.619361 -2.352831 1.555708 0.782840 1.054763 -0.768406 1.254885 -1.334643 -3.912683 0.905766 -0.256108 2.418017 -1.157659 1.966655 0.555027
wb_dma_wb_slv/input_wb_data_i 0.332225 -1.325933 -1.038314 1.929050 -6.392287 -0.812596 -0.494356 -0.441634 0.677149 0.872675 -0.657412 0.439302 2.423207 -0.680880 1.915425 0.317114 -0.242118 -3.946518 6.748321 5.092821
wb_dma_de/input_nd 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_sel/assign_126_ch_sel 1.140102 4.520093 -1.017066 -2.862877 -0.612197 0.778130 3.021340 1.468265 0.443629 -1.441296 -3.518656 -0.542283 0.297788 -2.062788 0.817803 0.497397 1.601015 -0.057100 2.153455 -4.408077
wb_dma/wire_mast1_err 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_de/wire_ptr_valid 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma/wire_ch_sel 2.495631 -0.788935 1.269146 -2.693885 1.179483 -1.589221 5.927412 -2.266412 4.506864 3.116514 -3.490768 -2.380152 -2.118001 -0.416366 1.575450 0.254086 -1.732567 -0.931225 2.489559 -1.016526
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 1.320427 -2.498011 0.983009 -2.731179 -0.021191 2.215923 0.480947 -0.664107 0.607248 -2.859038 1.048946 2.556686 -0.048204 0.277710 -1.020969 3.705089 1.512741 1.827523 1.751611 -3.198601
wb_dma_de/always_12/stmt_1/expr_1 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma/wire_dma_req 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_ch_sel/assign_136_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_rf/assign_5_sw_pointer 1.880127 2.346149 -2.035249 -0.326077 3.063675 -2.489346 -2.416129 0.479400 -1.174145 -2.053158 -3.583853 1.031240 -1.847233 -2.873727 3.591243 1.168148 0.978588 0.746465 1.276334 -0.859353
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_rf/always_25/if_1/if_1/cond -1.813256 1.466628 -0.596913 0.523034 2.414394 -3.005780 -1.569826 -2.298806 0.471636 -0.878747 3.204414 1.009229 0.084102 -0.283408 0.913062 0.640961 -0.789591 3.652160 -0.822933 -0.711791
wb_dma_ch_sel/assign_97_valid/expr_1 -0.633245 4.439532 -3.812174 2.268438 -2.237912 1.093173 -1.793972 0.142543 -1.013524 1.288448 0.628015 -2.905737 0.250828 -1.539423 3.942281 1.793191 5.045912 0.305175 4.029289 0.592666
wb_dma_de/always_9/stmt_1 -0.437095 0.008767 -0.827589 0.621917 4.468636 0.671137 -3.135879 2.042964 1.861282 1.473142 1.793862 -5.127439 -1.352675 0.465309 -0.231485 -1.931007 0.513355 0.776371 1.307567 0.241603
wb_dma_de/input_pause_req 0.422219 3.465483 1.493056 0.763759 0.369237 0.295713 4.415500 1.099248 0.309043 2.007266 -2.254840 2.244987 -2.908984 -2.391627 0.605524 -0.837039 -1.611797 -2.004666 1.420903 -1.543534
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.168334 -3.807675 0.972150 -1.736089 1.870188 1.236490 0.650786 -0.310798 2.480162 1.060013 -1.325923 0.612173 -1.436946 0.827360 1.550910 3.306509 0.575063 0.228575 0.375072 0.284760
wb_dma_de/wire_dma_busy 0.025019 2.592125 2.938184 -2.436991 1.778597 -0.936902 3.979458 -2.925005 2.063112 0.541684 -0.141819 -1.484214 -5.144393 -1.285787 -1.085360 -1.786733 -1.149332 -0.458350 1.427299 -2.946062
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_pri_enc/always_2/if_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/always_6/if_1/stmt_1 -1.187170 0.813888 1.148012 -3.073666 3.988825 0.707753 -3.547335 -0.220148 2.929300 0.600736 0.458280 -4.896820 -2.860216 0.476459 -2.327623 -1.374669 2.160355 0.317076 1.137661 -0.079470
wb_dma_ch_rf/input_de_txsz_we 1.658177 -1.948525 0.762572 0.236522 2.374997 0.656957 -3.192315 1.742241 2.113661 0.714697 0.246158 -3.331594 -2.058581 0.327342 -0.121934 -1.176401 -0.372534 -1.222910 3.534063 1.709669
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_wb_if/input_wb_addr_i 0.924585 1.984721 -1.949562 1.443036 -4.159548 -3.832591 -0.048337 1.929006 -0.380345 -1.128229 0.457058 3.873374 2.886877 -2.739790 3.562030 -3.234678 -5.146813 -3.162513 3.075470 3.091704
wb_dma_ch_sel/always_7/stmt_1 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -3.061908 -0.062416 -2.632242 -1.201323 -1.239225 -0.224581 2.000355 -0.346519 0.561490 0.899843 -1.696787 4.645175 2.182953 -1.748363 -0.386788 4.094762 3.107995 -0.424201 0.269317 -1.268123
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 4.264973 -2.590342 -0.735941 -0.190225 2.829182 3.409581 -0.315682 4.224842 0.281322 2.063882 -1.615244 1.931270 1.589815 0.837363 1.471870 0.527473 -1.430067 -0.721067 1.110600 0.562142
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_rf/always_4/if_1/block_1 -0.305416 -2.635495 3.332490 0.195929 -2.210039 1.018944 1.744033 -3.539787 1.298023 0.174511 4.423702 0.448798 -1.204922 1.065158 0.949327 0.302105 -1.728449 0.603120 -1.016639 1.758701
wb_dma_de/reg_dma_abort_r 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/input_ch2_txsz 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/input_ch5_csr 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_ch_sel/assign_150_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_ch_sel/assign_155_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_sel/always_43/case_1/stmt_4 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_sel/always_43/case_1/stmt_3 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_sel/always_43/case_1/stmt_2 1.695032 -3.040825 0.245430 -0.767703 2.524793 -0.574936 -2.018204 -0.220626 1.786471 0.966566 1.262357 3.785854 0.413247 -0.738678 1.344290 -0.120876 -2.227499 -0.655772 0.281884 3.282796
wb_dma_ch_sel/always_43/case_1/stmt_1 0.613113 -0.765466 0.299173 -1.665927 3.119236 0.558402 -3.718887 0.480462 2.402506 0.443827 -0.757275 -2.916330 -2.860630 -0.459351 0.639472 0.421833 2.297748 -0.638754 1.824535 1.458413
wb_dma_de/always_19/stmt_1/expr_1 -3.327837 -1.652055 -4.721549 2.827526 2.400039 -2.606613 3.668761 0.887124 1.175732 2.137187 1.253993 1.434294 2.667640 -0.138566 1.119426 2.187756 -1.813824 2.206027 0.984550 -2.979568
wb_dma_ch_rf/wire_ch_err_we 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.755479 1.278356 1.639871 1.100941 -0.317241 -0.937842 4.015976 -2.128011 0.303407 0.992023 2.068840 0.437483 -1.528089 0.071089 -1.557084 -1.191487 -2.786377 0.830610 1.291979 -2.433233
wb_dma_rf/wire_ch1_adr1 -0.275502 -1.319945 1.330723 -0.229820 1.363477 1.191505 -0.288492 -0.418480 0.522740 0.095742 2.255380 0.488506 0.037551 1.477896 -3.120082 0.576912 -0.483341 2.036787 0.599887 -1.812572
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 4.115146 4.826120 1.809373 1.084062 -2.100874 6.338780 -0.218976 0.260108 -3.496298 4.481477 -0.857587 1.335196 -1.359970 2.232928 0.569631 1.288858 2.864927 -0.667127 2.322824 0.773157
assert_wb_dma_wb_if/input_pt_sel_i 0.535340 -2.761521 2.004826 0.997432 1.779734 1.550142 0.426796 0.017902 1.208571 0.807091 3.647160 0.985059 1.206593 0.869830 -1.441353 -0.694612 -2.038595 0.948792 -1.084786 0.799500
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 0.266636 -0.738628 -3.404882 2.104081 0.245599 1.321116 2.848804 3.940204 0.750799 -0.066897 2.017858 -1.609980 3.233450 0.012917 1.832041 0.190522 -1.559997 1.288185 3.116068 -3.046813
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_rf/input_paused -2.357442 -0.548495 0.170019 2.474705 0.602624 -0.563215 -0.024633 -0.261634 1.663686 3.079870 2.636428 0.851149 -1.010962 -0.648456 0.314547 -0.093865 -0.576816 -0.858767 0.697219 2.418757
wb_dma/wire_mast0_adr -2.129426 -3.750878 -0.553724 2.882553 -1.408074 0.150809 -1.933284 -2.302071 -0.122765 1.653720 1.996426 -1.545768 -1.351011 1.403345 -1.718191 2.711109 2.775968 0.128726 2.509664 1.608870
wb_dma_ch_pri_enc/inst_u8 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.138772 1.668132 0.595701 1.653487 0.975764 0.087963 -1.213302 0.642970 0.944774 0.598130 2.569903 -2.873166 -1.650040 -0.632791 0.912737 -2.215913 -0.777676 0.026576 1.914710 0.783319
wb_dma_ch_arb/always_2/block_1 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.712529 -1.034540 0.140038 -0.766430 3.024752 2.113538 -2.027876 2.096031 1.804596 0.523334 -0.480151 -2.576849 -2.112766 0.080012 0.551032 0.872060 1.648500 -0.011353 2.443117 -0.422000
wb_dma_ch_sel/always_40/case_1/cond 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_ch_rf/assign_22_ch_err_we 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_rf/wire_pointer 1.819540 0.129218 6.402069 -2.309675 -2.671401 3.394581 0.308262 0.503235 3.379870 0.840974 -0.783414 1.826383 -0.837463 2.221168 -1.601182 2.336482 -0.487016 -0.648043 1.860119 1.818258
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/wire_pri19_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/assign_5_pri1 0.976287 -0.138253 1.317818 0.128645 4.406341 1.712796 -0.369898 1.122541 0.434278 0.302354 2.187211 2.376313 -2.052406 -1.478638 -1.355206 -0.811618 -1.231487 1.010181 0.622502 -1.760951
wb_dma_rf/inst_u26 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u27 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_de/always_23/block_1/case_1/block_10 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_de/always_23/block_1/case_1/block_11 1.245399 -5.620682 -2.197345 -0.401911 0.135414 -0.140658 -0.564173 1.082450 1.908217 -1.063534 -0.345047 0.383222 0.160204 -0.337250 3.237255 3.355565 0.815013 -1.390519 2.774167 1.098625
wb_dma_rf/inst_u22 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u23 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u20 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_de/assign_86_de_ack 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_rf/inst_u28 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/inst_u29 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/always_1/stmt_1 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.112953 -1.044130 1.150118 -0.666141 4.327955 0.239813 -2.669662 0.048427 2.758203 2.038726 1.514331 -3.070208 -2.111322 1.059638 -0.613615 -1.204718 -0.246381 0.547384 0.395171 1.438296
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_rf/inst_check_wb_dma_rf -0.250655 0.624148 0.489434 0.269682 -0.311095 -2.957671 -2.238227 -3.097337 -0.496987 -2.940790 3.211899 1.252971 -0.798175 -0.762614 1.289162 -0.070679 -1.499558 1.440225 1.770845 0.542817
wb_dma_rf/reg_wb_rf_dout -3.010628 3.129528 2.455538 -1.383227 -0.220755 -0.273734 -0.124908 1.448214 1.040751 -1.242797 4.660205 0.247417 -0.499021 1.208082 1.453742 -2.276847 -2.220781 0.853600 -0.868408 1.946559
wb_dma/input_dma_req_i 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_de/input_am1 -2.191625 0.582539 -1.429176 0.873090 2.444499 -1.263297 -0.608755 -1.459137 1.379923 1.376252 2.837221 0.959995 0.617473 -0.324585 0.531617 1.694074 0.700919 3.056322 -0.399458 -0.666931
wb_dma_de/input_am0 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_ch_sel/reg_next_start -1.768602 3.213936 -1.582004 -0.948396 3.159429 -0.030799 -1.312595 1.222310 1.973363 1.732805 0.371243 2.355390 -0.492544 -3.755414 1.779191 -0.300040 1.767403 -0.918812 0.385703 1.143554
wb_dma_ch_sel/input_ch4_csr 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_sel/assign_107_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma/wire_next_ch 1.177843 1.522848 -1.731545 -1.613171 3.205523 0.021475 -0.553033 0.952357 1.223936 0.468508 -2.156780 1.916645 -0.755782 -2.569350 3.297965 1.809763 1.752754 0.152861 0.242416 -0.340230
wb_dma_rf/wire_ch2_txsz 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_ch_rf/wire_ch_am0 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_ch_rf/wire_ch_am1 -1.813256 1.466628 -0.596913 0.523034 2.414394 -3.005780 -1.569826 -2.298806 0.471636 -0.878747 3.204414 1.009229 0.084102 -0.283408 0.913062 0.640961 -0.789591 3.652160 -0.822933 -0.711791
wb_dma/wire_ch6_csr 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/input_csr 3.679672 0.170716 -2.270532 -0.045303 0.236879 3.172605 1.088957 4.290509 0.743251 3.390946 -0.492418 1.759269 4.774719 1.431939 3.945880 0.123106 -2.190703 -1.029476 2.224270 1.542742
wb_dma_de/reg_read 2.044610 0.210053 0.302020 -0.800215 4.129502 1.980019 -1.785489 2.563098 1.027778 0.448226 -0.617843 0.887008 -2.019194 -1.827345 0.121229 -0.289668 0.438016 -0.541770 2.036948 -0.554546
wb_dma/input_wb1_cyc_i 0.535340 -2.761521 2.004826 0.997432 1.779734 1.550142 0.426796 0.017902 1.208571 0.807091 3.647160 0.985059 1.206593 0.869830 -1.441353 -0.694612 -2.038595 0.948792 -1.084786 0.799500
wb_dma_ch_rf/wire_ch_adr0_we -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_ch_sel/assign_140_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_rf/wire_ch3_txsz 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_rf/input_wb_rf_din 0.620345 0.122716 0.520731 1.011660 -5.933830 -0.447263 -2.139596 -1.190277 1.737491 0.760170 -0.243106 -0.751871 1.752183 -0.514272 0.559237 -0.192266 0.928799 -3.446173 6.387004 5.467837
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_pri_enc_sub/reg_pri_out_d1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_rf/always_19/if_1/block_1 0.042700 1.308488 1.656119 0.646763 2.033220 0.238685 -1.190558 -0.493997 1.544411 0.994517 2.526770 -2.617555 -2.631873 -0.253603 0.507049 -1.652232 -0.274706 0.588124 0.224024 0.871036
wb_dma_ch_rf/always_2 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_ch_rf/always_1 -0.666313 1.835741 0.348761 1.430684 -0.797601 -1.480760 1.384187 -2.032430 2.295566 0.533142 1.724494 -3.137300 -3.693632 -1.523030 4.649304 1.172810 1.267869 0.056842 1.186146 0.832268
wb_dma_de/input_mast0_drdy 1.056988 -2.146863 -1.228304 -0.047133 0.550170 4.287584 1.226247 -0.868859 -1.219004 1.859214 1.279976 0.661238 -2.299752 -2.183812 1.479880 0.112479 4.465549 -3.246521 -0.698791 1.972071
wb_dma_ch_rf/always_6 -1.650545 -0.562344 -2.764663 -0.604958 -0.370547 0.556908 1.655901 1.015107 0.353367 2.356266 -1.940884 4.318232 3.416509 -0.314827 -0.633532 3.062801 1.466251 -0.638074 0.696279 -0.676313
wb_dma_ch_rf/always_5 0.224954 -3.041458 2.117842 -0.083741 -0.180753 -0.061065 0.580718 -3.436868 0.200139 -0.731920 3.088929 0.610313 -1.546549 1.243529 -0.310905 0.700196 -1.556612 1.482038 -0.301321 -0.062606
wb_dma_ch_rf/always_4 -0.305416 -2.635495 3.332490 0.195929 -2.210039 1.018944 1.744033 -3.539787 1.298023 0.174511 4.423702 0.448798 -1.204922 1.065158 0.949327 0.302105 -1.728449 0.603120 -1.016639 1.758701
wb_dma_ch_rf/always_9 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_rf/always_8 0.018947 3.120564 2.166766 0.088552 1.331928 -0.542418 3.171524 -2.151160 1.255450 1.446903 1.519262 -3.034183 -3.178646 0.004375 -0.964330 -2.356166 -1.585623 1.104330 0.640517 -2.469788
assert_wb_dma_rf/input_wb_rf_dout -0.250655 0.624148 0.489434 0.269682 -0.311095 -2.957671 -2.238227 -3.097337 -0.496987 -2.940790 3.211899 1.252971 -0.798175 -0.762614 1.289162 -0.070679 -1.499558 1.440225 1.770845 0.542817
wb_dma/wire_wb1_addr_o -0.203826 -2.308881 -1.448273 2.436482 0.137134 1.050394 0.538255 1.554402 0.179425 0.406344 3.575027 -0.935171 3.212244 1.695523 -1.110347 -0.048537 -1.718405 2.226400 1.424820 -1.434239
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_wb_slv/always_5/stmt_1/expr_1 -1.034552 0.845580 -1.631866 4.045295 -2.646460 -1.173848 -0.339359 0.486232 -0.381453 -0.329116 2.610991 -1.340316 -0.551844 -1.540133 1.701179 -0.290687 -0.386437 -0.944492 5.703257 0.428621
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 1.250671 0.089681 -3.169115 -2.979537 -1.757736 -1.392511 2.156572 -1.059645 -1.995268 -1.839433 -3.151732 2.403445 3.791688 0.891267 -0.555173 1.598207 -0.323212 1.265043 2.524950 -3.586645
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.036316 1.158719 -2.175325 4.654819 -1.303055 -1.289337 -1.014995 0.852942 -2.250883 -0.836438 2.656139 2.745236 0.548315 -3.368971 0.972493 -1.367424 -1.559065 -0.862220 4.599382 0.372823
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_wb_slv/reg_slv_dout 0.332225 -1.325933 -1.038314 1.929050 -6.392287 -0.812596 -0.494356 -0.441634 0.677149 0.872675 -0.657412 0.439302 2.423207 -0.680880 1.915425 0.317114 -0.242118 -3.946518 6.748321 5.092821
wb_dma_ch_pri_enc/always_2 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/always_4 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma/inst_u3 -0.707619 -0.809824 -1.847315 -1.109071 -1.590893 -1.046725 1.218637 0.440291 -1.822864 -1.295430 -2.659936 3.872571 2.483949 -0.045619 -1.398432 0.800512 -0.830030 -1.543852 1.586643 -1.300059
wb_dma_wb_slv/always_1/stmt_1 1.632677 2.847378 -1.041789 0.384319 -3.803196 -2.849211 -0.063778 0.157027 0.737864 -0.033177 0.271072 3.433862 4.724415 -2.077469 3.098420 -2.610623 -4.495544 -2.156873 5.045920 3.658688
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_rf/wire_ch0_am0 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_rf/wire_ch0_am1 -1.813256 1.466628 -0.596913 0.523034 2.414394 -3.005780 -1.569826 -2.298806 0.471636 -0.878747 3.204414 1.009229 0.084102 -0.283408 0.913062 0.640961 -0.789591 3.652160 -0.822933 -0.711791
wb_dma_wb_mast/wire_mast_drdy 0.720182 -3.652568 -2.547369 0.666143 -0.058805 6.122972 -0.571545 1.470031 -2.423946 1.196139 1.327755 2.202558 -0.570182 -1.813367 1.251881 1.821772 5.188698 -2.816518 -0.038627 1.742531
wb_dma_wb_if/wire_mast_pt_out -0.608971 -2.623425 1.158299 2.341044 0.934919 -1.290021 -0.963653 -0.448438 0.057816 -0.182638 2.550507 0.658421 -2.977001 -0.489223 -1.011209 -0.982589 -2.150513 -0.531156 0.860493 0.824941
wb_dma_ch_sel/assign_95_valid/expr_1 0.264118 4.349352 -4.407707 0.205228 -0.364055 1.673054 -2.961821 0.535712 -1.566122 0.123122 0.048822 -1.784794 0.321301 -2.952815 3.822463 0.623241 5.546778 -0.359203 3.108270 0.574407
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 0.871563 -1.921313 -1.236165 0.632994 -1.979988 1.798340 -0.583913 1.773539 -1.431139 -2.916686 -0.586085 -0.407810 0.692471 0.018937 -2.114978 2.477838 2.064125 0.515808 4.928403 -3.434481
wb_dma/constraint_slv0_din -2.174917 1.264212 1.148760 2.960028 -0.175473 -1.338836 1.676494 -1.034556 1.091484 2.330778 2.839781 0.527678 -2.584139 -1.484507 0.387470 -1.491956 -1.918493 -1.073788 1.772307 1.334649
wb_dma_de/always_4/if_1/if_1 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_rf/always_2 1.007733 2.476090 1.625288 2.163622 -0.744079 1.248680 3.138710 2.635084 0.183338 1.771505 -2.152098 2.296651 -3.021491 -2.478091 2.979628 0.309147 -0.857704 -2.596385 1.206961 0.679122
wb_dma_rf/inst_u24 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/always_1 -3.010628 3.129528 2.455538 -1.383227 -0.220755 -0.273734 -0.124908 1.448214 1.040751 -1.242797 4.660205 0.247417 -0.499021 1.208082 1.453742 -2.276847 -2.220781 0.853600 -0.868408 1.946559
wb_dma_ch_sel/always_38 -1.821086 3.585999 -1.898276 0.260327 2.544942 -0.619361 -2.352831 1.555708 0.782840 1.054763 -0.768406 1.254885 -1.334643 -3.912683 0.905766 -0.256108 2.418017 -1.157659 1.966655 0.555027
wb_dma_ch_sel/always_39 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_sel/always_37 1.226994 3.322879 -0.429939 -5.191088 -0.140546 1.164387 4.621118 0.399603 2.478055 -0.783822 -2.936502 0.966078 1.531281 -1.814817 0.939043 0.869588 0.955268 0.257362 0.520575 -3.907448
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.423174 3.726618 -1.513598 -3.441173 3.025599 4.001407 -1.238147 3.671959 0.943167 1.279643 2.138650 0.566048 4.857495 0.910155 0.170276 -2.091929 -0.045620 1.465982 0.112101 -1.153932
wb_dma_ch_sel/assign_10_pri3 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_rf/inst_u21 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_rf/wire_ch3_adr0 -0.760962 -1.604904 -0.021304 0.343048 -0.754363 0.478259 4.630271 -1.138049 0.360460 -0.301904 2.975941 1.900177 0.871363 1.154340 0.801333 2.406173 -1.334543 2.233253 -0.411658 -3.188118
wb_dma_ch_rf/input_dma_busy 0.018947 3.120564 2.166766 0.088552 1.331928 -0.542418 3.171524 -2.151160 1.255450 1.446903 1.519262 -3.034183 -3.178646 0.004375 -0.964330 -2.356166 -1.585623 1.104330 0.640517 -2.469788
wb_dma_ch_sel/assign_134_req_p0 0.709623 0.544417 -0.427658 0.375359 -2.051148 1.838795 -0.336291 1.846001 -1.402348 -3.272574 -0.984604 -2.740209 -1.000042 -0.639846 -1.900373 1.084624 2.722822 0.149020 4.617396 -3.886270
wb_dma/wire_wb0m_data_o -0.756129 -1.925671 -0.123762 1.947259 -1.205670 -0.654195 1.611459 -0.941132 0.051723 0.688253 5.788917 -0.572865 1.754340 1.539138 -1.349748 -2.453841 -2.898760 1.868881 1.577247 0.486889
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_ch_rf/always_6/if_1 -1.650545 -0.562344 -2.764663 -0.604958 -0.370547 0.556908 1.655901 1.015107 0.353367 2.356266 -1.940884 4.318232 3.416509 -0.314827 -0.633532 3.062801 1.466251 -0.638074 0.696279 -0.676313
wb_dma -0.183102 1.448911 -1.179703 -0.831462 -0.526898 -0.225410 -0.469148 0.893154 -0.846877 0.020340 -2.848547 -1.197838 1.129612 0.084797 -0.222001 -0.512267 1.305711 -0.732835 -1.167049 0.099338
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.571867 0.502221 0.571011 -1.845874 3.633437 2.568852 -1.899799 2.278645 0.397642 -0.637085 -0.393412 0.461145 -0.994402 -0.899301 -2.052286 -0.281002 1.084062 0.544533 1.465882 -2.149906
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.042700 1.308488 1.656119 0.646763 2.033220 0.238685 -1.190558 -0.493997 1.544411 0.994517 2.526770 -2.617555 -2.631873 -0.253603 0.507049 -1.652232 -0.274706 0.588124 0.224024 0.871036
assert_wb_dma_rf/input_wb_rf_adr -0.250655 0.624148 0.489434 0.269682 -0.311095 -2.957671 -2.238227 -3.097337 -0.496987 -2.940790 3.211899 1.252971 -0.798175 -0.762614 1.289162 -0.070679 -1.499558 1.440225 1.770845 0.542817
wb_dma_ch_rf/always_6/if_1/if_1 -1.650545 -0.562344 -2.764663 -0.604958 -0.370547 0.556908 1.655901 1.015107 0.353367 2.356266 -1.940884 4.318232 3.416509 -0.314827 -0.633532 3.062801 1.466251 -0.638074 0.696279 -0.676313
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_arb/wire_gnt 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -2.357442 -0.548495 0.170019 2.474705 0.602624 -0.563215 -0.024633 -0.261634 1.663686 3.079870 2.636428 0.851149 -1.010962 -0.648456 0.314547 -0.093865 -0.576816 -0.858767 0.697219 2.418757
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_rf/always_1/case_1/cond -3.010628 3.129528 2.455538 -1.383227 -0.220755 -0.273734 -0.124908 1.448214 1.040751 -1.242797 4.660205 0.247417 -0.499021 1.208082 1.453742 -2.276847 -2.220781 0.853600 -0.868408 1.946559
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_wb_slv/assign_4/expr_1 -1.331596 -3.012305 -1.374342 3.128372 -1.475023 -2.234510 1.031714 0.156069 -0.825268 0.439536 4.794889 -0.492638 -0.829565 1.681779 -0.706569 -1.942633 -3.222949 0.953300 1.546003 0.229854
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 1.787529 -4.064232 0.685878 -1.576989 2.610137 1.325127 -2.022157 0.463034 2.125711 -0.255310 -0.046415 0.278635 -1.816463 0.208175 0.543552 2.223605 0.916983 -0.207661 1.570137 0.669045
wb_dma_de/always_3/if_1/stmt_1 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_sel/assign_104_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_ch_rf/always_9/stmt_1 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_wb_if/input_mast_adr -1.619244 -1.629229 -1.426600 3.826590 -1.094867 -0.089455 -0.610750 0.232890 -0.697683 0.213490 3.390727 -1.726098 1.633935 1.367699 -1.959381 0.578969 -0.294965 1.913501 2.768104 -1.302629
assert_wb_dma_ch_arb/input_req 0.170366 1.456011 -1.495826 2.480127 1.285683 2.282291 -0.304983 2.879603 -0.019656 0.146015 3.894102 -1.644552 0.315590 -0.648076 0.421035 -0.667095 -0.192038 1.455483 4.593997 -2.501709
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_wb_if/input_wbm_data_i 0.332225 -1.325933 -1.038314 1.929050 -6.392287 -0.812596 -0.494356 -0.441634 0.677149 0.872675 -0.657412 0.439302 2.423207 -0.680880 1.915425 0.317114 -0.242118 -3.946518 6.748321 5.092821
wb_dma_de/wire_tsz_cnt_is_0_d 1.571867 0.502221 0.571011 -1.845874 3.633437 2.568852 -1.899799 2.278645 0.397642 -0.637085 -0.393412 0.461145 -0.994402 -0.899301 -2.052286 -0.281002 1.084062 0.544533 1.465882 -2.149906
wb_dma/wire_dma_err 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel_checker/input_ch_sel_r 1.213905 -2.295294 1.064116 -0.391066 -1.289178 -0.399094 0.213480 -1.513516 1.436681 -0.376774 0.976720 2.751095 -0.709354 -0.514228 2.212756 1.879985 -0.836695 -0.906102 1.749563 2.040876
wb_dma_ch_sel/assign_119_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_inc30r/input_in -1.824261 -1.012734 -0.119119 -1.573058 -1.961958 -0.433979 1.088545 -3.231404 1.599259 -1.587111 3.240324 3.689688 2.692672 0.709401 -0.326584 4.898154 1.715109 3.620300 -0.035796 -1.740309
wb_dma_ch_pri_enc/inst_u15 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u14 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u17 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/wire_dma_err 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_pri_enc/inst_u11 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u10 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u13 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u12 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u19 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u18 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/assign_110_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_rf/inst_u30 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -0.797905 -1.085500 -0.319137 -0.866183 -1.477511 -1.932443 -0.498477 -2.918516 1.875006 -1.041120 0.094767 2.042706 -2.488714 -2.566609 3.325568 3.280254 2.035580 -1.301207 2.592749 1.885024
wb_dma/wire_pointer3 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_ch_pri_enc/wire_pri6_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_rf/assign_6_csr_we 3.158545 2.398411 1.836822 0.378957 -0.879490 0.821668 2.979964 1.213186 -0.386558 -0.621052 -2.575402 0.577459 -3.190361 -1.661580 3.256256 -0.031969 -1.322714 -1.437397 1.732656 -0.948700
wb_dma_de/assign_82_rd_ack 2.044610 0.210053 0.302020 -0.800215 4.129502 1.980019 -1.785489 2.563098 1.027778 0.448226 -0.617843 0.887008 -2.019194 -1.827345 0.121229 -0.289668 0.438016 -0.541770 2.036948 -0.554546
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_ch_sel/assign_96_valid 2.365329 4.701721 -2.801957 4.123968 -1.632556 0.688686 -0.169291 -1.322405 -3.252134 2.958580 -2.412103 0.734462 -0.750281 -1.587084 3.897631 2.705150 3.056622 1.272202 3.520922 0.293032
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_de/reg_next_ch 1.177843 1.522848 -1.731545 -1.613171 3.205523 0.021475 -0.553033 0.952357 1.223936 0.468508 -2.156780 1.916645 -0.755782 -2.569350 3.297965 1.809763 1.752754 0.152861 0.242416 -0.340230
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_ch_rf/assign_24_ch_txsz_dewe 1.658177 -1.948525 0.762572 0.236522 2.374997 0.656957 -3.192315 1.742241 2.113661 0.714697 0.246158 -3.331594 -2.058581 0.327342 -0.121934 -1.176401 -0.372534 -1.222910 3.534063 1.709669
assert_wb_dma_ch_arb 0.170366 1.456011 -1.495826 2.480127 1.285683 2.282291 -0.304983 2.879603 -0.019656 0.146015 3.894102 -1.644552 0.315590 -0.648076 0.421035 -0.667095 -0.192038 1.455483 4.593997 -2.501709
wb_dma/wire_csr 5.533222 1.076743 -0.731138 0.867904 0.579860 3.960470 0.519345 5.217112 1.049327 2.287515 -1.493185 -2.325612 3.009248 0.198348 3.790058 -0.815139 -0.744292 0.421574 0.174001 0.750950
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_wb_if/input_mast_din 0.945540 -3.172092 -0.673691 -0.327706 2.465535 0.674644 -2.189062 1.096848 2.271915 2.916228 1.336767 -0.868832 1.523910 2.593085 0.250110 -0.055757 -1.468037 -0.010476 1.688284 2.494847
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_ch_rf/reg_sw_pointer_r 1.880127 2.346149 -2.035249 -0.326077 3.063675 -2.489346 -2.416129 0.479400 -1.174145 -2.053158 -3.583853 1.031240 -1.847233 -2.873727 3.591243 1.168148 0.978588 0.746465 1.276334 -0.859353
wb_dma_ch_sel/assign_142_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_rf -0.296992 4.107630 -1.913609 -2.178046 -2.118229 0.081487 0.284352 -0.610693 -1.043527 -1.273320 -1.993114 -0.987108 2.086757 -1.071758 1.192223 0.368538 2.658985 0.693730 0.605737 -1.552859
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.861956 2.523562 1.494209 -0.266208 1.742030 1.146542 1.577009 -0.182824 1.242376 0.884825 4.567643 -0.973125 -0.410654 0.934924 0.930982 -1.040801 -1.178034 2.881817 -2.504034 -1.209955
wb_dma_de/reg_chunk_cnt 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.423174 3.726618 -1.513598 -3.441173 3.025599 4.001407 -1.238147 3.671959 0.943167 1.279643 2.138650 0.566048 4.857495 0.910155 0.170276 -2.091929 -0.045620 1.465982 0.112101 -1.153932
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.514414 4.272718 -1.223845 -1.971450 2.504142 3.947833 -2.683231 4.041073 -0.254514 1.296886 1.228371 -0.256307 4.591663 1.579933 -1.834453 -1.850909 0.465132 2.163162 1.289610 -1.863768
wb_dma/input_wb0m_data_i 0.332225 -1.325933 -1.038314 1.929050 -6.392287 -0.812596 -0.494356 -0.441634 0.677149 0.872675 -0.657412 0.439302 2.423207 -0.680880 1.915425 0.317114 -0.242118 -3.946518 6.748321 5.092821
wb_dma_de/always_15/stmt_1 1.712529 -1.034540 0.140038 -0.766430 3.024752 2.113538 -2.027876 2.096031 1.804596 0.523334 -0.480151 -2.576849 -2.112766 0.080012 0.551032 0.872060 1.648500 -0.011353 2.443117 -0.422000
wb_dma/wire_ch7_csr 1.616786 0.583771 -2.160065 -1.523390 0.298236 2.228673 -1.000589 2.454278 -0.036932 -0.282653 -2.507795 -0.943502 2.051389 -0.174809 1.148505 1.915620 3.209970 0.502888 0.366035 -1.080832
wb_dma/input_wb0_ack_i 1.710949 -4.764802 -1.823503 -1.005987 1.576201 1.629414 -0.467417 0.442125 0.271046 2.695072 -3.216884 3.005444 -0.487120 0.974848 1.847975 3.591361 1.639797 -2.628649 1.210858 2.479352
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184620 0.161428 -2.553053 3.390102 -1.647562 0.144497 -0.149996 1.651819 -1.209241 -0.661350 1.944786 -1.668304 1.241768 -0.270929 -0.658200 0.375460 0.459061 0.697319 4.818582 -2.110696
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.809396 0.863835 -0.799008 2.760237 -0.141695 1.138362 -1.073782 2.576329 0.331466 0.274398 3.584549 -1.397818 0.341545 -0.863234 1.324030 -2.108069 -1.772546 -0.584960 5.104779 0.504267
wb_dma_ch_sel/assign_125_de_start -1.821086 3.585999 -1.898276 0.260327 2.544942 -0.619361 -2.352831 1.555708 0.782840 1.054763 -0.768406 1.254885 -1.334643 -3.912683 0.905766 -0.256108 2.418017 -1.157659 1.966655 0.555027
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma_ch_sel/input_dma_busy 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_inc30r -0.744400 -0.914850 -1.611057 0.842996 0.097959 1.057012 0.791988 -0.966985 0.362020 0.506947 4.193005 0.889689 4.601679 2.111688 -1.002055 2.509722 0.287528 4.757625 -1.179952 -2.796745
wb_dma_ch_sel/always_45/case_1 -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_sel/assign_117_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.224198 -3.630045 -1.449539 -1.341701 0.176005 -2.075818 -1.960939 -1.299594 2.627535 -1.113055 -0.423964 0.911090 -1.265675 -1.718419 3.230340 3.035008 1.545221 -1.529635 2.576855 2.458356
wb_dma/wire_ch3_adr0 -0.760962 -1.604904 -0.021304 0.343048 -0.754363 0.478259 4.630271 -1.138049 0.360460 -0.301904 2.975941 1.900177 0.871363 1.154340 0.801333 2.406173 -1.334543 2.233253 -0.411658 -3.188118
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_de/always_6/if_1/if_1/cond -0.437095 0.008767 -0.827589 0.621917 4.468636 0.671137 -3.135879 2.042964 1.861282 1.473142 1.793862 -5.127439 -1.352675 0.465309 -0.231485 -1.931007 0.513355 0.776371 1.307567 0.241603
wb_dma/wire_mast1_pt_out -0.608971 -2.623425 1.158299 2.341044 0.934919 -1.290021 -0.963653 -0.448438 0.057816 -0.182638 2.550507 0.658421 -2.977001 -0.489223 -1.011209 -0.982589 -2.150513 -0.531156 0.860493 0.824941
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_ch_sel/always_48 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma_ch_sel/always_43 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_ch_sel/always_42 5.533222 1.076743 -0.731138 0.867904 0.579860 3.960470 0.519345 5.217112 1.049327 2.287515 -1.493185 -2.325612 3.009248 0.198348 3.790058 -0.815139 -0.744292 0.421574 0.174001 0.750950
wb_dma_ch_sel/always_40 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_ch_sel/always_47 -2.191625 0.582539 -1.429176 0.873090 2.444499 -1.263297 -0.608755 -1.459137 1.379923 1.376252 2.837221 0.959995 0.617473 -0.324585 0.531617 1.694074 0.700919 3.056322 -0.399458 -0.666931
wb_dma_ch_sel/always_46 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_ch_sel/always_45 -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_ch_sel/always_44 -1.383700 -0.820528 0.152469 -0.681997 -4.663629 -0.664417 3.836347 -1.406574 1.218091 -2.348936 1.891224 1.255887 0.824067 0.134483 2.174198 3.008240 0.189310 0.378495 1.721537 -0.785470
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_rf/input_ndnr 1.606533 -2.993204 -0.713501 -1.740072 2.607220 3.043175 -1.877803 2.332588 0.942120 -0.838656 -0.380056 -0.616477 0.159653 1.118829 -1.580865 2.736395 2.079304 1.293270 3.008555 -2.659744
wb_dma_de/always_4/if_1/stmt_1 1.535049 1.246939 0.737491 -0.379466 2.435352 2.399762 -1.116467 1.717167 1.725957 0.081021 0.803828 -1.552377 -3.043663 -1.327805 0.885149 0.760767 1.645418 0.257509 4.084781 -1.508442
wb_dma_wb_if/wire_wb_addr_o -1.619244 -1.629229 -1.426600 3.826590 -1.094867 -0.089455 -0.610750 0.232890 -0.697683 0.213490 3.390727 -1.726098 1.633935 1.367699 -1.959381 0.578969 -0.294965 1.913501 2.768104 -1.302629
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_sel/assign_111_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_wb_slv/assign_2_pt_sel 1.645674 -4.702602 -2.440139 1.050666 3.282924 0.296260 -2.201742 3.211342 -0.157582 0.962181 2.227679 1.225945 4.325727 0.330192 -2.001727 -3.346739 -3.254112 0.129115 0.756969 1.779188
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -1.459144 1.691475 -2.267128 -0.573407 2.113834 -2.009601 -2.335711 -0.334260 1.620602 -0.595395 -0.940210 -2.171509 -1.716284 -1.625562 2.052074 2.251003 3.155027 1.177314 2.468227 -1.020836
wb_dma_ch_sel/assign_144_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_de/input_pointer 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 1.245399 -5.620682 -2.197345 -0.401911 0.135414 -0.140658 -0.564173 1.082450 1.908217 -1.063534 -0.345047 0.383222 0.160204 -0.337250 3.237255 3.355565 0.815013 -1.390519 2.774167 1.098625
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 0.133501 -0.726976 0.477790 -0.144096 -1.269171 -2.162850 1.584293 -3.334473 2.147577 1.009569 -1.724575 2.009995 -3.146446 -1.472821 3.954991 4.168256 0.994412 -0.778086 1.921108 1.558402
wb_dma_ch_rf/input_wb_rf_adr 6.008384 1.540828 -1.624998 2.152776 -0.345083 -0.569546 -2.779253 -6.471293 1.074445 2.430861 -0.088792 -0.467554 3.921483 -2.314156 -0.440156 0.150516 -1.419755 -1.467164 3.029435 -1.060159
wb_dma_ch_sel/input_pointer0 1.412377 -2.082012 1.853227 -2.332600 1.763723 2.547054 -0.195329 -0.237443 1.344920 -0.877637 0.570420 2.267512 -1.186242 0.633699 -2.254021 3.137400 1.044529 1.660920 2.378329 -2.778314
wb_dma_ch_sel/input_pointer1 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma_ch_sel/input_pointer2 1.213905 -2.295294 1.064116 -0.391066 -1.289178 -0.399094 0.213480 -1.513516 1.436681 -0.376774 0.976720 2.751095 -0.709354 -0.514228 2.212756 1.879985 -0.836695 -0.906102 1.749563 2.040876
wb_dma_ch_sel/input_pointer3 1.977807 -2.332674 2.088173 -0.836444 0.410022 0.993578 2.741998 -1.135995 1.888299 1.071540 -1.076576 2.065849 -2.542341 0.519174 1.899183 3.569019 -0.351497 0.118991 0.616969 -0.451466
wb_dma_de/reg_chunk_0 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_sel/assign_138_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_sel/reg_am0 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma/assign_2_dma_req 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.428076 -1.110141 1.258312 -2.469712 0.483825 1.863355 0.453218 -0.347625 -0.528471 -3.262090 1.496112 4.903990 0.294082 -1.317070 -1.448480 1.537138 0.060948 1.219543 0.538205 -2.777283
wb_dma_ch_rf/wire_ch_csr -0.473923 3.367183 -3.353354 -0.019897 -0.653690 1.375581 1.814345 3.335756 -0.377325 2.013210 -2.406014 -2.073403 2.680938 -0.267380 -0.452281 -0.353707 2.404541 0.174619 1.388420 -2.259278
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.795346 -1.656295 -0.689455 1.669395 -2.432944 -1.617263 -0.630432 -2.399624 2.024844 0.159475 3.536161 1.266340 3.299441 1.222966 1.619801 3.042523 -0.776212 2.923652 1.589160 1.816077
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_sel/assign_118_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_ch_rf/input_de_adr1_we -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_wb_mast/input_mast_din 0.945540 -3.172092 -0.673691 -0.327706 2.465535 0.674644 -2.189062 1.096848 2.271915 2.916228 1.336767 -0.868832 1.523910 2.593085 0.250110 -0.055757 -1.468037 -0.010476 1.688284 2.494847
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -0.405965 -0.668175 -3.124670 -3.262485 -1.694217 -2.699715 2.088599 -1.651030 -0.473765 -1.585609 -3.036322 -0.371712 3.736524 2.445972 -1.205149 2.094248 -0.369132 1.528876 3.740314 -3.812318
wb_dma_de/always_2/if_1/stmt_1 -1.383700 -0.820528 0.152469 -0.681997 -4.663629 -0.664417 3.836347 -1.406574 1.218091 -2.348936 1.891224 1.255887 0.824067 0.134483 2.174198 3.008240 0.189310 0.378495 1.721537 -0.785470
wb_dma_de/assign_65_done/expr_1 2.044610 0.210053 0.302020 -0.800215 4.129502 1.980019 -1.785489 2.563098 1.027778 0.448226 -0.617843 0.887008 -2.019194 -1.827345 0.121229 -0.289668 0.438016 -0.541770 2.036948 -0.554546
wb_dma_ch_sel/reg_de_start_r -0.294293 3.165623 -2.508695 -0.449214 2.287432 -0.580694 -2.295928 0.915588 0.169018 -0.692900 -1.055198 0.289680 -1.201379 -3.385432 2.119942 0.910110 2.965079 0.170312 2.436768 -0.927635
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/input_dma_rest 0.599581 -2.135149 1.405813 0.171848 0.803294 0.100378 3.034015 -1.864556 2.416515 3.232722 0.500662 1.887172 -0.235823 1.151236 0.806899 2.543190 -1.294918 1.373273 -0.570467 0.391855
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.715259 -1.373155 3.093351 -1.313735 1.509049 2.287088 2.218147 -0.745487 1.603730 1.781066 -1.352247 2.065379 -2.377349 1.722767 -1.861299 3.466723 -0.038975 1.356345 1.203533 -2.404324
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_de/wire_de_csr 2.168334 -3.807675 0.972150 -1.736089 1.870188 1.236490 0.650786 -0.310798 2.480162 1.060013 -1.325923 0.612173 -1.436946 0.827360 1.550910 3.306509 0.575063 0.228575 0.375072 0.284760
wb_dma_ch_sel/reg_ndnr 1.606533 -2.993204 -0.713501 -1.740072 2.607220 3.043175 -1.877803 2.332588 0.942120 -0.838656 -0.380056 -0.616477 0.159653 1.118829 -1.580865 2.736395 2.079304 1.293270 3.008555 -2.659744
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_sel/reg_txsz 0.793521 -0.011087 0.978429 -2.999753 3.226038 1.413197 -3.824129 0.712578 1.102476 -0.796238 -0.730062 0.568829 -1.818201 -1.584386 -2.176826 -0.742015 1.779250 -0.904209 1.452300 0.376021
wb_dma_rf/always_1/case_1/stmt_10 0.301819 -0.918281 1.192957 0.019746 -1.300736 -1.323080 -2.140493 -3.343099 -0.445293 -2.401501 3.192529 -0.125019 -1.355812 0.010683 -0.233948 -0.419104 -1.196107 0.156682 3.441357 0.624565
wb_dma_ch_pri_enc/inst_u28 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u29 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma/wire_de_adr1 -0.275502 -1.319945 1.330723 -0.229820 1.363477 1.191505 -0.288492 -0.418480 0.522740 0.095742 2.255380 0.488506 0.037551 1.477896 -3.120082 0.576912 -0.483341 2.036787 0.599887 -1.812572
wb_dma_ch_arb/always_2/block_1/case_1 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma_de/always_18/stmt_1/expr_1 -2.129426 -3.750878 -0.553724 2.882553 -1.408074 0.150809 -1.933284 -2.302071 -0.122765 1.653720 1.996426 -1.545768 -1.351011 1.403345 -1.718191 2.711109 2.775968 0.128726 2.509664 1.608870
wb_dma_ch_arb/always_1/if_1 1.376925 -1.263184 -1.891191 -1.304335 0.077405 1.659317 0.663576 2.445029 -1.252996 -2.237661 -2.616019 2.740772 2.839379 0.129318 -2.032974 3.175226 1.239614 1.497800 2.281303 -4.575582
wb_dma_ch_pri_enc/inst_u20 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u21 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u22 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u23 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u24 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u25 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u26 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_pri_enc/inst_u27 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma/wire_dma_busy 0.025019 2.592125 2.938184 -2.436991 1.778597 -0.936902 3.979458 -2.925005 2.063112 0.541684 -0.141819 -1.484214 -5.144393 -1.285787 -1.085360 -1.786733 -1.149332 -0.458350 1.427299 -2.946062
wb_dma_ch_sel/reg_ack_o 0.543479 -2.996186 -0.319232 -1.662341 0.283676 -1.788715 0.384502 -1.791076 3.238216 0.642104 -2.117417 1.063623 -1.634829 -0.833775 3.352392 3.876052 0.936131 -0.969886 1.844814 1.752332
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_rf/reg_csr_r 1.007733 2.476090 1.625288 2.163622 -0.744079 1.248680 3.138710 2.635084 0.183338 1.771505 -2.152098 2.296651 -3.021491 -2.478091 2.979628 0.309147 -0.857704 -2.596385 1.206961 0.679122
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.185653 2.410204 -2.164752 2.360445 -0.798908 1.335865 2.152673 1.960997 0.549706 0.268931 3.328232 -1.497153 0.381467 -1.288353 3.528601 0.432624 0.033546 0.796060 4.277369 -2.094448
assert_wb_dma_ch_sel 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_rf/always_27/stmt_1/expr_1 1.171657 2.127889 -2.446852 -0.517740 2.348042 -0.665546 -1.290112 1.513773 0.085613 -0.367094 -3.786340 0.775225 -1.774397 -3.240058 3.040752 1.939863 2.656005 -0.580641 2.274992 -0.948730
wb_dma_ch_sel/inst_ch2 1.213905 -2.295294 1.064116 -0.391066 -1.289178 -0.399094 0.213480 -1.513516 1.436681 -0.376774 0.976720 2.751095 -0.709354 -0.514228 2.212756 1.879985 -0.836695 -0.906102 1.749563 2.040876
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_ch_sel/assign_122_valid 0.900304 1.927158 -0.752214 -0.041548 0.655344 1.585584 0.524966 1.538737 1.637328 0.185197 0.313201 -1.766050 -1.841249 -1.512913 2.826299 1.462387 1.899741 -0.007126 3.967986 -1.508075
wb_dma_rf/wire_dma_abort 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_de/assign_67_dma_done_all/expr_1 1.712529 -1.034540 0.140038 -0.766430 3.024752 2.113538 -2.027876 2.096031 1.804596 0.523334 -0.480151 -2.576849 -2.112766 0.080012 0.551032 0.872060 1.648500 -0.011353 2.443117 -0.422000
wb_dma_de/always_4/if_1/cond 1.385435 2.481011 0.548266 0.229889 3.208720 1.798454 -0.957449 2.092761 0.689035 0.338040 0.957579 1.173133 -2.443396 -2.834065 0.459818 -0.989596 0.116037 -0.265006 3.080166 -1.120799
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.331560 -0.586767 -1.315736 0.903518 3.189499 -0.034481 -2.356429 0.228397 0.980077 1.369776 3.319130 0.294639 3.114948 1.605181 -2.952521 0.310922 -0.619216 4.177093 0.332735 -1.286524
wb_dma_wb_slv/always_3/stmt_1/expr_1 1.250671 0.089681 -3.169115 -2.979537 -1.757736 -1.392511 2.156572 -1.059645 -1.995268 -1.839433 -3.151732 2.403445 3.791688 0.891267 -0.555173 1.598207 -0.323212 1.265043 2.524950 -3.586645
assert_wb_dma_ch_arb/input_advance 0.170366 1.456011 -1.495826 2.480127 1.285683 2.282291 -0.304983 2.879603 -0.019656 0.146015 3.894102 -1.644552 0.315590 -0.648076 0.421035 -0.667095 -0.192038 1.455483 4.593997 -2.501709
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.650490 -0.070626 -0.817203 1.911232 -2.205378 -0.796280 2.423252 -0.865508 0.699107 -0.055447 2.017914 0.478294 -0.571531 -0.967805 3.022907 1.705419 -0.411290 -0.072062 2.710572 -0.288695
wb_dma_ch_rf/reg_ch_tot_sz_r -1.187170 0.813888 1.148012 -3.073666 3.988825 0.707753 -3.547335 -0.220148 2.929300 0.600736 0.458280 -4.896820 -2.860216 0.476459 -2.327623 -1.374669 2.160355 0.317076 1.137661 -0.079470
wb_dma_ch_rf/wire_ch_adr0 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_ch_rf/wire_ch_adr1 -1.286411 0.659095 2.288473 -0.325630 -1.402176 -0.705026 -3.870852 -2.557427 -0.316124 -2.268612 2.276853 0.614165 -0.764473 0.539914 -4.341559 0.351076 0.320898 0.785596 4.181511 -0.369526
wb_dma/wire_ch0_adr0 0.608281 -0.684044 -1.761411 1.812737 -3.921408 0.207996 2.317465 -1.016758 1.767110 1.670561 2.610923 0.000380 2.635018 0.528483 4.946994 2.566451 -0.185958 0.184597 3.003972 1.898437
wb_dma/wire_ch0_adr1 -1.908740 -0.612267 -0.139250 3.087143 -1.228061 -1.036206 -1.227273 -1.253165 -0.705500 -0.510510 2.904624 -1.101673 -1.058236 -0.022823 -1.660443 0.339261 0.303169 0.868487 3.137562 -0.480107
wb_dma_ch_pri_enc/wire_pri24_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma/input_dma_rest_i 0.599581 -2.135149 1.405813 0.171848 0.803294 0.100378 3.034015 -1.864556 2.416515 3.232722 0.500662 1.887172 -0.235823 1.151236 0.806899 2.543190 -1.294918 1.373273 -0.570467 0.391855
wb_dma_inc30r/assign_1_out 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_ch_sel/assign_133_req_p0 0.709623 0.544417 -0.427658 0.375359 -2.051148 1.838795 -0.336291 1.846001 -1.402348 -3.272574 -0.984604 -2.740209 -1.000042 -0.639846 -1.900373 1.084624 2.722822 0.149020 4.617396 -3.886270
wb_dma_ch_rf/always_23 -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_inc30r/reg_out_r -1.698951 1.196979 0.193691 -0.931102 -0.079417 -0.297613 -3.693723 -1.034060 3.322859 -1.077587 5.013642 -0.665073 4.193613 0.580315 -1.762630 0.659849 0.655604 4.852135 0.145978 0.786863
wb_dma/wire_pointer2 1.213905 -2.295294 1.064116 -0.391066 -1.289178 -0.399094 0.213480 -1.513516 1.436681 -0.376774 0.976720 2.751095 -0.709354 -0.514228 2.212756 1.879985 -0.836695 -0.906102 1.749563 2.040876
wb_dma_ch_rf/always_20 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma/wire_pointer0 1.412377 -2.082012 1.853227 -2.332600 1.763723 2.547054 -0.195329 -0.237443 1.344920 -0.877637 0.570420 2.267512 -1.186242 0.633699 -2.254021 3.137400 1.044529 1.660920 2.378329 -2.778314
wb_dma/wire_pointer1 1.739169 -2.247435 0.859571 -0.962404 1.424497 1.554070 0.338013 0.107682 1.850190 -0.534658 0.726193 1.968566 -2.106031 -0.826174 1.307729 3.047606 0.580340 0.320308 3.100429 -1.131045
wb_dma/wire_mast0_err 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_rf/always_26 1.880127 2.346149 -2.035249 -0.326077 3.063675 -2.489346 -2.416129 0.479400 -1.174145 -2.053158 -3.583853 1.031240 -1.847233 -2.873727 3.591243 1.168148 0.978588 0.746465 1.276334 -0.859353
wb_dma_de/always_23/block_1/case_1/block_5 1.014764 3.196121 -0.058468 -4.673231 4.284040 3.960127 1.092945 2.632468 0.671958 2.243273 0.874141 1.157065 0.738228 1.884611 2.264891 -1.143019 -0.203516 0.014980 -1.953245 -0.957954
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_rf/wire_ch_am0_we 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma_ch_rf/always_25 -1.813256 1.466628 -0.596913 0.523034 2.414394 -3.005780 -1.569826 -2.298806 0.471636 -0.878747 3.204414 1.009229 0.084102 -0.283408 0.913062 0.640961 -0.789591 3.652160 -0.822933 -0.711791
wb_dma/wire_dma_rest 0.599581 -2.135149 1.405813 0.171848 0.803294 0.100378 3.034015 -1.864556 2.416515 3.232722 0.500662 1.887172 -0.235823 1.151236 0.806899 2.543190 -1.294918 1.373273 -0.570467 0.391855
wb_dma_wb_mast/input_mast_adr -1.619244 -1.629229 -1.426600 3.826590 -1.094867 -0.089455 -0.610750 0.232890 -0.697683 0.213490 3.390727 -1.726098 1.633935 1.367699 -1.959381 0.578969 -0.294965 1.913501 2.768104 -1.302629
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843068 -2.538379 0.757084 -2.435611 -0.819857 1.771380 1.588996 -1.005451 0.828432 -3.073045 1.567654 2.756899 -0.363801 -0.496063 2.109406 3.681815 1.014948 1.155012 0.927841 -2.005333
wb_dma_ch_sel/always_44/case_1 -1.383700 -0.820528 0.152469 -0.681997 -4.663629 -0.664417 3.836347 -1.406574 1.218091 -2.348936 1.891224 1.255887 0.824067 0.134483 2.174198 3.008240 0.189310 0.378495 1.721537 -0.785470
wb_dma/wire_ch0_am0 0.308163 0.371226 -0.666924 2.465834 -0.685585 1.796940 0.996799 -0.308334 1.061724 3.321936 4.447001 -1.307006 1.798935 1.285939 2.180226 -0.110820 -0.760873 1.073469 1.153926 1.032947
wb_dma/wire_ch0_am1 -2.191625 0.582539 -1.429176 0.873090 2.444499 -1.263297 -0.608755 -1.459137 1.379923 1.376252 2.837221 0.959995 0.617473 -0.324585 0.531617 1.694074 0.700919 3.056322 -0.399458 -0.666931
wb_dma_ch_rf/always_19/if_1 0.042700 1.308488 1.656119 0.646763 2.033220 0.238685 -1.190558 -0.493997 1.544411 0.994517 2.526770 -2.617555 -2.631873 -0.253603 0.507049 -1.652232 -0.274706 0.588124 0.224024 0.871036
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.030378 1.161483 -0.438216 0.178791 -3.708979 0.721581 4.181903 -1.307428 0.931884 -0.060028 2.916672 -0.233167 1.437858 0.626129 4.453421 2.098408 -0.045517 1.108850 0.401732 -0.770456
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 4.115146 4.826120 1.809373 1.084062 -2.100874 6.338780 -0.218976 0.260108 -3.496298 4.481477 -0.857587 1.335196 -1.359970 2.232928 0.569631 1.288858 2.864927 -0.667127 2.322824 0.773157
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.608005 -4.661445 -0.679421 1.397937 -0.999732 0.906917 -0.331768 -2.368122 0.843601 2.632434 2.205219 0.054855 -0.369658 1.698620 -0.511026 3.036662 2.133427 -0.266135 1.228404 2.263901
wb_dma_de/always_3/if_1 -2.663521 -0.371207 -1.220173 2.050683 1.819470 -1.381029 -2.873023 -0.905425 -0.061969 0.603644 2.770100 0.203782 1.707919 0.863669 -4.070840 0.655964 0.299070 3.433073 1.581958 -1.403429
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/assign_16_ch_adr1_we -1.952987 -0.754163 1.100852 1.248100 -0.207571 -0.465664 -1.951182 -1.789254 -0.666342 -0.851037 1.765458 -0.143836 -1.594092 0.474740 -4.559010 0.915406 1.066050 1.374501 2.971694 -1.665044
wb_dma_wb_if/wire_wbm_data_o -0.756129 -1.925671 -0.123762 1.947259 -1.205670 -0.654195 1.611459 -0.941132 0.051723 0.688253 5.788917 -0.572865 1.754340 1.539138 -1.349748 -2.453841 -2.898760 1.868881 1.577247 0.486889
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/always_2/stmt_1/expr_1 0.726362 0.344067 -1.068089 1.288504 2.276830 2.808799 -0.548916 2.776064 0.365618 -0.324215 2.645278 -1.064420 -0.680387 -0.673031 -0.362323 0.877500 0.892158 1.705955 4.914539 -3.548339
wb_dma_ch_sel/always_48/case_1/stmt_1 0.852556 -1.941782 -1.893150 -1.500217 0.254649 0.964332 0.637327 2.081419 0.297635 -1.836876 -2.709594 -0.367119 2.524590 1.907869 -1.724370 4.312512 1.616184 2.618500 2.827366 -5.067439
wb_dma_ch_sel/always_48/case_1/stmt_2 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
assert_wb_dma_ch_arb/input_grant0 0.170366 1.456011 -1.495826 2.480127 1.285683 2.282291 -0.304983 2.879603 -0.019656 0.146015 3.894102 -1.644552 0.315590 -0.648076 0.421035 -0.667095 -0.192038 1.455483 4.593997 -2.501709
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_pri_enc/wire_pri18_out 1.750122 -0.822951 1.312471 -0.641790 2.541147 1.138828 0.152268 0.412654 0.964140 -0.144450 0.810168 4.137105 -2.005396 -2.116524 0.616113 0.802634 -0.961382 -0.287099 1.560200 -0.421031
wb_dma_ch_sel/assign_156_req_p0 -0.020877 1.865879 -1.502480 1.217412 -0.597529 0.699486 -0.377636 1.436182 0.184235 -0.564376 -0.167873 -1.845214 -1.634175 -1.739152 1.436304 1.395027 2.407076 -0.343053 5.121781 -1.727478
wb_dma_ch_rf/reg_ch_err 1.286904 0.548236 -1.402372 0.056282 0.487565 1.417255 1.032874 1.790459 -0.029199 -0.729529 -0.059017 3.357028 0.065855 -2.467894 1.649891 1.914254 0.539773 -0.199811 3.674290 -2.056881
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.078994 -1.431118 0.906523 -0.072259 2.823996 2.131562 0.100398 0.686271 1.477608 -0.270284 2.344167 0.583414 -2.349997 -0.523366 -0.127020 1.826271 0.329305 1.510909 2.937590 -2.509993
wb_dma_wb_slv/input_wb_addr_i 0.924585 1.984721 -1.949562 1.443036 -4.159548 -3.832591 -0.048337 1.929006 -0.380345 -1.128229 0.457058 3.873374 2.886877 -2.739790 3.562030 -3.234678 -5.146813 -3.162513 3.075470 3.091704
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.650616 -0.094579 1.185752 0.829457 2.165260 0.296954 -0.132031 -0.070354 0.175034 0.586653 2.682448 3.152245 -0.639613 -1.303168 -0.251093 -1.500848 -2.436396 0.278616 -0.087922 0.545843
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.712529 -1.034540 0.140038 -0.766430 3.024752 2.113538 -2.027876 2.096031 1.804596 0.523334 -0.480151 -2.576849 -2.112766 0.080012 0.551032 0.872060 1.648500 -0.011353 2.443117 -0.422000
