Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Mar 26 23:36:32 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_uart_tx_timing_summary_routed.rpt -pb simple_uart_tx_timing_summary_routed.pb -rpx simple_uart_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_uart_tx
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.268        0.000                      0                   22        0.149        0.000                      0                   22        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.268        0.000                      0                   22        0.149        0.000                      0                   22        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 nolabel_line33/r_Clock_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/o_TX_Active_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.587ns (22.967%)  route 1.969ns (77.033%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.292     4.223    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393     4.616 r  nolabel_line33/r_Clock_Count_reg[5]/Q
                         net (fo=4, routed)           0.605     5.221    nolabel_line33/r_Clock_Count_reg_n_0_[5]
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.097     5.318 r  nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3/O
                         net (fo=11, routed)          1.004     6.322    nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3_n_0
    SLICE_X2Y113         LUT5 (Prop_lut5_I1_O)        0.097     6.419 r  nolabel_line33/o_TX_Active_i_1/O
                         net (fo=1, routed)           0.360     6.779    nolabel_line33/o_TX_Active0_out
    SLICE_X2Y113         FDRE                                         r  nolabel_line33/o_TX_Active_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.195    13.973    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  nolabel_line33/o_TX_Active_reg/C
                         clock pessimism              0.228    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X2Y113         FDRE (Setup_fdre_C_CE)      -0.119    14.047    nolabel_line33/o_TX_Active_reg
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  7.268    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 nolabel_line33/r_Clock_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Clock_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.587ns (28.499%)  route 1.473ns (71.501%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.292     4.223    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393     4.616 r  nolabel_line33/r_Clock_Count_reg[5]/Q
                         net (fo=4, routed)           0.605     5.221    nolabel_line33/r_Clock_Count_reg_n_0_[5]
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.097     5.318 r  nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3/O
                         net (fo=11, routed)          0.641     5.959    nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.097     6.056 r  nolabel_line33/r_Clock_Count[7]_i_1/O
                         net (fo=5, routed)           0.226     6.283    nolabel_line33/r_Clock_Count[7]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.193    13.971    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[3]/C
                         clock pessimism              0.252    14.223    
                         clock uncertainty           -0.035    14.188    
    SLICE_X2Y115         FDRE (Setup_fdre_C_R)       -0.373    13.815    nolabel_line33/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 nolabel_line33/r_Clock_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Clock_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.587ns (28.499%)  route 1.473ns (71.501%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.292     4.223    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393     4.616 r  nolabel_line33/r_Clock_Count_reg[5]/Q
                         net (fo=4, routed)           0.605     5.221    nolabel_line33/r_Clock_Count_reg_n_0_[5]
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.097     5.318 r  nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3/O
                         net (fo=11, routed)          0.641     5.959    nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.097     6.056 r  nolabel_line33/r_Clock_Count[7]_i_1/O
                         net (fo=5, routed)           0.226     6.283    nolabel_line33/r_Clock_Count[7]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.193    13.971    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[4]/C
                         clock pessimism              0.252    14.223    
                         clock uncertainty           -0.035    14.188    
    SLICE_X2Y115         FDRE (Setup_fdre_C_R)       -0.373    13.815    nolabel_line33/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 nolabel_line33/r_Clock_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Clock_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.587ns (28.499%)  route 1.473ns (71.501%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.292     4.223    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393     4.616 r  nolabel_line33/r_Clock_Count_reg[5]/Q
                         net (fo=4, routed)           0.605     5.221    nolabel_line33/r_Clock_Count_reg_n_0_[5]
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.097     5.318 r  nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3/O
                         net (fo=11, routed)          0.641     5.959    nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.097     6.056 r  nolabel_line33/r_Clock_Count[7]_i_1/O
                         net (fo=5, routed)           0.226     6.283    nolabel_line33/r_Clock_Count[7]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.193    13.971    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/C
                         clock pessimism              0.252    14.223    
                         clock uncertainty           -0.035    14.188    
    SLICE_X2Y115         FDRE (Setup_fdre_C_R)       -0.373    13.815    nolabel_line33/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 nolabel_line33/r_Clock_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Clock_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.587ns (28.499%)  route 1.473ns (71.501%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.292     4.223    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393     4.616 r  nolabel_line33/r_Clock_Count_reg[5]/Q
                         net (fo=4, routed)           0.605     5.221    nolabel_line33/r_Clock_Count_reg_n_0_[5]
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.097     5.318 r  nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3/O
                         net (fo=11, routed)          0.641     5.959    nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.097     6.056 r  nolabel_line33/r_Clock_Count[7]_i_1/O
                         net (fo=5, routed)           0.226     6.283    nolabel_line33/r_Clock_Count[7]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.193    13.971    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[6]/C
                         clock pessimism              0.252    14.223    
                         clock uncertainty           -0.035    14.188    
    SLICE_X2Y115         FDRE (Setup_fdre_C_R)       -0.373    13.815    nolabel_line33/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 nolabel_line33/r_Clock_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Clock_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.587ns (28.499%)  route 1.473ns (71.501%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.292     4.223    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393     4.616 r  nolabel_line33/r_Clock_Count_reg[5]/Q
                         net (fo=4, routed)           0.605     5.221    nolabel_line33/r_Clock_Count_reg_n_0_[5]
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.097     5.318 r  nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3/O
                         net (fo=11, routed)          0.641     5.959    nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.097     6.056 r  nolabel_line33/r_Clock_Count[7]_i_1/O
                         net (fo=5, routed)           0.226     6.283    nolabel_line33/r_Clock_Count[7]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.193    13.971    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[7]/C
                         clock pessimism              0.252    14.223    
                         clock uncertainty           -0.035    14.188    
    SLICE_X2Y115         FDRE (Setup_fdre_C_R)       -0.373    13.815    nolabel_line33/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 nolabel_line33/r_Clock_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.587ns (28.323%)  route 1.486ns (71.677%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.292     4.223    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393     4.616 r  nolabel_line33/r_Clock_Count_reg[5]/Q
                         net (fo=4, routed)           0.605     5.221    nolabel_line33/r_Clock_Count_reg_n_0_[5]
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.097     5.318 r  nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3/O
                         net (fo=11, routed)          0.880     6.198    nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3_n_0
    SLICE_X3Y113         LUT5 (Prop_lut5_I1_O)        0.097     6.295 r  nolabel_line33/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     6.295    nolabel_line33/r_Bit_Index[0]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.195    13.973    nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[0]/C
                         clock pessimism              0.228    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X3Y113         FDRE (Setup_fdre_C_D)        0.030    14.196    nolabel_line33/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 nolabel_line33/r_Clock_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.587ns (28.337%)  route 1.485ns (71.663%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.292     4.223    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393     4.616 r  nolabel_line33/r_Clock_Count_reg[5]/Q
                         net (fo=4, routed)           0.605     5.221    nolabel_line33/r_Clock_Count_reg_n_0_[5]
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.097     5.318 r  nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3/O
                         net (fo=11, routed)          0.879     6.197    nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I2_O)        0.097     6.294 r  nolabel_line33/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     6.294    nolabel_line33/r_Bit_Index[1]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.195    13.973    nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[1]/C
                         clock pessimism              0.228    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X3Y113         FDRE (Setup_fdre_C_D)        0.032    14.198    nolabel_line33/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.974ns  (required time - arrival time)
  Source:                 nolabel_line33/r_Clock_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/o_TX_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.587ns (28.799%)  route 1.451ns (71.201%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.292     4.223    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393     4.616 r  nolabel_line33/r_Clock_Count_reg[5]/Q
                         net (fo=4, routed)           0.605     5.221    nolabel_line33/r_Clock_Count_reg_n_0_[5]
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.097     5.318 r  nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3/O
                         net (fo=11, routed)          0.846     6.164    nolabel_line33/FSM_sequential_r_SM_Main[1]_i_3_n_0
    SLICE_X2Y112         LUT3 (Prop_lut3_I0_O)        0.097     6.261 r  nolabel_line33/o_TX_Done_i_1/O
                         net (fo=1, routed)           0.000     6.261    nolabel_line33/o_TX_Done_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/o_TX_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.196    13.974    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/o_TX_Done_reg/C
                         clock pessimism              0.228    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.069    14.236    nolabel_line33/o_TX_Done_reg
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  7.974    

Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 nolabel_line33/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.535ns (28.415%)  route 1.348ns (71.585%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.295     4.226    nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.341     4.567 r  nolabel_line33/r_Bit_Index_reg[1]/Q
                         net (fo=2, routed)           0.619     5.186    nolabel_line33/r_Bit_Index_reg_n_0_[1]
    SLICE_X3Y113         LUT2 (Prop_lut2_I0_O)        0.097     5.283 r  nolabel_line33/FSM_sequential_r_SM_Main[0]_i_2/O
                         net (fo=2, routed)           0.729     6.012    nolabel_line33/FSM_sequential_r_SM_Main[0]_i_2_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I0_O)        0.097     6.109 r  nolabel_line33/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     6.109    nolabel_line33/r_SM_Main__0[0]
    SLICE_X2Y114         FDCE                                         r  nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.194    13.972    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism              0.228    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X2Y114         FDCE (Setup_fdce_C_D)        0.069    14.234    nolabel_line33/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         14.234    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  8.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 nolabel_line33/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.954%)  route 0.096ns (34.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.594     1.513    nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  nolabel_line33/r_Bit_Index_reg[2]/Q
                         net (fo=2, routed)           0.096     1.750    nolabel_line33/r_Bit_Index_reg_n_0_[2]
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  nolabel_line33/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    nolabel_line33/r_SM_Main__0[0]
    SLICE_X2Y114         FDCE                                         r  nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.866     2.031    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X2Y114         FDCE (Hold_fdce_C_D)         0.120     1.646    nolabel_line33/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nolabel_line33/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Clock_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.246ns (74.307%)  route 0.085ns (25.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.594     1.513    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.148     1.661 r  nolabel_line33/r_Clock_Count_reg[4]/Q
                         net (fo=5, routed)           0.085     1.746    nolabel_line33/r_Clock_Count_reg_n_0_[4]
    SLICE_X2Y115         LUT6 (Prop_lut6_I3_O)        0.098     1.844 r  nolabel_line33/r_Clock_Count[7]_i_2/O
                         net (fo=1, routed)           0.000     1.844    nolabel_line33/r_Clock_Count[7]_i_2_n_0
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.865     2.030    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[7]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.121     1.634    nolabel_line33/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 nolabel_line33/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.041%)  route 0.119ns (38.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.594     1.513    nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  nolabel_line33/r_Bit_Index_reg[0]/Q
                         net (fo=3, routed)           0.119     1.773    nolabel_line33/r_Bit_Index_reg_n_0_[0]
    SLICE_X3Y113         LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  nolabel_line33/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    nolabel_line33/r_Bit_Index[1]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.866     2.031    nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.092     1.605    nolabel_line33/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.869%)  route 0.123ns (37.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.594     1.513    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=12, routed)          0.123     1.801    nolabel_line33/r_SM_Main[0]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  nolabel_line33/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    nolabel_line33/r_Bit_Index[2]_i_1_n_0
    SLICE_X3Y114         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.866     2.031    nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.091     1.617    nolabel_line33/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 nolabel_line33/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.247ns (68.723%)  route 0.112ns (31.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.595     1.514    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.148     1.662 r  nolabel_line33/r_Clock_Count_reg[1]/Q
                         net (fo=6, routed)           0.112     1.775    nolabel_line33/r_Clock_Count_reg_n_0_[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.099     1.874 r  nolabel_line33/r_Clock_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    nolabel_line33/r_Clock_Count[2]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.867     2.032    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[2]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121     1.635    nolabel_line33/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 nolabel_line33/r_Clock_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Clock_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.867%)  route 0.159ns (43.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.594     1.513    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  nolabel_line33/r_Clock_Count_reg[6]/Q
                         net (fo=3, routed)           0.159     1.836    nolabel_line33/r_Clock_Count_reg_n_0_[6]
    SLICE_X2Y115         LUT5 (Prop_lut5_I0_O)        0.045     1.881 r  nolabel_line33/r_Clock_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.881    nolabel_line33/r_Clock_Count[6]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.865     2.030    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[6]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.121     1.634    nolabel_line33/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line33/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.594     1.513    nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  nolabel_line33/r_Bit_Index_reg[0]/Q
                         net (fo=3, routed)           0.166     1.821    nolabel_line33/r_Bit_Index_reg_n_0_[0]
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.045     1.866 r  nolabel_line33/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    nolabel_line33/r_Bit_Index[0]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.866     2.031    nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.091     1.604    nolabel_line33/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 nolabel_line33/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.207ns (51.565%)  route 0.194ns (48.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.594     1.513    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  nolabel_line33/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.194     1.872    nolabel_line33/r_Clock_Count_reg_n_0_[3]
    SLICE_X2Y115         LUT5 (Prop_lut5_I1_O)        0.043     1.915 r  nolabel_line33/r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.915    nolabel_line33/r_Clock_Count[4]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.865     2.030    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.131     1.644    nolabel_line33/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 nolabel_line33/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/r_Clock_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.806%)  route 0.194ns (48.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.594     1.513    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  nolabel_line33/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.194     1.872    nolabel_line33/r_Clock_Count_reg_n_0_[3]
    SLICE_X2Y115         LUT4 (Prop_lut4_I0_O)        0.045     1.917 r  nolabel_line33/r_Clock_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.917    nolabel_line33/r_Clock_Count[3]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.865     2.030    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.120     1.633    nolabel_line33/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/FSM_sequential_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.552%)  route 0.204ns (49.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.594     1.513    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=12, routed)          0.204     1.882    nolabel_line33/r_SM_Main[0]
    SLICE_X2Y114         LUT3 (Prop_lut3_I2_O)        0.045     1.927 r  nolabel_line33/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.927    nolabel_line33/r_SM_Main__0[1]
    SLICE_X2Y114         FDCE                                         r  nolabel_line33/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.866     2.031    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  nolabel_line33/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y114         FDCE (Hold_fdce_C_D)         0.121     1.634    nolabel_line33/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y114    nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y114    nolabel_line33/FSM_sequential_r_SM_Main_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113    nolabel_line33/o_TX_Active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    nolabel_line33/o_TX_Done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    nolabel_line33/o_TX_Serial_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113    nolabel_line33/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113    nolabel_line33/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y114    nolabel_line33/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    nolabel_line33/r_Clock_Count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    nolabel_line33/FSM_sequential_r_SM_Main_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    nolabel_line33/FSM_sequential_r_SM_Main_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    nolabel_line33/o_TX_Active_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    nolabel_line33/o_TX_Active_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    nolabel_line33/o_TX_Done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    nolabel_line33/o_TX_Done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    nolabel_line33/o_TX_Serial_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    nolabel_line33/o_TX_Serial_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    nolabel_line33/FSM_sequential_r_SM_Main_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    nolabel_line33/FSM_sequential_r_SM_Main_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    nolabel_line33/o_TX_Active_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    nolabel_line33/o_TX_Active_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    nolabel_line33/o_TX_Done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    nolabel_line33/o_TX_Done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    nolabel_line33/o_TX_Serial_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    nolabel_line33/o_TX_Serial_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.009ns  (logic 3.621ns (72.277%)  route 1.389ns (27.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.296     4.227    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.361     4.588 r  nolabel_line33/o_TX_Serial_reg/Q
                         net (fo=1, routed)           1.389     5.977    serial_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.260     9.236 r  serial_OBUF_inst/O
                         net (fo=0)                   0.000     9.236    serial
    K15                                                               r  serial (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/o_TX_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.890ns  (logic 3.568ns (72.969%)  route 1.322ns (27.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.296     4.227    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/o_TX_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.393     4.620 r  nolabel_line33/o_TX_Done_reg/Q
                         net (fo=1, routed)           1.322     5.942    done_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.175     9.117 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     9.117    done
    J13                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            active
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.731ns  (logic 3.536ns (74.737%)  route 1.195ns (25.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.295     4.226    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  nolabel_line33/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.393     4.619 r  nolabel_line33/o_TX_Active_reg/Q
                         net (fo=1, routed)           1.195     5.814    active_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.143     8.957 r  active_OBUF_inst/O
                         net (fo=0)                   0.000     8.957    active
    H17                                                               r  active (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            active
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.385ns (81.562%)  route 0.313ns (18.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.594     1.513    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  nolabel_line33/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  nolabel_line33/o_TX_Active_reg/Q
                         net (fo=1, routed)           0.313     1.991    active_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.212 r  active_OBUF_inst/O
                         net (fo=0)                   0.000     3.212    active
    H17                                                               r  active (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/o_TX_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.417ns (78.781%)  route 0.382ns (21.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.595     1.514    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/o_TX_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  nolabel_line33/o_TX_Done_reg/Q
                         net (fo=1, routed)           0.382     2.060    done_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.313 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.313    done
    J13                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.437ns (77.229%)  route 0.424ns (22.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.595     1.514    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.148     1.662 r  nolabel_line33/o_TX_Serial_reg/Q
                         net (fo=1, routed)           0.424     2.086    serial_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.289     3.375 r  serial_OBUF_inst/O
                         net (fo=0)                   0.000     3.375    serial
    K15                                                               r  serial (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx
                            (input port)
  Destination:            nolabel_line33/o_TX_Active_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.435ns (28.581%)  route 3.585ns (71.419%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  tx (IN)
                         net (fo=0)                   0.000     0.000    tx
    C4                   IBUF (Prop_ibuf_I_O)         1.338     1.338 r  tx_IBUF_inst/O
                         net (fo=3, routed)           3.226     4.563    nolabel_line33/tx_IBUF
    SLICE_X2Y113         LUT5 (Prop_lut5_I4_O)        0.097     4.660 r  nolabel_line33/o_TX_Active_i_1/O
                         net (fo=1, routed)           0.360     5.020    nolabel_line33/o_TX_Active0_out
    SLICE_X2Y113         FDRE                                         r  nolabel_line33/o_TX_Active_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.195     3.973    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  nolabel_line33/o_TX_Active_reg/C

Slack:                    inf
  Source:                 tx
                            (input port)
  Destination:            nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.933ns  (logic 1.435ns (29.088%)  route 3.498ns (70.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  tx (IN)
                         net (fo=0)                   0.000     0.000    tx
    C4                   IBUF (Prop_ibuf_I_O)         1.338     1.338 r  tx_IBUF_inst/O
                         net (fo=3, routed)           3.498     4.836    nolabel_line33/tx_IBUF
    SLICE_X2Y114         LUT6 (Prop_lut6_I5_O)        0.097     4.933 r  nolabel_line33/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     4.933    nolabel_line33/r_SM_Main__0[0]
    SLICE_X2Y114         FDCE                                         r  nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.194     3.972    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 tx
                            (input port)
  Destination:            nolabel_line33/o_TX_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 1.435ns (32.211%)  route 3.020ns (67.789%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  tx (IN)
                         net (fo=0)                   0.000     0.000    tx
    C4                   IBUF (Prop_ibuf_I_O)         1.338     1.338 r  tx_IBUF_inst/O
                         net (fo=3, routed)           3.020     4.357    nolabel_line33/tx_IBUF
    SLICE_X2Y113         LUT2 (Prop_lut2_I0_O)        0.097     4.454 r  nolabel_line33/o_TX_Active_i_2/O
                         net (fo=1, routed)           0.000     4.454    nolabel_line33/o_TX_Active_i_2_n_0
    SLICE_X2Y113         FDRE                                         r  nolabel_line33/o_TX_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.195     3.973    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  nolabel_line33/o_TX_Active_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.290ns  (logic 1.424ns (43.269%)  route 1.867ns (56.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  rst_IBUF_inst/O
                         net (fo=16, routed)          1.518     2.844    nolabel_line33/rst_IBUF
    SLICE_X2Y113         LUT1 (Prop_lut1_I0_O)        0.098     2.942 f  nolabel_line33/FSM_sequential_r_SM_Main[1]_i_2/O
                         net (fo=2, routed)           0.348     3.290    nolabel_line33/FSM_sequential_r_SM_Main[1]_i_2_n_0
    SLICE_X2Y114         FDCE                                         f  nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.194     3.972    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  nolabel_line33/FSM_sequential_r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/FSM_sequential_r_SM_Main_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.290ns  (logic 1.424ns (43.269%)  route 1.867ns (56.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  rst_IBUF_inst/O
                         net (fo=16, routed)          1.518     2.844    nolabel_line33/rst_IBUF
    SLICE_X2Y113         LUT1 (Prop_lut1_I0_O)        0.098     2.942 f  nolabel_line33/FSM_sequential_r_SM_Main[1]_i_2/O
                         net (fo=2, routed)           0.348     3.290    nolabel_line33/FSM_sequential_r_SM_Main[1]_i_2_n_0
    SLICE_X2Y114         FDCE                                         f  nolabel_line33/FSM_sequential_r_SM_Main_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.194     3.972    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  nolabel_line33/FSM_sequential_r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.867ns  (logic 1.423ns (49.629%)  route 1.444ns (50.371%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  rst_IBUF_inst/O
                         net (fo=16, routed)          1.444     2.770    nolabel_line33/rst_IBUF
    SLICE_X3Y114         LUT6 (Prop_lut6_I3_O)        0.097     2.867 r  nolabel_line33/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     2.867    nolabel_line33/r_Bit_Index[2]_i_1_n_0
    SLICE_X3Y114         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.194     3.972    nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.752ns  (logic 1.423ns (51.696%)  route 1.329ns (48.304%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  rst_IBUF_inst/O
                         net (fo=16, routed)          1.329     2.655    nolabel_line33/rst_IBUF
    SLICE_X3Y113         LUT5 (Prop_lut5_I2_O)        0.097     2.752 r  nolabel_line33/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     2.752    nolabel_line33/r_Bit_Index[0]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.195     3.973    nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/r_Clock_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.710ns  (logic 1.423ns (52.500%)  route 1.287ns (47.500%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  rst_IBUF_inst/O
                         net (fo=16, routed)          1.061     2.387    nolabel_line33/rst_IBUF
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.097     2.484 r  nolabel_line33/r_Clock_Count[7]_i_1/O
                         net (fo=5, routed)           0.226     2.710    nolabel_line33/r_Clock_Count[7]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.193     3.971    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/r_Clock_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.710ns  (logic 1.423ns (52.500%)  route 1.287ns (47.500%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  rst_IBUF_inst/O
                         net (fo=16, routed)          1.061     2.387    nolabel_line33/rst_IBUF
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.097     2.484 r  nolabel_line33/r_Clock_Count[7]_i_1/O
                         net (fo=5, routed)           0.226     2.710    nolabel_line33/r_Clock_Count[7]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.193     3.971    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/r_Clock_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.710ns  (logic 1.423ns (52.500%)  route 1.287ns (47.500%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  rst_IBUF_inst/O
                         net (fo=16, routed)          1.061     2.387    nolabel_line33/rst_IBUF
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.097     2.484 r  nolabel_line33/r_Clock_Count[7]_i_1/O
                         net (fo=5, routed)           0.226     2.710    nolabel_line33/r_Clock_Count[7]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.193     3.971    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/o_TX_Done_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.245ns (30.469%)  route 0.560ns (69.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=16, routed)          0.560     0.806    nolabel_line33/rst_IBUF
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/o_TX_Done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.867     2.032    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/o_TX_Done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/o_TX_Serial_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.245ns (30.469%)  route 0.560ns (69.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=16, routed)          0.560     0.806    nolabel_line33/rst_IBUF
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/o_TX_Serial_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.867     2.032    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/o_TX_Serial_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/r_Clock_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.245ns (30.469%)  route 0.560ns (69.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=16, routed)          0.560     0.806    nolabel_line33/rst_IBUF
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.867     2.032    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/r_Clock_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.245ns (30.469%)  route 0.560ns (69.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=16, routed)          0.560     0.806    nolabel_line33/rst_IBUF
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.867     2.032    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/r_Clock_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.245ns (30.469%)  route 0.560ns (69.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=16, routed)          0.560     0.806    nolabel_line33/rst_IBUF
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.867     2.032    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.290ns (32.827%)  route 0.594ns (67.173%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=16, routed)          0.594     0.840    nolabel_line33/rst_IBUF
    SLICE_X3Y113         LUT6 (Prop_lut6_I3_O)        0.045     0.885 r  nolabel_line33/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.885    nolabel_line33/r_Bit_Index[1]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.866     2.031    nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  nolabel_line33/r_Bit_Index_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.245ns (25.789%)  route 0.706ns (74.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=16, routed)          0.706     0.952    nolabel_line33/rst_IBUF
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.865     2.030    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/r_Clock_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.245ns (25.789%)  route 0.706ns (74.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=16, routed)          0.706     0.952    nolabel_line33/rst_IBUF
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.865     2.030    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/r_Clock_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.245ns (25.789%)  route 0.706ns (74.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=16, routed)          0.706     0.952    nolabel_line33/rst_IBUF
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.865     2.030    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line33/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.245ns (25.789%)  route 0.706ns (74.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=16, routed)          0.706     0.952    nolabel_line33/rst_IBUF
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.865     2.030    nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  nolabel_line33/r_Clock_Count_reg[6]/C





