	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 09003382"
	.compiler_invocation	"ctc --dep-file=0_Src\\4_McHal\\Tricore\\Geth\\Std\\.IfxGeth.o.d --fp-model=c,l,f,z,n,r,S,T -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --iso=99 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\UART -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include\\libc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Icu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmBc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TPwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSpansion -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSt -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Dram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Sram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Adc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Crc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\IncrEnc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\In -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Trig -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Driver -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiMaster -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiSlave -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Emmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Sd -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -g2 --make-target=0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.o -t4 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o 0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.src ..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c"
	.compiler_name		"ctc"
	;source	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c'

	
$TC162
	.sdecl	'.zrodata.IfxGeth..1.cnt',data,rom
	.sect	'.zrodata.IfxGeth..1.cnt'
	.align	2
.1.cnt:	.type	object
	.size	.1.cnt,4
	.word	-268204672
	.sdecl	'.zrodata.IfxGeth..2.cnt',data,rom
	.sect	'.zrodata.IfxGeth..2.cnt'
	.align	2
.2.cnt:	.type	object
	.size	.2.cnt,4
	.word	65539
	.sdecl	'.zrodata.IfxGeth..3.cnt',data,rom
	.sect	'.zrodata.IfxGeth..3.cnt'
	.align	2
.3.cnt:	.type	object
	.size	.3.cnt,4
	.word	16777984
	.sdecl	'.zrodata.IfxGeth..4.cnt',data,rom
	.sect	'.zrodata.IfxGeth..4.cnt'
	.align	2
.4.cnt:	.type	object
	.size	.4.cnt,4
	.word	-65540
	.sdecl	'.zrodata.IfxGeth..5.cnt',data,rom
	.sect	'.zrodata.IfxGeth..5.cnt'
	.align	2
.5.cnt:	.type	object
	.size	.5.cnt,4
	.word	-268316156
	
	.sdecl	'.text.IfxGeth.IfxGeth_disableModule',code,cluster('IfxGeth_disableModule')
	.sect	'.text.IfxGeth.IfxGeth_disableModule'
	.align	2
	
	.global	IfxGeth_disableModule

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	     1  /**
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	     2   * \file IfxGeth.c
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	     3   * \brief GETH  basic functionality
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	     4   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	     5   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	     6   * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	     7   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	     8   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	     9   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    10   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    11   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    12   * Infineon Technologies AG (Infineon) is supplying this file for use
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    13   * exclusively with Infineon's microcontroller products. This file can be freely
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    14   * distributed within development tools that are supporting such microcontroller
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    15   * products.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    16   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    17   * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    18   * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    19   * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    20   * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    21   * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    22   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    23   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    24   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    25  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    26  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    27  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    28  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    29  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    30  #include "IfxGeth.h"
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    31  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    32  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    33  /*-------------------------Function Implementations---------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    34  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    35  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    36  void IfxGeth_disableModule(Ifx_GETH *gethSFR)
; Function IfxGeth_disableModule
.L134:
IfxGeth_disableModule:	.type	func
	mov.aa	a15,a4
.L496:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    37  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    38      uint16 psw = IfxScuWdt_getCpuWatchdogPassword();
	call	IfxScuWdt_getCpuWatchdogPassword
.L495:
	mov	d8,d2
.L498:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    39      IfxScuWdt_clearCpuEndinit(psw); /* clears the endinit protection*/
	mov	d4,d8
	call	IfxScuWdt_clearCpuEndinit
.L497:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    40      gethSFR->CLC.B.DISR = 1;        /* set the enable request */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    41      IfxScuWdt_setCpuEndinit(psw);   /* sets the endinit protection back on*/
	mov	d4,d8
	ld.bu	d15,[a15]8192
.L499:
	or	d15,#1
	st.b	[a15]8192,d15
.L609:
	j	IfxScuWdt_setCpuEndinit
.L385:
	
__IfxGeth_disableModule_function_end:
	.size	IfxGeth_disableModule,__IfxGeth_disableModule_function_end-IfxGeth_disableModule
.L225:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_enableModule',code,cluster('IfxGeth_enableModule')
	.sect	'.text.IfxGeth.IfxGeth_enableModule'
	.align	2
	
	.global	IfxGeth_enableModule

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    42  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    43  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    44  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    45  void IfxGeth_enableModule(Ifx_GETH *gethSFR)
; Function IfxGeth_enableModule
.L136:
IfxGeth_enableModule:	.type	func
	mov.aa	a15,a4
.L501:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    46  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    47      uint16 psw = IfxScuWdt_getCpuWatchdogPassword();
	call	IfxScuWdt_getCpuWatchdogPassword
.L500:
	mov	d8,d2

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     2   * \file IfxGeth.h
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     3   * \brief GETH  basic functionality
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     4   * \ingroup IfxLld_Geth
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     5   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     7   * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     8   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     9   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    11   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    12   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    13   * Infineon Technologies AG (Infineon) is supplying this file for use
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    14   * exclusively with Infineon's microcontroller products. This file can be freely
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    15   * distributed within development tools that are supporting such microcontroller
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    16   * products.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    17   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    18   * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    19   * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    20   * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    21   * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    22   * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    23   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    24   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    25   * Standard layer
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    26   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    27   * \defgroup IfxLld_Geth_Std_Enumerations Enumerations
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    28   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    29   * \defgroup IfxLld_Geth_Std_MAC_Functions MAC Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    30   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    31   * \defgroup IfxLld_Geth_Std_Module_Functions Module Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    32   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    33   * \defgroup IfxLld_Geth_Std_MTL_Functions MTL Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    34   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    35   * \defgroup IfxLld_Geth_Std_DMA_Functions DMA Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    36   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    37   * \defgroup IfxLld_Geth_Std_DataStructures DataStructures
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    38   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    39   * \defgroup IfxLld_Geth_Std_Unions Unions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    40   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    41   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    42  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    43  #ifndef IFXGET_H
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    44  #define IFXGET_H 1
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    45  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    46  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    47  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    48  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    49  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    50  #include "_Impl/IfxGeth_cfg.h"
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    51  #include "IfxGeth_reg.h"
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    52  #include "Scu/Std/IfxScuWdt.h"
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    53  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    54  #include "IfxGeth_bf.h"
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    55  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    56  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    57  /*-----------------------------------Macros-----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    58  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    59  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    60  /** \brief Max number of TX descriptors per list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    61   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    62  #ifndef IFXGETH_MAX_TX_DESCRIPTORS
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    63  #define IFXGETH_MAX_TX_DESCRIPTORS (8)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    64  #endif
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    65  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    66  /** \brief Max number of RX descriptors per list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    67   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    68  #ifndef IFXGETH_MAX_RX_DESCRIPTORS
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    69  #define IFXGETH_MAX_RX_DESCRIPTORS (8)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    70  #endif
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    71  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    72  /** \brief Waits until GMII is busy
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    73   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    74  #define IFXGETH_PHY_WAIT_GMII_READY() while (GETH_MAC_MDIO_ADDRESS.B.GB) {}
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    75  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    76  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    77  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    78  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    79  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    80  /** \addtogroup IfxLld_Geth_Std_Enumerations
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    81   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    82  /** \brief Programmable burst length of DMA channels\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    83   * Definition in DMA_CHi_TX_CONTROL.B.PBL and DMA_CHi_RX_CONTROL.B.PBL
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    84   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    85  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    86  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    87      IfxGeth_DmaBurstLength_0  = 0,   /**< \brief maximum burst length 0 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    88      IfxGeth_DmaBurstLength_1  = 1,   /**< \brief maximum burst length 1 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    89      IfxGeth_DmaBurstLength_2  = 2,   /**< \brief maximum burst length 2 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    90      IfxGeth_DmaBurstLength_4  = 4,   /**< \brief maximum burst length 4 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    91      IfxGeth_DmaBurstLength_8  = 8,   /**< \brief maximum burst length 8 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    92      IfxGeth_DmaBurstLength_16 = 16,  /**< \brief maximum burst length 16 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    93      IfxGeth_DmaBurstLength_32 = 32   /**< \brief maximum burst length 32 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    94  } IfxGeth_DmaBurstLength;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    95  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    96  /** \brief DMA channel Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    97   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    98  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    99  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   100      IfxGeth_DmaChannel_0,     /**< \brief Dma Channel 0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   101      IfxGeth_DmaChannel_1,     /**< \brief Dma Channel 1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   102      IfxGeth_DmaChannel_2,     /**< \brief Dma Channel 2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   103      IfxGeth_DmaChannel_3      /**< \brief Dma Channel 3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   104  } IfxGeth_DmaChannel;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   105  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   106  /** \brief DMA interrupt flags
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   107   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   108  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   109  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   110      IfxGeth_DmaInterruptFlag_transmitInterrupt         = 0,  /**< \brief Transmit Interrupt */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   111      IfxGeth_DmaInterruptFlag_transmitStopped           = 1,  /**< \brief Transmit Stopped */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   112      IfxGeth_DmaInterruptFlag_transmitBufferUnavailable = 2,  /**< \brief Trasmit Buffer Unavailable */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   113      IfxGeth_DmaInterruptFlag_receiveInterrupt          = 6,  /**< \brief Receive Interrupt */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   114      IfxGeth_DmaInterruptFlag_receiveBufferUnavailable  = 7,  /**< \brief Receive Buffer Unavailable */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   115      IfxGeth_DmaInterruptFlag_receiveStopped            = 8,  /**< \brief Receive Stopped */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   116      IfxGeth_DmaInterruptFlag_receiveWatchdogTimeout    = 9,  /**< \brief Receive Watchdog Timeout */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   117      IfxGeth_DmaInterruptFlag_earlyTransmitInterrupt    = 10, /**< \brief Early Transmit Interrupt */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   118      IfxGeth_DmaInterruptFlag_earlyReceiveInterrupt     = 11, /**< \brief Early Receive Interrupt */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   119      IfxGeth_DmaInterruptFlag_fatalBusError             = 12, /**< \brief Fatal Bus Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   120      IfxGeth_DmaInterruptFlag_contextDescriptorError    = 13, /**< \brief Context Descriptor Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   121      IfxGeth_DmaInterruptFlag_abnormalInterruptSummary  = 14, /**< \brief Abnormal Interrupt Summary */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   122      IfxGeth_DmaInterruptFlag_normalInterruptSummary    = 15  /**< \brief Normal Interrupt Summary */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   123  } IfxGeth_DmaInterruptFlag;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   124  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   125  /** \brief Ethernet line speed
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   126   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   127  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   128  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   129      IfxGeth_LineSpeed_10Mbps,    /**< \brief 10 Mbps */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   130      IfxGeth_LineSpeed_100Mbps,   /**< \brief 100 Mbps */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   131      IfxGeth_LineSpeed_1000Mbps,  /**< \brief 1000 Mbps */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   132      IfxGeth_LineSpeed_2500Mbps   /**< \brief 2500 Mbps */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   133  } IfxGeth_LineSpeed;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   134  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   135  /** \brief MTL interrupt flags
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   136   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   137  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   138  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   139      IfxGeth_MtlInterruptFlag_txQueueUnderflow   = 0,  /**< \brief Transmit Queue Underflow */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   140      IfxGeth_MtlInterruptFlag_averageBitsPerSlot = 1,  /**< \brief Average Bits Per Slot */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   141      IfxGeth_MtlInterruptFlag_rxQueueOverflow    = 16  /**< \brief Receive Queue Overflow */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   142  } IfxGeth_MtlInterruptFlag;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   143  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   144  /** \brief MTL Queue ID
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   145   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   146  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   147  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   148      IfxGeth_MtlQueue_0,     /**< \brief Mtl Queue 0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   149      IfxGeth_MtlQueue_1,     /**< \brief Mtl Queue 1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   150      IfxGeth_MtlQueue_2,     /**< \brief Mtl Queue 2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   151      IfxGeth_MtlQueue_3      /**< \brief Mtl Queue 3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   152  } IfxGeth_MtlQueue;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   153  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   154  /** \brief External Phy Interface RMII Mode
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   155   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   156  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   157  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   158      IfxGeth_PhyInterfaceMode_mii   = 0,  /**< \brief MII mode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   159      IfxGeth_PhyInterfaceMode_rgmii = 1,  /**< \brief RGMII mode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   160      IfxGeth_PhyInterfaceMode_rmii  = 4   /**< \brief RMII mode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   161  } IfxGeth_PhyInterfaceMode;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   162  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   163  /** \brief Preamble Length for Transmit packets\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   164   * Definition in MAC_CONFIGURATION.B.PRELEN
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   165   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   166  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   167  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   168      IfxGeth_PreambleLength_7Bytes,  /**< \brief 7 bytes of preamble */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   169      IfxGeth_PreambleLength_5Bytes,  /**< \brief 5 bytes of preamble */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   170      IfxGeth_PreambleLength_3Bytes   /**< \brief 3 bytes of preamble */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   171  } IfxGeth_PreambleLength;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   172  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   173  /** \brief Tx/RX Queue size in blocks of 256 bytes\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   174   * Definition in MTL_TXQi_OPERATION_MODE.B.TQS and MTL_RXQi_OPERATION_MODE.B.RQS
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   175   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   177  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   178      IfxGeth_QueueSize_256Bytes,     /**< \brief 256Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   179      IfxGeth_QueueSize_512Bytes,     /**< \brief 512Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   180      IfxGeth_QueueSize_768Bytes,     /**< \brief 768Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   181      IfxGeth_QueueSize_1024Bytes,    /**< \brief 1024Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   182      IfxGeth_QueueSize_1280Bytes,    /**< \brief 1280Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   183      IfxGeth_QueueSize_1536Bytes,    /**< \brief 1536Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   184      IfxGeth_QueueSize_1792Bytes,    /**< \brief 1792Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   185      IfxGeth_QueueSize_2048Bytes,    /**< \brief 2048Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   186      IfxGeth_QueueSize_2304Bytes,    /**< \brief 2304Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   187      IfxGeth_QueueSize_2560Bytes,    /**< \brief 2560Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   188      IfxGeth_QueueSize_2816Bytes,    /**< \brief 2816Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   189      IfxGeth_QueueSize_3072Bytes,    /**< \brief 3072Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   190      IfxGeth_QueueSize_3328Bytes,    /**< \brief 3328Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   191      IfxGeth_QueueSize_3584Bytes,    /**< \brief 3584Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   192      IfxGeth_QueueSize_3840Bytes,    /**< \brief 3840Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   193      IfxGeth_QueueSize_4096Bytes,    /**< \brief 4096Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   194      IfxGeth_QueueSize_4352Bytes,    /**< \brief 4352Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   195      IfxGeth_QueueSize_4608Bytes,    /**< \brief 4608Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   196      IfxGeth_QueueSize_4864Bytes,    /**< \brief 4864Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   197      IfxGeth_QueueSize_5120Bytes,    /**< \brief 5120Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   198      IfxGeth_QueueSize_5376Bytes,    /**< \brief 5376Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   199      IfxGeth_QueueSize_5632Bytes,    /**< \brief 5632Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   200      IfxGeth_QueueSize_5888Bytes,    /**< \brief 5888Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   201      IfxGeth_QueueSize_6144Bytes,    /**< \brief 6144Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   202      IfxGeth_QueueSize_6400Bytes,    /**< \brief 6400Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   203      IfxGeth_QueueSize_6656Bytes,    /**< \brief 6656Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   204      IfxGeth_QueueSize_6912Bytes,    /**< \brief 6912Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   205      IfxGeth_QueueSize_7168Bytes,    /**< \brief 7168Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   206      IfxGeth_QueueSize_7424Bytes,    /**< \brief 7424Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   207      IfxGeth_QueueSize_7680Bytes,    /**< \brief 7680Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   208      IfxGeth_QueueSize_7936Bytes,    /**< \brief 7936Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   209      IfxGeth_QueueSize_8192Bytes     /**< \brief 8192Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   210  } IfxGeth_QueueSize;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   211  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   212  /** \brief Receive Arbitration Algorithm for Rx Queues\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   213   * Definition in MTL_OPERATION_MODE.B.RAA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   214   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   215  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   216  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   217      IfxGeth_RxArbitrationAlgorithm_sp  = 0, /**< \brief Strict Priority */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   218      IfxGeth_RxArbitrationAlgorithm_wsp = 1  /**< \brief Weighted Strict Priority */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   219  } IfxGeth_RxArbitrationAlgorithm;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   220  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   221  /** \brief Rx DMA channel
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   222   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   223  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   224  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   225      IfxGeth_RxDmaChannel_0,     /**< \brief Rx Dma Channel 0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   226      IfxGeth_RxDmaChannel_1,     /**< \brief Rx Dma Channel 1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   227      IfxGeth_RxDmaChannel_2,     /**< \brief Rx Dma Channel 2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   228      IfxGeth_RxDmaChannel_3      /**< \brief Rx Dma Channel 3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   229  } IfxGeth_RxDmaChannel;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   230  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   231  /** \brief Rx MTL Queue ID
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   232   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   233  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   234  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   235      IfxGeth_RxMtlQueue_0,     /**< \brief Rx Queue 0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   236      IfxGeth_RxMtlQueue_1,     /**< \brief Rx Queue 1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   237      IfxGeth_RxMtlQueue_2,     /**< \brief Rx Queue 2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   238      IfxGeth_RxMtlQueue_3      /**< \brief Rx Queue 3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   239  } IfxGeth_RxMtlQueue;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   240  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   241  /** \brief Geth service request index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   242   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   243  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   244  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   245      IfxGeth_ServiceRequest_0,     /**< \brief Service Request SR0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   246      IfxGeth_ServiceRequest_1,     /**< \brief Service Request SR1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   247      IfxGeth_ServiceRequest_2,     /**< \brief Service Request SR2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   248      IfxGeth_ServiceRequest_3,     /**< \brief Service Request SR3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   249      IfxGeth_ServiceRequest_4,     /**< \brief Service Request SR4  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   250      IfxGeth_ServiceRequest_5,     /**< \brief Service Request SR5  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   251      IfxGeth_ServiceRequest_6,     /**< \brief Service Request SR6  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   252      IfxGeth_ServiceRequest_7,     /**< \brief Service Request SR7  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   253      IfxGeth_ServiceRequest_8,     /**< \brief Service Request SR8  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   254      IfxGeth_ServiceRequest_9      /**< \brief Service Request SR9  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   255  } IfxGeth_ServiceRequest;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   256  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   257  /** \brief Tx DMA channel
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   258   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   259  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   260  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   261      IfxGeth_TxDmaChannel_0,     /**< \brief Tx Dma Channel 0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   262      IfxGeth_TxDmaChannel_1,     /**< \brief Tx Dma Channel 1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   263      IfxGeth_TxDmaChannel_2,     /**< \brief Tx Dma Channel 2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   264      IfxGeth_TxDmaChannel_3      /**< \brief Tx Dma Channel 3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   265  } IfxGeth_TxDmaChannel;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   266  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   267  /** \brief Tx MTL Queue ID
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   268   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   269  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   270  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   271      IfxGeth_TxMtlQueue_0,     /**< \brief Tx Queue 0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   272      IfxGeth_TxMtlQueue_1,     /**< \brief Tx Queue 1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   273      IfxGeth_TxMtlQueue_2,     /**< \brief Tx Queue 2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   274      IfxGeth_TxMtlQueue_3      /**< \brief Tx Queue 3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   275  } IfxGeth_TxMtlQueue;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   276  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   277  /** \brief Tx Scheduling Algorithm for Tx Queues\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   278   * Definition in MTL_OPERATION_MODE.B.SCHALG
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   279   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   280  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   281  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   282      IfxGeth_TxSchedulingAlgorithm_wrr = 0,  /**< \brief WRR Algorithm */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   283      IfxGeth_TxSchedulingAlgorithm_sp  = 3   /**< \brief Strict Priority Algorithm */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   284  } IfxGeth_TxSchedulingAlgorithm;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   285  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   286  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   287  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   288  /** \brief Duplex Mode\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   289   * Definintion in MAC_CONFIGURATION.B.DM
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   290   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   291  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   292  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   293      IfxGeth_DuplexMode_halfDuplex,  /**< \brief Half Duplex Mode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   294      IfxGeth_DuplexMode_fullDuplex   /**< \brief Full Duplex Mode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   295  } IfxGeth_DuplexMode;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   296  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   297  /** \brief Loopback Mode\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   298   * Definition in MAC_CONFIGURATION.B.LM
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   299   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   300  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   301  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   302      IfxGeth_LoopbackMode_disable,  /**< \brief Disable loopback */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   303      IfxGeth_LoopbackMode_enable    /**< \brief Enable loopback */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   304  } IfxGeth_LoopbackMode;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   305  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   306  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   307  /*-----------------------------Data Structures--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   308  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   309  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   310  /** \addtogroup IfxLld_Geth_Std_DataStructures
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   311   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   312  /** \brief Bit Fields of RDES0 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   313   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   314  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   315  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   316      uint32 RTSL : 32;     /**< \brief Receive Packet Timestamp Low */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   317  } IfxGeth_RxContextDescr0_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   318  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   319  /** \brief Bit Fields of RDES1 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   320   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   321  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   322  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   323      uint32 RTSH : 32;     /**< \brief Receive Packet Timestamp High */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   324  } IfxGeth_RxContextDescr1_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   325  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   326  /** \brief Bit Fields of RDES2 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   327   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   328  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   329  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   330      uint32 reserved_0 : 32;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   331  } IfxGeth_RxContextDescr2_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   332  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   333  /** \brief Bit Fields of RDES3 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   334   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   335  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   336  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   337      uint32 reserved_0 : 29;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   338      uint32 DE : 1;              /**< \brief Descriptor Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   339      uint32 CTXT : 1;            /**< \brief Receive Context Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   340      uint32 OWN : 1;             /**< \brief Own Bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   341  } IfxGeth_RxContextDescr3_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   342  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   343  /** \brief Bit Fields of RDES0 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   344   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   345  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   346  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   347      uint32 BUF1AP : 32;     /**< \brief Header or Buffer 1 Address Pointer */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   348  } IfxGeth_RxDescr0_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   349  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   350  /** \brief Bit Fields of RDES0 in Write back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   351   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   352  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   353  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   354      uint32 OVT : 16;     /**< \brief Outer VLAN Tag */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   355      uint32 IVT : 16;     /**< \brief Inner VLAN Tag */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   356  } IfxGeth_RxDescr0_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   357  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   358  /** \brief Bit Fields of RDES1 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   359   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   360  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   361  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   362      uint32 reserved_0 : 32;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   363  } IfxGeth_RxDescr1_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   364  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   365  /** \brief Bit Fields of RDES1 in Write back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   366   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   367  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   368  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   369      uint32 PT : 3;       /**< \brief Payload Type */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   370      uint32 IPHE : 1;     /**< \brief IP Header Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   371      uint32 IP4 : 1;      /**< \brief IPV4 Header Present */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   372      uint32 IP6 : 1;      /**< \brief IPv6 header Present */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   373      uint32 IPCB : 1;     /**< \brief IP Checksum Bypassed */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   374      uint32 IPCE : 1;     /**< \brief IP Payload Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   375      uint32 PMT : 4;      /**< \brief PTP Message Type */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   376      uint32 PFT : 1;      /**< \brief PTP Packet Type */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   377      uint32 PV : 1;       /**< \brief PTP Version */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   378      uint32 TSA : 1;      /**< \brief Timestamp Available */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   379      uint32 TD : 1;       /**< \brief Timestamp Dropped */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   380      uint32 OPC : 16;     /**< \brief OAM Sub-Type Code, or MAC Control Packet opcode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   381  } IfxGeth_RxDescr1_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   382  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   383  /** \brief Bit Fields of RDES2 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   384   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   385  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   386  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   387      uint32 BUF2AP : 32;     /**< \brief Buffer 2 Address Pointer */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   388  } IfxGeth_RxDescr2_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   389  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   390  /** \brief Bit Fields of RDES2 in Write back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   391   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   392  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   393  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   394      uint32 HL : 10;             /**< \brief L3/L4 Header Length */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   395      uint32 ARPNR : 1;           /**< \brief ARP Reply Not Generated */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   396      uint32 reserved_11 : 3;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   397      uint32 ITS : 1;             /**< \brief Inner VLAN Tag Filter Status (ITS) */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   398      uint32 OTS : 1;             /**< \brief VLAN Filter Status */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   399      uint32 SAF : 1;             /**< \brief SA Address Filter Fail */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   400      uint32 DAF : 1;             /**< \brief Destination Address Filter Fail */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   401      uint32 HF : 1;              /**< \brief Hash Filter Status */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   402      uint32 MADRM : 8;           /**< \brief MAC Address Match or Hash Value */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   403      uint32 L3FM : 1;            /**< \brief Layer 3 Filter Match */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   404      uint32 L4FM : 1;            /**< \brief Layer 4 Filter Match */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   405      uint32 L3L4FM : 3;          /**< \brief Layer 3 and Layer 4 Filter Number Matched */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   406  } IfxGeth_RxDescr2_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   407  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   408  /** \brief Bit Fields of RDES3 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   409   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   410  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   411  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   412      uint32 reserved_0 : 24;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   413      uint32 BUF1V : 1;           /**< \brief Buffer 1 Address Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   414      uint32 BUF2V : 1;           /**< \brief Buffer 2 Address Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   415      uint32 reserved_27 : 4;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   416      uint32 IOC : 1;             /**< \brief Interrupt on Completion */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   417      uint32 OWN : 1;             /**< \brief Own bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   418  } IfxGeth_RxDescr3_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   419  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   420  /** \brief Bit Fields of RDES3 in Write back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   421   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   422  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   423  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   424      uint32 PL : 15;      /**< \brief Packet Length */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   425      uint32 ES : 1;       /**< \brief Error Summary */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   426      uint32 LT : 3;       /**< \brief Length/Type Field */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   427      uint32 DE : 1;       /**< \brief Dribble Bit Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   428      uint32 RE : 1;       /**< \brief Receive Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   429      uint32 OE : 1;       /**< \brief Overflow Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   430      uint32 RWT : 1;      /**< \brief Receive Watchdog Timeout */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   431      uint32 GP : 1;       /**< \brief Giant Packet */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   432      uint32 CE : 1;       /**< \brief CRC Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   433      uint32 RS0V : 1;     /**< \brief Receive Status RDES0 Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   434      uint32 RS1V : 1;     /**< \brief Receive Status RDES1 Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   435      uint32 RS2V : 1;     /**< \brief Receive Status RDES2 Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   436      uint32 LD : 1;       /**< \brief Last Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   437      uint32 FD : 1;       /**< \brief First Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   438      uint32 CTXT : 1;     /**< \brief Receive Context Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   439      uint32 OWN : 1;      /**< \brief Own Bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   440  } IfxGeth_RxDescr3_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   441  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   442  /** \brief Bit Fields of TDES0 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   443   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   444  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   445  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   446      uint32 TTSL : 32;     /**< \brief Transmit Packet Timestamp Low */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   447  } IfxGeth_TxContextDescr0_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   448  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   449  /** \brief Bit Fields of TDES1 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   450   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   451  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   452  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   453      uint32 TTSH : 32;     /**< \brief Transmit Packet Timestamp High */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   454  } IfxGeth_TxContextDescr1_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   455  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   456  /** \brief Bit Fields of TDES2 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   457   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   458  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   459  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   460      uint32 MSS : 14;            /**< \brief Maximum Segment Size */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   461      uint32 reserved_14 : 2;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   462      uint32 IVT : 16;            /**< \brief Inner VLAN Tag */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   463  } IfxGeth_TxContextDescr2_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   464  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   465  /** \brief Bit Fields of TDES3 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   466   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   467  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   468  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   469      uint32 VT : 16;             /**< \brief VLAN Tag */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   470      uint32 VLTV : 1;            /**< \brief VLAN Tag Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   471      uint32 IVLTV : 1;           /**< \brief Inner VLAN Tag Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   472      uint32 IVTIR : 2;           /**< \brief Inner VLAN Tag Insert or Replace */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   473      uint32 reserved_20 : 3;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   474      uint32 CDE : 1;             /**< \brief Context Descriptor Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   475      uint32 reserved_24 : 2;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   476      uint32 TCMSSV : 1;          /**< \brief One-Step Timestamp Correction Input or MSS Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   477      uint32 OSTC : 1;            /**< \brief One-Step Timestamp Correction Enable */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   478      uint32 reserved_28 : 2;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   479      uint32 CTXT : 1;            /**< \brief Context Type */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   480      uint32 OWN : 1;             /**< \brief Own Bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   481  } IfxGeth_TxContextDescr3_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   482  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   483  /** \brief Bit Fields of TDES0 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   484   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   485  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   486  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   487      uint32 BUF1AP : 32;     /**< \brief Buffer 1 Address Pointer */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   488  } IfxGeth_TxDescr0_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   489  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   490  /** \brief Bit Fields of TDES0 in Write-back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   491   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   492  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   493  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   494      uint32 TTSL : 32;     /**< \brief Transmit Packet Timestamp Low */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   495  } IfxGeth_TxDescr0_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   496  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   497  /** \brief Bit Fields of TDES1 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   498   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   499  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   500  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   501      uint32 BUF2AP : 32;     /**< \brief Buffer 2 or Buffer 1 Address Pointer */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   502  } IfxGeth_TxDescr1_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   503  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   504  /** \brief Bit Fields of TDES1 in Write-back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   505   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   506  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   507  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   508      uint32 TTSH : 32;     /**< \brief Transmit Packet Timestamp High */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   509  } IfxGeth_TxDescr1_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   510  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   511  /** \brief Bit Fields of TDES2 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   512   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   513  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   514  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   515      uint32 B1L : 14;          /**< \brief Header Length or Buffer 1 Length */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   516      uint32 VTIR : 2;          /**< \brief VLAN Tag Insertion or Replacement */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   517      uint32 B2L : 14;          /**< \brief Buffer 2 Length */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   518      uint32 TTSE_TMWD : 1;     /**< \brief Transmit Timestamp Enable or External TSO Memory Write Enable */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   519      uint32 IOC : 1;           /**< \brief Interrupt on Completion */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   520  } IfxGeth_TxDescr2_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   521  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   522  /** \brief Bit Fields of TDES2 in Write-back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   523   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   524  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   525  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   526      uint32 reserved_0 : 32;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   527  } IfxGeth_TxDescr2_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   528  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   529  /** \brief Bit Fields of TDES3 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   530   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   531  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   532  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   533      uint32 FL_TPL : 15;         /**< \brief Packet Length or TCP Payload Length */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   534      uint32 TPL : 1;             /**< \brief Reserved or TCP Payload Length */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   535      uint32 CIC_TPL : 2;         /**< \brief Checksum Insertion Control or TCP Payload LengthThese bits control the checksum */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   536      uint32 TSE : 1;             /**< \brief TCP Segmentation Enable */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   537      uint32 SLOTNUM_THL : 4;     /**< \brief SLOTNUM: Slot Number Control Bits in AV Mode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   538      uint32 SAIC : 3;            /**< \brief SA Insertion Control */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   539      uint32 CPC : 2;             /**< \brief CRC Pad Control */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   540      uint32 LD : 1;              /**< \brief Last Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   541      uint32 FD : 1;              /**< \brief First Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   542      uint32 CTXT : 1;            /**< \brief Context TypeThis bit should be set to 1'b0 for normal descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   543      uint32 OWN : 1;             /**< \brief Own Bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   544  } IfxGeth_TxDescr3_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   545  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   546  /** \brief Bit Fields of TDES3 in Write-back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   547   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   548  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   549  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   550      uint32 IHE : 1;              /**< \brief IP Header Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   551      uint32 DB : 1;               /**< \brief Deferred Bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   552      uint32 UF : 1;               /**< \brief Underflow Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   553      uint32 ED : 1;               /**< \brief Excessive Deferral */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   554      uint32 CC : 4;               /**< \brief Collision Count */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   555      uint32 EC : 1;               /**< \brief Excessive Collision */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   556      uint32 LC : 1;               /**< \brief Late Collision */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   557      uint32 NC : 1;               /**< \brief No Carrier */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   558      uint32 LOC : 1;              /**< \brief Loss of Carrier */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   559      uint32 PCE : 1;              /**< \brief Payload Checksum */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   560      uint32 FF : 1;               /**< \brief Packet Flushed */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   561      uint32 JT : 1;               /**< \brief Jabber Timeout */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   562      uint32 ES : 1;               /**< \brief Error Summary */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   563      uint32 reserved_16 : 1;      /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   564      uint32 TTSS : 1;             /**< \brief Tx Timestamp Status */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   565      uint32 reserved_18 : 10;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   566      uint32 LD : 1;               /**< \brief Last Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   567      uint32 FD : 1;               /**< \brief First Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   568      uint32 CTXT : 1;             /**< \brief Context Type */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   569      uint32 OWN : 1;              /**< \brief Own bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   570  } IfxGeth_TxDescr3_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   571  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   572  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   573  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   574  /** \addtogroup IfxLld_Geth_Std_Unions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   575   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   576  /** \brief RDES0
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   577   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   578  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   579  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   580      IfxGeth_RxDescr0_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   581      IfxGeth_RxDescr0_WF_Bits     W;       /**< \brief Write back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   582      IfxGeth_RxContextDescr0_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   583      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   584  } IfxGeth_RxDescr0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   585  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   586  /** \brief RDES1
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   587   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   588  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   589  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   590      IfxGeth_RxDescr1_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   591      IfxGeth_RxDescr1_WF_Bits     W;       /**< \brief Write back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   592      IfxGeth_RxContextDescr1_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   593      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   594  } IfxGeth_RxDescr1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   595  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   596  /** \brief RDES2
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   597   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   598  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   599  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   600      IfxGeth_RxDescr2_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   601      IfxGeth_RxDescr2_WF_Bits     W;       /**< \brief Write back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   602      IfxGeth_RxContextDescr2_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   603      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   604  } IfxGeth_RxDescr2;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   605  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   606  /** \brief RDES3
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   607   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   608  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   609  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   610      IfxGeth_RxDescr3_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   611      IfxGeth_RxDescr3_WF_Bits     W;       /**< \brief Write back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   612      IfxGeth_RxContextDescr3_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   613      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   614  } IfxGeth_RxDescr3;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   615  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   616  /** \brief TDES0
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   617   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   618  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   619  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   620      IfxGeth_TxDescr0_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   621      IfxGeth_TxDescr0_WF_Bits     W;       /**< \brief Write-back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   622      IfxGeth_TxContextDescr0_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   623      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   624  } IfxGeth_TxDescr0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   625  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   626  /** \brief TDES1
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   627   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   628  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   629  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   630      IfxGeth_TxDescr1_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   631      IfxGeth_TxDescr1_WF_Bits     W;       /**< \brief Write-back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   632      IfxGeth_TxContextDescr1_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   633      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   634  } IfxGeth_TxDescr1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   635  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   636  /** \brief TDES2
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   637   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   638  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   639  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   640      IfxGeth_TxDescr2_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   641      IfxGeth_TxDescr2_WF_Bits     W;       /**< \brief Write-back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   642      IfxGeth_TxContextDescr2_Bits C;       /**< \brief COntext Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   643      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   644  } IfxGeth_TxDescr2;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   645  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   646  /** \brief TDES3
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   647   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   648  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   649  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   650      IfxGeth_TxDescr3_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   651      IfxGeth_TxDescr3_WF_Bits     W;       /**< \brief Write-back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   652      IfxGeth_TxContextDescr3_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   653      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   654  } IfxGeth_TxDescr3;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   655  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   656  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   657  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   658  /** \addtogroup IfxLld_Geth_Std_DataStructures
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   659   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   660  /** \brief Rx Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   661   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   662  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   663  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   664      IfxGeth_RxDescr0 RDES0;       /**< \brief Rx Descriptor DWORD 0 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   665      IfxGeth_RxDescr1 RDES1;       /**< \brief Rx Descriptor DWORD 1 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   666      IfxGeth_RxDescr2 RDES2;       /**< \brief Rx Descriptor DWORD 2 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   667      IfxGeth_RxDescr3 RDES3;       /**< \brief Rx Descriptor DWORD 3 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   668  } IfxGeth_RxDescr;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   669  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   670  /** \brief Tx Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   671   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   672  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   673  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   674      IfxGeth_TxDescr0 TDES0;       /**< \brief Tx Descriptor DWORD 0 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   675      IfxGeth_TxDescr1 TDES1;       /**< \brief Tx Descriptor DWORD 1 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   676      IfxGeth_TxDescr2 TDES2;       /**< \brief Tx Descriptor DWORD 2 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   677      IfxGeth_TxDescr3 TDES3;       /**< \brief Tx Descriptor DWORD 3 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   678  } IfxGeth_TxDescr;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   679  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   680  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   681  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   682  /** \addtogroup IfxLld_Geth_Std_Unions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   683   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   684  /** \brief Rx Descriptor List
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   685   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   686  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   687  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   688      volatile IfxGeth_RxDescr descr[IFXGETH_MAX_RX_DESCRIPTORS];       /**< \brief list of RX descriptors */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   689  } IfxGeth_RxDescrList;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   690  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   691  /** \brief Tx Descriptor List
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   692   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   693  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   694  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   695      volatile IfxGeth_TxDescr descr[IFXGETH_MAX_TX_DESCRIPTORS];       /**< \brief list of TX descriptors */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   696  } IfxGeth_TxDescrList;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   697  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   698  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   699  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   700  /** \addtogroup IfxLld_Geth_Std_MAC_Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   701   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   702  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   703  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   704  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   705  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   706  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   707  /** \brief Disables the Receiver of MAC Core
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   708   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   709   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   710   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   711  IFX_INLINE void IfxGeth_mac_disableReceiver(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   712  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   713  /** \brief Disables the Trasnmitter of MAC Core
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   714   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   715   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   716   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   717  IFX_INLINE void IfxGeth_mac_disableTransmitter(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   718  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   719  /** \brief Enables the Receiver of MAC Core
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   720   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   721   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   722   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   723  IFX_INLINE void IfxGeth_mac_enableReceiver(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   724  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   725  /** \brief Enables the Trasnmitter of MAC Core
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   726   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   727   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   728   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   729  IFX_INLINE void IfxGeth_mac_enableTransmitter(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   730  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   731  /** \brief Enables / Disables Passing of All Multicast packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   732   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   733   * \param enabled Pass All Multicast enable / disable
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   734   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   735   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   736  IFX_INLINE void IfxGeth_mac_setAllMulticastPassing(Ifx_GETH *gethSFR, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   737  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   738  /** \brief Enables / Disables CRC Checking for Received Packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   739   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   740   * \param enabled CRC Checking for Received Packets enable / disable
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   741   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   742   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   743  IFX_INLINE void IfxGeth_mac_setCrcChecking(Ifx_GETH *gethSFR, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   744  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   745  /** \brief Enables/Disables the Automatic Pad or CRC Stripping for frames less than 1536 bytes and \n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   746   *     CRC stripping for Type packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   747   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   748   * \param acsEnabled Automatic Pad or CRC Stripping enable/disable
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   749   * \param cstEnabled CRC Stripping for Type packets enable/disable
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   750   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   751   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   752  IFX_INLINE void IfxGeth_mac_setCrcStripping(Ifx_GETH *gethSFR, boolean acsEnabled, boolean cstEnabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   753  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   754  /** \brief Sets the Duplex Mode
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   755   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   756   * \param mode Duplex Mode
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   757   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   758   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   759  IFX_INLINE void IfxGeth_mac_setDuplexMode(Ifx_GETH *gethSFR, IfxGeth_DuplexMode mode);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   760  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   761  /** \brief Sets the Preamble Length for Transmit packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   762   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   763   * \param length Preamble Length for Transmit packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   764   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   765   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   766  IFX_INLINE void IfxGeth_mac_setPreambleLength(Ifx_GETH *gethSFR, IfxGeth_PreambleLength length);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   767  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   768  /** \brief Enables / Disables Promiscuous Mode
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   769   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   770   * \param enabled Promiscuous Mode enable / disable
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   771   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   772   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   773  IFX_INLINE void IfxGeth_mac_setPromiscuousMode(Ifx_GETH *gethSFR, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   774  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   775  /** \brief Set the priorities for Rx queues for mapping tagged packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   776   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   777   * \param channel Rx DMA channel
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   778   * \param priorities Rx queue priority
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   779   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   780   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   781  IFX_INLINE void IfxGeth_mac_setVlanPriorityQueueRouting(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint8 priorities);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   782  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   783  /** \brief Enable / Disable Queue Insertion
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   784   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   785   * \param enable config parameter TRUE: enabled/ FALSE: disabled
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   786   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   787   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   788  IFX_INLINE void IfxGeth_mac_setQueueVlanInsertion(Ifx_GETH *gethSFR, boolean enable);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   789  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   790  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   791  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   792  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   793  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   794  /** \brief Sets the Ethernet Line Speed
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   795   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   796   * \param speed Ethernet Line Speed
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   797   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   798   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   799  IFX_EXTERN void IfxGeth_mac_setLineSpeed(Ifx_GETH *gethSFR, IfxGeth_LineSpeed speed);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   800  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   801  /** \brief Sets the MAC Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   802   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   803   * \param macAddress MAC Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   804   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   805   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   806  IFX_EXTERN void IfxGeth_mac_setMacAddress(Ifx_GETH *gethSFR, uint8 *macAddress);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   807  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   808  /** \brief Writes to Queue Vlan tag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   809   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   810   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   811   * \param vLanTag VLAN Tag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   812   * \return TRUE if write was successfull
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   813   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   814  IFX_EXTERN boolean IfxGeth_mac_writeQueueVlanTag(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, uint16 vLanTag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   815  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   816  /** \brief Reads from Queue Vlan tag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   817   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   818   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   819   * \param const vLanTag VLAN Tag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   820   * \return TRUE if read was successfull
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   821   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   822  IFX_EXTERN boolean IfxGeth_mac_readQueueVlanTag(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, uint16 *const vLanTag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   823  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   824  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   825  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   826  /** \addtogroup IfxLld_Geth_Std_Module_Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   827   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   828  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   829  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   830  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   831  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   832  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   833  /** \brief Returns the status of whether clock for GETH module is enabled or diabled
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   834   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   835   * \return Status:\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   836   * TRUE : if module is enabled\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   837   * FALSE : if module is disabled
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   838   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   839  IFX_INLINE boolean IfxGeth_isModuleEnabled(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   840  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   841  /** \brief Sets the External Phy Interface mode
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   842   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   843   * \param mode PHY Interface Mode (MII/RGMII/RMII)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   844   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   845   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   846  IFX_INLINE void IfxGeth_setPhyInterfaceMode(Ifx_GETH *gethSFR, IfxGeth_PhyInterfaceMode mode);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   847  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   848  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   849  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   850  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   851  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   852  /** \brief Disables the clock for GETH module
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   853   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   854   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   855   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   856  IFX_EXTERN void IfxGeth_disableModule(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   857  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   858  /** \brief Enables the clock for GETH module
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   859   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   860   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   861   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   862  IFX_EXTERN void IfxGeth_enableModule(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   863  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   864  /** \brief Returns the Src Pointer of the selected GETH service request node
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   865   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   866   * \param serviceRequest Service Request number
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   867   * \return pointer to Src register
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   868   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   869  IFX_EXTERN volatile Ifx_SRC_SRCR *IfxGeth_getSrcPointer(Ifx_GETH *gethSFR, IfxGeth_ServiceRequest serviceRequest);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   870  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   871  /** \brief resets Ethernet kernel
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   872   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   873   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   874   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   875  IFX_EXTERN void IfxGeth_resetModule(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   876  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   877  /** \brief API to get the resource index of the GETH specified.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   878   * \param geth Pointer to Geth register
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   879   * \return geth resource index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   880   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   881  IFX_EXTERN IfxGeth_Index IfxGeth_getIndex(Ifx_GETH *geth);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   882  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   883  /** \brief Get the address of the specified GETH resource index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   884   * \param geth Module index of the GETH
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   885   * \return GETH module register address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   886   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   887  IFX_EXTERN Ifx_GETH *IfxGeth_getAddress(IfxGeth_Index geth);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   888  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   889  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   890  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   891  /** \addtogroup IfxLld_Geth_Std_MTL_Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   892   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   893  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   894  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   895  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   896  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   897  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   898  /** \brief Enables the selected Rx Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   899   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   900   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   901   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   902   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   903  IFX_INLINE void IfxGeth_mtl_enableRxQueue(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   904  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   905  /** \brief sets the Rx Arbitration algorithm
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   906   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   907   * \param arbitrationAlgorithm Rx Arbitration Algorithm
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   908   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   909   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   910  IFX_INLINE void IfxGeth_mtl_setRxArbitrationAlgorithm(Ifx_GETH *gethSFR, IfxGeth_RxArbitrationAlgorithm arbitrationAlgorithm);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   911  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   912  /** \brief Sets the selected DMA Channel mapping for the selected Rx Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   913   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   914   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   915   * \param dmaChannel DMA channel for selected Rx Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   916   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   917   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   918  IFX_INLINE void IfxGeth_mtl_setRxQueueDmaChannelMapping(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, IfxGeth_RxDmaChannel dmaChannel);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   919  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   920  /** \brief Sets the selected Rx Queue for DA based DMA channel
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   921   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   922   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   923   * \param enabled Enable/Disable Receive Store and Forward
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   924   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   925   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   926  IFX_INLINE void IfxGeth_mtl_setRxQueueForDaBasedDmaChannel(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   927  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   928  /** \brief sets the Tx Scheduling algorithm
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   929   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   930   * \param schedulingAlgorithm Tx Scheduling Algorithm
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   931   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   932   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   933  IFX_INLINE void IfxGeth_mtl_setTxSchedulingAlgorithm(Ifx_GETH *gethSFR, IfxGeth_TxSchedulingAlgorithm schedulingAlgorithm);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   934  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   935  /** \brief Enable and set queue ID to route packets failing unicast filter
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   936   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   937   * \param queueId Rx MTL Queue ID
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   938   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   939   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   940  IFX_INLINE void IfxGeth_mtl_enableUnicastFilterFailQueuing(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   941  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   942  /** \brief Disable queuing of packets failing unicast filtering
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   943   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   944   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   945   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   946  IFX_INLINE void IfxGeth_mtl_disableUnicastFilterFailQueuing(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   947  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   948  /** \brief Enable and set queue ID to route packets failing multicast filter
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   949   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   950   * \param queueId Rx MTL Queue ID
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   951   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   952   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   953  IFX_INLINE void IfxGeth_mtl_enableMulticastFilterFailQueuing(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   954  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   955  /** \brief Disable queuing of packets failing multicast filtering
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   956   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   957   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   958   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   959  IFX_INLINE void IfxGeth_mtl_disableMulticastFilterFailQueuing(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   960  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   961  /** \brief Enable and set queue ID to route packets failing VLAN tag filter
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   962   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   963   * \param queueId Rx MTL Queue ID
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   964   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   965   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   966  IFX_INLINE void IfxGeth_mtl_enableVlanFilterFailQueuing(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   967  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   968  /** \brief Disable queuing of packets failing VLAN tag filtering
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   969   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   970   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   971   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   972  IFX_INLINE void IfxGeth_mtl_disableVlanFilterFailQueuing(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   973  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   974  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   975  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   976  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   977  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   978  /** \brief Clears all the Mtl interrupt flags
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   979   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   980   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   981   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   982   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   983  IFX_EXTERN void IfxGeth_mtl_clearAllInterruptFlags(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   984  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   985  /** \brief Clears the selected Mtl interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   986   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   987   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   988   * \param flag MTL interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   989   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   990   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   991  IFX_EXTERN void IfxGeth_mtl_clearInterruptFlag(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, IfxGeth_MtlInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   992  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   993  /** \brief Disables the selected Mtl interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   994   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   995   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   996   * \param flag MTL interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   997   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   998   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   999  IFX_EXTERN void IfxGeth_mtl_disableInterrupt(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, IfxGeth_MtlInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1000  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1001  /** \brief Enables the selected Mtl interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1002   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1003   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1004   * \param flag MTL interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1005   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1006   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1007  IFX_EXTERN void IfxGeth_mtl_enableInterrupt(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, IfxGeth_MtlInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1008  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1009  /** \brief Enables the selected TX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1010   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1011   * \param queueId Tx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1012   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1013   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1014  IFX_EXTERN void IfxGeth_mtl_enableTxQueue(Ifx_GETH *gethSFR, IfxGeth_TxMtlQueue queueId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1015  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1016  /** \brief Returns the status of selected Mtl interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1017   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1018   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1019   * \param flag MTL interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1020   * \return TRUE: if set\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1021   * FLASE : if not set
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1022   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1023  IFX_EXTERN boolean IfxGeth_mtl_isInterruptFlagSet(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, IfxGeth_MtlInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1024  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1025  /** \brief Sets the Receive Forward Error Packets for the selected RX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1026   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1027   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1028   * \param enabled Enable/Disable Receive Forward Error Packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1029   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1030   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1031  IFX_EXTERN void IfxGeth_mtl_setRxForwardErrorPacket(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1032  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1033  /** \brief Sets the Receive Forward Undersized Good Packets for the selected RX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1034   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1035   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1036   * \param enabled Enable/Disable Receive Forward Undersized Good Packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1037   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1038   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1039  IFX_EXTERN void IfxGeth_mtl_setRxForwardUndersizedGoodPacket(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1040  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1041  /** \brief Sets the size of the selected RX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1042   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1043   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1044   * \param queueSize Rx Queue Size
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1045   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1046   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1047  IFX_EXTERN void IfxGeth_mtl_setRxQueueSize(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, IfxGeth_QueueSize queueSize);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1048  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1049  /** \brief Sets the Receive Store And Forward for the selected RX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1050   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1051   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1052   * \param enabled Enable/Disable Receive Store and Forward
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1053   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1054   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1055  IFX_EXTERN void IfxGeth_mtl_setRxStoreAndForward(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1056  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1057  /** \brief Sets the size of the selected TX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1058   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1059   * \param queueId Tx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1060   * \param queueSize Tx Queue Size
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1061   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1062   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1063  IFX_EXTERN void IfxGeth_mtl_setTxQueueSize(Ifx_GETH *gethSFR, IfxGeth_TxMtlQueue queueId, IfxGeth_QueueSize queueSize);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1064  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1065  /** \brief Sets the Transmit Store And Forward for teh selected TX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1066   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1067   * \param queueId Tx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1068   * \param enabled Enable/Disable Transmit Store and Forward
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1069   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1070   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1071  IFX_EXTERN void IfxGeth_mtl_setTxStoreAndForward(Ifx_GETH *gethSFR, IfxGeth_TxMtlQueue queueId, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1072  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1073  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1074  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1075  /** \addtogroup IfxLld_Geth_Std_DMA_Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1076   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1077  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1078  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1079  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1080  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1081  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1082  /** \brief Applies a software reset of MAC and DMA controller
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1083   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1084   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1085   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1086  IFX_INLINE void IfxGeth_dma_applySoftwareReset(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1087  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1088  /** \brief Returns the status of selected DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1089   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1090   * \param channelId DMA channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1091   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1092   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1093  IFX_INLINE void IfxGeth_dma_clearAllInterruptFlags(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1094  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1095  /** \brief Returns the status of selected DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1096   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1097   * \param channelId DMA channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1098   * \param flag DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1099   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1100   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1101  IFX_INLINE void IfxGeth_dma_clearInterruptFlag(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1102  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1103  /** \brief Disables the selected DMA interrupt
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1104   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1105   * \param channelId DMA channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1106   * \param flag DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1107   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1108   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1109  IFX_INLINE void IfxGeth_dma_disableInterrupt(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1110  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1111  /** \brief Enables the selected DMA interrupt
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1112   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1113   * \param channelId DMA channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1114   * \param flag DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1115   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1116   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1117  IFX_INLINE void IfxGeth_dma_enableInterrupt(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1118  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1119  /** \brief Returns the status of selected DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1120   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1121   * \param channelId DMA channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1122   * \param flag DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1123   * \return TRUE: if set\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1124   * FLASE : if not set
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1125   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1126  IFX_INLINE boolean IfxGeth_dma_isInterruptFlagSet(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1127  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1128  /** \brief Wiats until software reset of MAC and DMA controller is done or until timout.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1129   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1130   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1131  IFX_INLINE boolean IfxGeth_dma_isSoftwareResetDone(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1132  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1133  /** \brief Enables/Disables Address aligned beats
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1134   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1135   * \param enabled Enable/Disable Address Aligned Beats
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1136   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1137   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1138  IFX_INLINE void IfxGeth_dma_setAddressAlignedBeats(Ifx_GETH *gethSFR, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1139  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1140  /** \brief Enables/Disables Fixed Burst Length
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1141   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1142   * \param enabled Enable/Disable Fixed Burst
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1143   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1144   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1145  IFX_INLINE void IfxGeth_dma_setFixedBurst(Ifx_GETH *gethSFR, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1146  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1147  /** \brief Enables/Disables Mixed Burst Length
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1148   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1149   * \param enabled Enable/Disable Mixed Burst
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1150   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1151   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1152  IFX_INLINE void IfxGeth_dma_setMixedBurst(Ifx_GETH *gethSFR, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1153  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1154  /** \brief sets the size of the rx buffers in descriptors for selected Rx channel of DMA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1155   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1156   * \param channel Rx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1157   * \param size Rx Buffers size (applies for both buffers)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1158   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1159   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1160  IFX_INLINE void IfxGeth_dma_setRxBufferSize(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint16 size);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1161  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1162  /** \brief sets the base address of the first descriptor in the Receive descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1163   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1164   * \param channel Rx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1165   * \param address base address of the first descriptor in the Receive descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1166   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1167   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1168  IFX_INLINE void IfxGeth_dma_setRxDescriptorListAddress(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1169  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1170  /** \brief sets the Length of the Rx descriptors ring
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1171   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1172   * \param channel Rx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1173   * \param length Length of the ring (no of total Rx descriptors)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1174   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1175   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1176  IFX_INLINE void IfxGeth_dma_setRxDescriptorRingLength(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint32 length);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1177  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1178  /** \brief sets the address of the last valid descriptor in the Receive descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1179   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1180   * \param channel Rx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1181   * \param address address of the last valid descriptor in the Receive descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1182   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1183   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1184  IFX_INLINE void IfxGeth_dma_setRxDescriptorTailPointer(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1185  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1186  /** \brief sets the programmable burst length of selected Rx channel of DMA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1187   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1188   * \param channel Rx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1189   * \param length Programmable burst length
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1190   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1191   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1192  IFX_INLINE void IfxGeth_dma_setRxMaxBurstLength(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, IfxGeth_DmaBurstLength length);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1193  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1194  /** \brief sets the base address of the first descriptor in the Transmit descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1195   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1196   * \param channel Tx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1197   * \param address base address of the first descriptor in the Transmit descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1198   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1199   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1200  IFX_INLINE void IfxGeth_dma_setTxDescriptorListAddress(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1201  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1202  /** \brief sets the Length of the Tx descriptors ring
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1203   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1204   * \param channel Tx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1205   * \param length Length of the ring (no of total Tx descriptors)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1206   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1207   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1208  IFX_INLINE void IfxGeth_dma_setTxDescriptorRingLength(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, uint32 length);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1209  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1210  /** \brief sets the address of the last valid descriptor in the Transmit descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1211   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1212   * \param channel Tx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1213   * \param address address of the last valid descriptor in the Transmit descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1214   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1215   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1216  IFX_INLINE void IfxGeth_dma_setTxDescriptorTailPointer(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1217  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1218  /** \brief sets the programmable burst length of selected Tx channel of DMA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1219   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1220   * \param channel Tx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1221   * \param length Programmable burst length
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1222   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1223   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1224  IFX_INLINE void IfxGeth_dma_setTxMaxBurstLength(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, IfxGeth_DmaBurstLength length);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1225  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1226  /** \brief starts the receiver of selected Rx channel of DMA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1227   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1228   * \param channel Rx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1229   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1230   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1231  IFX_INLINE void IfxGeth_dma_startReceiver(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1232  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1233  /** \brief starts the tramsimitter of selected Tx channel of DMA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1234   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1235   * \param channel Tx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1236   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1237   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1238  IFX_INLINE void IfxGeth_dma_startTransmitter(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1239  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1240  /** \brief Stops the tramsimitter of selected Tx channel of DMA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1241   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1242   * \param channel Tx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1243   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1244   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1245  IFX_INLINE void IfxGeth_dma_stopTransmitter(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1246  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1247  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1248  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1249  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1250  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1251  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1252  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1253  /** \brief Enables/Disables the MAC operation in the loopback mode at GMII or MII
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1254   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1255   * \param mode Loopback Mode Enable / Disable
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1256   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1257   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1258  IFX_INLINE void IfxGeth_mac_setLoopbackMode(Ifx_GETH *gethSFR, IfxGeth_LoopbackMode mode);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1259  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1260  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1261  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1262  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1263  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1264  /** \brief Reads a MDIO register of Clause 22 PHY
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1265   * \param layerAddr Layer Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1266   * \param regAddr Register Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1267   * \param pData Pointer to Data
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1268   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1269   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1270  IFX_EXTERN void IfxGeth_phy_Clause22_readMDIORegister(uint32 layerAddr, uint32 regAddr, uint32 *pData);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1271  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1272  /** \brief Writes to a MDIO register of Clause 22 PHY
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1273   * \param layerAddr Layer Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1274   * \param regAddr Register Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1275   * \param data Data
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1276   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1277   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1278  IFX_EXTERN void IfxGeth_Phy_Clause22_writeMDIORegister(uint32 layerAddr, uint32 regAddr, uint32 data);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1279  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1280  /** \brief Reads a MDIO register of Clause 45 PHY
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1281   * \param layerAddr Layer Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1282   * \param deviceAddr Device Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1283   * \param regAddr Register Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1284   * \param pData Pointer to Data
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1285   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1286   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1287  IFX_EXTERN void IfxGeth_phy_Clause45_readMDIORegister(uint32 layerAddr, uint32 deviceAddr, uint32 regAddr, uint32 *pData);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1288  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1289  /** \brief Writes to a MDIO register for Clause 45 PHY
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1290   * \param layerAddr Layer Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1291   * \param deviceAddr Device Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1292   * \param regAddr Register Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1293   * \param data Data
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1294   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1295   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1296  IFX_EXTERN void IfxGeth_Phy_Clause45_writeMDIORegister(uint32 layerAddr, uint32 deviceAddr, uint32 regAddr, uint32 data);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1297  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1298  /** \brief Sets the maximum size of the packet
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1299   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1300   * \param maxPacketSize Minimum size of the frame beyond which giant packet status is set.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1301   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1302   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1303  IFX_EXTERN void IfxGeth_mac_setMaxPacketSize(Ifx_GETH *gethSFR, uint16 maxPacketSize);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1304  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1305  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1306  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1307  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1308  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1309  IFX_INLINE void IfxGeth_dma_applySoftwareReset(Ifx_GETH *gethSFR)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1310  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1311      gethSFR->DMA_MODE.B.SWR = 1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1312  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1313  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1314  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1315  IFX_INLINE void IfxGeth_dma_clearAllInterruptFlags(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1316  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1317      gethSFR->DMA_CH[channelId].STATUS.U = 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1318  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1319  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1320  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1321  IFX_INLINE void IfxGeth_dma_clearInterruptFlag(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1322  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1323      uint32 value = (1 << flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1324      gethSFR->DMA_CH[channelId].STATUS.U = value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1325  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1326  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1327  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1328  IFX_INLINE void IfxGeth_dma_disableInterrupt(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1329  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1330      uint32 value = ~(1 << flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1331      gethSFR->DMA_CH[channelId].INTERRUPT_ENABLE.U &= value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1332  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1333  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1334  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1335  IFX_INLINE void IfxGeth_dma_enableInterrupt(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1336  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1337      uint32 value = (1 << flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1338      gethSFR->DMA_CH[channelId].INTERRUPT_ENABLE.U |= value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1339  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1340  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1341  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1342  IFX_INLINE boolean IfxGeth_dma_isInterruptFlagSet(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1343  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1344      uint32 value = (1 << flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1345      return gethSFR->DMA_CH[channelId].STATUS.U & (Ifx_UReg_32Bit)value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1346  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1347  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1348  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1349  IFX_INLINE boolean IfxGeth_dma_isSoftwareResetDone(Ifx_GETH *gethSFR)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1350  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1351      return gethSFR->DMA_MODE.B.SWR == 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1352  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1353  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1354  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1355  IFX_INLINE void IfxGeth_dma_setAddressAlignedBeats(Ifx_GETH *gethSFR, boolean enabled)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1356  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1357      gethSFR->DMA_SYSBUS_MODE.B.AAL = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1358  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1359  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1360  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1361  IFX_INLINE void IfxGeth_dma_setFixedBurst(Ifx_GETH *gethSFR, boolean enabled)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1362  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1363      gethSFR->DMA_SYSBUS_MODE.B.FB = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1364  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1365  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1366  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1367  IFX_INLINE void IfxGeth_dma_setMixedBurst(Ifx_GETH *gethSFR, boolean enabled)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1368  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1369      gethSFR->DMA_SYSBUS_MODE.B.MB = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1370  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1371  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1372  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1373  IFX_INLINE void IfxGeth_dma_setRxBufferSize(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint16 size)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1374  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1375      /* [RBSZ_13_Y:RBSZ_X_0] represents the size of the Rx buffer*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1376      gethSFR->DMA_CH[channel].RX_CONTROL.B.RBSZ_13_Y = (uint32)((size >> 2) & IFX_GETH_DMA_CH_RX_CONTROL_RBSZ_13_Y_MSK);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1377  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1378  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1379  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1380  IFX_INLINE void IfxGeth_dma_setRxDescriptorListAddress(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint32 address)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1381  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1382      gethSFR->DMA_CH[channel].RXDESC_LIST_ADDRESS.U = (uint32)address;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1383  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1384  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1385  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1386  IFX_INLINE void IfxGeth_dma_setRxDescriptorRingLength(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint32 length)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1387  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1388      gethSFR->DMA_CH[channel].RXDESC_RING_LENGTH.U = length;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1389  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1390  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1391  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1392  IFX_INLINE void IfxGeth_dma_setRxDescriptorTailPointer(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint32 address)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1393  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1394      gethSFR->DMA_CH[channel].RXDESC_TAIL_POINTER.U = address;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1395  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1396  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1397  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1398  IFX_INLINE void IfxGeth_dma_setRxMaxBurstLength(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, IfxGeth_DmaBurstLength length)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1399  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1400      gethSFR->DMA_CH[channel].RX_CONTROL.B.RXPBL = length;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1401  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1402  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1403  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1404  IFX_INLINE void IfxGeth_dma_setTxDescriptorListAddress(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, uint32 address)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1405  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1406      gethSFR->DMA_CH[channel].TXDESC_LIST_ADDRESS.U = address;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1407  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1408  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1409  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1410  IFX_INLINE void IfxGeth_dma_setTxDescriptorRingLength(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, uint32 length)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1411  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1412      gethSFR->DMA_CH[channel].TXDESC_RING_LENGTH.U = length;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1413  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1414  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1415  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1416  IFX_INLINE void IfxGeth_dma_setTxDescriptorTailPointer(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, uint32 address)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1417  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1418      gethSFR->DMA_CH[channel].TXDESC_TAIL_POINTER.U = (uint32)address;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1419  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1420  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1421  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1422  IFX_INLINE void IfxGeth_dma_setTxMaxBurstLength(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, IfxGeth_DmaBurstLength length)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1423  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1424      gethSFR->DMA_CH[channel].TX_CONTROL.B.TXPBL = length;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1425  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1426  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1427  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1428  IFX_INLINE void IfxGeth_dma_startReceiver(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1429  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1430      gethSFR->DMA_CH[channel].RX_CONTROL.B.SR = TRUE;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1431  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1432  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1433  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1434  IFX_INLINE void IfxGeth_dma_startTransmitter(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1435  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1436      gethSFR->DMA_CH[channel].TX_CONTROL.B.ST = TRUE;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1437  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1438  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1439  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1440  IFX_INLINE void IfxGeth_dma_stopTransmitter(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1441  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1442      gethSFR->DMA_CH[channel].TX_CONTROL.B.ST = FALSE;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1443  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1444  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1445  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1446  IFX_INLINE boolean IfxGeth_isModuleEnabled(Ifx_GETH *gethSFR)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1447  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1448      return (gethSFR->CLC.B.DISS == 0) ? 1 : 0;
	ld.bu	d15,[a15]8192
.L503:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    48  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    49      if (IfxGeth_isModuleEnabled(gethSFR) != 1) /* if module is not enabled already */
	jz.t	d15:1,.L2
.L614:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    50      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    51          IfxScuWdt_clearCpuEndinit(psw);        /* clears the endinit protection*/
	mov	d4,d8
	call	IfxScuWdt_clearCpuEndinit
.L502:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    52          gethSFR->CLC.B.DISR = 0;               /* set the enable request */
	ld.bu	d15,[a15]8192
.L615:
	insert	d15,d15,#0,#0,#1
	st.b	[a15]8192,d15
.L616:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    53          IfxScuWdt_setCpuEndinit(psw);          /* sets the endinit protection back on*/
	mov	d4,d8
	call	IfxScuWdt_setCpuEndinit
.L2:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     2   * \file IfxGeth.h
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     3   * \brief GETH  basic functionality
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     4   * \ingroup IfxLld_Geth
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     5   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     7   * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     8   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	     9   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    11   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    12   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    13   * Infineon Technologies AG (Infineon) is supplying this file for use
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    14   * exclusively with Infineon's microcontroller products. This file can be freely
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    15   * distributed within development tools that are supporting such microcontroller
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    16   * products.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    17   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    18   * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    19   * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    20   * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    21   * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    22   * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    23   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    24   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    25   * Standard layer
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    26   *
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    27   * \defgroup IfxLld_Geth_Std_Enumerations Enumerations
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    28   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    29   * \defgroup IfxLld_Geth_Std_MAC_Functions MAC Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    30   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    31   * \defgroup IfxLld_Geth_Std_Module_Functions Module Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    32   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    33   * \defgroup IfxLld_Geth_Std_MTL_Functions MTL Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    34   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    35   * \defgroup IfxLld_Geth_Std_DMA_Functions DMA Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    36   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    37   * \defgroup IfxLld_Geth_Std_DataStructures DataStructures
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    38   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    39   * \defgroup IfxLld_Geth_Std_Unions Unions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    40   * \ingroup IfxLld_Geth_Std
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    41   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    42  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    43  #ifndef IFXGET_H
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    44  #define IFXGET_H 1
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    45  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    46  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    47  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    48  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    49  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    50  #include "_Impl/IfxGeth_cfg.h"
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    51  #include "IfxGeth_reg.h"
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    52  #include "Scu/Std/IfxScuWdt.h"
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    53  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    54  #include "IfxGeth_bf.h"
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    55  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    56  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    57  /*-----------------------------------Macros-----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    58  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    59  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    60  /** \brief Max number of TX descriptors per list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    61   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    62  #ifndef IFXGETH_MAX_TX_DESCRIPTORS
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    63  #define IFXGETH_MAX_TX_DESCRIPTORS (8)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    64  #endif
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    65  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    66  /** \brief Max number of RX descriptors per list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    67   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    68  #ifndef IFXGETH_MAX_RX_DESCRIPTORS
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    69  #define IFXGETH_MAX_RX_DESCRIPTORS (8)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    70  #endif
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    71  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    72  /** \brief Waits until GMII is busy
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    73   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    74  #define IFXGETH_PHY_WAIT_GMII_READY() while (GETH_MAC_MDIO_ADDRESS.B.GB) {}
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    75  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    76  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    77  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    78  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    79  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    80  /** \addtogroup IfxLld_Geth_Std_Enumerations
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    81   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    82  /** \brief Programmable burst length of DMA channels\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    83   * Definition in DMA_CHi_TX_CONTROL.B.PBL and DMA_CHi_RX_CONTROL.B.PBL
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    84   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    85  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    86  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    87      IfxGeth_DmaBurstLength_0  = 0,   /**< \brief maximum burst length 0 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    88      IfxGeth_DmaBurstLength_1  = 1,   /**< \brief maximum burst length 1 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    89      IfxGeth_DmaBurstLength_2  = 2,   /**< \brief maximum burst length 2 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    90      IfxGeth_DmaBurstLength_4  = 4,   /**< \brief maximum burst length 4 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    91      IfxGeth_DmaBurstLength_8  = 8,   /**< \brief maximum burst length 8 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    92      IfxGeth_DmaBurstLength_16 = 16,  /**< \brief maximum burst length 16 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    93      IfxGeth_DmaBurstLength_32 = 32   /**< \brief maximum burst length 32 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    94  } IfxGeth_DmaBurstLength;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    95  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    96  /** \brief DMA channel Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    97   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    98  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	    99  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   100      IfxGeth_DmaChannel_0,     /**< \brief Dma Channel 0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   101      IfxGeth_DmaChannel_1,     /**< \brief Dma Channel 1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   102      IfxGeth_DmaChannel_2,     /**< \brief Dma Channel 2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   103      IfxGeth_DmaChannel_3      /**< \brief Dma Channel 3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   104  } IfxGeth_DmaChannel;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   105  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   106  /** \brief DMA interrupt flags
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   107   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   108  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   109  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   110      IfxGeth_DmaInterruptFlag_transmitInterrupt         = 0,  /**< \brief Transmit Interrupt */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   111      IfxGeth_DmaInterruptFlag_transmitStopped           = 1,  /**< \brief Transmit Stopped */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   112      IfxGeth_DmaInterruptFlag_transmitBufferUnavailable = 2,  /**< \brief Trasmit Buffer Unavailable */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   113      IfxGeth_DmaInterruptFlag_receiveInterrupt          = 6,  /**< \brief Receive Interrupt */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   114      IfxGeth_DmaInterruptFlag_receiveBufferUnavailable  = 7,  /**< \brief Receive Buffer Unavailable */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   115      IfxGeth_DmaInterruptFlag_receiveStopped            = 8,  /**< \brief Receive Stopped */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   116      IfxGeth_DmaInterruptFlag_receiveWatchdogTimeout    = 9,  /**< \brief Receive Watchdog Timeout */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   117      IfxGeth_DmaInterruptFlag_earlyTransmitInterrupt    = 10, /**< \brief Early Transmit Interrupt */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   118      IfxGeth_DmaInterruptFlag_earlyReceiveInterrupt     = 11, /**< \brief Early Receive Interrupt */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   119      IfxGeth_DmaInterruptFlag_fatalBusError             = 12, /**< \brief Fatal Bus Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   120      IfxGeth_DmaInterruptFlag_contextDescriptorError    = 13, /**< \brief Context Descriptor Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   121      IfxGeth_DmaInterruptFlag_abnormalInterruptSummary  = 14, /**< \brief Abnormal Interrupt Summary */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   122      IfxGeth_DmaInterruptFlag_normalInterruptSummary    = 15  /**< \brief Normal Interrupt Summary */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   123  } IfxGeth_DmaInterruptFlag;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   124  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   125  /** \brief Ethernet line speed
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   126   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   127  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   128  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   129      IfxGeth_LineSpeed_10Mbps,    /**< \brief 10 Mbps */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   130      IfxGeth_LineSpeed_100Mbps,   /**< \brief 100 Mbps */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   131      IfxGeth_LineSpeed_1000Mbps,  /**< \brief 1000 Mbps */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   132      IfxGeth_LineSpeed_2500Mbps   /**< \brief 2500 Mbps */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   133  } IfxGeth_LineSpeed;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   134  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   135  /** \brief MTL interrupt flags
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   136   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   137  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   138  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   139      IfxGeth_MtlInterruptFlag_txQueueUnderflow   = 0,  /**< \brief Transmit Queue Underflow */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   140      IfxGeth_MtlInterruptFlag_averageBitsPerSlot = 1,  /**< \brief Average Bits Per Slot */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   141      IfxGeth_MtlInterruptFlag_rxQueueOverflow    = 16  /**< \brief Receive Queue Overflow */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   142  } IfxGeth_MtlInterruptFlag;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   143  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   144  /** \brief MTL Queue ID
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   145   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   146  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   147  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   148      IfxGeth_MtlQueue_0,     /**< \brief Mtl Queue 0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   149      IfxGeth_MtlQueue_1,     /**< \brief Mtl Queue 1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   150      IfxGeth_MtlQueue_2,     /**< \brief Mtl Queue 2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   151      IfxGeth_MtlQueue_3      /**< \brief Mtl Queue 3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   152  } IfxGeth_MtlQueue;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   153  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   154  /** \brief External Phy Interface RMII Mode
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   155   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   156  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   157  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   158      IfxGeth_PhyInterfaceMode_mii   = 0,  /**< \brief MII mode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   159      IfxGeth_PhyInterfaceMode_rgmii = 1,  /**< \brief RGMII mode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   160      IfxGeth_PhyInterfaceMode_rmii  = 4   /**< \brief RMII mode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   161  } IfxGeth_PhyInterfaceMode;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   162  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   163  /** \brief Preamble Length for Transmit packets\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   164   * Definition in MAC_CONFIGURATION.B.PRELEN
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   165   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   166  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   167  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   168      IfxGeth_PreambleLength_7Bytes,  /**< \brief 7 bytes of preamble */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   169      IfxGeth_PreambleLength_5Bytes,  /**< \brief 5 bytes of preamble */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   170      IfxGeth_PreambleLength_3Bytes   /**< \brief 3 bytes of preamble */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   171  } IfxGeth_PreambleLength;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   172  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   173  /** \brief Tx/RX Queue size in blocks of 256 bytes\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   174   * Definition in MTL_TXQi_OPERATION_MODE.B.TQS and MTL_RXQi_OPERATION_MODE.B.RQS
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   175   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   177  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   178      IfxGeth_QueueSize_256Bytes,     /**< \brief 256Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   179      IfxGeth_QueueSize_512Bytes,     /**< \brief 512Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   180      IfxGeth_QueueSize_768Bytes,     /**< \brief 768Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   181      IfxGeth_QueueSize_1024Bytes,    /**< \brief 1024Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   182      IfxGeth_QueueSize_1280Bytes,    /**< \brief 1280Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   183      IfxGeth_QueueSize_1536Bytes,    /**< \brief 1536Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   184      IfxGeth_QueueSize_1792Bytes,    /**< \brief 1792Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   185      IfxGeth_QueueSize_2048Bytes,    /**< \brief 2048Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   186      IfxGeth_QueueSize_2304Bytes,    /**< \brief 2304Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   187      IfxGeth_QueueSize_2560Bytes,    /**< \brief 2560Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   188      IfxGeth_QueueSize_2816Bytes,    /**< \brief 2816Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   189      IfxGeth_QueueSize_3072Bytes,    /**< \brief 3072Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   190      IfxGeth_QueueSize_3328Bytes,    /**< \brief 3328Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   191      IfxGeth_QueueSize_3584Bytes,    /**< \brief 3584Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   192      IfxGeth_QueueSize_3840Bytes,    /**< \brief 3840Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   193      IfxGeth_QueueSize_4096Bytes,    /**< \brief 4096Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   194      IfxGeth_QueueSize_4352Bytes,    /**< \brief 4352Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   195      IfxGeth_QueueSize_4608Bytes,    /**< \brief 4608Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   196      IfxGeth_QueueSize_4864Bytes,    /**< \brief 4864Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   197      IfxGeth_QueueSize_5120Bytes,    /**< \brief 5120Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   198      IfxGeth_QueueSize_5376Bytes,    /**< \brief 5376Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   199      IfxGeth_QueueSize_5632Bytes,    /**< \brief 5632Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   200      IfxGeth_QueueSize_5888Bytes,    /**< \brief 5888Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   201      IfxGeth_QueueSize_6144Bytes,    /**< \brief 6144Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   202      IfxGeth_QueueSize_6400Bytes,    /**< \brief 6400Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   203      IfxGeth_QueueSize_6656Bytes,    /**< \brief 6656Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   204      IfxGeth_QueueSize_6912Bytes,    /**< \brief 6912Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   205      IfxGeth_QueueSize_7168Bytes,    /**< \brief 7168Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   206      IfxGeth_QueueSize_7424Bytes,    /**< \brief 7424Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   207      IfxGeth_QueueSize_7680Bytes,    /**< \brief 7680Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   208      IfxGeth_QueueSize_7936Bytes,    /**< \brief 7936Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   209      IfxGeth_QueueSize_8192Bytes     /**< \brief 8192Bytes  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   210  } IfxGeth_QueueSize;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   211  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   212  /** \brief Receive Arbitration Algorithm for Rx Queues\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   213   * Definition in MTL_OPERATION_MODE.B.RAA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   214   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   215  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   216  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   217      IfxGeth_RxArbitrationAlgorithm_sp  = 0, /**< \brief Strict Priority */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   218      IfxGeth_RxArbitrationAlgorithm_wsp = 1  /**< \brief Weighted Strict Priority */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   219  } IfxGeth_RxArbitrationAlgorithm;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   220  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   221  /** \brief Rx DMA channel
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   222   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   223  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   224  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   225      IfxGeth_RxDmaChannel_0,     /**< \brief Rx Dma Channel 0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   226      IfxGeth_RxDmaChannel_1,     /**< \brief Rx Dma Channel 1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   227      IfxGeth_RxDmaChannel_2,     /**< \brief Rx Dma Channel 2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   228      IfxGeth_RxDmaChannel_3      /**< \brief Rx Dma Channel 3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   229  } IfxGeth_RxDmaChannel;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   230  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   231  /** \brief Rx MTL Queue ID
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   232   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   233  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   234  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   235      IfxGeth_RxMtlQueue_0,     /**< \brief Rx Queue 0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   236      IfxGeth_RxMtlQueue_1,     /**< \brief Rx Queue 1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   237      IfxGeth_RxMtlQueue_2,     /**< \brief Rx Queue 2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   238      IfxGeth_RxMtlQueue_3      /**< \brief Rx Queue 3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   239  } IfxGeth_RxMtlQueue;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   240  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   241  /** \brief Geth service request index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   242   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   243  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   244  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   245      IfxGeth_ServiceRequest_0,     /**< \brief Service Request SR0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   246      IfxGeth_ServiceRequest_1,     /**< \brief Service Request SR1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   247      IfxGeth_ServiceRequest_2,     /**< \brief Service Request SR2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   248      IfxGeth_ServiceRequest_3,     /**< \brief Service Request SR3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   249      IfxGeth_ServiceRequest_4,     /**< \brief Service Request SR4  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   250      IfxGeth_ServiceRequest_5,     /**< \brief Service Request SR5  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   251      IfxGeth_ServiceRequest_6,     /**< \brief Service Request SR6  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   252      IfxGeth_ServiceRequest_7,     /**< \brief Service Request SR7  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   253      IfxGeth_ServiceRequest_8,     /**< \brief Service Request SR8  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   254      IfxGeth_ServiceRequest_9      /**< \brief Service Request SR9  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   255  } IfxGeth_ServiceRequest;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   256  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   257  /** \brief Tx DMA channel
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   258   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   259  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   260  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   261      IfxGeth_TxDmaChannel_0,     /**< \brief Tx Dma Channel 0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   262      IfxGeth_TxDmaChannel_1,     /**< \brief Tx Dma Channel 1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   263      IfxGeth_TxDmaChannel_2,     /**< \brief Tx Dma Channel 2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   264      IfxGeth_TxDmaChannel_3      /**< \brief Tx Dma Channel 3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   265  } IfxGeth_TxDmaChannel;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   266  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   267  /** \brief Tx MTL Queue ID
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   268   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   269  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   270  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   271      IfxGeth_TxMtlQueue_0,     /**< \brief Tx Queue 0  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   272      IfxGeth_TxMtlQueue_1,     /**< \brief Tx Queue 1  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   273      IfxGeth_TxMtlQueue_2,     /**< \brief Tx Queue 2  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   274      IfxGeth_TxMtlQueue_3      /**< \brief Tx Queue 3  */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   275  } IfxGeth_TxMtlQueue;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   276  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   277  /** \brief Tx Scheduling Algorithm for Tx Queues\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   278   * Definition in MTL_OPERATION_MODE.B.SCHALG
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   279   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   280  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   281  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   282      IfxGeth_TxSchedulingAlgorithm_wrr = 0,  /**< \brief WRR Algorithm */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   283      IfxGeth_TxSchedulingAlgorithm_sp  = 3   /**< \brief Strict Priority Algorithm */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   284  } IfxGeth_TxSchedulingAlgorithm;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   285  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   286  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   287  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   288  /** \brief Duplex Mode\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   289   * Definintion in MAC_CONFIGURATION.B.DM
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   290   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   291  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   292  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   293      IfxGeth_DuplexMode_halfDuplex,  /**< \brief Half Duplex Mode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   294      IfxGeth_DuplexMode_fullDuplex   /**< \brief Full Duplex Mode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   295  } IfxGeth_DuplexMode;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   296  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   297  /** \brief Loopback Mode\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   298   * Definition in MAC_CONFIGURATION.B.LM
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   299   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   300  typedef enum
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   301  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   302      IfxGeth_LoopbackMode_disable,  /**< \brief Disable loopback */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   303      IfxGeth_LoopbackMode_enable    /**< \brief Enable loopback */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   304  } IfxGeth_LoopbackMode;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   305  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   306  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   307  /*-----------------------------Data Structures--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   308  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   309  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   310  /** \addtogroup IfxLld_Geth_Std_DataStructures
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   311   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   312  /** \brief Bit Fields of RDES0 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   313   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   314  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   315  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   316      uint32 RTSL : 32;     /**< \brief Receive Packet Timestamp Low */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   317  } IfxGeth_RxContextDescr0_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   318  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   319  /** \brief Bit Fields of RDES1 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   320   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   321  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   322  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   323      uint32 RTSH : 32;     /**< \brief Receive Packet Timestamp High */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   324  } IfxGeth_RxContextDescr1_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   325  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   326  /** \brief Bit Fields of RDES2 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   327   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   328  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   329  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   330      uint32 reserved_0 : 32;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   331  } IfxGeth_RxContextDescr2_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   332  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   333  /** \brief Bit Fields of RDES3 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   334   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   335  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   336  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   337      uint32 reserved_0 : 29;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   338      uint32 DE : 1;              /**< \brief Descriptor Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   339      uint32 CTXT : 1;            /**< \brief Receive Context Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   340      uint32 OWN : 1;             /**< \brief Own Bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   341  } IfxGeth_RxContextDescr3_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   342  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   343  /** \brief Bit Fields of RDES0 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   344   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   345  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   346  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   347      uint32 BUF1AP : 32;     /**< \brief Header or Buffer 1 Address Pointer */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   348  } IfxGeth_RxDescr0_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   349  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   350  /** \brief Bit Fields of RDES0 in Write back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   351   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   352  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   353  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   354      uint32 OVT : 16;     /**< \brief Outer VLAN Tag */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   355      uint32 IVT : 16;     /**< \brief Inner VLAN Tag */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   356  } IfxGeth_RxDescr0_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   357  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   358  /** \brief Bit Fields of RDES1 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   359   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   360  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   361  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   362      uint32 reserved_0 : 32;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   363  } IfxGeth_RxDescr1_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   364  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   365  /** \brief Bit Fields of RDES1 in Write back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   366   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   367  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   368  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   369      uint32 PT : 3;       /**< \brief Payload Type */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   370      uint32 IPHE : 1;     /**< \brief IP Header Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   371      uint32 IP4 : 1;      /**< \brief IPV4 Header Present */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   372      uint32 IP6 : 1;      /**< \brief IPv6 header Present */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   373      uint32 IPCB : 1;     /**< \brief IP Checksum Bypassed */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   374      uint32 IPCE : 1;     /**< \brief IP Payload Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   375      uint32 PMT : 4;      /**< \brief PTP Message Type */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   376      uint32 PFT : 1;      /**< \brief PTP Packet Type */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   377      uint32 PV : 1;       /**< \brief PTP Version */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   378      uint32 TSA : 1;      /**< \brief Timestamp Available */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   379      uint32 TD : 1;       /**< \brief Timestamp Dropped */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   380      uint32 OPC : 16;     /**< \brief OAM Sub-Type Code, or MAC Control Packet opcode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   381  } IfxGeth_RxDescr1_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   382  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   383  /** \brief Bit Fields of RDES2 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   384   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   385  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   386  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   387      uint32 BUF2AP : 32;     /**< \brief Buffer 2 Address Pointer */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   388  } IfxGeth_RxDescr2_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   389  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   390  /** \brief Bit Fields of RDES2 in Write back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   391   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   392  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   393  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   394      uint32 HL : 10;             /**< \brief L3/L4 Header Length */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   395      uint32 ARPNR : 1;           /**< \brief ARP Reply Not Generated */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   396      uint32 reserved_11 : 3;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   397      uint32 ITS : 1;             /**< \brief Inner VLAN Tag Filter Status (ITS) */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   398      uint32 OTS : 1;             /**< \brief VLAN Filter Status */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   399      uint32 SAF : 1;             /**< \brief SA Address Filter Fail */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   400      uint32 DAF : 1;             /**< \brief Destination Address Filter Fail */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   401      uint32 HF : 1;              /**< \brief Hash Filter Status */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   402      uint32 MADRM : 8;           /**< \brief MAC Address Match or Hash Value */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   403      uint32 L3FM : 1;            /**< \brief Layer 3 Filter Match */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   404      uint32 L4FM : 1;            /**< \brief Layer 4 Filter Match */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   405      uint32 L3L4FM : 3;          /**< \brief Layer 3 and Layer 4 Filter Number Matched */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   406  } IfxGeth_RxDescr2_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   407  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   408  /** \brief Bit Fields of RDES3 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   409   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   410  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   411  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   412      uint32 reserved_0 : 24;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   413      uint32 BUF1V : 1;           /**< \brief Buffer 1 Address Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   414      uint32 BUF2V : 1;           /**< \brief Buffer 2 Address Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   415      uint32 reserved_27 : 4;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   416      uint32 IOC : 1;             /**< \brief Interrupt on Completion */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   417      uint32 OWN : 1;             /**< \brief Own bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   418  } IfxGeth_RxDescr3_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   419  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   420  /** \brief Bit Fields of RDES3 in Write back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   421   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   422  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   423  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   424      uint32 PL : 15;      /**< \brief Packet Length */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   425      uint32 ES : 1;       /**< \brief Error Summary */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   426      uint32 LT : 3;       /**< \brief Length/Type Field */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   427      uint32 DE : 1;       /**< \brief Dribble Bit Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   428      uint32 RE : 1;       /**< \brief Receive Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   429      uint32 OE : 1;       /**< \brief Overflow Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   430      uint32 RWT : 1;      /**< \brief Receive Watchdog Timeout */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   431      uint32 GP : 1;       /**< \brief Giant Packet */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   432      uint32 CE : 1;       /**< \brief CRC Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   433      uint32 RS0V : 1;     /**< \brief Receive Status RDES0 Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   434      uint32 RS1V : 1;     /**< \brief Receive Status RDES1 Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   435      uint32 RS2V : 1;     /**< \brief Receive Status RDES2 Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   436      uint32 LD : 1;       /**< \brief Last Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   437      uint32 FD : 1;       /**< \brief First Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   438      uint32 CTXT : 1;     /**< \brief Receive Context Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   439      uint32 OWN : 1;      /**< \brief Own Bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   440  } IfxGeth_RxDescr3_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   441  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   442  /** \brief Bit Fields of TDES0 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   443   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   444  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   445  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   446      uint32 TTSL : 32;     /**< \brief Transmit Packet Timestamp Low */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   447  } IfxGeth_TxContextDescr0_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   448  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   449  /** \brief Bit Fields of TDES1 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   450   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   451  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   452  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   453      uint32 TTSH : 32;     /**< \brief Transmit Packet Timestamp High */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   454  } IfxGeth_TxContextDescr1_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   455  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   456  /** \brief Bit Fields of TDES2 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   457   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   458  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   459  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   460      uint32 MSS : 14;            /**< \brief Maximum Segment Size */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   461      uint32 reserved_14 : 2;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   462      uint32 IVT : 16;            /**< \brief Inner VLAN Tag */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   463  } IfxGeth_TxContextDescr2_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   464  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   465  /** \brief Bit Fields of TDES3 Context Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   466   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   467  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   468  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   469      uint32 VT : 16;             /**< \brief VLAN Tag */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   470      uint32 VLTV : 1;            /**< \brief VLAN Tag Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   471      uint32 IVLTV : 1;           /**< \brief Inner VLAN Tag Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   472      uint32 IVTIR : 2;           /**< \brief Inner VLAN Tag Insert or Replace */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   473      uint32 reserved_20 : 3;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   474      uint32 CDE : 1;             /**< \brief Context Descriptor Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   475      uint32 reserved_24 : 2;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   476      uint32 TCMSSV : 1;          /**< \brief One-Step Timestamp Correction Input or MSS Valid */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   477      uint32 OSTC : 1;            /**< \brief One-Step Timestamp Correction Enable */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   478      uint32 reserved_28 : 2;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   479      uint32 CTXT : 1;            /**< \brief Context Type */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   480      uint32 OWN : 1;             /**< \brief Own Bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   481  } IfxGeth_TxContextDescr3_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   482  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   483  /** \brief Bit Fields of TDES0 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   484   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   485  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   486  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   487      uint32 BUF1AP : 32;     /**< \brief Buffer 1 Address Pointer */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   488  } IfxGeth_TxDescr0_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   489  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   490  /** \brief Bit Fields of TDES0 in Write-back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   491   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   492  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   493  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   494      uint32 TTSL : 32;     /**< \brief Transmit Packet Timestamp Low */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   495  } IfxGeth_TxDescr0_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   496  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   497  /** \brief Bit Fields of TDES1 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   498   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   499  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   500  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   501      uint32 BUF2AP : 32;     /**< \brief Buffer 2 or Buffer 1 Address Pointer */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   502  } IfxGeth_TxDescr1_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   503  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   504  /** \brief Bit Fields of TDES1 in Write-back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   505   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   506  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   507  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   508      uint32 TTSH : 32;     /**< \brief Transmit Packet Timestamp High */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   509  } IfxGeth_TxDescr1_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   510  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   511  /** \brief Bit Fields of TDES2 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   512   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   513  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   514  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   515      uint32 B1L : 14;          /**< \brief Header Length or Buffer 1 Length */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   516      uint32 VTIR : 2;          /**< \brief VLAN Tag Insertion or Replacement */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   517      uint32 B2L : 14;          /**< \brief Buffer 2 Length */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   518      uint32 TTSE_TMWD : 1;     /**< \brief Transmit Timestamp Enable or External TSO Memory Write Enable */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   519      uint32 IOC : 1;           /**< \brief Interrupt on Completion */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   520  } IfxGeth_TxDescr2_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   521  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   522  /** \brief Bit Fields of TDES2 in Write-back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   523   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   524  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   525  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   526      uint32 reserved_0 : 32;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   527  } IfxGeth_TxDescr2_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   528  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   529  /** \brief Bit Fields of TDES3 in Read Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   530   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   531  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   532  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   533      uint32 FL_TPL : 15;         /**< \brief Packet Length or TCP Payload Length */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   534      uint32 TPL : 1;             /**< \brief Reserved or TCP Payload Length */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   535      uint32 CIC_TPL : 2;         /**< \brief Checksum Insertion Control or TCP Payload LengthThese bits control the checksum */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   536      uint32 TSE : 1;             /**< \brief TCP Segmentation Enable */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   537      uint32 SLOTNUM_THL : 4;     /**< \brief SLOTNUM: Slot Number Control Bits in AV Mode */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   538      uint32 SAIC : 3;            /**< \brief SA Insertion Control */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   539      uint32 CPC : 2;             /**< \brief CRC Pad Control */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   540      uint32 LD : 1;              /**< \brief Last Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   541      uint32 FD : 1;              /**< \brief First Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   542      uint32 CTXT : 1;            /**< \brief Context TypeThis bit should be set to 1'b0 for normal descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   543      uint32 OWN : 1;             /**< \brief Own Bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   544  } IfxGeth_TxDescr3_RF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   545  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   546  /** \brief Bit Fields of TDES3 in Write-back Format
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   547   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   548  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   549  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   550      uint32 IHE : 1;              /**< \brief IP Header Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   551      uint32 DB : 1;               /**< \brief Deferred Bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   552      uint32 UF : 1;               /**< \brief Underflow Error */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   553      uint32 ED : 1;               /**< \brief Excessive Deferral */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   554      uint32 CC : 4;               /**< \brief Collision Count */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   555      uint32 EC : 1;               /**< \brief Excessive Collision */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   556      uint32 LC : 1;               /**< \brief Late Collision */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   557      uint32 NC : 1;               /**< \brief No Carrier */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   558      uint32 LOC : 1;              /**< \brief Loss of Carrier */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   559      uint32 PCE : 1;              /**< \brief Payload Checksum */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   560      uint32 FF : 1;               /**< \brief Packet Flushed */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   561      uint32 JT : 1;               /**< \brief Jabber Timeout */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   562      uint32 ES : 1;               /**< \brief Error Summary */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   563      uint32 reserved_16 : 1;      /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   564      uint32 TTSS : 1;             /**< \brief Tx Timestamp Status */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   565      uint32 reserved_18 : 10;     /**< \brief Reserved */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   566      uint32 LD : 1;               /**< \brief Last Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   567      uint32 FD : 1;               /**< \brief First Descriptor */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   568      uint32 CTXT : 1;             /**< \brief Context Type */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   569      uint32 OWN : 1;              /**< \brief Own bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   570  } IfxGeth_TxDescr3_WF_Bits;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   571  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   572  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   573  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   574  /** \addtogroup IfxLld_Geth_Std_Unions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   575   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   576  /** \brief RDES0
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   577   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   578  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   579  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   580      IfxGeth_RxDescr0_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   581      IfxGeth_RxDescr0_WF_Bits     W;       /**< \brief Write back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   582      IfxGeth_RxContextDescr0_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   583      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   584  } IfxGeth_RxDescr0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   585  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   586  /** \brief RDES1
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   587   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   588  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   589  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   590      IfxGeth_RxDescr1_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   591      IfxGeth_RxDescr1_WF_Bits     W;       /**< \brief Write back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   592      IfxGeth_RxContextDescr1_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   593      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   594  } IfxGeth_RxDescr1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   595  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   596  /** \brief RDES2
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   597   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   598  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   599  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   600      IfxGeth_RxDescr2_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   601      IfxGeth_RxDescr2_WF_Bits     W;       /**< \brief Write back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   602      IfxGeth_RxContextDescr2_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   603      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   604  } IfxGeth_RxDescr2;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   605  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   606  /** \brief RDES3
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   607   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   608  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   609  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   610      IfxGeth_RxDescr3_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   611      IfxGeth_RxDescr3_WF_Bits     W;       /**< \brief Write back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   612      IfxGeth_RxContextDescr3_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   613      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   614  } IfxGeth_RxDescr3;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   615  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   616  /** \brief TDES0
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   617   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   618  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   619  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   620      IfxGeth_TxDescr0_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   621      IfxGeth_TxDescr0_WF_Bits     W;       /**< \brief Write-back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   622      IfxGeth_TxContextDescr0_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   623      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   624  } IfxGeth_TxDescr0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   625  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   626  /** \brief TDES1
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   627   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   628  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   629  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   630      IfxGeth_TxDescr1_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   631      IfxGeth_TxDescr1_WF_Bits     W;       /**< \brief Write-back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   632      IfxGeth_TxContextDescr1_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   633      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   634  } IfxGeth_TxDescr1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   635  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   636  /** \brief TDES2
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   637   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   638  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   639  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   640      IfxGeth_TxDescr2_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   641      IfxGeth_TxDescr2_WF_Bits     W;       /**< \brief Write-back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   642      IfxGeth_TxContextDescr2_Bits C;       /**< \brief COntext Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   643      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   644  } IfxGeth_TxDescr2;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   645  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   646  /** \brief TDES3
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   647   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   648  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   649  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   650      IfxGeth_TxDescr3_RF_Bits     R;       /**< \brief Read Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   651      IfxGeth_TxDescr3_WF_Bits     W;       /**< \brief Write-back Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   652      IfxGeth_TxContextDescr3_Bits C;       /**< \brief Context Descriptor Format Bitfiled Access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   653      uint32                       U;       /**< \brief Unsigned access */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   654  } IfxGeth_TxDescr3;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   655  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   656  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   657  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   658  /** \addtogroup IfxLld_Geth_Std_DataStructures
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   659   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   660  /** \brief Rx Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   661   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   662  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   663  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   664      IfxGeth_RxDescr0 RDES0;       /**< \brief Rx Descriptor DWORD 0 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   665      IfxGeth_RxDescr1 RDES1;       /**< \brief Rx Descriptor DWORD 1 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   666      IfxGeth_RxDescr2 RDES2;       /**< \brief Rx Descriptor DWORD 2 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   667      IfxGeth_RxDescr3 RDES3;       /**< \brief Rx Descriptor DWORD 3 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   668  } IfxGeth_RxDescr;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   669  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   670  /** \brief Tx Descriptor
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   671   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   672  typedef struct
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   673  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   674      IfxGeth_TxDescr0 TDES0;       /**< \brief Tx Descriptor DWORD 0 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   675      IfxGeth_TxDescr1 TDES1;       /**< \brief Tx Descriptor DWORD 1 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   676      IfxGeth_TxDescr2 TDES2;       /**< \brief Tx Descriptor DWORD 2 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   677      IfxGeth_TxDescr3 TDES3;       /**< \brief Tx Descriptor DWORD 3 */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   678  } IfxGeth_TxDescr;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   679  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   680  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   681  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   682  /** \addtogroup IfxLld_Geth_Std_Unions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   683   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   684  /** \brief Rx Descriptor List
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   685   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   686  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   687  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   688      volatile IfxGeth_RxDescr descr[IFXGETH_MAX_RX_DESCRIPTORS];       /**< \brief list of RX descriptors */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   689  } IfxGeth_RxDescrList;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   690  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   691  /** \brief Tx Descriptor List
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   692   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   693  typedef union
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   694  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   695      volatile IfxGeth_TxDescr descr[IFXGETH_MAX_TX_DESCRIPTORS];       /**< \brief list of TX descriptors */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   696  } IfxGeth_TxDescrList;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   697  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   698  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   699  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   700  /** \addtogroup IfxLld_Geth_Std_MAC_Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   701   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   702  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   703  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   704  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   705  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   706  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   707  /** \brief Disables the Receiver of MAC Core
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   708   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   709   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   710   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   711  IFX_INLINE void IfxGeth_mac_disableReceiver(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   712  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   713  /** \brief Disables the Trasnmitter of MAC Core
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   714   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   715   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   716   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   717  IFX_INLINE void IfxGeth_mac_disableTransmitter(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   718  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   719  /** \brief Enables the Receiver of MAC Core
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   720   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   721   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   722   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   723  IFX_INLINE void IfxGeth_mac_enableReceiver(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   724  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   725  /** \brief Enables the Trasnmitter of MAC Core
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   726   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   727   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   728   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   729  IFX_INLINE void IfxGeth_mac_enableTransmitter(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   730  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   731  /** \brief Enables / Disables Passing of All Multicast packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   732   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   733   * \param enabled Pass All Multicast enable / disable
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   734   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   735   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   736  IFX_INLINE void IfxGeth_mac_setAllMulticastPassing(Ifx_GETH *gethSFR, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   737  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   738  /** \brief Enables / Disables CRC Checking for Received Packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   739   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   740   * \param enabled CRC Checking for Received Packets enable / disable
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   741   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   742   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   743  IFX_INLINE void IfxGeth_mac_setCrcChecking(Ifx_GETH *gethSFR, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   744  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   745  /** \brief Enables/Disables the Automatic Pad or CRC Stripping for frames less than 1536 bytes and \n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   746   *     CRC stripping for Type packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   747   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   748   * \param acsEnabled Automatic Pad or CRC Stripping enable/disable
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   749   * \param cstEnabled CRC Stripping for Type packets enable/disable
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   750   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   751   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   752  IFX_INLINE void IfxGeth_mac_setCrcStripping(Ifx_GETH *gethSFR, boolean acsEnabled, boolean cstEnabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   753  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   754  /** \brief Sets the Duplex Mode
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   755   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   756   * \param mode Duplex Mode
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   757   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   758   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   759  IFX_INLINE void IfxGeth_mac_setDuplexMode(Ifx_GETH *gethSFR, IfxGeth_DuplexMode mode);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   760  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   761  /** \brief Sets the Preamble Length for Transmit packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   762   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   763   * \param length Preamble Length for Transmit packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   764   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   765   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   766  IFX_INLINE void IfxGeth_mac_setPreambleLength(Ifx_GETH *gethSFR, IfxGeth_PreambleLength length);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   767  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   768  /** \brief Enables / Disables Promiscuous Mode
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   769   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   770   * \param enabled Promiscuous Mode enable / disable
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   771   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   772   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   773  IFX_INLINE void IfxGeth_mac_setPromiscuousMode(Ifx_GETH *gethSFR, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   774  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   775  /** \brief Set the priorities for Rx queues for mapping tagged packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   776   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   777   * \param channel Rx DMA channel
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   778   * \param priorities Rx queue priority
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   779   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   780   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   781  IFX_INLINE void IfxGeth_mac_setVlanPriorityQueueRouting(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint8 priorities);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   782  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   783  /** \brief Enable / Disable Queue Insertion
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   784   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   785   * \param enable config parameter TRUE: enabled/ FALSE: disabled
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   786   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   787   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   788  IFX_INLINE void IfxGeth_mac_setQueueVlanInsertion(Ifx_GETH *gethSFR, boolean enable);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   789  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   790  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   791  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   792  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   793  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   794  /** \brief Sets the Ethernet Line Speed
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   795   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   796   * \param speed Ethernet Line Speed
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   797   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   798   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   799  IFX_EXTERN void IfxGeth_mac_setLineSpeed(Ifx_GETH *gethSFR, IfxGeth_LineSpeed speed);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   800  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   801  /** \brief Sets the MAC Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   802   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   803   * \param macAddress MAC Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   804   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   805   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   806  IFX_EXTERN void IfxGeth_mac_setMacAddress(Ifx_GETH *gethSFR, uint8 *macAddress);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   807  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   808  /** \brief Writes to Queue Vlan tag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   809   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   810   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   811   * \param vLanTag VLAN Tag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   812   * \return TRUE if write was successfull
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   813   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   814  IFX_EXTERN boolean IfxGeth_mac_writeQueueVlanTag(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, uint16 vLanTag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   815  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   816  /** \brief Reads from Queue Vlan tag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   817   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   818   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   819   * \param const vLanTag VLAN Tag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   820   * \return TRUE if read was successfull
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   821   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   822  IFX_EXTERN boolean IfxGeth_mac_readQueueVlanTag(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, uint16 *const vLanTag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   823  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   824  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   825  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   826  /** \addtogroup IfxLld_Geth_Std_Module_Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   827   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   828  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   829  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   830  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   831  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   832  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   833  /** \brief Returns the status of whether clock for GETH module is enabled or diabled
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   834   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   835   * \return Status:\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   836   * TRUE : if module is enabled\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   837   * FALSE : if module is disabled
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   838   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   839  IFX_INLINE boolean IfxGeth_isModuleEnabled(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   840  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   841  /** \brief Sets the External Phy Interface mode
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   842   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   843   * \param mode PHY Interface Mode (MII/RGMII/RMII)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   844   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   845   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   846  IFX_INLINE void IfxGeth_setPhyInterfaceMode(Ifx_GETH *gethSFR, IfxGeth_PhyInterfaceMode mode);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   847  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   848  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   849  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   850  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   851  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   852  /** \brief Disables the clock for GETH module
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   853   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   854   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   855   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   856  IFX_EXTERN void IfxGeth_disableModule(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   857  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   858  /** \brief Enables the clock for GETH module
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   859   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   860   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   861   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   862  IFX_EXTERN void IfxGeth_enableModule(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   863  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   864  /** \brief Returns the Src Pointer of the selected GETH service request node
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   865   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   866   * \param serviceRequest Service Request number
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   867   * \return pointer to Src register
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   868   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   869  IFX_EXTERN volatile Ifx_SRC_SRCR *IfxGeth_getSrcPointer(Ifx_GETH *gethSFR, IfxGeth_ServiceRequest serviceRequest);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   870  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   871  /** \brief resets Ethernet kernel
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   872   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   873   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   874   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   875  IFX_EXTERN void IfxGeth_resetModule(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   876  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   877  /** \brief API to get the resource index of the GETH specified.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   878   * \param geth Pointer to Geth register
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   879   * \return geth resource index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   880   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   881  IFX_EXTERN IfxGeth_Index IfxGeth_getIndex(Ifx_GETH *geth);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   882  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   883  /** \brief Get the address of the specified GETH resource index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   884   * \param geth Module index of the GETH
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   885   * \return GETH module register address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   886   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   887  IFX_EXTERN Ifx_GETH *IfxGeth_getAddress(IfxGeth_Index geth);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   888  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   889  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   890  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   891  /** \addtogroup IfxLld_Geth_Std_MTL_Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   892   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   893  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   894  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   895  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   896  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   897  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   898  /** \brief Enables the selected Rx Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   899   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   900   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   901   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   902   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   903  IFX_INLINE void IfxGeth_mtl_enableRxQueue(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   904  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   905  /** \brief sets the Rx Arbitration algorithm
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   906   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   907   * \param arbitrationAlgorithm Rx Arbitration Algorithm
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   908   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   909   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   910  IFX_INLINE void IfxGeth_mtl_setRxArbitrationAlgorithm(Ifx_GETH *gethSFR, IfxGeth_RxArbitrationAlgorithm arbitrationAlgorithm);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   911  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   912  /** \brief Sets the selected DMA Channel mapping for the selected Rx Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   913   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   914   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   915   * \param dmaChannel DMA channel for selected Rx Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   916   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   917   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   918  IFX_INLINE void IfxGeth_mtl_setRxQueueDmaChannelMapping(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, IfxGeth_RxDmaChannel dmaChannel);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   919  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   920  /** \brief Sets the selected Rx Queue for DA based DMA channel
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   921   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   922   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   923   * \param enabled Enable/Disable Receive Store and Forward
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   924   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   925   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   926  IFX_INLINE void IfxGeth_mtl_setRxQueueForDaBasedDmaChannel(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   927  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   928  /** \brief sets the Tx Scheduling algorithm
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   929   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   930   * \param schedulingAlgorithm Tx Scheduling Algorithm
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   931   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   932   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   933  IFX_INLINE void IfxGeth_mtl_setTxSchedulingAlgorithm(Ifx_GETH *gethSFR, IfxGeth_TxSchedulingAlgorithm schedulingAlgorithm);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   934  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   935  /** \brief Enable and set queue ID to route packets failing unicast filter
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   936   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   937   * \param queueId Rx MTL Queue ID
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   938   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   939   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   940  IFX_INLINE void IfxGeth_mtl_enableUnicastFilterFailQueuing(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   941  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   942  /** \brief Disable queuing of packets failing unicast filtering
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   943   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   944   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   945   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   946  IFX_INLINE void IfxGeth_mtl_disableUnicastFilterFailQueuing(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   947  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   948  /** \brief Enable and set queue ID to route packets failing multicast filter
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   949   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   950   * \param queueId Rx MTL Queue ID
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   951   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   952   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   953  IFX_INLINE void IfxGeth_mtl_enableMulticastFilterFailQueuing(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   954  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   955  /** \brief Disable queuing of packets failing multicast filtering
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   956   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   957   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   958   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   959  IFX_INLINE void IfxGeth_mtl_disableMulticastFilterFailQueuing(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   960  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   961  /** \brief Enable and set queue ID to route packets failing VLAN tag filter
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   962   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   963   * \param queueId Rx MTL Queue ID
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   964   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   965   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   966  IFX_INLINE void IfxGeth_mtl_enableVlanFilterFailQueuing(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   967  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   968  /** \brief Disable queuing of packets failing VLAN tag filtering
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   969   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   970   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   971   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   972  IFX_INLINE void IfxGeth_mtl_disableVlanFilterFailQueuing(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   973  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   974  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   975  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   976  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   977  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   978  /** \brief Clears all the Mtl interrupt flags
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   979   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   980   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   981   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   982   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   983  IFX_EXTERN void IfxGeth_mtl_clearAllInterruptFlags(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   984  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   985  /** \brief Clears the selected Mtl interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   986   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   987   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   988   * \param flag MTL interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   989   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   990   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   991  IFX_EXTERN void IfxGeth_mtl_clearInterruptFlag(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, IfxGeth_MtlInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   992  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   993  /** \brief Disables the selected Mtl interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   994   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   995   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   996   * \param flag MTL interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   997   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   998   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	   999  IFX_EXTERN void IfxGeth_mtl_disableInterrupt(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, IfxGeth_MtlInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1000  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1001  /** \brief Enables the selected Mtl interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1002   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1003   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1004   * \param flag MTL interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1005   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1006   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1007  IFX_EXTERN void IfxGeth_mtl_enableInterrupt(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, IfxGeth_MtlInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1008  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1009  /** \brief Enables the selected TX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1010   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1011   * \param queueId Tx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1012   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1013   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1014  IFX_EXTERN void IfxGeth_mtl_enableTxQueue(Ifx_GETH *gethSFR, IfxGeth_TxMtlQueue queueId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1015  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1016  /** \brief Returns the status of selected Mtl interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1017   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1018   * \param queueId Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1019   * \param flag MTL interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1020   * \return TRUE: if set\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1021   * FLASE : if not set
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1022   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1023  IFX_EXTERN boolean IfxGeth_mtl_isInterruptFlagSet(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, IfxGeth_MtlInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1024  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1025  /** \brief Sets the Receive Forward Error Packets for the selected RX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1026   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1027   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1028   * \param enabled Enable/Disable Receive Forward Error Packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1029   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1030   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1031  IFX_EXTERN void IfxGeth_mtl_setRxForwardErrorPacket(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1032  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1033  /** \brief Sets the Receive Forward Undersized Good Packets for the selected RX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1034   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1035   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1036   * \param enabled Enable/Disable Receive Forward Undersized Good Packets
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1037   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1038   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1039  IFX_EXTERN void IfxGeth_mtl_setRxForwardUndersizedGoodPacket(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1040  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1041  /** \brief Sets the size of the selected RX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1042   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1043   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1044   * \param queueSize Rx Queue Size
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1045   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1046   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1047  IFX_EXTERN void IfxGeth_mtl_setRxQueueSize(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, IfxGeth_QueueSize queueSize);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1048  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1049  /** \brief Sets the Receive Store And Forward for the selected RX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1050   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1051   * \param queueId Rx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1052   * \param enabled Enable/Disable Receive Store and Forward
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1053   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1054   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1055  IFX_EXTERN void IfxGeth_mtl_setRxStoreAndForward(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1056  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1057  /** \brief Sets the size of the selected TX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1058   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1059   * \param queueId Tx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1060   * \param queueSize Tx Queue Size
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1061   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1062   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1063  IFX_EXTERN void IfxGeth_mtl_setTxQueueSize(Ifx_GETH *gethSFR, IfxGeth_TxMtlQueue queueId, IfxGeth_QueueSize queueSize);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1064  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1065  /** \brief Sets the Transmit Store And Forward for teh selected TX Queue
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1066   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1067   * \param queueId Tx Queue Index
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1068   * \param enabled Enable/Disable Transmit Store and Forward
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1069   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1070   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1071  IFX_EXTERN void IfxGeth_mtl_setTxStoreAndForward(Ifx_GETH *gethSFR, IfxGeth_TxMtlQueue queueId, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1072  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1073  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1074  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1075  /** \addtogroup IfxLld_Geth_Std_DMA_Functions
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1076   * \{ */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1077  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1078  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1079  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1080  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1081  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1082  /** \brief Applies a software reset of MAC and DMA controller
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1083   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1084   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1085   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1086  IFX_INLINE void IfxGeth_dma_applySoftwareReset(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1087  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1088  /** \brief Returns the status of selected DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1089   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1090   * \param channelId DMA channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1091   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1092   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1093  IFX_INLINE void IfxGeth_dma_clearAllInterruptFlags(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1094  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1095  /** \brief Returns the status of selected DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1096   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1097   * \param channelId DMA channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1098   * \param flag DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1099   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1100   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1101  IFX_INLINE void IfxGeth_dma_clearInterruptFlag(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1102  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1103  /** \brief Disables the selected DMA interrupt
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1104   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1105   * \param channelId DMA channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1106   * \param flag DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1107   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1108   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1109  IFX_INLINE void IfxGeth_dma_disableInterrupt(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1110  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1111  /** \brief Enables the selected DMA interrupt
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1112   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1113   * \param channelId DMA channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1114   * \param flag DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1115   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1116   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1117  IFX_INLINE void IfxGeth_dma_enableInterrupt(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1118  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1119  /** \brief Returns the status of selected DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1120   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1121   * \param channelId DMA channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1122   * \param flag DMA interrupt flag
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1123   * \return TRUE: if set\n
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1124   * FLASE : if not set
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1125   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1126  IFX_INLINE boolean IfxGeth_dma_isInterruptFlagSet(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1127  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1128  /** \brief Wiats until software reset of MAC and DMA controller is done or until timout.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1129   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1130   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1131  IFX_INLINE boolean IfxGeth_dma_isSoftwareResetDone(Ifx_GETH *gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1132  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1133  /** \brief Enables/Disables Address aligned beats
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1134   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1135   * \param enabled Enable/Disable Address Aligned Beats
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1136   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1137   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1138  IFX_INLINE void IfxGeth_dma_setAddressAlignedBeats(Ifx_GETH *gethSFR, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1139  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1140  /** \brief Enables/Disables Fixed Burst Length
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1141   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1142   * \param enabled Enable/Disable Fixed Burst
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1143   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1144   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1145  IFX_INLINE void IfxGeth_dma_setFixedBurst(Ifx_GETH *gethSFR, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1146  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1147  /** \brief Enables/Disables Mixed Burst Length
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1148   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1149   * \param enabled Enable/Disable Mixed Burst
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1150   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1151   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1152  IFX_INLINE void IfxGeth_dma_setMixedBurst(Ifx_GETH *gethSFR, boolean enabled);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1153  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1154  /** \brief sets the size of the rx buffers in descriptors for selected Rx channel of DMA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1155   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1156   * \param channel Rx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1157   * \param size Rx Buffers size (applies for both buffers)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1158   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1159   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1160  IFX_INLINE void IfxGeth_dma_setRxBufferSize(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint16 size);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1161  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1162  /** \brief sets the base address of the first descriptor in the Receive descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1163   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1164   * \param channel Rx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1165   * \param address base address of the first descriptor in the Receive descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1166   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1167   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1168  IFX_INLINE void IfxGeth_dma_setRxDescriptorListAddress(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1169  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1170  /** \brief sets the Length of the Rx descriptors ring
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1171   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1172   * \param channel Rx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1173   * \param length Length of the ring (no of total Rx descriptors)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1174   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1175   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1176  IFX_INLINE void IfxGeth_dma_setRxDescriptorRingLength(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint32 length);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1177  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1178  /** \brief sets the address of the last valid descriptor in the Receive descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1179   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1180   * \param channel Rx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1181   * \param address address of the last valid descriptor in the Receive descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1182   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1183   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1184  IFX_INLINE void IfxGeth_dma_setRxDescriptorTailPointer(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1185  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1186  /** \brief sets the programmable burst length of selected Rx channel of DMA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1187   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1188   * \param channel Rx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1189   * \param length Programmable burst length
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1190   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1191   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1192  IFX_INLINE void IfxGeth_dma_setRxMaxBurstLength(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, IfxGeth_DmaBurstLength length);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1193  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1194  /** \brief sets the base address of the first descriptor in the Transmit descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1195   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1196   * \param channel Tx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1197   * \param address base address of the first descriptor in the Transmit descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1198   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1199   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1200  IFX_INLINE void IfxGeth_dma_setTxDescriptorListAddress(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1201  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1202  /** \brief sets the Length of the Tx descriptors ring
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1203   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1204   * \param channel Tx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1205   * \param length Length of the ring (no of total Tx descriptors)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1206   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1207   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1208  IFX_INLINE void IfxGeth_dma_setTxDescriptorRingLength(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, uint32 length);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1209  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1210  /** \brief sets the address of the last valid descriptor in the Transmit descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1211   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1212   * \param channel Tx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1213   * \param address address of the last valid descriptor in the Transmit descriptor list
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1214   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1215   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1216  IFX_INLINE void IfxGeth_dma_setTxDescriptorTailPointer(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1217  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1218  /** \brief sets the programmable burst length of selected Tx channel of DMA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1219   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1220   * \param channel Tx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1221   * \param length Programmable burst length
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1222   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1223   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1224  IFX_INLINE void IfxGeth_dma_setTxMaxBurstLength(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, IfxGeth_DmaBurstLength length);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1225  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1226  /** \brief starts the receiver of selected Rx channel of DMA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1227   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1228   * \param channel Rx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1229   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1230   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1231  IFX_INLINE void IfxGeth_dma_startReceiver(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1232  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1233  /** \brief starts the tramsimitter of selected Tx channel of DMA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1234   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1235   * \param channel Tx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1236   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1237   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1238  IFX_INLINE void IfxGeth_dma_startTransmitter(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1239  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1240  /** \brief Stops the tramsimitter of selected Tx channel of DMA
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1241   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1242   * \param channel Tx channel Id
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1243   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1244   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1245  IFX_INLINE void IfxGeth_dma_stopTransmitter(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1246  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1247  /** \} */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1248  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1249  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1250  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1251  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1252  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1253  /** \brief Enables/Disables the MAC operation in the loopback mode at GMII or MII
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1254   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1255   * \param mode Loopback Mode Enable / Disable
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1256   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1257   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1258  IFX_INLINE void IfxGeth_mac_setLoopbackMode(Ifx_GETH *gethSFR, IfxGeth_LoopbackMode mode);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1259  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1260  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1261  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1262  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1263  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1264  /** \brief Reads a MDIO register of Clause 22 PHY
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1265   * \param layerAddr Layer Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1266   * \param regAddr Register Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1267   * \param pData Pointer to Data
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1268   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1269   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1270  IFX_EXTERN void IfxGeth_phy_Clause22_readMDIORegister(uint32 layerAddr, uint32 regAddr, uint32 *pData);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1271  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1272  /** \brief Writes to a MDIO register of Clause 22 PHY
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1273   * \param layerAddr Layer Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1274   * \param regAddr Register Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1275   * \param data Data
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1276   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1277   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1278  IFX_EXTERN void IfxGeth_Phy_Clause22_writeMDIORegister(uint32 layerAddr, uint32 regAddr, uint32 data);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1279  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1280  /** \brief Reads a MDIO register of Clause 45 PHY
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1281   * \param layerAddr Layer Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1282   * \param deviceAddr Device Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1283   * \param regAddr Register Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1284   * \param pData Pointer to Data
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1285   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1286   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1287  IFX_EXTERN void IfxGeth_phy_Clause45_readMDIORegister(uint32 layerAddr, uint32 deviceAddr, uint32 regAddr, uint32 *pData);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1288  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1289  /** \brief Writes to a MDIO register for Clause 45 PHY
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1290   * \param layerAddr Layer Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1291   * \param deviceAddr Device Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1292   * \param regAddr Register Address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1293   * \param data Data
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1294   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1295   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1296  IFX_EXTERN void IfxGeth_Phy_Clause45_writeMDIORegister(uint32 layerAddr, uint32 deviceAddr, uint32 regAddr, uint32 data);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1297  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1298  /** \brief Sets the maximum size of the packet
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1299   * \param gethSFR Pointer to GETH register base address
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1300   * \param maxPacketSize Minimum size of the frame beyond which giant packet status is set.
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1301   * \return None
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1302   */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1303  IFX_EXTERN void IfxGeth_mac_setMaxPacketSize(Ifx_GETH *gethSFR, uint16 maxPacketSize);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1304  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1305  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1306  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1307  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1308  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1309  IFX_INLINE void IfxGeth_dma_applySoftwareReset(Ifx_GETH *gethSFR)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1310  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1311      gethSFR->DMA_MODE.B.SWR = 1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1312  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1313  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1314  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1315  IFX_INLINE void IfxGeth_dma_clearAllInterruptFlags(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1316  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1317      gethSFR->DMA_CH[channelId].STATUS.U = 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1318  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1319  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1320  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1321  IFX_INLINE void IfxGeth_dma_clearInterruptFlag(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1322  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1323      uint32 value = (1 << flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1324      gethSFR->DMA_CH[channelId].STATUS.U = value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1325  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1326  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1327  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1328  IFX_INLINE void IfxGeth_dma_disableInterrupt(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1329  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1330      uint32 value = ~(1 << flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1331      gethSFR->DMA_CH[channelId].INTERRUPT_ENABLE.U &= value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1332  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1333  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1334  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1335  IFX_INLINE void IfxGeth_dma_enableInterrupt(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1336  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1337      uint32 value = (1 << flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1338      gethSFR->DMA_CH[channelId].INTERRUPT_ENABLE.U |= value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1339  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1340  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1341  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1342  IFX_INLINE boolean IfxGeth_dma_isInterruptFlagSet(Ifx_GETH *gethSFR, IfxGeth_DmaChannel channelId, IfxGeth_DmaInterruptFlag flag)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1343  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1344      uint32 value = (1 << flag);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1345      return gethSFR->DMA_CH[channelId].STATUS.U & (Ifx_UReg_32Bit)value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1346  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1347  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1348  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1349  IFX_INLINE boolean IfxGeth_dma_isSoftwareResetDone(Ifx_GETH *gethSFR)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1350  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1351      return gethSFR->DMA_MODE.B.SWR == 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1352  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1353  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1354  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1355  IFX_INLINE void IfxGeth_dma_setAddressAlignedBeats(Ifx_GETH *gethSFR, boolean enabled)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1356  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1357      gethSFR->DMA_SYSBUS_MODE.B.AAL = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1358  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1359  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1360  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1361  IFX_INLINE void IfxGeth_dma_setFixedBurst(Ifx_GETH *gethSFR, boolean enabled)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1362  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1363      gethSFR->DMA_SYSBUS_MODE.B.FB = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1364  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1365  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1366  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1367  IFX_INLINE void IfxGeth_dma_setMixedBurst(Ifx_GETH *gethSFR, boolean enabled)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1368  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1369      gethSFR->DMA_SYSBUS_MODE.B.MB = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1370  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1371  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1372  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1373  IFX_INLINE void IfxGeth_dma_setRxBufferSize(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint16 size)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1374  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1375      /* [RBSZ_13_Y:RBSZ_X_0] represents the size of the Rx buffer*/
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1376      gethSFR->DMA_CH[channel].RX_CONTROL.B.RBSZ_13_Y = (uint32)((size >> 2) & IFX_GETH_DMA_CH_RX_CONTROL_RBSZ_13_Y_MSK);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1377  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1378  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1379  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1380  IFX_INLINE void IfxGeth_dma_setRxDescriptorListAddress(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint32 address)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1381  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1382      gethSFR->DMA_CH[channel].RXDESC_LIST_ADDRESS.U = (uint32)address;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1383  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1384  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1385  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1386  IFX_INLINE void IfxGeth_dma_setRxDescriptorRingLength(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint32 length)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1387  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1388      gethSFR->DMA_CH[channel].RXDESC_RING_LENGTH.U = length;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1389  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1390  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1391  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1392  IFX_INLINE void IfxGeth_dma_setRxDescriptorTailPointer(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, uint32 address)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1393  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1394      gethSFR->DMA_CH[channel].RXDESC_TAIL_POINTER.U = address;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1395  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1396  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1397  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1398  IFX_INLINE void IfxGeth_dma_setRxMaxBurstLength(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel, IfxGeth_DmaBurstLength length)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1399  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1400      gethSFR->DMA_CH[channel].RX_CONTROL.B.RXPBL = length;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1401  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1402  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1403  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1404  IFX_INLINE void IfxGeth_dma_setTxDescriptorListAddress(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, uint32 address)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1405  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1406      gethSFR->DMA_CH[channel].TXDESC_LIST_ADDRESS.U = address;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1407  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1408  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1409  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1410  IFX_INLINE void IfxGeth_dma_setTxDescriptorRingLength(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, uint32 length)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1411  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1412      gethSFR->DMA_CH[channel].TXDESC_RING_LENGTH.U = length;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1413  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1414  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1415  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1416  IFX_INLINE void IfxGeth_dma_setTxDescriptorTailPointer(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, uint32 address)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1417  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1418      gethSFR->DMA_CH[channel].TXDESC_TAIL_POINTER.U = (uint32)address;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1419  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1420  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1421  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1422  IFX_INLINE void IfxGeth_dma_setTxMaxBurstLength(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel, IfxGeth_DmaBurstLength length)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1423  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1424      gethSFR->DMA_CH[channel].TX_CONTROL.B.TXPBL = length;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1425  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1426  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1427  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1428  IFX_INLINE void IfxGeth_dma_startReceiver(Ifx_GETH *gethSFR, IfxGeth_RxDmaChannel channel)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1429  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1430      gethSFR->DMA_CH[channel].RX_CONTROL.B.SR = TRUE;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1431  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1432  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1433  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1434  IFX_INLINE void IfxGeth_dma_startTransmitter(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1435  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1436      gethSFR->DMA_CH[channel].TX_CONTROL.B.ST = TRUE;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1437  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1438  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1439  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1440  IFX_INLINE void IfxGeth_dma_stopTransmitter(Ifx_GETH *gethSFR, IfxGeth_TxDmaChannel channel)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1441  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1442      gethSFR->DMA_CH[channel].TX_CONTROL.B.ST = FALSE;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1443  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1444  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1445  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1446  IFX_INLINE boolean IfxGeth_isModuleEnabled(Ifx_GETH *gethSFR)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1447  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.h	  1448      return (gethSFR->CLC.B.DISS == 0) ? 1 : 0;
	ld.bu	d15,[a15]8192
.L392:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    54      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    55  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    56      IfxGeth_isModuleEnabled(gethSFR);          /* read back to ensure proper enabling */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    57  }
	ret
.L388:
	
__IfxGeth_enableModule_function_end:
	.size	IfxGeth_enableModule,__IfxGeth_enableModule_function_end-IfxGeth_enableModule
.L230:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_getSrcPointer',code,cluster('IfxGeth_getSrcPointer')
	.sect	'.text.IfxGeth.IfxGeth_getSrcPointer'
	.align	2
	
	.global	IfxGeth_getSrcPointer

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    58  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    59  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    60  volatile Ifx_SRC_SRCR *IfxGeth_getSrcPointer(Ifx_GETH *gethSFR, IfxGeth_ServiceRequest serviceRequest)
; Function IfxGeth_getSrcPointer
.L138:
IfxGeth_getSrcPointer:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    61  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    62      IFX_UNUSED_PARAMETER(gethSFR);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    63      return &MODULE_SRC.GETH.GETH[0].SR[serviceRequest];
	ld.w	d15,.1.cnt
	mov.a	a15,d15
.L621:
	addsc.a	a2,a15,d4,#2
.L622:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    64  }
	ret
.L397:
	
__IfxGeth_getSrcPointer_function_end:
	.size	IfxGeth_getSrcPointer,__IfxGeth_getSrcPointer_function_end-IfxGeth_getSrcPointer
.L235:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mac_setLineSpeed',code,cluster('IfxGeth_mac_setLineSpeed')
	.sect	'.text.IfxGeth.IfxGeth_mac_setLineSpeed'
	.align	2
	
	.global	IfxGeth_mac_setLineSpeed

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    65  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    66  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    67  void IfxGeth_mac_setLineSpeed(Ifx_GETH *gethSFR, IfxGeth_LineSpeed speed)
; Function IfxGeth_mac_setLineSpeed
.L140:
IfxGeth_mac_setLineSpeed:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    68  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    69      switch (speed)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    70      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    71      case IfxGeth_LineSpeed_10Mbps:
	jeq	d4,#0,.L4
.L547:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    72          gethSFR->MAC_CONFIGURATION.B.PS  = 1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    73          gethSFR->MAC_CONFIGURATION.B.FES = 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    74          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    75      case IfxGeth_LineSpeed_100Mbps:
	jeq	d4,#1,.L5
.L548:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    76          gethSFR->MAC_CONFIGURATION.B.PS  = 1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    77          gethSFR->MAC_CONFIGURATION.B.FES = 1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    78          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    79      case IfxGeth_LineSpeed_1000Mbps:
	jeq	d4,#2,.L6
.L549:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    80          gethSFR->MAC_CONFIGURATION.B.PS  = 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    81          gethSFR->MAC_CONFIGURATION.B.FES = 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    82          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    83      case IfxGeth_LineSpeed_2500Mbps:
	jeq	d4,#3,.L7
.L550:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    84          gethSFR->MAC_CONFIGURATION.B.PS  = 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    85          gethSFR->MAC_CONFIGURATION.B.FES = 1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    86          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    87      default:
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    88          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    89      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    90  }
	ret
.L4:
	ld.bu	d15,[a4]1
.L551:
	or	d15,#128
	j	.L9
.L5:
	ld.bu	d15,[a4]1
.L552:
	or	d15,#128
	j	.L10
.L6:
	ld.bu	d15,[a4]1
.L553:
	insert	d15,d15,#0,#7,#1
.L9:
	st.b	[a4]1,d15
.L554:
	ld.bu	d15,[a4]1
.L555:
	insert	d15,d15,#0,#6,#1
	j	.L11
.L7:
	ld.bu	d15,[a4]1
.L556:
	insert	d15,d15,#0,#7,#1
.L10:
	st.b	[a4]1,d15
.L557:
	ld.bu	d15,[a4]1
.L558:
	or	d15,#64
.L11:
	st.b	[a4]1,d15
.L559:
	ret
.L361:
	
__IfxGeth_mac_setLineSpeed_function_end:
	.size	IfxGeth_mac_setLineSpeed,__IfxGeth_mac_setLineSpeed_function_end-IfxGeth_mac_setLineSpeed
.L205:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mac_setMacAddress',code,cluster('IfxGeth_mac_setMacAddress')
	.sect	'.text.IfxGeth.IfxGeth_mac_setMacAddress'
	.align	2
	
	.global	IfxGeth_mac_setMacAddress

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    91  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    92  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    93  void IfxGeth_mac_setMacAddress(Ifx_GETH *gethSFR, uint8 *macAddress)
; Function IfxGeth_mac_setMacAddress
.L142:
IfxGeth_mac_setMacAddress:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    94  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    95      gethSFR->MAC_ADDRESS_HIGH0.U = 0
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    96                                     | ((uint32)macAddress[4] << 0U)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    97                                     | ((uint32)macAddress[5] << 8U)
	ld.bu	d15,[a5]5
.L564:
	ld.bu	d0,[a5]4
.L565:
	sh	d15,d15,#8
.L566:
	or	d0,d15
.L567:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    98                                     | 0x80000000U;
	insert	d15,d0,#1,#31,#1
	st.w	[a4]768,d15
.L568:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	    99  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   100      gethSFR->MAC_ADDRESS_LOW0.U = 0
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   101                                    | ((uint32)macAddress[0] << 0U)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   102                                    | ((uint32)macAddress[1] << 8U)
	ld.bu	d15,[a5]1
.L569:
	ld.bu	d0,[a5]
.L570:
	sh	d15,d15,#8
.L571:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   103                                    | ((uint32)macAddress[2] << 16U)
	or	d0,d15
	ld.bu	d15,[a5]2
.L572:
	sh	d15,d15,#16
.L573:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   104                                    | ((uint32)macAddress[3] << 24U);
	or	d0,d15
	ld.bu	d15,[a5]3
.L574:
	sh	d15,d15,#24
.L575:
	or	d0,d15
	st.w	[a4]772,d0
.L576:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   105  }
	ret
.L366:
	
__IfxGeth_mac_setMacAddress_function_end:
	.size	IfxGeth_mac_setMacAddress,__IfxGeth_mac_setMacAddress_function_end-IfxGeth_mac_setMacAddress
.L210:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mtl_clearAllInterruptFlags',code,cluster('IfxGeth_mtl_clearAllInterruptFlags')
	.sect	'.text.IfxGeth.IfxGeth_mtl_clearAllInterruptFlags'
	.align	2
	
	.global	IfxGeth_mtl_clearAllInterruptFlags

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   106  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   107  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   108  void IfxGeth_mtl_clearAllInterruptFlags(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId)
; Function IfxGeth_mtl_clearAllInterruptFlags
.L144:
IfxGeth_mtl_clearAllInterruptFlags:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   109  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   110      uint32 value = (1 << IfxGeth_MtlInterruptFlag_txQueueUnderflow) | (1 << IfxGeth_MtlInterruptFlag_averageBitsPerSlot) | (1 << IfxGeth_MtlInterruptFlag_rxQueueOverflow);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   111  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   112      switch (queueId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   113      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   114      case IfxGeth_MtlQueue_0:
	jeq	d4,#0,.L12
.L653:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   115          gethSFR->MTL_Q0.INTERRUPT_CONTROL_STATUS.U |= value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   116          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   117      case IfxGeth_MtlQueue_1:
	jeq	d4,#1,.L13
.L654:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   118          gethSFR->MTL_Q1.INTERRUPT_CONTROL_STATUS.U |= value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   119          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   120      case IfxGeth_MtlQueue_2:
	jeq	d4,#2,.L14
.L655:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   121          gethSFR->MTL_Q2.INTERRUPT_CONTROL_STATUS.U |= value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   122          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   123      case IfxGeth_MtlQueue_3:
	jeq	d4,#3,.L15
.L656:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   124          gethSFR->MTL_Q3.INTERRUPT_CONTROL_STATUS.U |= value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   125          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   126      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   127  }
	ret
.L12:
	ld.w	d15,[a4]3372
.L657:
	ld.w	d0,.2.cnt
.L658:
	or	d15,d0
	st.w	[a4]3372,d15
.L659:
	ret
.L13:
	ld.w	d15,[a4]3436
.L660:
	ld.w	d0,.2.cnt
.L661:
	or	d15,d0
	st.w	[a4]3436,d15
.L662:
	ret
.L14:
	ld.w	d15,[a4]3500
.L663:
	ld.w	d0,.2.cnt
.L664:
	or	d15,d0
	st.w	[a4]3500,d15
.L665:
	ret
.L15:
	ld.w	d15,[a4]3564
.L666:
	ld.w	d0,.2.cnt
.L667:
	or	d15,d0
	st.w	[a4]3564,d15
.L668:
	ret
.L411:
	
__IfxGeth_mtl_clearAllInterruptFlags_function_end:
	.size	IfxGeth_mtl_clearAllInterruptFlags,__IfxGeth_mtl_clearAllInterruptFlags_function_end-IfxGeth_mtl_clearAllInterruptFlags
.L255:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mtl_clearInterruptFlag',code,cluster('IfxGeth_mtl_clearInterruptFlag')
	.sect	'.text.IfxGeth.IfxGeth_mtl_clearInterruptFlag'
	.align	2
	
	.global	IfxGeth_mtl_clearInterruptFlag

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   128  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   129  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   130  void IfxGeth_mtl_clearInterruptFlag(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, IfxGeth_MtlInterruptFlag flag)
; Function IfxGeth_mtl_clearInterruptFlag
.L146:
IfxGeth_mtl_clearInterruptFlag:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   131  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   132      uint32 mask  = ((1 << IfxGeth_MtlInterruptFlag_txQueueUnderflow) | (1 << IfxGeth_MtlInterruptFlag_averageBitsPerSlot) | (1 << IfxGeth_MtlInterruptFlag_rxQueueOverflow)) << 8;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   133      uint32 value = (1 << flag);
	mov	d15,#1
.L673:
	sha	d0,d15,d5
.L505:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   134  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   135      switch (queueId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   136      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   137      case IfxGeth_MtlQueue_0:
	jeq	d4,#0,.L20
.L674:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   138          gethSFR->MTL_Q0.INTERRUPT_CONTROL_STATUS.U = (gethSFR->MTL_Q0.INTERRUPT_CONTROL_STATUS.U & mask) | value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   139          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   140      case IfxGeth_MtlQueue_1:
	jeq	d15,d4,.L21
.L675:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   141          gethSFR->MTL_Q1.INTERRUPT_CONTROL_STATUS.U = (gethSFR->MTL_Q1.INTERRUPT_CONTROL_STATUS.U & mask) | value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   142          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   143      case IfxGeth_MtlQueue_2:
	jeq	d4,#2,.L22
.L676:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   144          gethSFR->MTL_Q2.INTERRUPT_CONTROL_STATUS.U = (gethSFR->MTL_Q2.INTERRUPT_CONTROL_STATUS.U & mask) | value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   145          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   146      case IfxGeth_MtlQueue_3:
	jeq	d4,#3,.L23
.L677:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   147          gethSFR->MTL_Q3.INTERRUPT_CONTROL_STATUS.U = (gethSFR->MTL_Q3.INTERRUPT_CONTROL_STATUS.U & mask) | value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   148          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   149      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   150  }
	ret
.L20:
	ld.w	d15,[a4]3372
.L678:
	ld.w	d1,.3.cnt
.L679:
	and	d15,d1
.L680:
	or	d0,d15
	st.w	[a4]3372,d0
.L506:
	ret
.L21:
	ld.w	d15,[a4]3436
.L681:
	fcall	.cocofun_9
.L504:
	st.w	[a4]3436,d15
.L507:
	ret
.L22:
	ld.w	d15,[a4]3500
.L682:
	fcall	.cocofun_9
.L683:
	st.w	[a4]3500,d15
.L684:
	ret
.L23:
	ld.w	d15,[a4]3564
.L685:
	fcall	.cocofun_9
.L686:
	st.w	[a4]3564,d15
.L687:
	ret
.L414:
	
__IfxGeth_mtl_clearInterruptFlag_function_end:
	.size	IfxGeth_mtl_clearInterruptFlag,__IfxGeth_mtl_clearInterruptFlag_function_end-IfxGeth_mtl_clearInterruptFlag
.L260:
	; End of function
	
	.sdecl	'.text.IfxGeth..cocofun_9',code,cluster('.cocofun_9')
	.sect	'.text.IfxGeth..cocofun_9'
	.align	2
; Function .cocofun_9
.L148:
.cocofun_9:	.type	func
; Function body .cocofun_9, coco_iter:0
	ld.w	d1,.3.cnt
.L929:
	and	d15,d1
.L930:
	or	d15,d0
	fret
.L355:
	; End of function
	.sdecl	'.text.IfxGeth.IfxGeth_mtl_disableInterrupt',code,cluster('IfxGeth_mtl_disableInterrupt')
	.sect	'.text.IfxGeth.IfxGeth_mtl_disableInterrupt'
	.align	2
	
	.global	IfxGeth_mtl_disableInterrupt

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   151  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   152  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   153  void IfxGeth_mtl_disableInterrupt(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, IfxGeth_MtlInterruptFlag flag)
; Function IfxGeth_mtl_disableInterrupt
.L150:
IfxGeth_mtl_disableInterrupt:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   154  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   155      uint32 mask  = (1 << IfxGeth_MtlInterruptFlag_txQueueUnderflow) | (1 << IfxGeth_MtlInterruptFlag_averageBitsPerSlot) | (1 << IfxGeth_MtlInterruptFlag_rxQueueOverflow);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   156  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   157      uint32 value = ~(1 << (flag + 8));
	mov	d15,#1
.L692:
	add	d0,d5,#8
.L693:
	sha	d0,d15,d0
.L694:
	mov	d1,#-1
.L509:
	xor	d0,d1
.L695:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   158  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   159      switch (queueId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   160      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   161      case IfxGeth_MtlQueue_0:
	jeq	d4,#0,.L28
.L696:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   162          gethSFR->MTL_Q0.INTERRUPT_CONTROL_STATUS.U = (gethSFR->MTL_Q0.INTERRUPT_CONTROL_STATUS.U & ~mask) & value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   163          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   164      case IfxGeth_MtlQueue_1:
	jeq	d15,d4,.L29
.L697:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   165          gethSFR->MTL_Q1.INTERRUPT_CONTROL_STATUS.U = (gethSFR->MTL_Q1.INTERRUPT_CONTROL_STATUS.U & ~mask) & value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   166          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   167      case IfxGeth_MtlQueue_2:
	jeq	d4,#2,.L30
.L698:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   168          gethSFR->MTL_Q2.INTERRUPT_CONTROL_STATUS.U = (gethSFR->MTL_Q2.INTERRUPT_CONTROL_STATUS.U & ~mask) & value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   169          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   170      case IfxGeth_MtlQueue_3:
	jeq	d4,#3,.L31
.L699:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   171          gethSFR->MTL_Q3.INTERRUPT_CONTROL_STATUS.U = (gethSFR->MTL_Q3.INTERRUPT_CONTROL_STATUS.U & ~mask) & value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   172          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   173      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   174  }
	ret
.L28:
	ld.w	d15,[a4]3372
.L700:
	fcall	.cocofun_8
.L508:
	st.w	[a4]3372,d15
.L514:
	ret
.L29:
	ld.w	d15,[a4]3436
.L701:
	fcall	.cocofun_8
.L511:
	st.w	[a4]3436,d15
.L702:
	ret
.L30:
	ld.w	d15,[a4]3500
.L703:
	fcall	.cocofun_8
.L512:
	st.w	[a4]3500,d15
.L704:
	ret
.L31:
	ld.w	d15,[a4]3564
.L705:
	fcall	.cocofun_8
.L513:
	st.w	[a4]3564,d15
.L706:
	ret
.L422:
	
__IfxGeth_mtl_disableInterrupt_function_end:
	.size	IfxGeth_mtl_disableInterrupt,__IfxGeth_mtl_disableInterrupt_function_end-IfxGeth_mtl_disableInterrupt
.L265:
	; End of function
	
	.sdecl	'.text.IfxGeth..cocofun_8',code,cluster('.cocofun_8')
	.sect	'.text.IfxGeth..cocofun_8'
	.align	2
; Function .cocofun_8
.L152:
.cocofun_8:	.type	func
; Function body .cocofun_8, coco_iter:0
	ld.w	d1,.4.cnt
.L924:
	and	d0,d1
.L510:
	and	d15,d0
	fret
.L350:
	; End of function
	.sdecl	'.text.IfxGeth.IfxGeth_mtl_enableInterrupt',code,cluster('IfxGeth_mtl_enableInterrupt')
	.sect	'.text.IfxGeth.IfxGeth_mtl_enableInterrupt'
	.align	2
	
	.global	IfxGeth_mtl_enableInterrupt

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   175  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   176  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   177  void IfxGeth_mtl_enableInterrupt(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, IfxGeth_MtlInterruptFlag flag)
; Function IfxGeth_mtl_enableInterrupt
.L154:
IfxGeth_mtl_enableInterrupt:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   178  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   179      uint32 mask  = (1 << IfxGeth_MtlInterruptFlag_txQueueUnderflow) | (1 << IfxGeth_MtlInterruptFlag_averageBitsPerSlot) | (1 << IfxGeth_MtlInterruptFlag_rxQueueOverflow);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   180      uint32 value = (1 << (flag + 8));
	mov	d15,#1
.L711:
	add	d0,d5,#8
.L712:
	sha	d0,d15,d0
.L516:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   181  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   182      switch (queueId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   183      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   184      case IfxGeth_MtlQueue_0:
	jeq	d4,#0,.L36
.L713:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   185          gethSFR->MTL_Q0.INTERRUPT_CONTROL_STATUS.U = (gethSFR->MTL_Q0.INTERRUPT_CONTROL_STATUS.U & ~mask) | value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   186          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   187      case IfxGeth_MtlQueue_1:
	jeq	d15,d4,.L37
.L714:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   188          gethSFR->MTL_Q1.INTERRUPT_CONTROL_STATUS.U = (gethSFR->MTL_Q1.INTERRUPT_CONTROL_STATUS.U & ~mask) | value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   189          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   190      case IfxGeth_MtlQueue_2:
	jeq	d4,#2,.L38
.L715:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   191          gethSFR->MTL_Q2.INTERRUPT_CONTROL_STATUS.U = (gethSFR->MTL_Q2.INTERRUPT_CONTROL_STATUS.U & ~mask) | value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   192          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   193      case IfxGeth_MtlQueue_3:
	jeq	d4,#3,.L39
.L716:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   194          gethSFR->MTL_Q3.INTERRUPT_CONTROL_STATUS.U = (gethSFR->MTL_Q3.INTERRUPT_CONTROL_STATUS.U & ~mask) | value;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   195          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   196      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   197  }
	ret
.L36:
	ld.w	d15,[a4]3372
.L717:
	ld.w	d1,.4.cnt
.L718:
	and	d15,d1
.L719:
	or	d0,d15
	st.w	[a4]3372,d0
.L517:
	ret
.L37:
	ld.w	d15,[a4]3436
.L720:
	fcall	.cocofun_10
.L515:
	st.w	[a4]3436,d15
.L518:
	ret
.L38:
	ld.w	d15,[a4]3500
.L721:
	fcall	.cocofun_10
.L722:
	st.w	[a4]3500,d15
.L723:
	ret
.L39:
	ld.w	d15,[a4]3564
.L724:
	fcall	.cocofun_10
.L725:
	st.w	[a4]3564,d15
.L726:
	ret
.L428:
	
__IfxGeth_mtl_enableInterrupt_function_end:
	.size	IfxGeth_mtl_enableInterrupt,__IfxGeth_mtl_enableInterrupt_function_end-IfxGeth_mtl_enableInterrupt
.L270:
	; End of function
	
	.sdecl	'.text.IfxGeth..cocofun_10',code,cluster('.cocofun_10')
	.sect	'.text.IfxGeth..cocofun_10'
	.align	2
; Function .cocofun_10
.L156:
.cocofun_10:	.type	func
; Function body .cocofun_10, coco_iter:0
	ld.w	d1,.4.cnt
.L935:
	and	d15,d1
.L936:
	or	d15,d0
	fret
.L360:
	; End of function
	.sdecl	'.text.IfxGeth.IfxGeth_mtl_enableTxQueue',code,cluster('IfxGeth_mtl_enableTxQueue')
	.sect	'.text.IfxGeth.IfxGeth_mtl_enableTxQueue'
	.align	2
	
	.global	IfxGeth_mtl_enableTxQueue

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   198  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   199  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   200  void IfxGeth_mtl_enableTxQueue(Ifx_GETH *gethSFR, IfxGeth_TxMtlQueue queueId)
; Function IfxGeth_mtl_enableTxQueue
.L158:
IfxGeth_mtl_enableTxQueue:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   201  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   202      switch (queueId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   203      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   204      case IfxGeth_TxMtlQueue_0:
	jeq	d4,#0,.L44
.L731:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   205          gethSFR->MTL_TXQ0.OPERATION_MODE.B.TXQEN = 2;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   206          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   207      case IfxGeth_TxMtlQueue_1:
	jeq	d4,#1,.L45
.L732:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   208          gethSFR->MTL_TXQ1.OPERATION_MODE.B.TXQEN = 2;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   209          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   210      case IfxGeth_TxMtlQueue_2:
	jeq	d4,#2,.L46
.L733:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   211          gethSFR->MTL_TXQ2.OPERATION_MODE.B.TXQEN = 2;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   212          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   213      case IfxGeth_TxMtlQueue_3:
	jeq	d4,#3,.L47
.L734:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   214          gethSFR->MTL_TXQ3.OPERATION_MODE.B.TXQEN = 2;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   215          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   216      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   217  }
	ret
.L44:
	ld.bu	d15,[a4]3328
.L735:
	insert	d15,d15,#2,#2,#2
	st.b	[a4]3328,d15
.L736:
	ret
.L45:
	ld.bu	d15,[a4]3392
.L737:
	insert	d15,d15,#2,#2,#2
	st.b	[a4]3392,d15
.L738:
	ret
.L46:
	ld.bu	d15,[a4]3456
.L739:
	insert	d15,d15,#2,#2,#2
	st.b	[a4]3456,d15
.L740:
	ret
.L47:
	ld.bu	d15,[a4]3520
.L741:
	insert	d15,d15,#2,#2,#2
	st.b	[a4]3520,d15
.L742:
	ret
.L434:
	
__IfxGeth_mtl_enableTxQueue_function_end:
	.size	IfxGeth_mtl_enableTxQueue,__IfxGeth_mtl_enableTxQueue_function_end-IfxGeth_mtl_enableTxQueue
.L275:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mtl_isInterruptFlagSet',code,cluster('IfxGeth_mtl_isInterruptFlagSet')
	.sect	'.text.IfxGeth.IfxGeth_mtl_isInterruptFlagSet'
	.align	2
	
	.global	IfxGeth_mtl_isInterruptFlagSet

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   218  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   219  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   220  boolean IfxGeth_mtl_isInterruptFlagSet(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, IfxGeth_MtlInterruptFlag flag)
; Function IfxGeth_mtl_isInterruptFlagSet
.L160:
IfxGeth_mtl_isInterruptFlagSet:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   221  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   222      uint32  value  = (1 << flag);
	mov	d15,#1
.L747:
	sha	d0,d15,d5
.L519:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   223      boolean status = 0;
	mov	d2,#0
.L520:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   224  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   225      switch (queueId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   226      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   227      case IfxGeth_MtlQueue_0:
	jeq	d4,#0,.L52
.L748:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   228          status = (gethSFR->MTL_Q0.INTERRUPT_CONTROL_STATUS.U & (Ifx_UReg_32Bit)value);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   229          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   230      case IfxGeth_MtlQueue_1:
	jeq	d15,d4,.L53
.L749:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   231          status = (gethSFR->MTL_Q1.INTERRUPT_CONTROL_STATUS.U & (Ifx_UReg_32Bit)value);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   232          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   233      case IfxGeth_MtlQueue_2:
	jeq	d4,#2,.L54
.L750:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   234          status = (gethSFR->MTL_Q2.INTERRUPT_CONTROL_STATUS.U & (Ifx_UReg_32Bit)value);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   235          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   236      case IfxGeth_MtlQueue_3:
	jeq	d4,#3,.L55
.L751:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   237          status = (gethSFR->MTL_Q3.INTERRUPT_CONTROL_STATUS.U & (Ifx_UReg_32Bit)value);
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   238          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   239      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   240  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   241      return status;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   242  }
	ret
.L52:
	ld.w	d15,[a4]3372
.L752:
	j	.L57
.L53:
	ld.w	d15,[a4]3436
.L753:
	j	.L58
.L54:
	ld.w	d15,[a4]3500
.L754:
	j	.L59
.L55:
	ld.w	d15,[a4]3564
.L57:
.L58:
.L59:
	extr.u	d2,d15,#0,#8
.L521:
	extr.u	d15,d0,#0,#8
.L522:
	and	d2,d15
	ret
.L438:
	
__IfxGeth_mtl_isInterruptFlagSet_function_end:
	.size	IfxGeth_mtl_isInterruptFlagSet,__IfxGeth_mtl_isInterruptFlagSet_function_end-IfxGeth_mtl_isInterruptFlagSet
.L280:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mtl_setRxForwardErrorPacket',code,cluster('IfxGeth_mtl_setRxForwardErrorPacket')
	.sect	'.text.IfxGeth.IfxGeth_mtl_setRxForwardErrorPacket'
	.align	2
	
	.global	IfxGeth_mtl_setRxForwardErrorPacket

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   243  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   244  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   245  void IfxGeth_mtl_setRxForwardErrorPacket(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, boolean enabled)
; Function IfxGeth_mtl_setRxForwardErrorPacket
.L162:
IfxGeth_mtl_setRxForwardErrorPacket:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   246  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   247      switch (queueId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   248      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   249      case IfxGeth_RxMtlQueue_0:
	jeq	d4,#0,.L61
.L759:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   250          gethSFR->MTL_RXQ0.OPERATION_MODE.B.FEP = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   251          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   252      case IfxGeth_RxMtlQueue_1:
	jeq	d4,#1,.L62
.L760:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   253          gethSFR->MTL_RXQ1.OPERATION_MODE.B.FEP = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   254          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   255      case IfxGeth_RxMtlQueue_2:
	jeq	d4,#2,.L63
.L761:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   256          gethSFR->MTL_RXQ2.OPERATION_MODE.B.FEP = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   257          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   258      case IfxGeth_RxMtlQueue_3:
	jeq	d4,#3,.L64
.L762:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   259          gethSFR->MTL_RXQ3.OPERATION_MODE.B.FEP = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   260          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   261      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   262  }
	ret
.L61:
	ld.bu	d15,[a4]3376
.L763:
	insert	d15,d15,d5,#4,#1
	st.b	[a4]3376,d15
.L764:
	ret
.L62:
	ld.bu	d15,[a4]3440
.L765:
	insert	d15,d15,d5,#4,#1
	st.b	[a4]3440,d15
.L766:
	ret
.L63:
	ld.bu	d15,[a4]3504
.L767:
	insert	d15,d15,d5,#4,#1
	st.b	[a4]3504,d15
.L768:
	ret
.L64:
	ld.bu	d15,[a4]3568
.L769:
	insert	d15,d15,d5,#4,#1
	st.b	[a4]3568,d15
.L770:
	ret
.L444:
	
__IfxGeth_mtl_setRxForwardErrorPacket_function_end:
	.size	IfxGeth_mtl_setRxForwardErrorPacket,__IfxGeth_mtl_setRxForwardErrorPacket_function_end-IfxGeth_mtl_setRxForwardErrorPacket
.L285:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mtl_setRxForwardUndersizedGoodPacket',code,cluster('IfxGeth_mtl_setRxForwardUndersizedGoodPacket')
	.sect	'.text.IfxGeth.IfxGeth_mtl_setRxForwardUndersizedGoodPacket'
	.align	2
	
	.global	IfxGeth_mtl_setRxForwardUndersizedGoodPacket

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   263  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   264  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   265  void IfxGeth_mtl_setRxForwardUndersizedGoodPacket(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, boolean enabled)
; Function IfxGeth_mtl_setRxForwardUndersizedGoodPacket
.L164:
IfxGeth_mtl_setRxForwardUndersizedGoodPacket:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   266  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   267      switch (queueId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   268      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   269      case IfxGeth_RxMtlQueue_0:
	jeq	d4,#0,.L69
.L775:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   270          gethSFR->MTL_RXQ0.OPERATION_MODE.B.FUP = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   271          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   272      case IfxGeth_RxMtlQueue_1:
	jeq	d4,#1,.L70
.L776:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   273          gethSFR->MTL_RXQ1.OPERATION_MODE.B.FUP = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   274          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   275      case IfxGeth_RxMtlQueue_2:
	jeq	d4,#2,.L71
.L777:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   276          gethSFR->MTL_RXQ2.OPERATION_MODE.B.FUP = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   277          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   278      case IfxGeth_RxMtlQueue_3:
	jeq	d4,#3,.L72
.L778:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   279          gethSFR->MTL_RXQ3.OPERATION_MODE.B.FUP = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   280          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   281      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   282  }
	ret
.L69:
	ld.bu	d15,[a4]3376
.L779:
	insert	d15,d15,d5,#3,#1
	st.b	[a4]3376,d15
.L780:
	ret
.L70:
	ld.bu	d15,[a4]3440
.L781:
	insert	d15,d15,d5,#3,#1
	st.b	[a4]3440,d15
.L782:
	ret
.L71:
	ld.bu	d15,[a4]3504
.L783:
	insert	d15,d15,d5,#3,#1
	st.b	[a4]3504,d15
.L784:
	ret
.L72:
	ld.bu	d15,[a4]3568
.L785:
	insert	d15,d15,d5,#3,#1
	st.b	[a4]3568,d15
.L786:
	ret
.L449:
	
__IfxGeth_mtl_setRxForwardUndersizedGoodPacket_function_end:
	.size	IfxGeth_mtl_setRxForwardUndersizedGoodPacket,__IfxGeth_mtl_setRxForwardUndersizedGoodPacket_function_end-IfxGeth_mtl_setRxForwardUndersizedGoodPacket
.L290:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mtl_setRxQueueSize',code,cluster('IfxGeth_mtl_setRxQueueSize')
	.sect	'.text.IfxGeth.IfxGeth_mtl_setRxQueueSize'
	.align	2
	
	.global	IfxGeth_mtl_setRxQueueSize

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   283  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   284  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   285  void IfxGeth_mtl_setRxQueueSize(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, IfxGeth_QueueSize queueSize)
; Function IfxGeth_mtl_setRxQueueSize
.L166:
IfxGeth_mtl_setRxQueueSize:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   286  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   287      switch (queueId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   288      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   289      case IfxGeth_RxMtlQueue_0:
	jeq	d4,#0,.L77
.L791:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   290          gethSFR->MTL_RXQ0.OPERATION_MODE.B.RQS = queueSize;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   291          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   292      case IfxGeth_RxMtlQueue_1:
	jeq	d4,#1,.L78
.L792:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   293          gethSFR->MTL_RXQ1.OPERATION_MODE.B.RQS = queueSize;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   294          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   295      case IfxGeth_RxMtlQueue_2:
	jeq	d4,#2,.L79
.L793:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   296          gethSFR->MTL_RXQ2.OPERATION_MODE.B.RQS = queueSize;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   297          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   298      case IfxGeth_RxMtlQueue_3:
	jeq	d4,#3,.L80
.L794:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   299          gethSFR->MTL_RXQ3.OPERATION_MODE.B.RQS = queueSize;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   300          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   301      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   302  }
	ret
.L77:
	ld.hu	d15,[a4]3378
.L795:
	insert	d15,d15,d5,#4,#5
	st.h	[a4]3378,d15
.L796:
	ret
.L78:
	ld.hu	d15,[a4]3442
.L797:
	insert	d15,d15,d5,#4,#5
	st.h	[a4]3442,d15
.L798:
	ret
.L79:
	ld.hu	d15,[a4]3506
.L799:
	insert	d15,d15,d5,#4,#5
	st.h	[a4]3506,d15
.L800:
	ret
.L80:
	ld.hu	d15,[a4]3570
.L801:
	insert	d15,d15,d5,#4,#5
	st.h	[a4]3570,d15
.L802:
	ret
.L453:
	
__IfxGeth_mtl_setRxQueueSize_function_end:
	.size	IfxGeth_mtl_setRxQueueSize,__IfxGeth_mtl_setRxQueueSize_function_end-IfxGeth_mtl_setRxQueueSize
.L295:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mtl_setRxStoreAndForward',code,cluster('IfxGeth_mtl_setRxStoreAndForward')
	.sect	'.text.IfxGeth.IfxGeth_mtl_setRxStoreAndForward'
	.align	2
	
	.global	IfxGeth_mtl_setRxStoreAndForward

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   303  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   304  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   305  void IfxGeth_mtl_setRxStoreAndForward(Ifx_GETH *gethSFR, IfxGeth_RxMtlQueue queueId, boolean enabled)
; Function IfxGeth_mtl_setRxStoreAndForward
.L168:
IfxGeth_mtl_setRxStoreAndForward:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   306  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   307      switch (queueId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   308      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   309      case IfxGeth_RxMtlQueue_0:
	jeq	d4,#0,.L85
.L807:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   310          gethSFR->MTL_RXQ0.OPERATION_MODE.B.RSF = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   311          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   312      case IfxGeth_RxMtlQueue_1:
	jeq	d4,#1,.L86
.L808:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   313          gethSFR->MTL_RXQ1.OPERATION_MODE.B.RSF = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   314          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   315      case IfxGeth_RxMtlQueue_2:
	jeq	d4,#2,.L87
.L809:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   316          gethSFR->MTL_RXQ2.OPERATION_MODE.B.RSF = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   317          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   318      case IfxGeth_RxMtlQueue_3:
	jeq	d4,#3,.L88
.L810:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   319          gethSFR->MTL_RXQ3.OPERATION_MODE.B.RSF = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   320          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   321      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   322  }
	ret
.L85:
	ld.bu	d15,[a4]3376
.L811:
	insert	d15,d15,d5,#5,#1
	st.b	[a4]3376,d15
.L812:
	ret
.L86:
	ld.bu	d15,[a4]3440
.L813:
	insert	d15,d15,d5,#5,#1
	st.b	[a4]3440,d15
.L814:
	ret
.L87:
	ld.bu	d15,[a4]3504
.L815:
	insert	d15,d15,d5,#5,#1
	st.b	[a4]3504,d15
.L816:
	ret
.L88:
	ld.bu	d15,[a4]3568
.L817:
	insert	d15,d15,d5,#5,#1
	st.b	[a4]3568,d15
.L818:
	ret
.L458:
	
__IfxGeth_mtl_setRxStoreAndForward_function_end:
	.size	IfxGeth_mtl_setRxStoreAndForward,__IfxGeth_mtl_setRxStoreAndForward_function_end-IfxGeth_mtl_setRxStoreAndForward
.L300:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mtl_setTxQueueSize',code,cluster('IfxGeth_mtl_setTxQueueSize')
	.sect	'.text.IfxGeth.IfxGeth_mtl_setTxQueueSize'
	.align	2
	
	.global	IfxGeth_mtl_setTxQueueSize

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   323  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   324  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   325  void IfxGeth_mtl_setTxQueueSize(Ifx_GETH *gethSFR, IfxGeth_TxMtlQueue queueId, IfxGeth_QueueSize queueSize)
; Function IfxGeth_mtl_setTxQueueSize
.L170:
IfxGeth_mtl_setTxQueueSize:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   326  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   327      switch (queueId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   328      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   329      case IfxGeth_TxMtlQueue_0:
	jeq	d4,#0,.L93
.L823:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   330          gethSFR->MTL_TXQ0.OPERATION_MODE.B.TQS = queueSize;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   331          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   332      case IfxGeth_TxMtlQueue_1:
	jeq	d4,#1,.L94
.L824:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   333          gethSFR->MTL_TXQ1.OPERATION_MODE.B.TQS = queueSize;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   334          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   335      case IfxGeth_TxMtlQueue_2:
	jeq	d4,#2,.L95
.L825:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   336          gethSFR->MTL_TXQ2.OPERATION_MODE.B.TQS = queueSize;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   337          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   338      case IfxGeth_TxMtlQueue_3:
	jeq	d4,#3,.L96
.L826:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   339          gethSFR->MTL_TXQ3.OPERATION_MODE.B.TQS = queueSize;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   340          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   341      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   342  }
	ret
.L93:
	ld.bu	d15,[a4]3330
.L827:
	insert	d15,d15,d5,#0,#4
	st.b	[a4]3330,d15
.L828:
	ret
.L94:
	ld.bu	d15,[a4]3394
.L829:
	insert	d15,d15,d5,#0,#4
	st.b	[a4]3394,d15
.L830:
	ret
.L95:
	ld.bu	d15,[a4]3458
.L831:
	insert	d15,d15,d5,#0,#4
	st.b	[a4]3458,d15
.L832:
	ret
.L96:
	ld.bu	d15,[a4]3522
.L833:
	insert	d15,d15,d5,#0,#4
	st.b	[a4]3522,d15
.L834:
	ret
.L462:
	
__IfxGeth_mtl_setTxQueueSize_function_end:
	.size	IfxGeth_mtl_setTxQueueSize,__IfxGeth_mtl_setTxQueueSize_function_end-IfxGeth_mtl_setTxQueueSize
.L305:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mtl_setTxStoreAndForward',code,cluster('IfxGeth_mtl_setTxStoreAndForward')
	.sect	'.text.IfxGeth.IfxGeth_mtl_setTxStoreAndForward'
	.align	2
	
	.global	IfxGeth_mtl_setTxStoreAndForward

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   343  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   344  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   345  void IfxGeth_mtl_setTxStoreAndForward(Ifx_GETH *gethSFR, IfxGeth_TxMtlQueue queueId, boolean enabled)
; Function IfxGeth_mtl_setTxStoreAndForward
.L172:
IfxGeth_mtl_setTxStoreAndForward:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   346  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   347      switch (queueId)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   348      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   349      case IfxGeth_TxMtlQueue_0:
	jeq	d4,#0,.L101
.L839:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   350          gethSFR->MTL_TXQ0.OPERATION_MODE.B.TSF = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   351          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   352      case IfxGeth_TxMtlQueue_1:
	jeq	d4,#1,.L102
.L840:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   353          gethSFR->MTL_TXQ1.OPERATION_MODE.B.TSF = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   354          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   355      case IfxGeth_TxMtlQueue_2:
	jeq	d4,#2,.L103
.L841:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   356          gethSFR->MTL_TXQ2.OPERATION_MODE.B.TSF = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   357          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   358      case IfxGeth_TxMtlQueue_3:
	jeq	d4,#3,.L104
.L842:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   359          gethSFR->MTL_TXQ3.OPERATION_MODE.B.TSF = enabled;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   360          break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   361      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   362  }
	ret
.L101:
	ld.bu	d15,[a4]3328
.L843:
	insert	d15,d15,d5,#1,#1
	st.b	[a4]3328,d15
.L844:
	ret
.L102:
	ld.bu	d15,[a4]3392
.L845:
	insert	d15,d15,d5,#1,#1
	st.b	[a4]3392,d15
.L846:
	ret
.L103:
	ld.bu	d15,[a4]3456
.L847:
	insert	d15,d15,d5,#1,#1
	st.b	[a4]3456,d15
.L848:
	ret
.L104:
	ld.bu	d15,[a4]3520
.L849:
	insert	d15,d15,d5,#1,#1
	st.b	[a4]3520,d15
.L850:
	ret
.L466:
	
__IfxGeth_mtl_setTxStoreAndForward_function_end:
	.size	IfxGeth_mtl_setTxStoreAndForward,__IfxGeth_mtl_setTxStoreAndForward_function_end-IfxGeth_mtl_setTxStoreAndForward
.L310:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_resetModule',code,cluster('IfxGeth_resetModule')
	.sect	'.text.IfxGeth.IfxGeth_resetModule'
	.align	2
	
	.global	IfxGeth_resetModule

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   363  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   364  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   365  void IfxGeth_resetModule(Ifx_GETH *gethSFR)
; Function IfxGeth_resetModule
.L174:
IfxGeth_resetModule:	.type	func
	mov.aa	a15,a4
.L524:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   366  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   367      uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
	call	IfxScuWdt_getCpuWatchdogPassword
.L523:
	mov	d8,d2
.L526:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   368      IfxScuWdt_clearCpuEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_clearCpuEndinit
.L525:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   369  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   370      gethSFR->KRST0.B.RST = 1;           /* Only if both Kernel reset bits are set a reset is executed */
	ld.bu	d15,[a15]8212
.L627:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   371      gethSFR->KRST1.B.RST = 1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   372      IfxScuWdt_setCpuEndinit(passwd);
	mov	d4,d8
.L527:
	or	d15,#1
	st.b	[a15]8212,d15
.L628:
	ld.bu	d15,[a15]8216
.L629:
	or	d15,#1
	st.b	[a15]8216,d15
.L630:
	call	IfxScuWdt_setCpuEndinit
.L528:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   373  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   374      while (0 == gethSFR->KRST0.B.RSTSTAT)   /* Wait until reset is executed */
	lea	a2,[a15]8212
.L109:
	ld.bu	d15,[a2]
.L631:
	jz.t	d15:1,.L109
.L632:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   375      {}
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   376  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   377      IfxScuWdt_clearCpuEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_clearCpuEndinit
.L633:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   378      gethSFR->KRSTCLR.B.CLR = 1;         /* Clear Kernel reset status bit */
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   379  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   380      IfxScuWdt_setCpuEndinit(passwd);
	mov	d4,d8
	ld.bu	d15,[a15]8220
.L529:
	or	d15,#1
	st.b	[a15]8220,d15
.L634:
	j	IfxScuWdt_setCpuEndinit
.L401:
	
__IfxGeth_resetModule_function_end:
	.size	IfxGeth_resetModule,__IfxGeth_resetModule_function_end-IfxGeth_resetModule
.L240:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_phy_Clause22_readMDIORegister',code,cluster('IfxGeth_phy_Clause22_readMDIORegister')
	.sect	'.text.IfxGeth.IfxGeth_phy_Clause22_readMDIORegister'
	.align	2
	
	.global	IfxGeth_phy_Clause22_readMDIORegister

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   381  }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   382  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   383  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   384  void IfxGeth_phy_Clause22_readMDIORegister(uint32 layerAddr, uint32 regAddr, uint32 *pData)
; Function IfxGeth_phy_Clause22_readMDIORegister
.L176:
IfxGeth_phy_Clause22_readMDIORegister:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   385  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   386      // 5bit Physical Layer Adddress, 5bit GMII Regnr, 4bit csrclock divider, Read, Busy
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   387      GETH_MAC_MDIO_ADDRESS.U = (layerAddr << 21) | (regAddr << 16) | (0 << 8) | (3 << 2) | (1 << 0);
	fcall	.cocofun_6
.L855:
	or	d15,#13
	movh.a	a15,#61442
	fcall	.cocofun_7
.L530:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   388  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   389      IFXGETH_PHY_WAIT_GMII_READY();
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   390  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   391      // get data
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   392      *pData = GETH_MAC_MDIO_DATA.U;
	ld.w	d15,[a15]@los(0xf001d204)
.L856:
	st.w	[a4],d15
.L857:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   393  }
	ret
.L470:
	
__IfxGeth_phy_Clause22_readMDIORegister_function_end:
	.size	IfxGeth_phy_Clause22_readMDIORegister,__IfxGeth_phy_Clause22_readMDIORegister_function_end-IfxGeth_phy_Clause22_readMDIORegister
.L315:
	; End of function
	
	.sdecl	'.text.IfxGeth..cocofun_7',code,cluster('.cocofun_7')
	.sect	'.text.IfxGeth..cocofun_7'
	.align	2
; Function .cocofun_7
.L178:
.cocofun_7:	.type	func
; Function body .cocofun_7, coco_iter:0
	st.w	[a15]@los(0xf001d200),d15
.L110:
	ld.bu	d15,[a15]@los(0xf001d200)
	jnz.t	d15:0,.L110
.L919:
	fret
.L345:
	; End of function
	.sdecl	'.text.IfxGeth..cocofun_6',code,cluster('.cocofun_6')
	.sect	'.text.IfxGeth..cocofun_6'
	.align	2
; Function .cocofun_6
.L180:
.cocofun_6:	.type	func
; Function body .cocofun_6, coco_iter:0
	sh	d15,d4,#21
.L913:
	sh	d0,d5,#16
.L914:
	or	d15,d0
	fret
.L340:
	; End of function
	.sdecl	'.text.IfxGeth.IfxGeth_Phy_Clause22_writeMDIORegister',code,cluster('IfxGeth_Phy_Clause22_writeMDIORegister')
	.sect	'.text.IfxGeth.IfxGeth_Phy_Clause22_writeMDIORegister'
	.align	2
	
	.global	IfxGeth_Phy_Clause22_writeMDIORegister

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   394  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   395  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   396  void IfxGeth_Phy_Clause22_writeMDIORegister(uint32 layerAddr, uint32 regAddr, uint32 data)
; Function IfxGeth_Phy_Clause22_writeMDIORegister
.L182:
IfxGeth_Phy_Clause22_writeMDIORegister:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   397  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   398      // put data
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   399      GETH_MAC_MDIO_DATA.U = data;
	movh.a	a15,#61442
	st.w	[a15]@los(0xf001d204),d6
.L862:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   400  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   401      // 5bit Physical Layer Adddress, 5bit GMII Regnr, 4bit csrclock divider, Write, Busy
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   402      GETH_MAC_MDIO_ADDRESS.U = (layerAddr << 21) | (regAddr << 16) | (0 << 8) | (1 << 2) | (1 << 0);
	fcall	.cocofun_6
.L863:
	or	d15,#5
.L864:
	fcall	.cocofun_7
.L865:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   403  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   404      IFXGETH_PHY_WAIT_GMII_READY();
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   405  }
	ret
.L476:
	
__IfxGeth_Phy_Clause22_writeMDIORegister_function_end:
	.size	IfxGeth_Phy_Clause22_writeMDIORegister,__IfxGeth_Phy_Clause22_writeMDIORegister_function_end-IfxGeth_Phy_Clause22_writeMDIORegister
.L320:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_phy_Clause45_readMDIORegister',code,cluster('IfxGeth_phy_Clause45_readMDIORegister')
	.sect	'.text.IfxGeth.IfxGeth_phy_Clause45_readMDIORegister'
	.align	2
	
	.global	IfxGeth_phy_Clause45_readMDIORegister

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   406  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   407  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   408  void IfxGeth_phy_Clause45_readMDIORegister(uint32 layerAddr, uint32 deviceAddr, uint32 regAddr, uint32 *pData)
; Function IfxGeth_phy_Clause45_readMDIORegister
.L184:
IfxGeth_phy_Clause45_readMDIORegister:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   409  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   410      // put data
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   411      GETH_MAC_MDIO_DATA.U = (regAddr << 16);
	ld.w	d15,.5.cnt
	mov.a	a15,d15
.L870:
	sh	d15,d6,#16
.L871:
	st.w	[a15],d15
.L872:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   412  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   413      // 5bit Physical Layer Adddress, 5bit GMII Regnr, 4bit csrclock divider, Read, Clause 45, Busy
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   414      GETH_MAC_MDIO_ADDRESS.U = (layerAddr << 21) | (deviceAddr << 16) | (0 << 8) | (3 << 2) | (1 << 1) | (1 << 0);
	fcall	.cocofun_6
.L873:
	or	d15,#15
	movh.a	a2,#61442
	st.w	[a2]@los(0xf001d200),d15

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   415  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   416      IFXGETH_PHY_WAIT_GMII_READY();
.L112:
	ld.bu	d15,[a2]@los(0xf001d200)
	jnz.t	d15:0,.L112
.L874:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   417  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   418      // get data
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   419      *pData = GETH_MAC_MDIO_DATA.U;
	ld.w	d15,[a15]
.L875:
	st.w	[a4],d15
.L876:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   420  }
	ret
.L480:
	
__IfxGeth_phy_Clause45_readMDIORegister_function_end:
	.size	IfxGeth_phy_Clause45_readMDIORegister,__IfxGeth_phy_Clause45_readMDIORegister_function_end-IfxGeth_phy_Clause45_readMDIORegister
.L325:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_Phy_Clause45_writeMDIORegister',code,cluster('IfxGeth_Phy_Clause45_writeMDIORegister')
	.sect	'.text.IfxGeth.IfxGeth_Phy_Clause45_writeMDIORegister'
	.align	2
	
	.global	IfxGeth_Phy_Clause45_writeMDIORegister

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   421  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   422  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   423  void IfxGeth_Phy_Clause45_writeMDIORegister(uint32 layerAddr, uint32 deviceAddr, uint32 regAddr, uint32 data)
; Function IfxGeth_Phy_Clause45_writeMDIORegister
.L186:
IfxGeth_Phy_Clause45_writeMDIORegister:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   424  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   425      // put data
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   426      GETH_MAC_MDIO_DATA.U = (regAddr << 16) | data;
	sh	d15,d6,#16
	movh.a	a15,#61442
.L881:
	or	d15,d7
	st.w	[a15]@los(0xf001d204),d15
.L531:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   427  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   428      // 5bit Physical Layer Adddress, 5bit GMII Regnr, 4bit csrclock divider, Write, Clause 45, Busy
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   429      GETH_MAC_MDIO_ADDRESS.U = (layerAddr << 21) | (deviceAddr << 16) | (0 << 8) | (1 << 2) | (1 << 1) | (1 << 0);
	fcall	.cocofun_6
.L532:
	or	d15,#7
.L882:
	fcall	.cocofun_7
.L883:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   430  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   431      IFXGETH_PHY_WAIT_GMII_READY();
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   432  }
	ret
.L485:
	
__IfxGeth_Phy_Clause45_writeMDIORegister_function_end:
	.size	IfxGeth_Phy_Clause45_writeMDIORegister,__IfxGeth_Phy_Clause45_writeMDIORegister_function_end-IfxGeth_Phy_Clause45_writeMDIORegister
.L330:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mac_setMaxPacketSize',code,cluster('IfxGeth_mac_setMaxPacketSize')
	.sect	'.text.IfxGeth.IfxGeth_mac_setMaxPacketSize'
	.align	2
	
	.global	IfxGeth_mac_setMaxPacketSize

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   433  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   434  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   435  void IfxGeth_mac_setMaxPacketSize(Ifx_GETH *gethSFR, uint16 maxPacketSize)
; Function IfxGeth_mac_setMaxPacketSize
.L188:
IfxGeth_mac_setMaxPacketSize:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   436  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   437      uint16                     maxSize;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   438      Ifx_GETH_MAC_CONFIGURATION macConfig;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   439  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   440      maxSize     = maxPacketSize;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   441      macConfig.U = gethSFR->MAC_CONFIGURATION.U;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   442  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   443      if (maxSize == 1518)
	mov	d15,#1518
	ld.w	d1,[a4]
.L533:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   444      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   445          macConfig.B.JE     = 0;
	extr.u	d0,d1,#16,#8
.L888:
	jne	d15,d4,.L114
.L889:
	insert	d15,d0,#0,#0,#1
.L890:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   446          macConfig.B.S2KP   = 0;
	insert	d15,d15,#0,#6,#1
	j	.L115
.L114:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   447          macConfig.B.GPSLCE = 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   448          macConfig.B.JD     = 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   449      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   450      else if (maxSize == 2000)
	mov	d15,#2000
.L891:
	jne	d15,d4,.L116
.L892:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   451      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   452          macConfig.B.JE     = 0;
	insert	d15,d0,#0,#0,#1
.L893:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   453          macConfig.B.S2KP   = 1;
	or	d15,#64
.L115:
	insert	d1,d1,d15,#16,#8
	j	.L117
.L116:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   454          macConfig.B.GPSLCE = 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   455          macConfig.B.JD     = 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   456      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   457      else if (maxSize == 9018)
	mov	d15,#9018
.L894:
	jne	d15,d4,.L118
.L895:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   458      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   459          macConfig.B.JE     = 1;
	insert	d1,d1,#1,#16,#1
.L117:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   460          macConfig.B.GPSLCE = 0;
	extr.u	d15,d1,#16,#8
.L896:
	insert	d15,d15,#0,#7,#1
.L897:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   461          macConfig.B.JD     = 0;
	insert	d15,d15,#0,#1,#1
.L898:
	insert	d1,d1,d15,#16,#8
	j	.L119
.L118:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   462      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   463      else
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   464      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   465          macConfig.B.JE                        = 0;
	insert	d15,d0,#0,#0,#1
.L899:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   466          macConfig.B.S2KP                      = 0;
	insert	d15,d15,#0,#6,#1
.L900:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   467          macConfig.B.GPSLCE                    = 1;
	or	d15,#128
.L901:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   468          macConfig.B.JD                        = 1;
	or	d15,#2
.L902:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   469          gethSFR->MAC_EXT_CONFIGURATION.B.GPSL = maxSize;
	insert	d1,d1,d15,#16,#8
	ld.hu	d15,[a4]4
.L903:
	insert	d15,d15,d4,#0,#14
	st.h	[a4]4,d15
.L904:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   470          gethSFR->MAC_WATCHDOG_TIMEOUT.B.PWE   = 1;
	ld.bu	d15,[a4]13
.L905:
	or	d15,#1
	st.b	[a4]13,d15
.L906:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   471          gethSFR->MAC_WATCHDOG_TIMEOUT.B.WTO   = 0x0e;
	ld.bu	d15,[a4]12
.L907:
	insert	d15,d15,#14,#0,#4
	st.b	[a4]12,d15
.L119:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   472      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   473  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   474      gethSFR->MAC_CONFIGURATION.U = macConfig.U;
	st.w	[a4],d1
.L908:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   475  }
	ret
.L490:
	
__IfxGeth_mac_setMaxPacketSize_function_end:
	.size	IfxGeth_mac_setMaxPacketSize,__IfxGeth_mac_setMaxPacketSize_function_end-IfxGeth_mac_setMaxPacketSize
.L335:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_getIndex',code,cluster('IfxGeth_getIndex')
	.sect	'.text.IfxGeth.IfxGeth_getIndex'
	.align	2
	
	.global	IfxGeth_getIndex

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   476  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   477  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   478  IfxGeth_Index IfxGeth_getIndex(Ifx_GETH *geth)
; Function IfxGeth_getIndex
.L190:
IfxGeth_getIndex:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   479  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   480      uint32        index;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   481      IfxGeth_Index result;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   482  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   483      result = IfxGeth_Index_none;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   484  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   485      for (index = 0; index < IFXGETH_NUM_MODULES; index++)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   486      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   487          if (IfxGeth_cfg_indexMap[index].module == geth)
	ld.a	a15,IfxGeth_cfg_indexMap
.L639:
	mov	d2,#-1
.L534:
	jne.a	a15,a4,.L120
.L640:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   488          {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   489              result = (IfxGeth_Index)IfxGeth_cfg_indexMap[index].index;
	ld.w	d15,IfxGeth_cfg_indexMap+4
.L641:
	extr	d2,d15,#0,#8
.L120:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   490              break;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   491          }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   492      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   493  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   494      return result;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   495  }
	ret
.L405:
	
__IfxGeth_getIndex_function_end:
	.size	IfxGeth_getIndex,__IfxGeth_getIndex_function_end-IfxGeth_getIndex
.L245:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_getAddress',code,cluster('IfxGeth_getAddress')
	.sect	'.text.IfxGeth.IfxGeth_getAddress'
	.align	2
	
	.global	IfxGeth_getAddress

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   496  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   497  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   498  Ifx_GETH *IfxGeth_getAddress(IfxGeth_Index geth)
; Function IfxGeth_getAddress
.L192:
IfxGeth_getAddress:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   499  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   500      Ifx_GETH *module;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   501  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   502      if (geth < IFXGETH_NUM_MODULES)
	jge	d4,#1,.L122
.L646:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   503      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   504          module = (Ifx_GETH *)IfxGeth_cfg_indexMap[geth].module;
	lea	a15,IfxGeth_cfg_indexMap
.L647:
	addsc.a	a15,a15,d4,#3
.L648:
	ld.a	a2,[a15]
.L535:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   505      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   506      else
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   507      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   508          module = NULL_PTR;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   509      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   510  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   511      return module;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   512  }
	ret
.L122:
	mov.a	a2,#0
.L536:
	ret
.L408:
	
__IfxGeth_getAddress_function_end:
	.size	IfxGeth_getAddress,__IfxGeth_getAddress_function_end-IfxGeth_getAddress
.L250:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mac_writeQueueVlanTag',code,cluster('IfxGeth_mac_writeQueueVlanTag')
	.sect	'.text.IfxGeth.IfxGeth_mac_writeQueueVlanTag'
	.align	2
	
	.global	IfxGeth_mac_writeQueueVlanTag

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   513  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   514  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   515  boolean IfxGeth_mac_writeQueueVlanTag(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, uint16 vLanTag)
; Function IfxGeth_mac_writeQueueVlanTag
.L194:
IfxGeth_mac_writeQueueVlanTag:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   516  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   517      Ifx_GETH_MAC_VLAN_INCL vlan_incl;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   518  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   519      if (gethSFR->MAC_VLAN_INCL.B.BUSY)
	ld.bu	d15,[a4]99
.L581:
	jz.t	d15:7,.L125
.L582:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   520      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   521          return FALSE;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   522      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   523  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   524      vlan_incl.B.CBTI         = 1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   525      vlan_incl.B.CSVL         = 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   526      vlan_incl.B.VLT          = vLanTag;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   527      vlan_incl.B.RDWR         = 1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   528      vlan_incl.B.ADDR         = queueId;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   529  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   530      gethSFR->MAC_VLAN_INCL.U = vlan_incl.U;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   531  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   532      // Wait until operation is finished
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   533      while (gethSFR->MAC_VLAN_INCL.B.BUSY)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   534      {}
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   535  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   536      return TRUE;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   537  }
	mov	d2,#0
	ret
.L125:
	extr.u	d15,d0,#16,#8
.L537:
	or	d15,#32
.L583:
	insert	d15,d15,#0,#3,#1
.L538:
	insert	d0,d0,d15,#16,#8
.L584:
	insert	d0,d0,d5,#0,#16
.L585:
	extr.u	d15,d0,#24,#8
.L586:
	or	d15,#64
.L587:
	insert	d15,d15,d4,#0,#2
.L588:
	insert	d0,d0,d15,#24,#8
	st.w	[a4]96,d0
.L127:
	ld.bu	d15,[a4]99
.L589:
	jnz.t	d15:7,.L127
.L590:
	mov	d2,#1
	ret
.L371:
	
__IfxGeth_mac_writeQueueVlanTag_function_end:
	.size	IfxGeth_mac_writeQueueVlanTag,__IfxGeth_mac_writeQueueVlanTag_function_end-IfxGeth_mac_writeQueueVlanTag
.L215:
	; End of function
	
	.sdecl	'.text.IfxGeth.IfxGeth_mac_readQueueVlanTag',code,cluster('IfxGeth_mac_readQueueVlanTag')
	.sect	'.text.IfxGeth.IfxGeth_mac_readQueueVlanTag'
	.align	2
	
	.global	IfxGeth_mac_readQueueVlanTag

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   538  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   539  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   540  boolean IfxGeth_mac_readQueueVlanTag(Ifx_GETH *gethSFR, IfxGeth_MtlQueue queueId, uint16 *const vLanTag)
; Function IfxGeth_mac_readQueueVlanTag
.L196:
IfxGeth_mac_readQueueVlanTag:	.type	func

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   541  {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   542      Ifx_GETH_MAC_VLAN_INCL vlan_incl;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   543  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   544      if (gethSFR->MAC_VLAN_INCL.B.BUSY)
	ld.bu	d15,[a4]99
.L595:
	jz.t	d15:7,.L129
.L596:

; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   545      {
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   546          return FALSE;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   547      }
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   548  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   549      vlan_incl.B.CBTI         = 1;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   550      vlan_incl.B.RDWR         = 0;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   551      vlan_incl.B.ADDR         = queueId;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   552  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   553      gethSFR->MAC_VLAN_INCL.U = vlan_incl.U;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   554  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   555      // Wait until operation is finished
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   556      while (gethSFR->MAC_VLAN_INCL.B.BUSY)
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   557      {}
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   558  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   559      *vLanTag = gethSFR->MAC_VLAN_INCL.B.VLT;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   560  
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   561      return TRUE;
; ..\0_Src\4_McHal\Tricore\Geth\Std\IfxGeth.c	   562  }
	mov	d2,#0
	ret
.L129:
	insert	d15,d15,#1,#21,#1
.L597:
	extr.u	d0,d15,#24,#8
.L598:
	insert	d0,d0,#0,#6,#1
.L599:
	insert	d0,d0,d4,#0,#2
.L600:
	insert	d15,d15,d0,#24,#8
	st.w	[a4]96,d15
.L131:
	ld.bu	d15,[a4]99
.L601:
	jnz.t	d15:7,.L131
.L602:
	ld.hu	d15,[a4]96
.L603:
	st.h	[a5],d15
.L604:
	mov	d2,#1
	ret
.L379:
	
__IfxGeth_mac_readQueueVlanTag_function_end:
	.size	IfxGeth_mac_readQueueVlanTag,__IfxGeth_mac_readQueueVlanTag_function_end-IfxGeth_mac_readQueueVlanTag
.L220:
	; End of function
	
	.calls	'IfxGeth_disableModule','IfxScuWdt_getCpuWatchdogPassword'
	.calls	'IfxGeth_disableModule','IfxScuWdt_clearCpuEndinit'
	.calls	'IfxGeth_disableModule','IfxScuWdt_setCpuEndinit'
	.calls	'IfxGeth_enableModule','IfxScuWdt_getCpuWatchdogPassword'
	.calls	'IfxGeth_enableModule','IfxScuWdt_clearCpuEndinit'
	.calls	'IfxGeth_enableModule','IfxScuWdt_setCpuEndinit'
	.calls	'IfxGeth_resetModule','IfxScuWdt_getCpuWatchdogPassword'
	.calls	'IfxGeth_resetModule','IfxScuWdt_clearCpuEndinit'
	.calls	'IfxGeth_resetModule','IfxScuWdt_setCpuEndinit'
	.calls	'IfxGeth_mtl_clearInterruptFlag','.cocofun_9'
	.calls	'IfxGeth_mtl_disableInterrupt','.cocofun_8'
	.calls	'IfxGeth_mtl_enableInterrupt','.cocofun_10'
	.calls	'IfxGeth_phy_Clause22_readMDIORegister','.cocofun_6'
	.calls	'IfxGeth_phy_Clause22_readMDIORegister','.cocofun_7'
	.calls	'IfxGeth_Phy_Clause22_writeMDIORegister','.cocofun_6'
	.calls	'IfxGeth_Phy_Clause22_writeMDIORegister','.cocofun_7'
	.calls	'IfxGeth_phy_Clause45_readMDIORegister','.cocofun_6'
	.calls	'IfxGeth_Phy_Clause45_writeMDIORegister','.cocofun_6'
	.calls	'IfxGeth_Phy_Clause45_writeMDIORegister','.cocofun_7'
	.calls	'IfxGeth_disableModule','',0
	.calls	'IfxGeth_enableModule','',0
	.calls	'IfxGeth_getSrcPointer','',0
	.calls	'IfxGeth_mac_setLineSpeed','',0
	.calls	'IfxGeth_mac_setMacAddress','',0
	.calls	'IfxGeth_mtl_clearAllInterruptFlags','',0
	.calls	'IfxGeth_mtl_clearInterruptFlag','',0
	.calls	'.cocofun_9','',0
	.calls	'IfxGeth_mtl_disableInterrupt','',0
	.calls	'.cocofun_8','',0
	.calls	'IfxGeth_mtl_enableInterrupt','',0
	.calls	'.cocofun_10','',0
	.calls	'IfxGeth_mtl_enableTxQueue','',0
	.calls	'IfxGeth_mtl_isInterruptFlagSet','',0
	.calls	'IfxGeth_mtl_setRxForwardErrorPacket','',0
	.calls	'IfxGeth_mtl_setRxForwardUndersizedGoodPacket','',0
	.calls	'IfxGeth_mtl_setRxQueueSize','',0
	.calls	'IfxGeth_mtl_setRxStoreAndForward','',0
	.calls	'IfxGeth_mtl_setTxQueueSize','',0
	.calls	'IfxGeth_mtl_setTxStoreAndForward','',0
	.calls	'IfxGeth_resetModule','',0
	.calls	'IfxGeth_phy_Clause22_readMDIORegister','',0
	.calls	'.cocofun_7','',0
	.calls	'.cocofun_6','',0
	.calls	'IfxGeth_Phy_Clause22_writeMDIORegister','',0
	.calls	'IfxGeth_phy_Clause45_readMDIORegister','',0
	.calls	'IfxGeth_Phy_Clause45_writeMDIORegister','',0
	.calls	'IfxGeth_mac_setMaxPacketSize','',0
	.calls	'IfxGeth_getIndex','',0
	.calls	'IfxGeth_getAddress','',0
	.calls	'IfxGeth_mac_writeQueueVlanTag','',0
	.extern	IfxGeth_cfg_indexMap
	.extern	IfxScuWdt_clearCpuEndinit
	.extern	IfxScuWdt_setCpuEndinit
	.extern	IfxScuWdt_getCpuWatchdogPassword
	.calls	'IfxGeth_mac_readQueueVlanTag','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L198:
	.word	113917
	.half	3
	.word	.L199
	.byte	4
.L197:
	.byte	1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L200
	.byte	2,1,1,3
	.word	166
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,58,17,1,1,5
	.byte	'fun',0,1,58,43
	.word	169
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,149,2,18
	.word	214
	.byte	1,1,5
	.byte	'a',0,1,149,2,44
	.word	226
	.byte	6,0,7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0,3
	.word	306
	.byte	8
	.byte	'__ld64',0,3,2,132,1,19
	.word	280
	.byte	1,1,5
	.byte	'addr',0,2,132,1,32
	.word	312
	.byte	6,0,4
	.byte	'__st64',0,3,2,140,1,17,1,1,5
	.byte	'addr',0,2,140,1,30
	.word	312
	.byte	5
	.byte	'value',0,2,140,1,43
	.word	280
	.byte	6,0,7
	.byte	'unsigned int',0,4,7,7
	.byte	'int',0,4,5
.L370:
	.byte	7
	.byte	'unsigned char',0,1,8,10
	.byte	'_Ifx_SRC_SRCR_Bits',0,4,68,16,4,11
	.byte	'SRPN',0,1
	.word	421
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	2,6,2,35,1,11
	.byte	'SRE',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'TOS',0,1
	.word	421
	.byte	3,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	421
	.byte	2,0,2,35,1,11
	.byte	'ECC',0,1
	.word	421
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	421
	.byte	3,0,2,35,2,11
	.byte	'SRR',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'CLRR',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'SETR',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'IOV',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'IOVCLR',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'SWS',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'SWSCLR',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,4,93,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	438
	.byte	4,2,35,0,0,14
	.word	728
.L396:
	.byte	3
	.word	767
	.byte	4
	.byte	'IfxSrc_clearRequest',0,3,3,247,1,17,1,1,5
	.byte	'src',0,3,247,1,60
	.word	772
	.byte	6,0,10
	.byte	'_Ifx_GETH_MAC_CONFIGURATION_Bits',0,6,249,3,16,4,11
	.byte	'RE',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TE',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'PRELEN',0,1
	.word	421
	.byte	2,4,2,35,0,11
	.byte	'DC',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'BL',0,1
	.word	421
	.byte	2,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'DR',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'DCRS',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'DO',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'ECRSFD',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'LM',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'DM',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'FES',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'PS',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'JE',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'JD',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'BE',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'WD',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'ACS',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'CST',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'S2KP',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'GPSLCE',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'IPG',0,1
	.word	421
	.byte	3,5,2,35,3,11
	.byte	'IPC',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'SARC',0,1
	.word	421
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	421
	.byte	1,0,2,35,3,0
.L493:
	.byte	12,6,235,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	820
	.byte	4,2,35,0,0
.L375:
	.byte	7
	.byte	'unsigned short int',0,2,7,10
	.byte	'_Ifx_GETH_MAC_EXT_CONFIGURATION_Bits',0,6,181,4,16,4,11
	.byte	'GPSL',0,2
	.word	1304
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	421
	.byte	2,0,2,35,1,11
	.byte	'DCRCC',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'SPEN',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'USP',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'HDSMS',0,1
	.word	421
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'EIPGEN',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'EIPG',0,1
	.word	421
	.byte	5,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'FHE',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,139,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1326
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_PACKET_FILTER_Bits',0,6,133,6,16,4,11
	.byte	'PR',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	421
	.byte	2,5,2,35,0,11
	.byte	'DAIF',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'PM',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'DBF',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'PCF',0,1
	.word	421
	.byte	2,0,2,35,0,11
	.byte	'SAIF',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'SAF',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	421
	.byte	5,0,2,35,1,11
	.byte	'VTFE',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	421
	.byte	3,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	421
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	1304
	.byte	9,1,2,35,2,11
	.byte	'RA',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,243,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1632
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_WATCHDOG_TIMEOUT_Bits',0,6,186,9,16,4,11
	.byte	'WTO',0,1
	.word	421
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'PWE',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,4
	.word	398
	.byte	23,0,2,35,0,0,12,6,179,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1984
	.byte	4,2,35,0,0,15,64
	.word	421
	.byte	16,63,0,10
	.byte	'_Ifx_GETH_MAC_VLAN_TAG_CTRL_Bits',0,6,135,9,16,4,11
	.byte	'OB',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'CT',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'OFS',0,1
	.word	421
	.byte	5,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	398
	.byte	10,15,2,35,0,11
	.byte	'VTIM',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'ESVL',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	421
	.byte	2,3,2,35,2,11
	.byte	'EVLS',0,1
	.word	421
	.byte	2,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'EVLRXS',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'VTHM',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'EDVLP',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'RES_27',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'EIVLS',0,1
	.word	421
	.byte	2,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'EIVLRXS',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,155,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2150
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_VLAN_TAG_DATA_Bits',0,6,156,9,16,4,11
	.byte	'VID',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'VEN',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'ETV',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'DOVLTC',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'ERSVLM',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'ERIVLT',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	421
	.byte	3,0,2,35,2,11
	.byte	'DMACHEN',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'DMACHN',0,1
	.word	421
	.byte	2,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	421
	.byte	5,0,2,35,3,0,12,6,163,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2517
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_VLAN_TAG_FILTER_Bits',0,6,171,9,16,4,11
	.byte	'VID',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'VEN',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'ETV',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'DOVLTC',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'ERSVLM',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'ERIVLT',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	421
	.byte	3,0,2,35,2,11
	.byte	'DMACHEN',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'DMACHN',0,1
	.word	421
	.byte	2,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	421
	.byte	5,0,2,35,3,0,12,6,171,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2779
	.byte	4,2,35,0,0,12,6,226,33,8,4,13
	.byte	'MAC_VLAN_TAG_DATA',0
	.word	2739
	.byte	4,2,35,0,13
	.byte	'MAC_VLAN_TAG_FILTER',0
	.word	3003
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_VLAN_HASH_TABLE_Bits',0,6,231,8,16,4,11
	.byte	'VLHT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,131,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3106
	.byte	4,2,35,0,0,15,4
	.word	421
	.byte	16,3,0,10
	.byte	'_Ifx_GETH_MAC_VLAN_INCL_Bits',0,6,238,8,16,4,11
	.byte	'VLT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'VLC',0,1
	.word	421
	.byte	2,6,2,35,2,11
	.byte	'VLP',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'CSVL',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'VLTI',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'CBTI',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	421
	.byte	2,0,2,35,2,11
	.byte	'ADDR',0,1
	.word	421
	.byte	2,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	421
	.byte	4,2,2,35,3,11
	.byte	'RDWR',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'BUSY',0,1
	.word	421
	.byte	1,0,2,35,3,0
.L377:
	.byte	12,6,139,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3236
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_VLAN_INCL_Q_Bits',0,6,254,8,16,4,11
	.byte	'VLT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,1
	.word	421
	.byte	3,5,2,35,2,11
	.byte	'CSVL',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	1304
	.byte	12,0,2,35,2,0,12,6,147,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3499
	.byte	4,2,35,0,0,12,6,233,33,8,4,13
	.byte	'MAC_VLAN_INCL',0
	.word	3459
	.byte	4,2,35,0,13
	.byte	'MAC_VLAN_INCL_Q',0
	.word	3614
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_INNER_VLAN_INCL_Bits',0,6,150,5,16,4,11
	.byte	'VLT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'VLC',0,1
	.word	421
	.byte	2,6,2,35,2,11
	.byte	'VLP',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'CSVL',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'VLTI',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,2
	.word	1304
	.byte	11,0,2,35,2,0,12,6,179,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3709
	.byte	4,2,35,0,0,15,8
	.word	421
	.byte	16,7,0,10
	.byte	'_Ifx_GETH_MAC_Q0_TX_FLOW_CTRL_Bits',0,6,233,6,16,4,11
	.byte	'FCB_BPA',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TFE',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	2,4,2,35,0,11
	.byte	'PLT',0,1
	.word	421
	.byte	3,1,2,35,0,11
	.byte	'DZPQ',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'PT',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,179,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3900
	.byte	4,2,35,0,0,15,28
	.word	421
	.byte	16,27,0,10
	.byte	'_Ifx_GETH_MAC_RX_FLOW_CTRL_Bits',0,6,176,7,16,4,11
	.byte	'RFE',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'UP',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	6,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,4
	.word	398
	.byte	23,0,2,35,0,0,12,6,227,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4114
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_RXQ_CTRL4_Bits',0,6,162,7,16,4,11
	.byte	'UFFQE',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'UFFQ',0,1
	.word	421
	.byte	2,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	5,0,2,35,0,11
	.byte	'MFFQE',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'MFFQ',0,1
	.word	421
	.byte	2,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	421
	.byte	5,0,2,35,1,11
	.byte	'VFFQE',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'VFFQ',0,1
	.word	421
	.byte	2,5,2,35,2,11
	.byte	'reserved_19',0,2
	.word	1304
	.byte	13,0,2,35,2,0,12,6,219,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4288
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_RXQ_CTRL0_Bits',0,6,251,6,16,4,11
	.byte	'RXQ0EN',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'RXQ1EN',0,1
	.word	421
	.byte	2,4,2,35,0,11
	.byte	'RXQ2EN',0,1
	.word	421
	.byte	2,2,2,35,0,11
	.byte	'RXQ3EN',0,1
	.word	421
	.byte	2,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,195,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4531
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_RXQ_CTRL1_Bits',0,6,134,7,16,4,11
	.byte	'AVCPQ',0,1
	.word	421
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'PTPQ',0,1
	.word	421
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'UPQ',0,1
	.word	421
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'MCBCQ',0,1
	.word	421
	.byte	3,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'MCBCQEN',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'TACPQE',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'TPQC',0,1
	.word	421
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	421
	.byte	8,0,2,35,3,0,12,6,203,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4724
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_RXQ_CTRL2_Bits',0,6,153,7,16,4,11
	.byte	'PSRQ0',0,1
	.word	421
	.byte	8,0,2,35,0,11
	.byte	'PSRQ1',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'PSRQ2',0,1
	.word	421
	.byte	8,0,2,35,2,11
	.byte	'PSRQ3',0,1
	.word	421
	.byte	8,0,2,35,3,0,12,6,211,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5076
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_INTERRUPT_STATUS_Bits',0,6,178,5,16,4,11
	.byte	'RGSMIIIS',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	421
	.byte	2,5,2,35,0,11
	.byte	'PHYIS',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'PMTIS',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'LPIIS',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	421
	.byte	2,0,2,35,0,11
	.byte	'MMCIS',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'MMCRXIS',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'MMCTXIS',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'MMCRXIPIS',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'TSIS',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'TXSTSIS',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'RXSTSIS',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,4
	.word	398
	.byte	3,14,2,35,0,11
	.byte	'MDIOIS',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,2
	.word	1304
	.byte	13,0,2,35,2,0,12,6,195,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5220
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_INTERRUPT_ENABLE_Bits',0,6,161,5,16,4,11
	.byte	'RGSMIIIE',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	421
	.byte	2,5,2,35,0,11
	.byte	'PHYIE',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'PMTIE',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'LPIIE',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	1304
	.byte	6,4,2,35,0,11
	.byte	'TSIE',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'TXSTSIE',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'RXSTSIE',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,4
	.word	398
	.byte	3,14,2,35,0,11
	.byte	'MDIOIE',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,2
	.word	1304
	.byte	13,0,2,35,2,0,12,6,187,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5612
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_RX_TX_STATUS_Bits',0,6,186,7,16,4,11
	.byte	'TJT',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'NCARR',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'LCARR',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'EXDEF',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'LCOL',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'EXCOL',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	421
	.byte	2,0,2,35,0,11
	.byte	'RWT',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,4
	.word	398
	.byte	23,0,2,35,0,0,12,6,235,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5928
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_PMT_CONTROL_STATUS_Bits',0,6,169,6,16,4,11
	.byte	'PWRDWN',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'MGKPKTEN',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'RWKPKTEN',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	2,3,2,35,0,11
	.byte	'MGKPRCVD',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'RWKPRCVD',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	1304
	.byte	2,7,2,35,0,11
	.byte	'GLBLUCAST',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'RWKPFE',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	398
	.byte	13,8,2,35,0,11
	.byte	'RWKPTR',0,1
	.word	421
	.byte	5,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	421
	.byte	2,1,2,35,3,11
	.byte	'RWKFILTRST',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,131,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6165
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_RWK_PACKET_FILTER_Bits',0,6,245,6,16,4,11
	.byte	'WKUPFRMFTR',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,187,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6517
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RWK_FILTER_COMMAND_0_Bits',0,6,214,13,16,4,11
	.byte	'FILTER0_COMMAND',0,1
	.word	421
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'FILTER1_COMMAND',0,1
	.word	421
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	421
	.byte	4,0,2,35,1,11
	.byte	'FILTER2_COMMAND',0,1
	.word	421
	.byte	4,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	421
	.byte	4,0,2,35,2,11
	.byte	'FILTER3_COMMAND',0,1
	.word	421
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	4,0,2,35,3,0,12,6,211,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6623
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RWK_FILTER_OFFSET_0_Bits',0,6,234,13,16,4,11
	.byte	'FILTER0_OFFSET',0,1
	.word	421
	.byte	8,0,2,35,0,11
	.byte	'FILTER1_OFFSET',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'FILTER2_OFFSET',0,1
	.word	421
	.byte	8,0,2,35,2,11
	.byte	'FILTER3_OFFSET',0,1
	.word	421
	.byte	8,0,2,35,3,0,12,6,227,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6905
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RWK_FILTER_CRC_Bits',0,6,227,13,16,4,11
	.byte	'FILTER0_CRC',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'FILTER1_CRC',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,219,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7091
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RWK_FILTER_BYTE_MASK_Bits',0,6,208,13,16,4,11
	.byte	'FILTERI_BYTE_MASK',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,203,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7214
	.byte	4,2,35,0,0,12,6,254,33,8,4,13
	.byte	'MAC_RWK_PACKET_FILTER',0
	.word	6583
	.byte	4,2,35,0,13
	.byte	'RWK_FILTER_COMMAND_0',0
	.word	6865
	.byte	4,2,35,0,13
	.byte	'RWK_FILTER_OFFSET_0',0
	.word	7051
	.byte	4,2,35,0,13
	.byte	'RWK_FILTER_CRC',0
	.word	7174
	.byte	4,2,35,0,13
	.byte	'RWK_FILTER_BYTE_MASK',0
	.word	7286
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_LPI_CONTROL_STATUS_Bits',0,6,199,5,16,4,11
	.byte	'TLPIEN',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TLPIEX',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'RLPIEN',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'RLPIEX',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'TLPIST',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'RLPIST',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	421
	.byte	6,0,2,35,1,11
	.byte	'LPIEN',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'PLS',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'PLSEN',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'LPITXA',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'LPIATE',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'LPITCSE',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	1304
	.byte	10,0,2,35,2,0,12,6,203,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7477
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_LPI_TIMERS_CONTROL_Bits',0,6,227,5,16,4,11
	.byte	'TWT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'LST',0,2
	.word	1304
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	421
	.byte	6,0,2,35,3,0,12,6,219,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7842
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_LPI_ENTRY_TIMER_Bits',0,6,219,5,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	3,5,2,35,0,11
	.byte	'LPIET',0,4
	.word	398
	.byte	17,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	1304
	.byte	12,0,2,35,2,0,12,6,211,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7980
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_1US_TIC_COUNTER_Bits',0,6,210,3,16,4,11
	.byte	'TIC_1US_CNTR',0,2
	.word	1304
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,4
	.word	398
	.byte	20,0,2,35,0,0,12,6,195,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8124
	.byte	4,2,35,0,0,15,24
	.word	421
	.byte	16,23,0,10
	.byte	'_Ifx_GETH_MAC_PHYIF_CONTROL_STATUS_Bits',0,6,153,6,16,4,11
	.byte	'TC',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'LUD',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	1304
	.byte	11,0,2,35,0,11
	.byte	'LNKMOD',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'LNKSPEED',0,1
	.word	421
	.byte	2,5,2,35,2,11
	.byte	'LNKSTS',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	1304
	.byte	10,2,2,35,2,11
	.byte	'reserved_30',0,1
	.word	421
	.byte	2,0,2,35,3,0,12,6,251,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8262
	.byte	4,2,35,0,0,15,20
	.word	421
	.byte	16,19,0,10
	.byte	'_Ifx_GETH_MAC_VERSION_Bits',0,6,223,8,16,4,11
	.byte	'SNPSVER',0,1
	.word	421
	.byte	8,0,2,35,0,11
	.byte	'USERVER',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,251,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8577
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_DEBUG_Bits',0,6,161,4,16,4,11
	.byte	'RPESTS',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'RFCFCSTS',0,1
	.word	421
	.byte	2,5,2,35,0,11
	.byte	'reserved_3',0,2
	.word	1304
	.byte	13,0,2,35,0,11
	.byte	'TPESTS',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'TFCSTS',0,1
	.word	421
	.byte	2,5,2,35,2,11
	.byte	'reserved_19',0,2
	.word	1304
	.byte	13,0,2,35,2,0,12,6,251,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8712
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_HW_FEATURE0_Bits',0,6,198,4,16,4,11
	.byte	'MIISEL',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'GMIISEL',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'HDSEL',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'PCSSEL',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'VLHASH',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'SMASEL',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'RWKSEL',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'MGKSEL',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'MMCSEL',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'ARPOFFSEL',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	421
	.byte	2,4,2,35,1,11
	.byte	'TSSEL',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'EEESEL',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'TXCOESEL',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'RXCOESEL',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'ADDMACADRSEL',0,1
	.word	421
	.byte	5,1,2,35,2,11
	.byte	'MACADR32SEL',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'MACADR64SEL',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'TSSTSSEL',0,1
	.word	421
	.byte	2,5,2,35,3,11
	.byte	'SAVLANINS',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'ACTPHYSEL',0,1
	.word	421
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,147,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8903
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_HW_FEATURE1_Bits',0,6,227,4,16,4,11
	.byte	'RXFIFOSIZE',0,1
	.word	421
	.byte	5,3,2,35,0,11
	.byte	'SPRAM',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'TXFIFOSIZE',0,2
	.word	1304
	.byte	5,5,2,35,0,11
	.byte	'OSTEN',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'PTOEN',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'ADVTHWORD',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'ADDR64',0,1
	.word	421
	.byte	2,0,2,35,1,11
	.byte	'DCBEN',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'SPHEN',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'TSOEN',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'DBGMEMA',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'AVSEL',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'RAVSEL',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'POUOST',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'HASHTBLSZ',0,1
	.word	421
	.byte	2,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'L3L4FNUM',0,1
	.word	421
	.byte	4,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,155,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9463
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_HW_FEATURE2_Bits',0,6,251,4,16,4,11
	.byte	'RXQCNT',0,1
	.word	421
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	2,2,2,35,0,11
	.byte	'TXQCNT',0,2
	.word	1304
	.byte	4,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	421
	.byte	2,4,2,35,1,11
	.byte	'RXCHCNT',0,1
	.word	421
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	421
	.byte	2,6,2,35,2,11
	.byte	'TXCHCNT',0,1
	.word	421
	.byte	4,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	421
	.byte	2,0,2,35,2,11
	.byte	'PPSOUTNUM',0,1
	.word	421
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'AUXSNAPNUM',0,1
	.word	421
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,163,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9908
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_HW_FEATURE3_Bits',0,6,140,5,16,4,11
	.byte	'NRVF',0,1
	.word	421
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'CBTISEL',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'DVLAN',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	398
	.byte	26,0,2,35,0,0,12,6,171,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10240
	.byte	4,2,35,0,0,15,212,1
	.word	421
	.byte	16,211,1,0,10
	.byte	'_Ifx_GETH_MAC_MDIO_ADDRESS_Bits',0,6,235,5,16,4,11
	.byte	'GB',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'C45E',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'GOC_0',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'GOC_1',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'SKAP',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	421
	.byte	3,0,2,35,0,11
	.byte	'CR',0,1
	.word	421
	.byte	4,4,2,35,1,11
	.byte	'NTC',0,1
	.word	421
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'RDA',0,1
	.word	421
	.byte	5,3,2,35,2,11
	.byte	'PA',0,2
	.word	1304
	.byte	5,6,2,35,2,11
	.byte	'BTB',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'PSE',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	4,0,2,35,3,0,12,6,227,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10425
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_MDIO_DATA_Bits',0,6,254,5,16,4,11
	.byte	'GD',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'RA',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,235,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10740
	.byte	4,2,35,0,0,15,40
	.word	421
	.byte	16,39,0,10
	.byte	'_Ifx_GETH_MAC_CSR_SW_CTRL_Bits',0,6,152,4,16,4,11
	.byte	'RCWE',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	421
	.byte	7,0,2,35,0,11
	.byte	'SEEN',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,4
	.word	398
	.byte	23,0,2,35,0,0,12,6,243,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10853
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_EXT_CFG1_Bits',0,6,172,4,16,4,11
	.byte	'SPLOFST',0,1
	.word	421
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'SPLM',0,1
	.word	421
	.byte	2,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	398
	.byte	22,0,2,35,0,0,12,6,131,21,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11007
	.byte	4,2,35,0,0,15,196,1
	.word	421
	.byte	16,195,1,0,10
	.byte	'_Ifx_GETH_MAC_ADDRESS_HIGH0_Bits',0,6,228,3,16,4,11
	.byte	'ADDRHI',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'DCS',0,1
	.word	421
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	1304
	.byte	13,1,2,35,2,11
	.byte	'AE',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,211,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11173
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_ADDRESS_LOW0_Bits',0,6,243,3,16,4,11
	.byte	'ADDRLO',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,227,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11323
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_ADDRESS_HIGH_Bits',0,6,217,3,16,4,11
	.byte	'ADDRHI',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'DCS',0,1
	.word	421
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	421
	.byte	6,0,2,35,2,11
	.byte	'MBC',0,1
	.word	421
	.byte	6,2,2,35,3,11
	.byte	'SA',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'AE',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,203,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11420
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_ADDRESS_LOW_Bits',0,6,237,3,16,4,11
	.byte	'ADDRLO',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,219,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11598
	.byte	4,2,35,0,0,15,128,6
	.word	421
	.byte	16,255,5,0,10
	.byte	'_Ifx_GETH_MMC_CONTROL_Bits',0,6,195,9,16,4,11
	.byte	'CNTRST',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'CNTSTOPRO',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'RSTONRD',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'CNTFREEZ',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'CNTPRST',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'CNTPRSTLVL',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	421
	.byte	2,0,2,35,0,11
	.byte	'UCDBC',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,4
	.word	398
	.byte	23,0,2,35,0,0,12,6,187,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11705
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MMC_RX_INTERRUPT_Bits',0,6,151,10,16,4,11
	.byte	'RXGBPKTIS',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'RXGBOCTIS',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'RXGOCTIS',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'RXBCGPIS',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'RXMCGPIS',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'RXCRCERPIS',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'RXALGNERPIS',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'RXRUNTPIS',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'RXJABERPIS',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'RXUSIZEGPIS',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'RXOSIZEGPIS',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'RX64OCTGBPIS',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'RX65T127OCTGBPIS',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'RX128T255OCTGBPIS',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'RX256T511OCTGBPIS',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'RX512T1023OCTGBPIS',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'RX1024TMAXOCTGBPIS',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'RXUCGPIS',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'RXLENERPIS',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'RXORANGEPIS',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'RXPAUSPIS',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'RXFOVPIS',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'RXVLANGBPIS',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'RXWDOGPIS',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'RXRCVERRPIS',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'RXCTRLPIS',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'RXLPIUSCIS',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'RXLPITRCIS',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	4,0,2,35,3,0,12,6,211,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11959
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MMC_TX_INTERRUPT_Bits',0,6,219,10,16,4,11
	.byte	'TXGBOCTIS',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TXGBPKTIS',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'TXBCGPIS',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'TXMCGPIS',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'TX64OCTGBPIS',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'TX65T127OCTGBPIS',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'TX128T255OCTGBPIS',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'TX256T511OCTGBPIS',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'TX512T1023OCTGBPIS',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'TX1024TMAXOCTGBPIS',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'TXUCGBPIS',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'TXMCGBPIS',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'TXBCGBPIS',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'TXUFLOWERPIS',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'TXSCOLGPIS',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'TXMCOLGPIS',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'TXDEFPIS',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'TXLATCOLPIS',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'TXEXCOLPIS',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'TXCARERPIS',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'TXGOCTIS',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'TXGPKTIS',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'TXEXDEFPIS',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'TXPAUSPIS',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'TXVLANGPIS',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'TXOSIZEGPIS',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'TXLPIUSCIS',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'TXLPITRCIS',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	4,0,2,35,3,0,12,6,227,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12705
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MMC_RX_INTERRUPT_MASK_Bits',0,6,185,10,16,4,11
	.byte	'RXGBPKTIM',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'RXGBOCTIM',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'RXGOCTIM',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'RXBCGPIM',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'RXMCGPIM',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'RXCRCERPIM',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'RXALGNERPIM',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'RXRUNTPIM',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'RXJABERPIM',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'RXUSIZEGPIM',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'RXOSIZEGPIM',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'RX64OCTGBPIM',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'RX65T127OCTGBPIM',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'RX128T255OCTGBPIM',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'RX256T511OCTGBPIM',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'RX512T1023OCTGBPIM',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'RX1024TMAXOCTGBPIM',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'RXUCGPIM',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'RXLENERPIM',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'RXORANGEPIM',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'RXPAUSPIM',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'RXFOVPIM',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'RXVLANGBPIM',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'RXWDOGPIM',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'RXRCVERRPIM',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'RXCTRLPIM',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'RXLPIUSCIM',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'RXLPITRCIM',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	4,0,2,35,3,0,12,6,219,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13449
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MMC_TX_INTERRUPT_MASK_Bits',0,6,253,10,16,4,11
	.byte	'TXGBOCTIM',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TXGBPKTIM',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'TXBCGPIM',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'TXMCGPIM',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'TX64OCTGBPIM',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'TX65T127OCTGBPIM',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'TX128T255OCTGBPIM',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'TX256T511OCTGBPIM',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'TX512T1023OCTGBPIM',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'TX1024TMAXOCTGBPIM',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'TXUCGBPIM',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'TXMCGBPIM',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'TXBCGBPIM',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'TXUFLOWERPIM',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'TXSCOLGPIM',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'TXMCOLGPIM',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'TXDEFPIM',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'TXLATCOLPIM',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'TXEXCOLPIM',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'TXCARERPIM',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'TXGOCTIM',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'TXGPKTIM',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'TXEXDEFPIM',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'TXPAUSPIM',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'TXVLANGPIM',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'TXOSIZEGPIM',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'TXLPIUSCIM',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'TXLPITRCIM',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	4,0,2,35,3,0,12,6,235,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14200
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_OCTET_COUNT_GOOD_BAD_Bits',0,6,248,17,16,4,11
	.byte	'TXOCTGB',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,203,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14949
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_PACKET_COUNT_GOOD_BAD_Bits',0,6,140,18,16,4,11
	.byte	'TXPKTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,227,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15054
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_BROADCAST_PACKETS_GOOD_Bits',0,6,158,17,16,4,11
	.byte	'TXBCASTG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,227,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15183
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_MULTICAST_PACKETS_GOOD_Bits',0,6,221,17,16,4,11
	.byte	'TXMCASTG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,171,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15314
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_64OCTETS_PACKETS_GOOD_BAD_Bits',0,6,144,17,16,4,11
	.byte	'TX64OCTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,211,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15445
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits',0,6,151,17,16,4,11
	.byte	'TX65_127OCTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,219,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15580
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits',0,6,251,16,16,4,11
	.byte	'TX128_255OCTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,187,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15724
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits',0,6,130,17,16,4,11
	.byte	'TX256_511OCTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,195,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15870
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits',0,6,137,17,16,4,11
	.byte	'TX512_1023OCTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,203,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16016
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits',0,6,244,16,16,4,11
	.byte	'TX1024_MAXOCTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,179,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16164
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_UNICAST_PACKETS_GOOD_BAD_Bits',0,6,168,18,16,4,11
	.byte	'TXUCASTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,131,32,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16312
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_MULTICAST_PACKETS_GOOD_BAD_Bits',0,6,228,17,16,4,11
	.byte	'TXMCASTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,179,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16446
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_BROADCAST_PACKETS_GOOD_BAD_Bits',0,6,165,17,16,4,11
	.byte	'TXBCASTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,235,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16582
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_UNDERFLOW_ERROR_PACKETS_Bits',0,6,161,18,16,4,11
	.byte	'TXUNDRFLW',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,251,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16718
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_SINGLE_COLLISION_GOOD_PACKETS_Bits',0,6,154,18,16,4,11
	.byte	'TXSNGLCOLG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,243,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16851
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_MULTIPLE_COLLISION_GOOD_PACKETS_Bits',0,6,235,17,16,4,11
	.byte	'TXMULTCOLG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,187,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16991
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_DEFERRED_PACKETS_Bits',0,6,179,17,16,4,11
	.byte	'TXDEFRD',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,251,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17133
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_LATE_COLLISION_PACKETS_Bits',0,6,200,17,16,4,11
	.byte	'TXLATECOL',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,147,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17257
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_EXCESSIVE_COLLISION_PACKETS_Bits',0,6,186,17,16,4,11
	.byte	'TXEXSCOL',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,131,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17389
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_CARRIER_ERROR_PACKETS_Bits',0,6,172,17,16,4,11
	.byte	'TXCARR',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,243,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17525
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_OCTET_COUNT_GOOD_Bits',0,6,242,17,16,4,11
	.byte	'TXOCTG',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,195,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17653
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_PACKET_COUNT_GOOD_Bits',0,6,133,18,16,4,11
	.byte	'TXPKTG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,219,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17753
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_EXCESSIVE_DEFERRAL_ERROR_Bits',0,6,193,17,16,4,11
	.byte	'TXEXSDEF',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,139,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17877
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_PAUSE_PACKETS_Bits',0,6,147,18,16,4,11
	.byte	'TXPAUSE',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,235,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18010
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_VLAN_PACKETS_GOOD_Bits',0,6,175,18,16,4,11
	.byte	'TXVLANG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,139,32,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18131
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_OSIZE_PACKETS_GOOD_Bits',0,6,254,17,16,4,11
	.byte	'TXOSIZG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,211,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18256
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_PACKETS_COUNT_GOOD_BAD_Bits',0,6,179,16,16,4,11
	.byte	'RXPKTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,235,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18382
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_OCTET_COUNT_GOOD_BAD_Bits',0,6,159,16,16,4,11
	.byte	'RXOCTGB',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,211,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18512
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_OCTET_COUNT_GOOD_Bits',0,6,153,16,16,4,11
	.byte	'RXOCTG',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,203,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18617
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_BROADCAST_PACKETS_GOOD_Bits',0,6,218,15,16,4,11
	.byte	'RXBCASTG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,131,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18717
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_MULTICAST_PACKETS_GOOD_Bits',0,6,146,16,16,4,11
	.byte	'RXMCASTG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,195,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18848
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_CRC_ERROR_PACKETS_Bits',0,6,232,15,16,4,11
	.byte	'RXCRCERR',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,147,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18979
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_ALIGNMENT_ERROR_PACKETS_Bits',0,6,211,15,16,4,11
	.byte	'RXALGNERR',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,251,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19105
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_RUNT_ERROR_PACKETS_Bits',0,6,200,16,16,4,11
	.byte	'RXRUNTERR',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,131,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19238
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_JABBER_ERROR_PACKETS_Bits',0,6,246,15,16,4,11
	.byte	'RXJABERR',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,163,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19366
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_UNDERSIZE_PACKETS_GOOD_Bits',0,6,207,16,16,4,11
	.byte	'RXUNDERSZG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,139,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19495
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_OVERSIZE_PACKETS_GOOD_Bits',0,6,172,16,16,4,11
	.byte	'RXOVERSZG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,227,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19628
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_64OCTETS_PACKETS_GOOD_BAD_Bits',0,6,197,15,16,4,11
	.byte	'RX64OCTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,235,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19759
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits',0,6,204,15,16,4,11
	.byte	'RX65_127OCTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,243,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19894
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits',0,6,176,15,16,4,11
	.byte	'RX128_255OCTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,211,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20038
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits',0,6,183,15,16,4,11
	.byte	'RX256_511OCTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,219,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20184
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits',0,6,190,15,16,4,11
	.byte	'RX512_1023OCTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,227,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20330
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits',0,6,169,15,16,4,11
	.byte	'RX1024_MAXOCTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,203,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20478
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_UNICAST_PACKETS_GOOD_Bits',0,6,214,16,16,4,11
	.byte	'RXUCASTG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,147,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20626
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_LENGTH_ERROR_PACKETS_Bits',0,6,253,15,16,4,11
	.byte	'RXLENERR',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,171,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20755
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_OUT_OF_RANGE_TYPE_PACKETS_Bits',0,6,165,16,16,4,11
	.byte	'RXOUTOFRNG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,219,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20884
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_PAUSE_PACKETS_Bits',0,6,186,16,16,4,11
	.byte	'RXPAUSEPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,243,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21020
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_FIFO_OVERFLOW_PACKETS_Bits',0,6,239,15,16,4,11
	.byte	'RXFIFOOVFL',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,155,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21144
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_VLAN_PACKETS_GOOD_BAD_Bits',0,6,221,16,16,4,11
	.byte	'RXVLANPKTGB',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,155,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21276
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_WATCHDOG_ERROR_PACKETS_Bits',0,6,228,16,16,4,11
	.byte	'RXWDGERR',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,163,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21409
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_RECEIVE_ERROR_PACKETS_Bits',0,6,193,16,16,4,11
	.byte	'RXRCVERR',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,251,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21540
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_CONTROL_PACKETS_GOOD_Bits',0,6,225,15,16,4,11
	.byte	'RXCTRLG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,139,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21670
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_LPI_USEC_CNTR_Bits',0,6,214,17,16,4,11
	.byte	'TXLPIUSC',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,163,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21798
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_TX_LPI_TRAN_CNTR_Bits',0,6,207,17,16,4,11
	.byte	'TXLPITRC',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,155,31,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21920
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_LPI_USEC_CNTR_Bits',0,6,139,16,16,4,11
	.byte	'RXLPIUSC',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,187,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22042
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RX_LPI_TRAN_CNTR_Bits',0,6,132,16,16,4,11
	.byte	'RXLPITRC',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,179,29,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22164
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MMC_IPC_RX_INTERRUPT_MASK_Bits',0,6,244,9,16,4,11
	.byte	'RXIPV4GPIM',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'RXIPV4HERPIM',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'RXIPV4NOPAYPIM',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'RXIPV4FRAGPIM',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'RXIPV4UDSBLPIM',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'RXIPV6GPIM',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'RXIPV6HERPIM',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'RXIPV6NOPAYPIM',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'RXUDPGPIM',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'RXUDPERPIM',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'RXTCPGPIM',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'RXTCPERPIM',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'RXICMPGPIM',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'RXICMPERPIM',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	421
	.byte	2,0,2,35,1,11
	.byte	'RXIPV4GOIM',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'RXIPV4HEROIM',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'RXIPV4NOPAYOIM',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'RXIPV4FRAGOIM',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'RXIPV4UDSBLOIM',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'RXIPV6GOIM',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'RXIPV6HEROIM',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'RXIPV6NOPAYOIM',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'RXUDPGOIM',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'RXUDPEROIM',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'RXTCPGOIM',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'RXTCPEROIM',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'RXICMPGOIM',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'RXICMPEROIM',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	421
	.byte	2,0,2,35,3,0,12,6,203,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22286
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MMC_IPC_RX_INTERRUPT_Bits',0,6,209,9,16,4,11
	.byte	'RXIPV4GPIS',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'RXIPV4HERPIS',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'RXIPV4NOPAYPIS',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'RXIPV4FRAGPIS',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'RXIPV4UDSBLPIS',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'RXIPV6GPIS',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'RXIPV6HERPIS',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'RXIPV6NOPAYPIS',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'RXUDPGPIS',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'RXUDPERPIS',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'RXTCPGPIS',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'RXTCPERPIS',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'RXICMPGPIS',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'RXICMPERPIS',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	421
	.byte	2,0,2,35,1,11
	.byte	'RXIPV4GOIS',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'RXIPV4HEROIS',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'RXIPV4NOPAYOIS',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'RXIPV4FRAGOIS',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'RXIPV4UDSBLOIS',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'RXIPV6GOIS',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'RXIPV6HEROIS',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'RXIPV6NOPAYOIS',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'RXUDPGOIS',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'RXUDPEROIS',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'RXTCPGOIS',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'RXTCPEROIS',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'RXICMPGOIS',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'RXICMPEROIS',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	421
	.byte	2,0,2,35,3,0,12,6,195,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23072
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV4_GOOD_PACKETS_Bits',0,6,160,14,16,4,11
	.byte	'RXIPV4GDPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,163,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23853
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV4_HEADER_ERROR_PACKETS_Bits',0,6,173,14,16,4,11
	.byte	'RXIPV4HDRERRPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,179,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23981
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV4_NO_PAYLOAD_PACKETS_Bits',0,6,186,14,16,4,11
	.byte	'RXIPV4NOPAYPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,195,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24121
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV4_FRAGMENTED_PACKETS_Bits',0,6,147,14,16,4,11
	.byte	'RXIPV4FRAGPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,147,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24258
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_Bits',0,6,193,14,16,4,11
	.byte	'RXIPV4UDSBLPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,203,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24394
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV6_GOOD_PACKETS_Bits',0,6,212,14,16,4,11
	.byte	'RXIPV6GDPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,227,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24542
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV6_HEADER_ERROR_PACKETS_Bits',0,6,225,14,16,4,11
	.byte	'RXIPV6HDRERRPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,243,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24670
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV6_NO_PAYLOAD_PACKETS_Bits',0,6,238,14,16,4,11
	.byte	'RXIPV6NOPAYPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,131,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24810
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXUDP_GOOD_PACKETS_Bits',0,6,162,15,16,4,11
	.byte	'RXUDPGDPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,195,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24947
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXUDP_ERROR_PACKETS_Bits',0,6,149,15,16,4,11
	.byte	'RXUDPERRPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,179,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25073
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXTCP_GOOD_PACKETS_Bits',0,6,136,15,16,4,11
	.byte	'RXTCPGDPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,163,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25201
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXTCP_ERROR_PACKETS_Bits',0,6,251,14,16,4,11
	.byte	'RXTCPERRPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,147,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25327
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXICMP_GOOD_PACKETS_Bits',0,6,134,14,16,4,11
	.byte	'RXICMPGDPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,131,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25455
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXICMP_ERROR_PACKETS_Bits',0,6,249,13,16,4,11
	.byte	'RXICMPERRPKT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,243,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25583
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV4_GOOD_OCTETS_Bits',0,6,154,14,16,4,11
	.byte	'RXIPV4GDOCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,155,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25713
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV4_HEADER_ERROR_OCTETS_Bits',0,6,167,14,16,4,11
	.byte	'RXIPV4HDRERROCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,171,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25817
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV4_NO_PAYLOAD_OCTETS_Bits',0,6,180,14,16,4,11
	.byte	'RXIPV4NOPAYOCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,187,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25933
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV4_FRAGMENTED_OCTETS_Bits',0,6,141,14,16,4,11
	.byte	'RXIPV4FRAGOCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,139,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26046
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_Bits',0,6,200,14,16,4,11
	.byte	'RXIPV4UDSBLOCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,211,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26158
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV6_GOOD_OCTETS_Bits',0,6,206,14,16,4,11
	.byte	'RXIPV6GDOCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,219,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26281
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV6_HEADER_ERROR_OCTETS_Bits',0,6,219,14,16,4,11
	.byte	'RXIPV6HDRERROCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,235,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26385
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXIPV6_NO_PAYLOAD_OCTETS_Bits',0,6,232,14,16,4,11
	.byte	'RXIPV6NOPAYOCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,251,27,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26501
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXUDP_GOOD_OCTETS_Bits',0,6,156,15,16,4,11
	.byte	'RXUDPGDOCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,187,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26614
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXUDP_ERROR_OCTETS_Bits',0,6,143,15,16,4,11
	.byte	'RXUDPERROCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,171,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26716
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXTCP_GOOD_OCTETS_Bits',0,6,130,15,16,4,11
	.byte	'RXTCPGDOCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,155,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26820
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXTCP_ERROR_OCTETS_Bits',0,6,245,14,16,4,11
	.byte	'RXTCPERROCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,139,28,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26922
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXICMP_GOOD_OCTETS_Bits',0,6,128,14,16,4,11
	.byte	'RXICMPGDOCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,251,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27026
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_RXICMP_ERROR_OCTETS_Bits',0,6,243,13,16,4,11
	.byte	'RXICMPERROCT',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,235,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27130
	.byte	4,2,35,0,0,15,248,4
	.word	421
	.byte	16,247,4,0,10
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_CONTROL_Bits',0,6,248,7,16,4,11
	.byte	'TSENA',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TSCFUPDT',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'TSINIT',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'TSUPDT',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'TSADDREG',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	421
	.byte	2,0,2,35,0,11
	.byte	'TSENALL',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'TSCTRLSSR',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'TSVER2ENA',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'TSIPENA',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'TSIPV6ENA',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'TSIPV4ENA',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'TSEVNTENA',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'TSMSTRENA',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'SNAPTYPSEL',0,1
	.word	421
	.byte	2,6,2,35,2,11
	.byte	'TSENMACADDR',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'CSC',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	421
	.byte	3,0,2,35,2,11
	.byte	'TXTSSTSM',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	421
	.byte	3,4,2,35,3,11
	.byte	'AV8021ASMEN',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	421
	.byte	3,0,2,35,3,0,12,6,171,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27247
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_SUB_SECOND_INCREMENT_Bits',0,6,200,7,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	8,0,2,35,0,11
	.byte	'SNSINC',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'SSINC',0,1
	.word	421
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	421
	.byte	8,0,2,35,3,0,12,6,243,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27827
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_SYSTEM_TIME_SECONDS_Bits',0,6,230,7,16,4,11
	.byte	'TSS',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,147,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27994
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS_Bits',0,6,216,7,16,4,11
	.byte	'TSSS',0,4
	.word	398
	.byte	31,1,2,35,0,11
	.byte	'reserved_31',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,131,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28095
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_SYSTEM_TIME_SECONDS_UPDATE_Bits',0,6,236,7,16,4,11
	.byte	'TSS',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,155,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28224
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits',0,6,223,7,16,4,11
	.byte	'TSSS',0,4
	.word	398
	.byte	31,1,2,35,0,11
	.byte	'ADDSUB',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,139,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28332
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_ADDEND_Bits',0,6,242,7,16,4,11
	.byte	'TSAR',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,163,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28463
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits',0,6,209,7,16,4,11
	.byte	'TSHWR',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,251,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28562
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_STATUS_Bits',0,6,189,8,16,4,11
	.byte	'TSSOVF',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TSTARGT0',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'TSTRGTERR0',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'TSTARGT1',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'TSTRGTERR1',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'TSTARGT2',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'TSTRGTERR2',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'TSTARGT3',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'TSTRGTERR3',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	421
	.byte	5,1,2,35,1,11
	.byte	'TXTSSIS',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	421
	.byte	4,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	421
	.byte	4,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	421
	.byte	6,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	421
	.byte	2,0,2,35,3,0,12,6,227,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28700
	.byte	4,2,35,0,0,15,12
	.word	421
	.byte	16,11,0,10
	.byte	'_Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits',0,6,210,8,16,4,11
	.byte	'TXTSSLO',0,4
	.word	398
	.byte	31,1,2,35,0,11
	.byte	'TXTSSMIS',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,235,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29134
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_SECONDS_Bits',0,6,217,8,16,4,11
	.byte	'TXTSSHI',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,243,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29271
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_INGRESS_ASYM_CORR_Bits',0,6,169,8,16,4,11
	.byte	'OSTIAC',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,203,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29384
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_EGRESS_ASYM_CORR_Bits',0,6,149,8,16,4,11
	.byte	'OSTEAC',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,179,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29496
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_Bits',0,6,175,8,16,4,11
	.byte	'TSIC',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,211,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29607
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_Bits',0,6,155,8,16,4,11
	.byte	'TSEC',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,187,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29723
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits',0,6,181,8,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	8,0,2,35,0,11
	.byte	'TSICSNS',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,219,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29838
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits',0,6,161,8,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	8,0,2,35,0,11
	.byte	'TSECSNS',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,195,23,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30002
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_PPS_CONTROL_Bits',0,6,212,6,16,4,11
	.byte	'PPSCTRL_PPSCMD',0,1
	.word	421
	.byte	4,4,2,35,0,11
	.byte	'PPSEN0',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'TRGTMODSEL0',0,1
	.word	421
	.byte	2,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	421
	.byte	2,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	421
	.byte	2,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	421
	.byte	3,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	421
	.byte	2,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	421
	.byte	2,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	421
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	421
	.byte	2,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	421
	.byte	2,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,171,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30165
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_PPS0_TARGET_TIME_SECONDS_Bits',0,6,200,6,16,4,11
	.byte	'TSTRH0',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,155,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30607
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits',0,6,193,6,16,4,11
	.byte	'TTSL0',0,4
	.word	398
	.byte	31,1,2,35,0,11
	.byte	'TRGTBUSY0',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,147,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30716
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_PPS0_INTERVAL_Bits',0,6,187,6,16,4,11
	.byte	'PPSINT0',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,139,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30849
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MAC_PPS0_WIDTH_Bits',0,6,206,6,16,4,11
	.byte	'PPSWIDTH0',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,163,22,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30948
	.byte	4,2,35,0,0,15,112
	.word	421
	.byte	16,111,0,10
	.byte	'_Ifx_GETH_MTL_OPERATION_MODE_Bits',0,6,172,11,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'DTXSTS',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'RAA',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	2,3,2,35,0,11
	.byte	'SCHALG',0,1
	.word	421
	.byte	2,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'CNTPRST',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'CNTCLR',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	398
	.byte	22,0,2,35,0,0,12,6,251,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31055
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_INTERRUPT_STATUS_Bits',0,6,159,11,16,4,11
	.byte	'Q0IS',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'Q1IS',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'Q2IS',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'Q3IS',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	421
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	1304
	.byte	14,0,2,35,2,0,12,6,243,24,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31313
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_RXQ_DMA_MAP0_Bits',0,6,157,12,16,4,11
	.byte	'Q0MDMACH',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	2,4,2,35,0,11
	.byte	'Q0DDMACH',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	421
	.byte	3,0,2,35,0,11
	.byte	'Q1MDMACH',0,1
	.word	421
	.byte	2,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	421
	.byte	2,4,2,35,1,11
	.byte	'Q1DDMACH',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	421
	.byte	3,0,2,35,1,11
	.byte	'Q2MDMACH',0,1
	.word	421
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	421
	.byte	2,4,2,35,2,11
	.byte	'Q2DDMACH',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	421
	.byte	3,0,2,35,2,11
	.byte	'Q3MDMACH',0,1
	.word	421
	.byte	2,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	421
	.byte	2,4,2,35,3,11
	.byte	'Q3DDMACH',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	421
	.byte	3,0,2,35,3,0,12,6,195,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31550
	.byte	4,2,35,0,0,15,204,1
	.word	421
	.byte	16,203,1,0,10
	.byte	'_Ifx_GETH_MTL_TXQ0_OPERATION_MODE_Bits',0,6,229,12,16,4,11
	.byte	'FTQ',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TSF',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'TXQEN',0,1
	.word	421
	.byte	2,4,2,35,0,11
	.byte	'TTC',0,1
	.word	421
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	1304
	.byte	9,0,2,35,0,11
	.byte	'TQS',0,1
	.word	421
	.byte	4,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	1304
	.byte	12,0,2,35,2,0,12,6,235,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31982
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ0_UNDERFLOW_Bits',0,6,248,12,16,4,11
	.byte	'UFFRMCNT',0,2
	.word	1304
	.byte	11,5,2,35,0,11
	.byte	'UFCNTOVF',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	398
	.byte	20,0,2,35,0,0,12,6,251,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32190
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ0_DEBUG_Bits',0,6,207,12,16,4,11
	.byte	'TXQPAUSED',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TRCSTS',0,1
	.word	421
	.byte	2,5,2,35,0,11
	.byte	'TWCSTS',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'TXQSTS',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'TXSTSFSTS',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	1304
	.byte	10,0,2,35,0,11
	.byte	'PTXQ',0,1
	.word	421
	.byte	3,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'STXSTSF',0,1
	.word	421
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	1304
	.byte	9,0,2,35,2,0,12,6,219,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32334
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ0_ETS_STATUS_Bits',0,6,222,12,16,4,11
	.byte	'ABS',0,4
	.word	398
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	421
	.byte	8,0,2,35,3,0,12,6,227,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32610
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ0_QUANTUM_WEIGHT_Bits',0,6,241,12,16,4,11
	.byte	'ISCQW',0,4
	.word	398
	.byte	21,11,2,35,0,11
	.byte	'reserved_21',0,2
	.word	1304
	.byte	11,0,2,35,2,0,12,6,243,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32730
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ0',0,6,156,32,25,28,13
	.byte	'OPERATION_MODE',0
	.word	32150
	.byte	4,2,35,0,13
	.byte	'UNDERFLOW',0
	.word	32294
	.byte	4,2,35,4,13
	.byte	'DEBUG',0
	.word	32570
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3891
	.byte	8,2,35,12,13
	.byte	'ETS_STATUS',0
	.word	32690
	.byte	4,2,35,20,13
	.byte	'QUANTUM_WEIGHT',0
	.word	32816
	.byte	4,2,35,24,0,14
	.word	32856
	.byte	15,16
	.word	421
	.byte	16,15,0,10
	.byte	'_Ifx_GETH_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits',0,6,186,11,16,4,11
	.byte	'TXUNFIS',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'ABPSIS',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	6,0,2,35,0,11
	.byte	'TXUIE',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'ABPSIE',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	421
	.byte	6,0,2,35,1,11
	.byte	'RXOVFIS',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	421
	.byte	7,0,2,35,2,11
	.byte	'RXOIE',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	421
	.byte	7,0,2,35,3,0,12,6,131,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33018
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_Q0',0,6,179,32,25,4,13
	.byte	'INTERRUPT_CONTROL_STATUS',0
	.word	33271
	.byte	4,2,35,0,0,14
	.word	33311
	.byte	10
	.byte	'_Ifx_GETH_MTL_RXQ0_OPERATION_MODE_Bits',0,6,247,11,16,4,11
	.byte	'RTC',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'FUP',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'FEP',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'RSF',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'DIS_TCP_EF',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'EHFC',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'RFA',0,1
	.word	421
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	421
	.byte	2,2,2,35,1,11
	.byte	'RFD',0,4
	.word	398
	.byte	4,14,2,35,0,11
	.byte	'reserved_18',0,1
	.word	421
	.byte	2,4,2,35,2,11
	.byte	'RQS',0,2
	.word	1304
	.byte	5,7,2,35,2,11
	.byte	'reserved_25',0,1
	.word	421
	.byte	7,0,2,35,3,0,12,6,171,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33374
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits',0,6,236,11,16,4,11
	.byte	'OVFPKTCNT',0,2
	.word	1304
	.byte	11,5,2,35,0,11
	.byte	'OVFCNTOVF',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	421
	.byte	4,0,2,35,1,11
	.byte	'MISPKTCNT',0,2
	.word	1304
	.byte	11,5,2,35,2,11
	.byte	'MISCNTOVF',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	4,0,2,35,3,0,12,6,163,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33694
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_RXQ0_DEBUG_Bits',0,6,224,11,16,4,11
	.byte	'RWCSTS',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'RRCSTS',0,1
	.word	421
	.byte	2,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'RXQSTS',0,1
	.word	421
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	1304
	.byte	10,0,2,35,0,11
	.byte	'PRXQ',0,2
	.word	1304
	.byte	14,2,2,35,2,11
	.byte	'reserved_30',0,1
	.word	421
	.byte	2,0,2,35,3,0,12,6,155,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33922
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_RXQ0_CONTROL_Bits',0,6,216,11,16,4,11
	.byte	'RXQ_WEGT',0,1
	.word	421
	.byte	3,5,2,35,0,11
	.byte	'RXQ_FRM_ARBIT',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	398
	.byte	28,0,2,35,0,0,12,6,147,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34136
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_RXQ0',0,6,197,32,25,16,13
	.byte	'OPERATION_MODE',0
	.word	33654
	.byte	4,2,35,0,13
	.byte	'MISSED_PACKET_OVERFLOW_CNT',0
	.word	33882
	.byte	4,2,35,4,13
	.byte	'DEBUG',0
	.word	34096
	.byte	4,2,35,8,13
	.byte	'CONTROL',0
	.word	34242
	.byte	4,2,35,12,0,14
	.word	34282
	.byte	10
	.byte	'_Ifx_GETH_MTL_TXQ_OPERATION_MODE_Bits',0,6,174,13,16,4,11
	.byte	'FTQ',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TSF',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'TXQEN',0,1
	.word	421
	.byte	2,4,2,35,0,11
	.byte	'TTC',0,1
	.word	421
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	1304
	.byte	9,0,2,35,0,11
	.byte	'TQS',0,1
	.word	421
	.byte	4,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	1304
	.byte	12,0,2,35,2,0,12,6,171,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34405
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ_UNDERFLOW_Bits',0,6,200,13,16,4,11
	.byte	'UFFRMCNT',0,2
	.word	1304
	.byte	11,5,2,35,0,11
	.byte	'UFCNTOVF',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	398
	.byte	20,0,2,35,0,0,12,6,195,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34612
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ_DEBUG_Bits',0,6,128,13,16,4,11
	.byte	'TXQPAUSED',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TRCSTS',0,1
	.word	421
	.byte	2,5,2,35,0,11
	.byte	'TWCSTS',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'TXQSTS',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'TXSTSFSTS',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	1304
	.byte	10,0,2,35,0,11
	.byte	'PTXQ',0,1
	.word	421
	.byte	3,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'STXSTSF',0,1
	.word	421
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	1304
	.byte	9,0,2,35,2,0,12,6,131,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34755
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ_ETS_CONTROL_Bits',0,6,143,13,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'AVALG',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'CC',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'SLC',0,1
	.word	421
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	398
	.byte	25,0,2,35,0,0,12,6,139,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35030
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ_ETS_STATUS_Bits',0,6,153,13,16,4,11
	.byte	'ABS',0,4
	.word	398
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	421
	.byte	8,0,2,35,3,0,12,6,147,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35202
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ_QUANTUM_WEIGHT_Bits',0,6,186,13,16,4,11
	.byte	'ISCQW',0,4
	.word	398
	.byte	21,11,2,35,0,11
	.byte	'reserved_21',0,2
	.word	1304
	.byte	11,0,2,35,2,0,12,6,179,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35321
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ_SENDSLOPECREDIT_Bits',0,6,193,13,16,4,11
	.byte	'SSC',0,2
	.word	1304
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,4
	.word	398
	.byte	18,0,2,35,0,0,12,6,187,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35446
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ_HICREDIT_Bits',0,6,160,13,16,4,11
	.byte	'HC',0,4
	.word	398
	.byte	29,3,2,35,0,11
	.byte	'reserved_29',0,1
	.word	421
	.byte	3,0,2,35,3,0,12,6,155,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35570
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ_LOCREDIT_Bits',0,6,167,13,16,4,11
	.byte	'LC',0,4
	.word	398
	.byte	29,3,2,35,0,11
	.byte	'reserved_29',0,1
	.word	421
	.byte	3,0,2,35,3,0,12,6,163,26,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35686
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_TXQ',0,6,218,32,25,40,13
	.byte	'OPERATION_MODE',0
	.word	34572
	.byte	4,2,35,0,13
	.byte	'UNDERFLOW',0
	.word	34715
	.byte	4,2,35,4,13
	.byte	'DEBUG',0
	.word	34990
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3227
	.byte	4,2,35,12,13
	.byte	'ETS_CONTROL',0
	.word	35162
	.byte	4,2,35,16,13
	.byte	'ETS_STATUS',0
	.word	35281
	.byte	4,2,35,20,13
	.byte	'QUANTUM_WEIGHT',0
	.word	35406
	.byte	4,2,35,24,13
	.byte	'SENDSLOPECREDIT',0
	.word	35530
	.byte	4,2,35,28,13
	.byte	'HICREDIT',0
	.word	35646
	.byte	4,2,35,32,13
	.byte	'LOCREDIT',0
	.word	35762
	.byte	4,2,35,36,0,14
	.word	35802
	.byte	10
	.byte	'_Ifx_GETH_MTL_Q_INTERRUPT_CONTROL_STATUS_Bits',0,6,201,11,16,4,11
	.byte	'TXUNFIS',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'ABPSIS',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	6,0,2,35,0,11
	.byte	'TXUIE',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'ABPSIE',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	421
	.byte	6,0,2,35,1,11
	.byte	'RXOVFIS',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	421
	.byte	7,0,2,35,2,11
	.byte	'RXOIE',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	421
	.byte	7,0,2,35,3,0,12,6,139,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36036
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_Q',0,6,245,32,25,4,13
	.byte	'INTERRUPT_CONTROL_STATUS',0
	.word	36288
	.byte	4,2,35,0,0,14
	.word	36328
	.byte	10
	.byte	'_Ifx_GETH_MTL_RXQ_OPERATION_MODE_Bits',0,6,189,12,16,4,11
	.byte	'RTC',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'FUP',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'FEP',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'RSF',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'DIS_TCP_EF',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'EHFC',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'RFA',0,1
	.word	421
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	421
	.byte	2,2,2,35,1,11
	.byte	'RFD',0,4
	.word	398
	.byte	4,14,2,35,0,11
	.byte	'reserved_18',0,1
	.word	421
	.byte	2,4,2,35,2,11
	.byte	'RQS',0,2
	.word	1304
	.byte	5,7,2,35,2,11
	.byte	'reserved_25',0,1
	.word	421
	.byte	7,0,2,35,3,0,12,6,211,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36390
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_RXQ_MISSED_PACKET_OVERFLOW_CNT_Bits',0,6,178,12,16,4,11
	.byte	'OVFPKTCNT',0,2
	.word	1304
	.byte	11,5,2,35,0,11
	.byte	'OVFCNTOVF',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	421
	.byte	4,0,2,35,1,11
	.byte	'MISPKTCNT',0,2
	.word	1304
	.byte	11,5,2,35,2,11
	.byte	'MISCNTOVF',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	4,0,2,35,3,0,12,6,203,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36709
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_RXQ_DEBUG_Bits',0,6,145,12,16,4,11
	.byte	'RWCSTS',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'RRCSTS',0,1
	.word	421
	.byte	2,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'RXQSTS',0,1
	.word	421
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	1304
	.byte	10,0,2,35,0,11
	.byte	'PRXQ',0,2
	.word	1304
	.byte	14,2,2,35,2,11
	.byte	'reserved_30',0,1
	.word	421
	.byte	2,0,2,35,3,0,12,6,187,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36936
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_RXQ_CONTROL_Bits',0,6,137,12,16,4,11
	.byte	'RXQ_WEGT',0,1
	.word	421
	.byte	3,5,2,35,0,11
	.byte	'RXQ_FRM_ARBIT',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	398
	.byte	28,0,2,35,0,0,12,6,179,25,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37149
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_MTL_RXQ',0,6,135,33,25,16,13
	.byte	'OPERATION_MODE',0
	.word	36669
	.byte	4,2,35,0,13
	.byte	'MISSED_PACKET_OVERFLOW_CNT',0
	.word	36896
	.byte	4,2,35,4,13
	.byte	'DEBUG',0
	.word	37109
	.byte	4,2,35,8,13
	.byte	'CONTROL',0
	.word	37254
	.byte	4,2,35,12,0,14
	.word	37294
	.byte	14
	.word	35802
	.byte	14
	.word	36328
	.byte	14
	.word	37294
	.byte	14
	.word	35802
	.byte	14
	.word	36328
	.byte	14
	.word	37294
	.byte	15,128,4
	.word	421
	.byte	16,255,3,0,10
	.byte	'_Ifx_GETH_DMA_MODE_Bits',0,6,255,2,16,4,11
	.byte	'SWR',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'DA',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'TAA',0,1
	.word	421
	.byte	3,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	1304
	.byte	4,7,2,35,0,11
	.byte	'ARBC',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'TXPR',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'PR',0,1
	.word	421
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'INTM',0,1
	.word	421
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	1304
	.byte	14,0,2,35,2,0,12,6,139,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37457
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_SYSBUS_MODE_Bits',0,6,143,3,16,4,11
	.byte	'FB',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	421
	.byte	7,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	2,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	421
	.byte	2,4,2,35,1,11
	.byte	'AAL',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'MB',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'RB',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	421
	.byte	3,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	421
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	421
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	421
	.byte	3,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	421
	.byte	2,0,2,35,3,0,12,6,147,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37725
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_INTERRUPT_STATUS_Bits',0,6,241,2,16,4,11
	.byte	'DC0IS',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'DC1IS',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'DC2IS',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'DC3IS',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'MTLIS',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'MACIS',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	1304
	.byte	14,0,2,35,2,0,12,6,131,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38065
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_DEBUG_STATUS0_Bits',0,6,219,2,16,4,11
	.byte	'AXWHSTS',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	6,0,2,35,0,11
	.byte	'RPS0',0,1
	.word	421
	.byte	4,4,2,35,1,11
	.byte	'TPS0',0,1
	.word	421
	.byte	4,0,2,35,1,11
	.byte	'RPS1',0,1
	.word	421
	.byte	4,4,2,35,2,11
	.byte	'TPS1',0,1
	.word	421
	.byte	4,0,2,35,2,11
	.byte	'RPS2',0,1
	.word	421
	.byte	4,4,2,35,3,11
	.byte	'TPS2',0,1
	.word	421
	.byte	4,0,2,35,3,0,12,6,243,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38317
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_DEBUG_STATUS1_Bits',0,6,233,2,16,4,11
	.byte	'RPS3',0,1
	.word	421
	.byte	4,4,2,35,0,11
	.byte	'TPS3',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	398
	.byte	24,0,2,35,0,0,12,6,251,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38556
	.byte	4,2,35,0,0,15,236,1
	.word	421
	.byte	16,235,1,0,10
	.byte	'_Ifx_GETH_DMA_CH_CONTROL_Bits',0,6,167,1,16,4,11
	.byte	'reserved_0',0,2
	.word	1304
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	421
	.byte	2,0,2,35,1,11
	.byte	'PBLX8',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'DSL',0,1
	.word	421
	.byte	3,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	421
	.byte	3,0,2,35,2,11
	.byte	'SPH',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	421
	.byte	7,0,2,35,3,0,12,6,227,18,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38701
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_TX_CONTROL_Bits',0,6,203,2,16,4,11
	.byte	'ST',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TCW',0,1
	.word	421
	.byte	3,4,2,35,0,11
	.byte	'OSF',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	1304
	.byte	7,4,2,35,0,11
	.byte	'reserved_12',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	421
	.byte	2,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'TXPBL',0,1
	.word	421
	.byte	6,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	421
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	421
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	4,0,2,35,3,0,12,6,235,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38939
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_RX_CONTROL_Bits',0,6,254,1,16,4,11
	.byte	'SR',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'RBSZ_X_0',0,1
	.word	421
	.byte	2,5,2,35,0,11
	.byte	'RBSZ_13_Y',0,2
	.word	1304
	.byte	12,1,2,35,0,11
	.byte	'reserved_15',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'RXPBL',0,1
	.word	421
	.byte	6,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	421
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	421
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	3,1,2,35,3,11
	.byte	'RPF',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,179,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39240
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_TXDESC_LIST_ADDRESS_Bits',0,6,182,2,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'TDESLA',0,4
	.word	398
	.byte	30,0,2,35,0,0,12,6,211,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39499
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_RXDESC_LIST_ADDRESS_Bits',0,6,233,1,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'RDESLA',0,4
	.word	398
	.byte	30,0,2,35,0,0,12,6,155,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39628
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_TXDESC_TAIL_POINTER_Bits',0,6,196,2,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'TDTP',0,4
	.word	398
	.byte	30,0,2,35,0,0,12,6,227,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39757
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_RXDESC_TAIL_POINTER_Bits',0,6,247,1,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'RDTP',0,4
	.word	398
	.byte	30,0,2,35,0,0,12,6,171,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39884
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_TXDESC_RING_LENGTH_Bits',0,6,189,2,16,4,11
	.byte	'TDRL',0,2
	.word	1304
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,4
	.word	398
	.byte	22,0,2,35,0,0,12,6,219,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40011
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_RXDESC_RING_LENGTH_Bits',0,6,240,1,16,4,11
	.byte	'RDRL',0,2
	.word	1304
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,4
	.word	398
	.byte	22,0,2,35,0,0,12,6,163,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40138
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits',0,6,204,1,16,4,11
	.byte	'TIE',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TXSE',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'TBUE',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	3,2,2,35,0,11
	.byte	'RIE',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'RBUE',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'RSE',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'RWTE',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'ETIE',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'ERIE',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'FBEE',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'CDEE',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'AIE',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'NIE',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,139,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40265
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits',0,6,140,2,16,4,11
	.byte	'RWT',0,1
	.word	421
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'RWTU',0,1
	.word	421
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	1304
	.byte	14,0,2,35,2,0,12,6,187,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40599
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits',0,6,149,2,16,4,11
	.byte	'ESC',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'ASC',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	2,4,2,35,0,11
	.byte	'SIV',0,2
	.word	1304
	.byte	12,0,2,35,0,11
	.byte	'RSN',0,1
	.word	421
	.byte	4,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	1304
	.byte	12,0,2,35,2,0,12,6,195,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40772
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_Bits',0,6,198,1,16,4,11
	.byte	'CURTDESAPTR',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,131,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40975
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_Bits',0,6,186,1,16,4,11
	.byte	'CURRDESAPTR',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,243,18,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41086
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_Bits',0,6,192,1,16,4,11
	.byte	'CURTBUFAPTR',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,251,18,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41197
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_Bits',0,6,180,1,16,4,11
	.byte	'CURRBUFAPTR',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,235,18,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41310
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_STATUS_Bits',0,6,160,2,16,4,11
	.byte	'TI',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'TPS',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'TBU',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	3,2,2,35,0,11
	.byte	'RI',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'RBU',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'RPS',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'RWT',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'ETI',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'ERI',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'FBE',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'CDE',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'AIS',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'NIS',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'TEB',0,1
	.word	421
	.byte	3,5,2,35,2,11
	.byte	'REB',0,1
	.word	421
	.byte	3,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	1304
	.byte	10,0,2,35,2,0,12,6,203,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41423
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH_MISS_FRAME_CNT_Bits',0,6,224,1,16,4,11
	.byte	'MFC',0,2
	.word	1304
	.byte	11,5,2,35,0,11
	.byte	'reserved_11',0,1
	.word	421
	.byte	4,1,2,35,1,11
	.byte	'MFCO',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,147,19,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41767
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_DMA_CH',0,6,156,33,25,128,1,13
	.byte	'CONTROL',0
	.word	38899
	.byte	4,2,35,0,13
	.byte	'TX_CONTROL',0
	.word	39200
	.byte	4,2,35,4,13
	.byte	'RX_CONTROL',0
	.word	39459
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3891
	.byte	8,2,35,12,13
	.byte	'TXDESC_LIST_ADDRESS',0
	.word	39588
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	3227
	.byte	4,2,35,24,13
	.byte	'RXDESC_LIST_ADDRESS',0
	.word	39717
	.byte	4,2,35,28,13
	.byte	'TXDESC_TAIL_POINTER',0
	.word	39844
	.byte	4,2,35,32,13
	.byte	'reserved_24',0
	.word	3227
	.byte	4,2,35,36,13
	.byte	'RXDESC_TAIL_POINTER',0
	.word	39971
	.byte	4,2,35,40,13
	.byte	'TXDESC_RING_LENGTH',0
	.word	40098
	.byte	4,2,35,44,13
	.byte	'RXDESC_RING_LENGTH',0
	.word	40225
	.byte	4,2,35,48,13
	.byte	'INTERRUPT_ENABLE',0
	.word	40559
	.byte	4,2,35,52,13
	.byte	'RX_INTERRUPT_WATCHDOG_TIMER',0
	.word	40732
	.byte	4,2,35,56,13
	.byte	'SLOT_FUNCTION_CONTROL_STATUS',0
	.word	40935
	.byte	4,2,35,60,13
	.byte	'reserved_40',0
	.word	3227
	.byte	4,2,35,64,13
	.byte	'CURRENT_APP_TXDESC',0
	.word	41046
	.byte	4,2,35,68,13
	.byte	'reserved_48',0
	.word	3227
	.byte	4,2,35,72,13
	.byte	'CURRENT_APP_RXDESC',0
	.word	41157
	.byte	4,2,35,76,13
	.byte	'reserved_50',0
	.word	3227
	.byte	4,2,35,80,13
	.byte	'CURRENT_APP_TXBUFFER',0
	.word	41270
	.byte	4,2,35,84,13
	.byte	'reserved_58',0
	.word	3227
	.byte	4,2,35,88,13
	.byte	'CURRENT_APP_RXBUFFER',0
	.word	41383
	.byte	4,2,35,92,13
	.byte	'STATUS',0
	.word	41727
	.byte	4,2,35,96,13
	.byte	'MISS_FRAME_CNT',0
	.word	41888
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	8253
	.byte	24,2,35,104,0,15,128,4
	.word	41928
	.byte	16,3,0,14
	.word	42606
	.byte	15,128,26
	.word	421
	.byte	16,255,25,0,10
	.byte	'_Ifx_GETH_CLC_Bits',0,6,159,1,16,4,11
	.byte	'DISR',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	398
	.byte	30,0,2,35,0,0,12,6,219,18,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42632
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_ID_Bits',0,6,180,3,16,4,11
	.byte	'MODREV',0,1
	.word	421
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'MODNUM',0,2
	.word	1304
	.byte	16,0,2,35,2,0,12,6,163,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42752
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_GPCTL_Bits',0,6,161,3,16,4,11
	.byte	'ALTI0',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'ALTI1',0,1
	.word	421
	.byte	2,4,2,35,0,11
	.byte	'ALTI2',0,1
	.word	421
	.byte	2,2,2,35,0,11
	.byte	'ALTI3',0,1
	.word	421
	.byte	2,0,2,35,0,11
	.byte	'ALTI4',0,1
	.word	421
	.byte	2,6,2,35,1,11
	.byte	'ALTI5',0,1
	.word	421
	.byte	2,4,2,35,1,11
	.byte	'ALTI6',0,1
	.word	421
	.byte	2,2,2,35,1,11
	.byte	'ALTI7',0,1
	.word	421
	.byte	2,0,2,35,1,11
	.byte	'ALTI8',0,1
	.word	421
	.byte	2,6,2,35,2,11
	.byte	'ALTI9',0,1
	.word	421
	.byte	2,4,2,35,2,11
	.byte	'ALTI10',0,1
	.word	421
	.byte	2,2,2,35,2,11
	.byte	'EPR',0,2
	.word	1304
	.byte	3,7,2,35,2,11
	.byte	'reserved_25',0,1
	.word	421
	.byte	6,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,155,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42872
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_ACCEN0_Bits',0,6,73,16,4,11
	.byte	'EN0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,187,18,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43189
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_ACCEN1_Bits',0,6,110,16,4,11
	.byte	'reserved_0',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,195,18,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43759
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_KRST0_Bits',0,6,188,3,16,4,11
	.byte	'RST',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	398
	.byte	30,0,2,35,0,0,12,6,171,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43849
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_KRST1_Bits',0,6,196,3,16,4,11
	.byte	'RST',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	398
	.byte	31,0,2,35,0,0,12,6,179,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43973
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_KRSTCLR_Bits',0,6,203,3,16,4,11
	.byte	'CLR',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	398
	.byte	31,0,2,35,0,0,12,6,187,20,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44078
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_ACCEND_ACCEN0D_Bits',0,6,116,16,4,11
	.byte	'EN0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	421
	.byte	1,0,2,35,3,0,12,6,203,18,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44185
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_ACCEND_ACCEN1D_Bits',0,6,153,1,16,4,11
	.byte	'reserved_0',0,4
	.word	398
	.byte	32,0,2,35,0,0,12,6,211,18,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44763
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_GETH_ACCEND',0,6,199,33,25,8,13
	.byte	'ACCEN0D',0
	.word	44723
	.byte	4,2,35,0,13
	.byte	'ACCEN1D',0
	.word	44822
	.byte	4,2,35,4,0,15,32
	.word	44862
	.byte	16,3,0,14
	.word	44920
	.byte	10
	.byte	'_Ifx_GETH_SKEWCTL_Bits',0,6,235,16,16,4,11
	.byte	'TXCFG',0,1
	.word	421
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'RXCFG',0,1
	.word	421
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	398
	.byte	20,0,2,35,0,0,12,6,171,30,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44934
	.byte	4,2,35,0,0,15,188,1
	.word	421
	.byte	16,187,1,0,10
	.byte	'_Ifx_GETH',0,6,218,33,25,128,66,13
	.byte	'MAC_CONFIGURATION',0
	.word	1264
	.byte	4,2,35,0,13
	.byte	'MAC_EXT_CONFIGURATION',0
	.word	1592
	.byte	4,2,35,4,13
	.byte	'MAC_PACKET_FILTER',0
	.word	1944
	.byte	4,2,35,8,13
	.byte	'MAC_WATCHDOG_TIMEOUT',0
	.word	2101
	.byte	4,2,35,12,13
	.byte	'reserved_10',0
	.word	2141
	.byte	64,2,35,16,13
	.byte	'MAC_VLAN_TAG_CTRL',0
	.word	2477
	.byte	4,2,35,80,17
	.word	3043
	.byte	4,2,35,84,13
	.byte	'MAC_VLAN_HASH_TABLE',0
	.word	3187
	.byte	4,2,35,88,13
	.byte	'reserved_5C',0
	.word	3227
	.byte	4,2,35,92,17
	.word	3654
	.byte	4,2,35,96,13
	.byte	'MAC_INNER_VLAN_INCL',0
	.word	3851
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	3891
	.byte	8,2,35,104,13
	.byte	'MAC_Q0_TX_FLOW_CTRL',0
	.word	4065
	.byte	4,2,35,112,13
	.byte	'reserved_74',0
	.word	4105
	.byte	28,2,35,116,13
	.byte	'MAC_RX_FLOW_CTRL',0
	.word	4248
	.byte	4,3,35,144,1,13
	.byte	'MAC_RXQ_CTRL4',0
	.word	4491
	.byte	4,3,35,148,1,13
	.byte	'reserved_98',0
	.word	3891
	.byte	8,3,35,152,1,13
	.byte	'MAC_RXQ_CTRL0',0
	.word	4684
	.byte	4,3,35,160,1,13
	.byte	'MAC_RXQ_CTRL1',0
	.word	5036
	.byte	4,3,35,164,1,13
	.byte	'MAC_RXQ_CTRL2',0
	.word	5180
	.byte	4,3,35,168,1,13
	.byte	'reserved_AC',0
	.word	3227
	.byte	4,3,35,172,1,13
	.byte	'MAC_INTERRUPT_STATUS',0
	.word	5572
	.byte	4,3,35,176,1,13
	.byte	'MAC_INTERRUPT_ENABLE',0
	.word	5888
	.byte	4,3,35,180,1,13
	.byte	'MAC_RX_TX_STATUS',0
	.word	6125
	.byte	4,3,35,184,1,13
	.byte	'reserved_BC',0
	.word	3227
	.byte	4,3,35,188,1,13
	.byte	'MAC_PMT_CONTROL_STATUS',0
	.word	6477
	.byte	4,3,35,192,1,17
	.word	7326
	.byte	4,3,35,196,1,13
	.byte	'reserved_C8',0
	.word	3891
	.byte	8,3,35,200,1,13
	.byte	'MAC_LPI_CONTROL_STATUS',0
	.word	7802
	.byte	4,3,35,208,1,13
	.byte	'MAC_LPI_TIMERS_CONTROL',0
	.word	7940
	.byte	4,3,35,212,1,13
	.byte	'MAC_LPI_ENTRY_TIMER',0
	.word	8084
	.byte	4,3,35,216,1,13
	.byte	'MAC_1US_TIC_COUNTER',0
	.word	8213
	.byte	4,3,35,220,1,13
	.byte	'reserved_E0',0
	.word	8253
	.byte	24,3,35,224,1,13
	.byte	'MAC_PHYIF_CONTROL_STATUS',0
	.word	8528
	.byte	4,3,35,248,1,13
	.byte	'reserved_FC',0
	.word	8568
	.byte	20,3,35,252,1,13
	.byte	'MAC_VERSION',0
	.word	8672
	.byte	4,3,35,144,2,13
	.byte	'MAC_DEBUG',0
	.word	8863
	.byte	4,3,35,148,2,13
	.byte	'reserved_118',0
	.word	3227
	.byte	4,3,35,152,2,13
	.byte	'MAC_HW_FEATURE0',0
	.word	9423
	.byte	4,3,35,156,2,13
	.byte	'MAC_HW_FEATURE1',0
	.word	9868
	.byte	4,3,35,160,2,13
	.byte	'MAC_HW_FEATURE2',0
	.word	10200
	.byte	4,3,35,164,2,13
	.byte	'MAC_HW_FEATURE3',0
	.word	10374
	.byte	4,3,35,168,2,13
	.byte	'reserved_12C',0
	.word	10414
	.byte	212,1,3,35,172,2,13
	.byte	'MAC_MDIO_ADDRESS',0
	.word	10700
	.byte	4,3,35,128,4,13
	.byte	'MAC_MDIO_DATA',0
	.word	10804
	.byte	4,3,35,132,4,13
	.byte	'reserved_208',0
	.word	10844
	.byte	40,3,35,136,4,13
	.byte	'MAC_CSR_SW_CTRL',0
	.word	10967
	.byte	4,3,35,176,4,13
	.byte	'reserved_234',0
	.word	3227
	.byte	4,3,35,180,4,13
	.byte	'MAC_EXT_CFG1',0
	.word	11122
	.byte	4,3,35,184,4,13
	.byte	'reserved_23C',0
	.word	11162
	.byte	196,1,3,35,188,4,13
	.byte	'MAC_ADDRESS_HIGH0',0
	.word	11283
	.byte	4,3,35,128,6,13
	.byte	'MAC_ADDRESS_LOW0',0
	.word	11380
	.byte	4,3,35,132,6,13
	.byte	'MAC_ADDRESS_HIGH1',0
	.word	11558
	.byte	4,3,35,136,6,13
	.byte	'MAC_ADDRESS_LOW1',0
	.word	11654
	.byte	4,3,35,140,6,13
	.byte	'MAC_ADDRESS_HIGH2',0
	.word	11558
	.byte	4,3,35,144,6,13
	.byte	'MAC_ADDRESS_LOW2',0
	.word	11654
	.byte	4,3,35,148,6,13
	.byte	'MAC_ADDRESS_HIGH3',0
	.word	11558
	.byte	4,3,35,152,6,13
	.byte	'MAC_ADDRESS_LOW3',0
	.word	11654
	.byte	4,3,35,156,6,13
	.byte	'MAC_ADDRESS_HIGH4',0
	.word	11558
	.byte	4,3,35,160,6,13
	.byte	'MAC_ADDRESS_LOW4',0
	.word	11654
	.byte	4,3,35,164,6,13
	.byte	'MAC_ADDRESS_HIGH5',0
	.word	11558
	.byte	4,3,35,168,6,13
	.byte	'MAC_ADDRESS_LOW5',0
	.word	11654
	.byte	4,3,35,172,6,13
	.byte	'MAC_ADDRESS_HIGH6',0
	.word	11558
	.byte	4,3,35,176,6,13
	.byte	'MAC_ADDRESS_LOW6',0
	.word	11654
	.byte	4,3,35,180,6,13
	.byte	'MAC_ADDRESS_HIGH7',0
	.word	11558
	.byte	4,3,35,184,6,13
	.byte	'MAC_ADDRESS_LOW7',0
	.word	11654
	.byte	4,3,35,188,6,13
	.byte	'MAC_ADDRESS_HIGH8',0
	.word	11558
	.byte	4,3,35,192,6,13
	.byte	'MAC_ADDRESS_LOW8',0
	.word	11654
	.byte	4,3,35,196,6,13
	.byte	'MAC_ADDRESS_HIGH9',0
	.word	11558
	.byte	4,3,35,200,6,13
	.byte	'MAC_ADDRESS_LOW9',0
	.word	11654
	.byte	4,3,35,204,6,13
	.byte	'MAC_ADDRESS_HIGH10',0
	.word	11558
	.byte	4,3,35,208,6,13
	.byte	'MAC_ADDRESS_LOW10',0
	.word	11654
	.byte	4,3,35,212,6,13
	.byte	'MAC_ADDRESS_HIGH11',0
	.word	11558
	.byte	4,3,35,216,6,13
	.byte	'MAC_ADDRESS_LOW11',0
	.word	11654
	.byte	4,3,35,220,6,13
	.byte	'MAC_ADDRESS_HIGH12',0
	.word	11558
	.byte	4,3,35,224,6,13
	.byte	'MAC_ADDRESS_LOW12',0
	.word	11654
	.byte	4,3,35,228,6,13
	.byte	'MAC_ADDRESS_HIGH13',0
	.word	11558
	.byte	4,3,35,232,6,13
	.byte	'MAC_ADDRESS_LOW13',0
	.word	11654
	.byte	4,3,35,236,6,13
	.byte	'MAC_ADDRESS_HIGH14',0
	.word	11558
	.byte	4,3,35,240,6,13
	.byte	'MAC_ADDRESS_LOW14',0
	.word	11654
	.byte	4,3,35,244,6,13
	.byte	'MAC_ADDRESS_HIGH15',0
	.word	11558
	.byte	4,3,35,248,6,13
	.byte	'MAC_ADDRESS_LOW15',0
	.word	11654
	.byte	4,3,35,252,6,13
	.byte	'MAC_ADDRESS_HIGH16',0
	.word	11558
	.byte	4,3,35,128,7,13
	.byte	'MAC_ADDRESS_LOW16',0
	.word	11654
	.byte	4,3,35,132,7,13
	.byte	'MAC_ADDRESS_HIGH17',0
	.word	11558
	.byte	4,3,35,136,7,13
	.byte	'MAC_ADDRESS_LOW17',0
	.word	11654
	.byte	4,3,35,140,7,13
	.byte	'MAC_ADDRESS_HIGH18',0
	.word	11558
	.byte	4,3,35,144,7,13
	.byte	'MAC_ADDRESS_LOW18',0
	.word	11654
	.byte	4,3,35,148,7,13
	.byte	'MAC_ADDRESS_HIGH19',0
	.word	11558
	.byte	4,3,35,152,7,13
	.byte	'MAC_ADDRESS_LOW19',0
	.word	11654
	.byte	4,3,35,156,7,13
	.byte	'MAC_ADDRESS_HIGH20',0
	.word	11558
	.byte	4,3,35,160,7,13
	.byte	'MAC_ADDRESS_LOW20',0
	.word	11654
	.byte	4,3,35,164,7,13
	.byte	'MAC_ADDRESS_HIGH21',0
	.word	11558
	.byte	4,3,35,168,7,13
	.byte	'MAC_ADDRESS_LOW21',0
	.word	11654
	.byte	4,3,35,172,7,13
	.byte	'MAC_ADDRESS_HIGH22',0
	.word	11558
	.byte	4,3,35,176,7,13
	.byte	'MAC_ADDRESS_LOW22',0
	.word	11654
	.byte	4,3,35,180,7,13
	.byte	'MAC_ADDRESS_HIGH23',0
	.word	11558
	.byte	4,3,35,184,7,13
	.byte	'MAC_ADDRESS_LOW23',0
	.word	11654
	.byte	4,3,35,188,7,13
	.byte	'MAC_ADDRESS_HIGH24',0
	.word	11558
	.byte	4,3,35,192,7,13
	.byte	'MAC_ADDRESS_LOW24',0
	.word	11654
	.byte	4,3,35,196,7,13
	.byte	'MAC_ADDRESS_HIGH25',0
	.word	11558
	.byte	4,3,35,200,7,13
	.byte	'MAC_ADDRESS_LOW25',0
	.word	11654
	.byte	4,3,35,204,7,13
	.byte	'MAC_ADDRESS_HIGH26',0
	.word	11558
	.byte	4,3,35,208,7,13
	.byte	'MAC_ADDRESS_LOW26',0
	.word	11654
	.byte	4,3,35,212,7,13
	.byte	'MAC_ADDRESS_HIGH27',0
	.word	11558
	.byte	4,3,35,216,7,13
	.byte	'MAC_ADDRESS_LOW27',0
	.word	11654
	.byte	4,3,35,220,7,13
	.byte	'MAC_ADDRESS_HIGH28',0
	.word	11558
	.byte	4,3,35,224,7,13
	.byte	'MAC_ADDRESS_LOW28',0
	.word	11654
	.byte	4,3,35,228,7,13
	.byte	'MAC_ADDRESS_HIGH29',0
	.word	11558
	.byte	4,3,35,232,7,13
	.byte	'MAC_ADDRESS_LOW29',0
	.word	11654
	.byte	4,3,35,236,7,13
	.byte	'MAC_ADDRESS_HIGH30',0
	.word	11558
	.byte	4,3,35,240,7,13
	.byte	'MAC_ADDRESS_LOW30',0
	.word	11654
	.byte	4,3,35,244,7,13
	.byte	'MAC_ADDRESS_HIGH31',0
	.word	11558
	.byte	4,3,35,248,7,13
	.byte	'MAC_ADDRESS_LOW31',0
	.word	11654
	.byte	4,3,35,252,7,13
	.byte	'reserved_400',0
	.word	11694
	.byte	128,6,3,35,128,8,13
	.byte	'MMC_CONTROL',0
	.word	11919
	.byte	4,3,35,128,14,13
	.byte	'MMC_RX_INTERRUPT',0
	.word	12665
	.byte	4,3,35,132,14,13
	.byte	'MMC_TX_INTERRUPT',0
	.word	13409
	.byte	4,3,35,136,14,13
	.byte	'MMC_RX_INTERRUPT_MASK',0
	.word	14160
	.byte	4,3,35,140,14,13
	.byte	'MMC_TX_INTERRUPT_MASK',0
	.word	14909
	.byte	4,3,35,144,14,13
	.byte	'TX_OCTET_COUNT_GOOD_BAD',0
	.word	15014
	.byte	4,3,35,148,14,13
	.byte	'TX_PACKET_COUNT_GOOD_BAD',0
	.word	15143
	.byte	4,3,35,152,14,13
	.byte	'TX_BROADCAST_PACKETS_GOOD',0
	.word	15274
	.byte	4,3,35,156,14,13
	.byte	'TX_MULTICAST_PACKETS_GOOD',0
	.word	15405
	.byte	4,3,35,160,14,13
	.byte	'TX_64OCTETS_PACKETS_GOOD_BAD',0
	.word	15540
	.byte	4,3,35,164,14,13
	.byte	'TX_65TO127OCTETS_PACKETS_GOOD_BAD',0
	.word	15684
	.byte	4,3,35,168,14,13
	.byte	'TX_128TO255OCTETS_PACKETS_GOOD_BAD',0
	.word	15830
	.byte	4,3,35,172,14,13
	.byte	'TX_256TO511OCTETS_PACKETS_GOOD_BAD',0
	.word	15976
	.byte	4,3,35,176,14,13
	.byte	'TX_512TO1023OCTETS_PACKETS_GOOD_BAD',0
	.word	16124
	.byte	4,3,35,180,14,13
	.byte	'TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD',0
	.word	16272
	.byte	4,3,35,184,14,13
	.byte	'TX_UNICAST_PACKETS_GOOD_BAD',0
	.word	16406
	.byte	4,3,35,188,14,13
	.byte	'TX_MULTICAST_PACKETS_GOOD_BAD',0
	.word	16542
	.byte	4,3,35,192,14,13
	.byte	'TX_BROADCAST_PACKETS_GOOD_BAD',0
	.word	16678
	.byte	4,3,35,196,14,13
	.byte	'TX_UNDERFLOW_ERROR_PACKETS',0
	.word	16811
	.byte	4,3,35,200,14,13
	.byte	'TX_SINGLE_COLLISION_GOOD_PACKETS',0
	.word	16951
	.byte	4,3,35,204,14,13
	.byte	'TX_MULTIPLE_COLLISION_GOOD_PACKETS',0
	.word	17093
	.byte	4,3,35,208,14,13
	.byte	'TX_DEFERRED_PACKETS',0
	.word	17217
	.byte	4,3,35,212,14,13
	.byte	'TX_LATE_COLLISION_PACKETS',0
	.word	17349
	.byte	4,3,35,216,14,13
	.byte	'TX_EXCESSIVE_COLLISION_PACKETS',0
	.word	17485
	.byte	4,3,35,220,14,13
	.byte	'TX_CARRIER_ERROR_PACKETS',0
	.word	17613
	.byte	4,3,35,224,14,13
	.byte	'TX_OCTET_COUNT_GOOD',0
	.word	17713
	.byte	4,3,35,228,14,13
	.byte	'TX_PACKET_COUNT_GOOD',0
	.word	17837
	.byte	4,3,35,232,14,13
	.byte	'TX_EXCESSIVE_DEFERRAL_ERROR',0
	.word	17970
	.byte	4,3,35,236,14,13
	.byte	'TX_PAUSE_PACKETS',0
	.word	18091
	.byte	4,3,35,240,14,13
	.byte	'TX_VLAN_PACKETS_GOOD',0
	.word	18216
	.byte	4,3,35,244,14,13
	.byte	'TX_OSIZE_PACKETS_GOOD',0
	.word	18342
	.byte	4,3,35,248,14,13
	.byte	'reserved_77C',0
	.word	3227
	.byte	4,3,35,252,14,13
	.byte	'RX_PACKETS_COUNT_GOOD_BAD',0
	.word	18472
	.byte	4,3,35,128,15,13
	.byte	'RX_OCTET_COUNT_GOOD_BAD',0
	.word	18577
	.byte	4,3,35,132,15,13
	.byte	'RX_OCTET_COUNT_GOOD',0
	.word	18677
	.byte	4,3,35,136,15,13
	.byte	'RX_BROADCAST_PACKETS_GOOD',0
	.word	18808
	.byte	4,3,35,140,15,13
	.byte	'RX_MULTICAST_PACKETS_GOOD',0
	.word	18939
	.byte	4,3,35,144,15,13
	.byte	'RX_CRC_ERROR_PACKETS',0
	.word	19065
	.byte	4,3,35,148,15,13
	.byte	'RX_ALIGNMENT_ERROR_PACKETS',0
	.word	19198
	.byte	4,3,35,152,15,13
	.byte	'RX_RUNT_ERROR_PACKETS',0
	.word	19326
	.byte	4,3,35,156,15,13
	.byte	'RX_JABBER_ERROR_PACKETS',0
	.word	19455
	.byte	4,3,35,160,15,13
	.byte	'RX_UNDERSIZE_PACKETS_GOOD',0
	.word	19588
	.byte	4,3,35,164,15,13
	.byte	'RX_OVERSIZE_PACKETS_GOOD',0
	.word	19719
	.byte	4,3,35,168,15,13
	.byte	'RX_64OCTETS_PACKETS_GOOD_BAD',0
	.word	19854
	.byte	4,3,35,172,15,13
	.byte	'RX_65TO127OCTETS_PACKETS_GOOD_BAD',0
	.word	19998
	.byte	4,3,35,176,15,13
	.byte	'RX_128TO255OCTETS_PACKETS_GOOD_BAD',0
	.word	20144
	.byte	4,3,35,180,15,13
	.byte	'RX_256TO511OCTETS_PACKETS_GOOD_BAD',0
	.word	20290
	.byte	4,3,35,184,15,13
	.byte	'RX_512TO1023OCTETS_PACKETS_GOOD_BAD',0
	.word	20438
	.byte	4,3,35,188,15,13
	.byte	'RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD',0
	.word	20586
	.byte	4,3,35,192,15,13
	.byte	'RX_UNICAST_PACKETS_GOOD',0
	.word	20715
	.byte	4,3,35,196,15,13
	.byte	'RX_LENGTH_ERROR_PACKETS',0
	.word	20844
	.byte	4,3,35,200,15,13
	.byte	'RX_OUT_OF_RANGE_TYPE_PACKETS',0
	.word	20980
	.byte	4,3,35,204,15,13
	.byte	'RX_PAUSE_PACKETS',0
	.word	21104
	.byte	4,3,35,208,15,13
	.byte	'RX_FIFO_OVERFLOW_PACKETS',0
	.word	21236
	.byte	4,3,35,212,15,13
	.byte	'RX_VLAN_PACKETS_GOOD_BAD',0
	.word	21369
	.byte	4,3,35,216,15,13
	.byte	'RX_WATCHDOG_ERROR_PACKETS',0
	.word	21500
	.byte	4,3,35,220,15,13
	.byte	'RX_RECEIVE_ERROR_PACKETS',0
	.word	21630
	.byte	4,3,35,224,15,13
	.byte	'RX_CONTROL_PACKETS_GOOD',0
	.word	21758
	.byte	4,3,35,228,15,13
	.byte	'reserved_7E8',0
	.word	3227
	.byte	4,3,35,232,15,13
	.byte	'TX_LPI_USEC_CNTR',0
	.word	21880
	.byte	4,3,35,236,15,13
	.byte	'TX_LPI_TRAN_CNTR',0
	.word	22002
	.byte	4,3,35,240,15,13
	.byte	'RX_LPI_USEC_CNTR',0
	.word	22124
	.byte	4,3,35,244,15,13
	.byte	'RX_LPI_TRAN_CNTR',0
	.word	22246
	.byte	4,3,35,248,15,13
	.byte	'reserved_7FC',0
	.word	3227
	.byte	4,3,35,252,15,13
	.byte	'MMC_IPC_RX_INTERRUPT_MASK',0
	.word	23032
	.byte	4,3,35,128,16,13
	.byte	'reserved_804',0
	.word	3227
	.byte	4,3,35,132,16,13
	.byte	'MMC_IPC_RX_INTERRUPT',0
	.word	23813
	.byte	4,3,35,136,16,13
	.byte	'reserved_80C',0
	.word	3227
	.byte	4,3,35,140,16,13
	.byte	'RXIPV4_GOOD_PACKETS',0
	.word	23941
	.byte	4,3,35,144,16,13
	.byte	'RXIPV4_HEADER_ERROR_PACKETS',0
	.word	24081
	.byte	4,3,35,148,16,13
	.byte	'RXIPV4_NO_PAYLOAD_PACKETS',0
	.word	24218
	.byte	4,3,35,152,16,13
	.byte	'RXIPV4_FRAGMENTED_PACKETS',0
	.word	24354
	.byte	4,3,35,156,16,13
	.byte	'RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS',0
	.word	24502
	.byte	4,3,35,160,16,13
	.byte	'RXIPV6_GOOD_PACKETS',0
	.word	24630
	.byte	4,3,35,164,16,13
	.byte	'RXIPV6_HEADER_ERROR_PACKETS',0
	.word	24770
	.byte	4,3,35,168,16,13
	.byte	'RXIPV6_NO_PAYLOAD_PACKETS',0
	.word	24907
	.byte	4,3,35,172,16,13
	.byte	'RXUDP_GOOD_PACKETS',0
	.word	25033
	.byte	4,3,35,176,16,13
	.byte	'RXUDP_ERROR_PACKETS',0
	.word	25161
	.byte	4,3,35,180,16,13
	.byte	'RXTCP_GOOD_PACKETS',0
	.word	25287
	.byte	4,3,35,184,16,13
	.byte	'RXTCP_ERROR_PACKETS',0
	.word	25415
	.byte	4,3,35,188,16,13
	.byte	'RXICMP_GOOD_PACKETS',0
	.word	25543
	.byte	4,3,35,192,16,13
	.byte	'RXICMP_ERROR_PACKETS',0
	.word	25673
	.byte	4,3,35,196,16,13
	.byte	'reserved_848',0
	.word	3891
	.byte	8,3,35,200,16,13
	.byte	'RXIPV4_GOOD_OCTETS',0
	.word	25777
	.byte	4,3,35,208,16,13
	.byte	'RXIPV4_HEADER_ERROR_OCTETS',0
	.word	25893
	.byte	4,3,35,212,16,13
	.byte	'RXIPV4_NO_PAYLOAD_OCTETS',0
	.word	26006
	.byte	4,3,35,216,16,13
	.byte	'RXIPV4_FRAGMENTED_OCTETS',0
	.word	26118
	.byte	4,3,35,220,16,13
	.byte	'RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS',0
	.word	26241
	.byte	4,3,35,224,16,13
	.byte	'RXIPV6_GOOD_OCTETS',0
	.word	26345
	.byte	4,3,35,228,16,13
	.byte	'RXIPV6_HEADER_ERROR_OCTETS',0
	.word	26461
	.byte	4,3,35,232,16,13
	.byte	'RXIPV6_NO_PAYLOAD_OCTETS',0
	.word	26574
	.byte	4,3,35,236,16,13
	.byte	'RXUDP_GOOD_OCTETS',0
	.word	26676
	.byte	4,3,35,240,16,13
	.byte	'RXUDP_ERROR_OCTETS',0
	.word	26780
	.byte	4,3,35,244,16,13
	.byte	'RXTCP_GOOD_OCTETS',0
	.word	26882
	.byte	4,3,35,248,16,13
	.byte	'RXTCP_ERROR_OCTETS',0
	.word	26986
	.byte	4,3,35,252,16,13
	.byte	'RXICMP_GOOD_OCTETS',0
	.word	27090
	.byte	4,3,35,128,17,13
	.byte	'RXICMP_ERROR_OCTETS',0
	.word	27196
	.byte	4,3,35,132,17,13
	.byte	'reserved_888',0
	.word	27236
	.byte	248,4,3,35,136,17,13
	.byte	'MAC_TIMESTAMP_CONTROL',0
	.word	27787
	.byte	4,3,35,128,22,13
	.byte	'MAC_SUB_SECOND_INCREMENT',0
	.word	27954
	.byte	4,3,35,132,22,13
	.byte	'MAC_SYSTEM_TIME_SECONDS',0
	.word	28055
	.byte	4,3,35,136,22,13
	.byte	'MAC_SYSTEM_TIME_NANOSECONDS',0
	.word	28184
	.byte	4,3,35,140,22,13
	.byte	'MAC_SYSTEM_TIME_SECONDS_UPDATE',0
	.word	28292
	.byte	4,3,35,144,22,13
	.byte	'MAC_SYSTEM_TIME_NANOSECONDS_UPDATE',0
	.word	28423
	.byte	4,3,35,148,22,13
	.byte	'MAC_TIMESTAMP_ADDEND',0
	.word	28522
	.byte	4,3,35,152,22,13
	.byte	'MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS',0
	.word	28660
	.byte	4,3,35,156,22,13
	.byte	'MAC_TIMESTAMP_STATUS',0
	.word	29085
	.byte	4,3,35,160,22,13
	.byte	'reserved_B24',0
	.word	29125
	.byte	12,3,35,164,22,13
	.byte	'MAC_TX_TIMESTAMP_STATUS_NANOSECONDS',0
	.word	29231
	.byte	4,3,35,176,22,13
	.byte	'MAC_TX_TIMESTAMP_STATUS_SECONDS',0
	.word	29344
	.byte	4,3,35,180,22,13
	.byte	'reserved_B38',0
	.word	8253
	.byte	24,3,35,184,22,13
	.byte	'MAC_TIMESTAMP_INGRESS_ASYM_CORR',0
	.word	29456
	.byte	4,3,35,208,22,13
	.byte	'MAC_TIMESTAMP_EGRESS_ASYM_CORR',0
	.word	29567
	.byte	4,3,35,212,22,13
	.byte	'MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND',0
	.word	29683
	.byte	4,3,35,216,22,13
	.byte	'MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND',0
	.word	29798
	.byte	4,3,35,220,22,13
	.byte	'MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC',0
	.word	29962
	.byte	4,3,35,224,22,13
	.byte	'MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC',0
	.word	30125
	.byte	4,3,35,228,22,13
	.byte	'reserved_B68',0
	.word	3891
	.byte	8,3,35,232,22,13
	.byte	'MAC_PPS_CONTROL',0
	.word	30567
	.byte	4,3,35,240,22,13
	.byte	'reserved_B74',0
	.word	29125
	.byte	12,3,35,244,22,13
	.byte	'MAC_PPS0_TARGET_TIME_SECONDS',0
	.word	30676
	.byte	4,3,35,128,23,13
	.byte	'MAC_PPS0_TARGET_TIME_NANOSECONDS',0
	.word	30809
	.byte	4,3,35,132,23,13
	.byte	'MAC_PPS0_INTERVAL',0
	.word	30908
	.byte	4,3,35,136,23,13
	.byte	'MAC_PPS0_WIDTH',0
	.word	31006
	.byte	4,3,35,140,23,13
	.byte	'reserved_B90',0
	.word	31046
	.byte	112,3,35,144,23,13
	.byte	'MTL_OPERATION_MODE',0
	.word	31273
	.byte	4,3,35,128,24,13
	.byte	'reserved_C04',0
	.word	4105
	.byte	28,3,35,132,24,13
	.byte	'MTL_INTERRUPT_STATUS',0
	.word	31510
	.byte	4,3,35,160,24,13
	.byte	'reserved_C24',0
	.word	29125
	.byte	12,3,35,164,24,13
	.byte	'MTL_RXQ_DMA_MAP0',0
	.word	31931
	.byte	4,3,35,176,24,13
	.byte	'reserved_C34',0
	.word	31971
	.byte	204,1,3,35,180,24,13
	.byte	'MTL_TXQ0',0
	.word	33004
	.byte	28,3,35,128,26,13
	.byte	'reserved_D1C',0
	.word	33009
	.byte	16,3,35,156,26,13
	.byte	'MTL_Q0',0
	.word	33369
	.byte	4,3,35,172,26,13
	.byte	'MTL_RXQ0',0
	.word	34400
	.byte	16,3,35,176,26,13
	.byte	'MTL_TXQ1',0
	.word	36031
	.byte	40,3,35,192,26,13
	.byte	'reserved_D68',0
	.word	3227
	.byte	4,3,35,232,26,13
	.byte	'MTL_Q1',0
	.word	36385
	.byte	4,3,35,236,26,13
	.byte	'MTL_RXQ1',0
	.word	37411
	.byte	16,3,35,240,26,13
	.byte	'MTL_TXQ2',0
	.word	37416
	.byte	40,3,35,128,27,13
	.byte	'reserved_DA8',0
	.word	3227
	.byte	4,3,35,168,27,13
	.byte	'MTL_Q2',0
	.word	37421
	.byte	4,3,35,172,27,13
	.byte	'MTL_RXQ2',0
	.word	37426
	.byte	16,3,35,176,27,13
	.byte	'MTL_TXQ3',0
	.word	37431
	.byte	40,3,35,192,27,13
	.byte	'reserved_DE8',0
	.word	3227
	.byte	4,3,35,232,27,13
	.byte	'MTL_Q3',0
	.word	37436
	.byte	4,3,35,236,27,13
	.byte	'MTL_RXQ3',0
	.word	37441
	.byte	16,3,35,240,27,13
	.byte	'reserved_E00',0
	.word	37446
	.byte	128,4,3,35,128,28,13
	.byte	'DMA_MODE',0
	.word	37685
	.byte	4,3,35,128,32,13
	.byte	'DMA_SYSBUS_MODE',0
	.word	38025
	.byte	4,3,35,132,32,13
	.byte	'DMA_INTERRUPT_STATUS',0
	.word	38277
	.byte	4,3,35,136,32,13
	.byte	'DMA_DEBUG_STATUS0',0
	.word	38516
	.byte	4,3,35,140,32,13
	.byte	'DMA_DEBUG_STATUS1',0
	.word	38650
	.byte	4,3,35,144,32,13
	.byte	'reserved_1014',0
	.word	38690
	.byte	236,1,3,35,148,32,13
	.byte	'DMA_CH',0
	.word	42616
	.byte	128,4,3,35,128,34,13
	.byte	'reserved_1300',0
	.word	42621
	.byte	128,26,3,35,128,38,13
	.byte	'CLC',0
	.word	42712
	.byte	4,3,35,128,64,13
	.byte	'ID',0
	.word	42832
	.byte	4,3,35,132,64,13
	.byte	'GPCTL',0
	.word	43149
	.byte	4,3,35,136,64,13
	.byte	'ACCEN0',0
	.word	43719
	.byte	4,3,35,140,64,13
	.byte	'ACCEN1',0
	.word	43809
	.byte	4,3,35,144,64,13
	.byte	'KRST0',0
	.word	43933
	.byte	4,3,35,148,64,13
	.byte	'KRST1',0
	.word	44038
	.byte	4,3,35,152,64,13
	.byte	'KRSTCLR',0
	.word	44145
	.byte	4,3,35,156,64,13
	.byte	'ACCEND',0
	.word	44929
	.byte	32,3,35,160,64,13
	.byte	'SKEWCTL',0
	.word	45043
	.byte	4,3,35,192,64,13
	.byte	'reserved_2044',0
	.word	45083
	.byte	188,1,3,35,196,64,0,14
	.word	45094
.L362:
	.byte	3
	.word	53365
.L391:
	.byte	8
	.byte	'IfxGeth_isModuleEnabled',0,3,5,166,11,20
	.word	421
	.byte	1,1
.L393:
	.byte	5
	.byte	'gethSFR',0,5,166,11,54
	.word	53370
.L395:
	.byte	6,0,18
	.word	414
	.byte	19
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,20
	.word	53430
	.byte	0,14
	.word	398
	.byte	3
	.word	398
	.byte	21
	.byte	'__cmpswapw',0
	.word	53472
	.byte	1,1,1,1,22
	.byte	'p',0
	.word	53477
	.byte	22
	.byte	'value',0
	.word	398
	.byte	22
	.byte	'compare',0
	.word	398
	.byte	0,23
	.word	174
	.byte	24
	.word	200
	.byte	6,0,23
	.word	235
	.byte	24
	.word	267
	.byte	6,0,23
	.word	317
	.byte	24
	.word	336
	.byte	6,0,23
	.word	352
	.byte	24
	.word	367
	.byte	24
	.word	381
	.byte	6,0,25
	.byte	'IfxScuWdt_clearCpuEndinit',0,7,237,1,17,1,1,1,1,5
	.byte	'password',0,7,237,1,50
	.word	1304
	.byte	0,25
	.byte	'IfxScuWdt_setCpuEndinit',0,7,157,2,17,1,1,1,1,5
	.byte	'password',0,7,157,2,48
	.word	1304
	.byte	0,26
	.byte	'IfxScuWdt_getCpuWatchdogPassword',0,7,215,3,19
	.word	1304
	.byte	1,1,1,1,23
	.word	777
	.byte	24
	.word	805
	.byte	6,0
.L364:
	.byte	27,5,127,9,1,28
	.byte	'IfxGeth_LineSpeed_10Mbps',0,0,28
	.byte	'IfxGeth_LineSpeed_100Mbps',0,1,28
	.byte	'IfxGeth_LineSpeed_1000Mbps',0,2,28
	.byte	'IfxGeth_LineSpeed_2500Mbps',0,3,0
.L368:
	.byte	3
	.word	421
.L373:
	.byte	27,5,146,1,9,1,28
	.byte	'IfxGeth_MtlQueue_0',0,0,28
	.byte	'IfxGeth_MtlQueue_1',0,1,28
	.byte	'IfxGeth_MtlQueue_2',0,2,28
	.byte	'IfxGeth_MtlQueue_3',0,3,0,3
	.word	1304
.L382:
	.byte	18
	.word	53966
	.byte	23
	.word	53375
	.byte	24
	.word	53411
	.byte	6,0
.L399:
	.byte	27,5,243,1,9,1,28
	.byte	'IfxGeth_ServiceRequest_0',0,0,28
	.byte	'IfxGeth_ServiceRequest_1',0,1,28
	.byte	'IfxGeth_ServiceRequest_2',0,2,28
	.byte	'IfxGeth_ServiceRequest_3',0,3,28
	.byte	'IfxGeth_ServiceRequest_4',0,4,28
	.byte	'IfxGeth_ServiceRequest_5',0,5,28
	.byte	'IfxGeth_ServiceRequest_6',0,6,28
	.byte	'IfxGeth_ServiceRequest_7',0,7,28
	.byte	'IfxGeth_ServiceRequest_8',0,8,28
	.byte	'IfxGeth_ServiceRequest_9',0,9,0
.L404:
	.byte	27,8,104,9,1,28
	.byte	'IfxGeth_Index_none',0,127,28
	.byte	'IfxGeth_Index_0',0,0,0
.L417:
	.byte	27,5,137,1,9,1,28
	.byte	'IfxGeth_MtlInterruptFlag_txQueueUnderflow',0,0,28
	.byte	'IfxGeth_MtlInterruptFlag_averageBitsPerSlot',0,1,28
	.byte	'IfxGeth_MtlInterruptFlag_rxQueueOverflow',0,16,0
.L420:
	.byte	7
	.byte	'unsigned long int',0,4,7
.L436:
	.byte	27,5,141,2,9,1,28
	.byte	'IfxGeth_TxMtlQueue_0',0,0,28
	.byte	'IfxGeth_TxMtlQueue_1',0,1,28
	.byte	'IfxGeth_TxMtlQueue_2',0,2,28
	.byte	'IfxGeth_TxMtlQueue_3',0,3,0
.L446:
	.byte	27,5,233,1,9,1,28
	.byte	'IfxGeth_RxMtlQueue_0',0,0,28
	.byte	'IfxGeth_RxMtlQueue_1',0,1,28
	.byte	'IfxGeth_RxMtlQueue_2',0,2,28
	.byte	'IfxGeth_RxMtlQueue_3',0,3,0
.L456:
	.byte	27,5,176,1,9,1,28
	.byte	'IfxGeth_QueueSize_256Bytes',0,0,28
	.byte	'IfxGeth_QueueSize_512Bytes',0,1,28
	.byte	'IfxGeth_QueueSize_768Bytes',0,2,28
	.byte	'IfxGeth_QueueSize_1024Bytes',0,3,28
	.byte	'IfxGeth_QueueSize_1280Bytes',0,4,28
	.byte	'IfxGeth_QueueSize_1536Bytes',0,5,28
	.byte	'IfxGeth_QueueSize_1792Bytes',0,6,28
	.byte	'IfxGeth_QueueSize_2048Bytes',0,7,28
	.byte	'IfxGeth_QueueSize_2304Bytes',0,8,28
	.byte	'IfxGeth_QueueSize_2560Bytes',0,9,28
	.byte	'IfxGeth_QueueSize_2816Bytes',0,10,28
	.byte	'IfxGeth_QueueSize_3072Bytes',0,11,28
	.byte	'IfxGeth_QueueSize_3328Bytes',0,12,28
	.byte	'IfxGeth_QueueSize_3584Bytes',0,13,28
	.byte	'IfxGeth_QueueSize_3840Bytes',0,14,28
	.byte	'IfxGeth_QueueSize_4096Bytes',0,15,28
	.byte	'IfxGeth_QueueSize_4352Bytes',0,16,28
	.byte	'IfxGeth_QueueSize_4608Bytes',0,17,28
	.byte	'IfxGeth_QueueSize_4864Bytes',0,18,28
	.byte	'IfxGeth_QueueSize_5120Bytes',0,19,28
	.byte	'IfxGeth_QueueSize_5376Bytes',0,20,28
	.byte	'IfxGeth_QueueSize_5632Bytes',0,21,28
	.byte	'IfxGeth_QueueSize_5888Bytes',0,22,28
	.byte	'IfxGeth_QueueSize_6144Bytes',0,23,28
	.byte	'IfxGeth_QueueSize_6400Bytes',0,24,28
	.byte	'IfxGeth_QueueSize_6656Bytes',0,25,28
	.byte	'IfxGeth_QueueSize_6912Bytes',0,26,28
	.byte	'IfxGeth_QueueSize_7168Bytes',0,27,28
	.byte	'IfxGeth_QueueSize_7424Bytes',0,28,28
	.byte	'IfxGeth_QueueSize_7680Bytes',0,29,28
	.byte	'IfxGeth_QueueSize_7936Bytes',0,30,28
	.byte	'IfxGeth_QueueSize_8192Bytes',0,31,0
.L473:
	.byte	3
	.word	54450
	.byte	7
	.byte	'short int',0,2,5,29
	.byte	'__wchar_t',0,9,1,1
	.word	55638
	.byte	29
	.byte	'__size_t',0,9,1,1
	.word	398
	.byte	29
	.byte	'__ptrdiff_t',0,9,1,1
	.word	414
	.byte	30,1,3
	.word	55706
	.byte	29
	.byte	'__codeptr',0,9,1,1
	.word	55708
	.byte	29
	.byte	'boolean',0,10,104,29
	.word	421
	.byte	29
	.byte	'uint8',0,10,108,29
	.word	421
	.byte	29
	.byte	'uint16',0,10,112,29
	.word	1304
	.byte	29
	.byte	'uint32',0,10,116,29
	.word	54450
	.byte	29
	.byte	'uint64',0,10,121,29
	.word	280
	.byte	29
	.byte	'sint16',0,10,129,1,29
	.word	55638
	.byte	7
	.byte	'long int',0,4,5,29
	.byte	'sint32',0,10,134,1,29
	.word	55822
	.byte	7
	.byte	'long long int',0,8,5,29
	.byte	'sint64',0,10,141,1,29
	.word	55850
	.byte	29
	.byte	'float32',0,10,170,1,29
	.word	226
	.byte	29
	.byte	'pvoid',0,11,54,28
	.word	312
	.byte	29
	.byte	'Ifx_TickTime',0,11,76,28
	.word	55850
	.byte	29
	.byte	'Ifx_Priority',0,11,100,16
	.word	1304
	.byte	14
	.word	306
	.byte	3
	.word	55956
	.byte	31,11,140,1,9,8,13
	.byte	'module',0
	.word	55961
	.byte	4,2,35,0,13
	.byte	'index',0
	.word	55822
	.byte	4,2,35,4,0,29
	.byte	'IfxModule_IndexMap',0,11,144,1,3
	.word	55966
	.byte	29
	.byte	'Ifx_UReg_8Bit',0,12,96,24
	.word	421
	.byte	29
	.byte	'Ifx_UReg_32Bit',0,12,98,24
	.word	398
	.byte	29
	.byte	'Ifx_SReg_32Bit',0,12,101,24
	.word	414
	.byte	29
	.byte	'Ifx_GETH_ACCEN0_Bits',0,6,107,3
	.word	43189
	.byte	29
	.byte	'Ifx_GETH_ACCEN1_Bits',0,6,113,3
	.word	43759
	.byte	29
	.byte	'Ifx_GETH_ACCEND_ACCEN0D_Bits',0,6,150,1,3
	.word	44185
	.byte	29
	.byte	'Ifx_GETH_ACCEND_ACCEN1D_Bits',0,6,156,1,3
	.word	44763
	.byte	29
	.byte	'Ifx_GETH_CLC_Bits',0,6,164,1,3
	.word	42632
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_CONTROL_Bits',0,6,177,1,3
	.word	38701
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_Bits',0,6,183,1,3
	.word	41310
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_Bits',0,6,189,1,3
	.word	41086
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_Bits',0,6,195,1,3
	.word	41197
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_Bits',0,6,201,1,3
	.word	40975
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits',0,6,221,1,3
	.word	40265
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_MISS_FRAME_CNT_Bits',0,6,230,1,3
	.word	41767
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_RXDESC_LIST_ADDRESS_Bits',0,6,237,1,3
	.word	39628
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_RXDESC_RING_LENGTH_Bits',0,6,244,1,3
	.word	40138
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_RXDESC_TAIL_POINTER_Bits',0,6,251,1,3
	.word	39884
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_RX_CONTROL_Bits',0,6,137,2,3
	.word	39240
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits',0,6,146,2,3
	.word	40599
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits',0,6,157,2,3
	.word	40772
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_STATUS_Bits',0,6,179,2,3
	.word	41423
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_TXDESC_LIST_ADDRESS_Bits',0,6,186,2,3
	.word	39499
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_TXDESC_RING_LENGTH_Bits',0,6,193,2,3
	.word	40011
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_TXDESC_TAIL_POINTER_Bits',0,6,200,2,3
	.word	39757
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_TX_CONTROL_Bits',0,6,216,2,3
	.word	38939
	.byte	29
	.byte	'Ifx_GETH_DMA_DEBUG_STATUS0_Bits',0,6,230,2,3
	.word	38317
	.byte	29
	.byte	'Ifx_GETH_DMA_DEBUG_STATUS1_Bits',0,6,238,2,3
	.word	38556
	.byte	29
	.byte	'Ifx_GETH_DMA_INTERRUPT_STATUS_Bits',0,6,252,2,3
	.word	38065
	.byte	29
	.byte	'Ifx_GETH_DMA_MODE_Bits',0,6,140,3,3
	.word	37457
	.byte	29
	.byte	'Ifx_GETH_DMA_SYSBUS_MODE_Bits',0,6,158,3,3
	.word	37725
	.byte	29
	.byte	'Ifx_GETH_GPCTL_Bits',0,6,177,3,3
	.word	42872
	.byte	29
	.byte	'Ifx_GETH_ID_Bits',0,6,185,3,3
	.word	42752
	.byte	29
	.byte	'Ifx_GETH_KRST0_Bits',0,6,193,3,3
	.word	43849
	.byte	29
	.byte	'Ifx_GETH_KRST1_Bits',0,6,200,3,3
	.word	43973
	.byte	29
	.byte	'Ifx_GETH_KRSTCLR_Bits',0,6,207,3,3
	.word	44078
	.byte	29
	.byte	'Ifx_GETH_MAC_1US_TIC_COUNTER_Bits',0,6,214,3,3
	.word	8124
	.byte	29
	.byte	'Ifx_GETH_MAC_ADDRESS_HIGH_Bits',0,6,225,3,3
	.word	11420
	.byte	29
	.byte	'Ifx_GETH_MAC_ADDRESS_HIGH0_Bits',0,6,234,3,3
	.word	11173
	.byte	29
	.byte	'Ifx_GETH_MAC_ADDRESS_LOW_Bits',0,6,240,3,3
	.word	11598
	.byte	29
	.byte	'Ifx_GETH_MAC_ADDRESS_LOW0_Bits',0,6,246,3,3
	.word	11323
	.byte	29
	.byte	'Ifx_GETH_MAC_CONFIGURATION_Bits',0,6,149,4,3
	.word	820
	.byte	29
	.byte	'Ifx_GETH_MAC_CSR_SW_CTRL_Bits',0,6,158,4,3
	.word	10853
	.byte	29
	.byte	'Ifx_GETH_MAC_DEBUG_Bits',0,6,169,4,3
	.word	8712
	.byte	29
	.byte	'Ifx_GETH_MAC_EXT_CFG1_Bits',0,6,178,4,3
	.word	11007
	.byte	29
	.byte	'Ifx_GETH_MAC_EXT_CONFIGURATION_Bits',0,6,195,4,3
	.word	1326
	.byte	29
	.byte	'Ifx_GETH_MAC_HW_FEATURE0_Bits',0,6,224,4,3
	.word	8903
	.byte	29
	.byte	'Ifx_GETH_MAC_HW_FEATURE1_Bits',0,6,248,4,3
	.word	9463
	.byte	29
	.byte	'Ifx_GETH_MAC_HW_FEATURE2_Bits',0,6,137,5,3
	.word	9908
	.byte	29
	.byte	'Ifx_GETH_MAC_HW_FEATURE3_Bits',0,6,147,5,3
	.word	10240
	.byte	29
	.byte	'Ifx_GETH_MAC_INNER_VLAN_INCL_Bits',0,6,158,5,3
	.word	3709
	.byte	29
	.byte	'Ifx_GETH_MAC_INTERRUPT_ENABLE_Bits',0,6,175,5,3
	.word	5612
	.byte	29
	.byte	'Ifx_GETH_MAC_INTERRUPT_STATUS_Bits',0,6,196,5,3
	.word	5220
	.byte	29
	.byte	'Ifx_GETH_MAC_LPI_CONTROL_STATUS_Bits',0,6,216,5,3
	.word	7477
	.byte	29
	.byte	'Ifx_GETH_MAC_LPI_ENTRY_TIMER_Bits',0,6,224,5,3
	.word	7980
	.byte	29
	.byte	'Ifx_GETH_MAC_LPI_TIMERS_CONTROL_Bits',0,6,232,5,3
	.word	7842
	.byte	29
	.byte	'Ifx_GETH_MAC_MDIO_ADDRESS_Bits',0,6,251,5,3
	.word	10425
	.byte	29
	.byte	'Ifx_GETH_MAC_MDIO_DATA_Bits',0,6,130,6,3
	.word	10740
	.byte	29
	.byte	'Ifx_GETH_MAC_PACKET_FILTER_Bits',0,6,150,6,3
	.word	1632
	.byte	29
	.byte	'Ifx_GETH_MAC_PHYIF_CONTROL_STATUS_Bits',0,6,166,6,3
	.word	8262
	.byte	29
	.byte	'Ifx_GETH_MAC_PMT_CONTROL_STATUS_Bits',0,6,184,6,3
	.word	6165
	.byte	29
	.byte	'Ifx_GETH_MAC_PPS0_INTERVAL_Bits',0,6,190,6,3
	.word	30849
	.byte	29
	.byte	'Ifx_GETH_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits',0,6,197,6,3
	.word	30716
	.byte	29
	.byte	'Ifx_GETH_MAC_PPS0_TARGET_TIME_SECONDS_Bits',0,6,203,6,3
	.word	30607
	.byte	29
	.byte	'Ifx_GETH_MAC_PPS0_WIDTH_Bits',0,6,209,6,3
	.word	30948
	.byte	29
	.byte	'Ifx_GETH_MAC_PPS_CONTROL_Bits',0,6,230,6,3
	.word	30165
	.byte	29
	.byte	'Ifx_GETH_MAC_Q0_TX_FLOW_CTRL_Bits',0,6,242,6,3
	.word	3900
	.byte	29
	.byte	'Ifx_GETH_MAC_RWK_PACKET_FILTER_Bits',0,6,248,6,3
	.word	6517
	.byte	29
	.byte	'Ifx_GETH_MAC_RXQ_CTRL0_Bits',0,6,131,7,3
	.word	4531
	.byte	29
	.byte	'Ifx_GETH_MAC_RXQ_CTRL1_Bits',0,6,150,7,3
	.word	4724
	.byte	29
	.byte	'Ifx_GETH_MAC_RXQ_CTRL2_Bits',0,6,159,7,3
	.word	5076
	.byte	29
	.byte	'Ifx_GETH_MAC_RXQ_CTRL4_Bits',0,6,173,7,3
	.word	4288
	.byte	29
	.byte	'Ifx_GETH_MAC_RX_FLOW_CTRL_Bits',0,6,183,7,3
	.word	4114
	.byte	29
	.byte	'Ifx_GETH_MAC_RX_TX_STATUS_Bits',0,6,197,7,3
	.word	5928
	.byte	29
	.byte	'Ifx_GETH_MAC_SUB_SECOND_INCREMENT_Bits',0,6,206,7,3
	.word	27827
	.byte	29
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits',0,6,213,7,3
	.word	28562
	.byte	29
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS_Bits',0,6,220,7,3
	.word	28095
	.byte	29
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits',0,6,227,7,3
	.word	28332
	.byte	29
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_SECONDS_Bits',0,6,233,7,3
	.word	27994
	.byte	29
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_SECONDS_UPDATE_Bits',0,6,239,7,3
	.word	28224
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_ADDEND_Bits',0,6,245,7,3
	.word	28463
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_CONTROL_Bits',0,6,146,8,3
	.word	27247
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_EGRESS_ASYM_CORR_Bits',0,6,152,8,3
	.word	29496
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_Bits',0,6,158,8,3
	.word	29723
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits',0,6,166,8,3
	.word	30002
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_INGRESS_ASYM_CORR_Bits',0,6,172,8,3
	.word	29384
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_Bits',0,6,178,8,3
	.word	29607
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits',0,6,186,8,3
	.word	29838
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_STATUS_Bits',0,6,207,8,3
	.word	28700
	.byte	29
	.byte	'Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits',0,6,214,8,3
	.word	29134
	.byte	29
	.byte	'Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_SECONDS_Bits',0,6,220,8,3
	.word	29271
	.byte	29
	.byte	'Ifx_GETH_MAC_VERSION_Bits',0,6,228,8,3
	.word	8577
	.byte	29
	.byte	'Ifx_GETH_MAC_VLAN_HASH_TABLE_Bits',0,6,235,8,3
	.word	3106
	.byte	29
	.byte	'Ifx_GETH_MAC_VLAN_INCL_Bits',0,6,251,8,3
	.word	3236
	.byte	29
	.byte	'Ifx_GETH_MAC_VLAN_INCL_Q_Bits',0,6,132,9,3
	.word	3499
	.byte	29
	.byte	'Ifx_GETH_MAC_VLAN_TAG_CTRL_Bits',0,6,153,9,3
	.word	2150
	.byte	29
	.byte	'Ifx_GETH_MAC_VLAN_TAG_DATA_Bits',0,6,168,9,3
	.word	2517
	.byte	29
	.byte	'Ifx_GETH_MAC_VLAN_TAG_FILTER_Bits',0,6,183,9,3
	.word	2779
	.byte	29
	.byte	'Ifx_GETH_MAC_WATCHDOG_TIMEOUT_Bits',0,6,192,9,3
	.word	1984
	.byte	29
	.byte	'Ifx_GETH_MMC_CONTROL_Bits',0,6,206,9,3
	.word	11705
	.byte	29
	.byte	'Ifx_GETH_MMC_IPC_RX_INTERRUPT_Bits',0,6,241,9,3
	.word	23072
	.byte	29
	.byte	'Ifx_GETH_MMC_IPC_RX_INTERRUPT_MASK_Bits',0,6,148,10,3
	.word	22286
	.byte	29
	.byte	'Ifx_GETH_MMC_RX_INTERRUPT_Bits',0,6,182,10,3
	.word	11959
	.byte	29
	.byte	'Ifx_GETH_MMC_RX_INTERRUPT_MASK_Bits',0,6,216,10,3
	.word	13449
	.byte	29
	.byte	'Ifx_GETH_MMC_TX_INTERRUPT_Bits',0,6,250,10,3
	.word	12705
	.byte	29
	.byte	'Ifx_GETH_MMC_TX_INTERRUPT_MASK_Bits',0,6,156,11,3
	.word	14200
	.byte	29
	.byte	'Ifx_GETH_MTL_INTERRUPT_STATUS_Bits',0,6,169,11,3
	.word	31313
	.byte	29
	.byte	'Ifx_GETH_MTL_OPERATION_MODE_Bits',0,6,183,11,3
	.word	31055
	.byte	29
	.byte	'Ifx_GETH_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits',0,6,198,11,3
	.word	33018
	.byte	29
	.byte	'Ifx_GETH_MTL_Q_INTERRUPT_CONTROL_STATUS_Bits',0,6,213,11,3
	.word	36036
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ0_CONTROL_Bits',0,6,221,11,3
	.word	34136
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ0_DEBUG_Bits',0,6,233,11,3
	.word	33922
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits',0,6,244,11,3
	.word	33694
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ0_OPERATION_MODE_Bits',0,6,134,12,3
	.word	33374
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ_CONTROL_Bits',0,6,142,12,3
	.word	37149
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ_DEBUG_Bits',0,6,154,12,3
	.word	36936
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ_DMA_MAP0_Bits',0,6,175,12,3
	.word	31550
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ_MISSED_PACKET_OVERFLOW_CNT_Bits',0,6,186,12,3
	.word	36709
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ_OPERATION_MODE_Bits',0,6,204,12,3
	.word	36390
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ0_DEBUG_Bits',0,6,219,12,3
	.word	32334
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ0_ETS_STATUS_Bits',0,6,226,12,3
	.word	32610
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ0_OPERATION_MODE_Bits',0,6,238,12,3
	.word	31982
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ0_QUANTUM_WEIGHT_Bits',0,6,245,12,3
	.word	32730
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ0_UNDERFLOW_Bits',0,6,253,12,3
	.word	32190
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_DEBUG_Bits',0,6,140,13,3
	.word	34755
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_ETS_CONTROL_Bits',0,6,150,13,3
	.word	35030
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_ETS_STATUS_Bits',0,6,157,13,3
	.word	35202
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_HICREDIT_Bits',0,6,164,13,3
	.word	35570
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_LOCREDIT_Bits',0,6,171,13,3
	.word	35686
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_OPERATION_MODE_Bits',0,6,183,13,3
	.word	34405
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_QUANTUM_WEIGHT_Bits',0,6,190,13,3
	.word	35321
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_SENDSLOPECREDIT_Bits',0,6,197,13,3
	.word	35446
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_UNDERFLOW_Bits',0,6,205,13,3
	.word	34612
	.byte	29
	.byte	'Ifx_GETH_RWK_FILTER_BYTE_MASK_Bits',0,6,211,13,3
	.word	7214
	.byte	29
	.byte	'Ifx_GETH_RWK_FILTER_COMMAND_0_Bits',0,6,224,13,3
	.word	6623
	.byte	29
	.byte	'Ifx_GETH_RWK_FILTER_CRC_Bits',0,6,231,13,3
	.word	7091
	.byte	29
	.byte	'Ifx_GETH_RWK_FILTER_OFFSET_0_Bits',0,6,240,13,3
	.word	6905
	.byte	29
	.byte	'Ifx_GETH_RXICMP_ERROR_OCTETS_Bits',0,6,246,13,3
	.word	27130
	.byte	29
	.byte	'Ifx_GETH_RXICMP_ERROR_PACKETS_Bits',0,6,253,13,3
	.word	25583
	.byte	29
	.byte	'Ifx_GETH_RXICMP_GOOD_OCTETS_Bits',0,6,131,14,3
	.word	27026
	.byte	29
	.byte	'Ifx_GETH_RXICMP_GOOD_PACKETS_Bits',0,6,138,14,3
	.word	25455
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_FRAGMENTED_OCTETS_Bits',0,6,144,14,3
	.word	26046
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_FRAGMENTED_PACKETS_Bits',0,6,151,14,3
	.word	24258
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_GOOD_OCTETS_Bits',0,6,157,14,3
	.word	25713
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_GOOD_PACKETS_Bits',0,6,164,14,3
	.word	23853
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_HEADER_ERROR_OCTETS_Bits',0,6,170,14,3
	.word	25817
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_HEADER_ERROR_PACKETS_Bits',0,6,177,14,3
	.word	23981
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_NO_PAYLOAD_OCTETS_Bits',0,6,183,14,3
	.word	25933
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_NO_PAYLOAD_PACKETS_Bits',0,6,190,14,3
	.word	24121
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_Bits',0,6,197,14,3
	.word	24394
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_Bits',0,6,203,14,3
	.word	26158
	.byte	29
	.byte	'Ifx_GETH_RXIPV6_GOOD_OCTETS_Bits',0,6,209,14,3
	.word	26281
	.byte	29
	.byte	'Ifx_GETH_RXIPV6_GOOD_PACKETS_Bits',0,6,216,14,3
	.word	24542
	.byte	29
	.byte	'Ifx_GETH_RXIPV6_HEADER_ERROR_OCTETS_Bits',0,6,222,14,3
	.word	26385
	.byte	29
	.byte	'Ifx_GETH_RXIPV6_HEADER_ERROR_PACKETS_Bits',0,6,229,14,3
	.word	24670
	.byte	29
	.byte	'Ifx_GETH_RXIPV6_NO_PAYLOAD_OCTETS_Bits',0,6,235,14,3
	.word	26501
	.byte	29
	.byte	'Ifx_GETH_RXIPV6_NO_PAYLOAD_PACKETS_Bits',0,6,242,14,3
	.word	24810
	.byte	29
	.byte	'Ifx_GETH_RXTCP_ERROR_OCTETS_Bits',0,6,248,14,3
	.word	26922
	.byte	29
	.byte	'Ifx_GETH_RXTCP_ERROR_PACKETS_Bits',0,6,255,14,3
	.word	25327
	.byte	29
	.byte	'Ifx_GETH_RXTCP_GOOD_OCTETS_Bits',0,6,133,15,3
	.word	26820
	.byte	29
	.byte	'Ifx_GETH_RXTCP_GOOD_PACKETS_Bits',0,6,140,15,3
	.word	25201
	.byte	29
	.byte	'Ifx_GETH_RXUDP_ERROR_OCTETS_Bits',0,6,146,15,3
	.word	26716
	.byte	29
	.byte	'Ifx_GETH_RXUDP_ERROR_PACKETS_Bits',0,6,153,15,3
	.word	25073
	.byte	29
	.byte	'Ifx_GETH_RXUDP_GOOD_OCTETS_Bits',0,6,159,15,3
	.word	26614
	.byte	29
	.byte	'Ifx_GETH_RXUDP_GOOD_PACKETS_Bits',0,6,166,15,3
	.word	24947
	.byte	29
	.byte	'Ifx_GETH_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits',0,6,173,15,3
	.word	20478
	.byte	29
	.byte	'Ifx_GETH_RX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits',0,6,180,15,3
	.word	20038
	.byte	29
	.byte	'Ifx_GETH_RX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits',0,6,187,15,3
	.word	20184
	.byte	29
	.byte	'Ifx_GETH_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits',0,6,194,15,3
	.word	20330
	.byte	29
	.byte	'Ifx_GETH_RX_64OCTETS_PACKETS_GOOD_BAD_Bits',0,6,201,15,3
	.word	19759
	.byte	29
	.byte	'Ifx_GETH_RX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits',0,6,208,15,3
	.word	19894
	.byte	29
	.byte	'Ifx_GETH_RX_ALIGNMENT_ERROR_PACKETS_Bits',0,6,215,15,3
	.word	19105
	.byte	29
	.byte	'Ifx_GETH_RX_BROADCAST_PACKETS_GOOD_Bits',0,6,222,15,3
	.word	18717
	.byte	29
	.byte	'Ifx_GETH_RX_CONTROL_PACKETS_GOOD_Bits',0,6,229,15,3
	.word	21670
	.byte	29
	.byte	'Ifx_GETH_RX_CRC_ERROR_PACKETS_Bits',0,6,236,15,3
	.word	18979
	.byte	29
	.byte	'Ifx_GETH_RX_FIFO_OVERFLOW_PACKETS_Bits',0,6,243,15,3
	.word	21144
	.byte	29
	.byte	'Ifx_GETH_RX_JABBER_ERROR_PACKETS_Bits',0,6,250,15,3
	.word	19366
	.byte	29
	.byte	'Ifx_GETH_RX_LENGTH_ERROR_PACKETS_Bits',0,6,129,16,3
	.word	20755
	.byte	29
	.byte	'Ifx_GETH_RX_LPI_TRAN_CNTR_Bits',0,6,136,16,3
	.word	22164
	.byte	29
	.byte	'Ifx_GETH_RX_LPI_USEC_CNTR_Bits',0,6,143,16,3
	.word	22042
	.byte	29
	.byte	'Ifx_GETH_RX_MULTICAST_PACKETS_GOOD_Bits',0,6,150,16,3
	.word	18848
	.byte	29
	.byte	'Ifx_GETH_RX_OCTET_COUNT_GOOD_Bits',0,6,156,16,3
	.word	18617
	.byte	29
	.byte	'Ifx_GETH_RX_OCTET_COUNT_GOOD_BAD_Bits',0,6,162,16,3
	.word	18512
	.byte	29
	.byte	'Ifx_GETH_RX_OUT_OF_RANGE_TYPE_PACKETS_Bits',0,6,169,16,3
	.word	20884
	.byte	29
	.byte	'Ifx_GETH_RX_OVERSIZE_PACKETS_GOOD_Bits',0,6,176,16,3
	.word	19628
	.byte	29
	.byte	'Ifx_GETH_RX_PACKETS_COUNT_GOOD_BAD_Bits',0,6,183,16,3
	.word	18382
	.byte	29
	.byte	'Ifx_GETH_RX_PAUSE_PACKETS_Bits',0,6,190,16,3
	.word	21020
	.byte	29
	.byte	'Ifx_GETH_RX_RECEIVE_ERROR_PACKETS_Bits',0,6,197,16,3
	.word	21540
	.byte	29
	.byte	'Ifx_GETH_RX_RUNT_ERROR_PACKETS_Bits',0,6,204,16,3
	.word	19238
	.byte	29
	.byte	'Ifx_GETH_RX_UNDERSIZE_PACKETS_GOOD_Bits',0,6,211,16,3
	.word	19495
	.byte	29
	.byte	'Ifx_GETH_RX_UNICAST_PACKETS_GOOD_Bits',0,6,218,16,3
	.word	20626
	.byte	29
	.byte	'Ifx_GETH_RX_VLAN_PACKETS_GOOD_BAD_Bits',0,6,225,16,3
	.word	21276
	.byte	29
	.byte	'Ifx_GETH_RX_WATCHDOG_ERROR_PACKETS_Bits',0,6,232,16,3
	.word	21409
	.byte	29
	.byte	'Ifx_GETH_SKEWCTL_Bits',0,6,241,16,3
	.word	44934
	.byte	29
	.byte	'Ifx_GETH_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits',0,6,248,16,3
	.word	16164
	.byte	29
	.byte	'Ifx_GETH_TX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits',0,6,255,16,3
	.word	15724
	.byte	29
	.byte	'Ifx_GETH_TX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits',0,6,134,17,3
	.word	15870
	.byte	29
	.byte	'Ifx_GETH_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits',0,6,141,17,3
	.word	16016
	.byte	29
	.byte	'Ifx_GETH_TX_64OCTETS_PACKETS_GOOD_BAD_Bits',0,6,148,17,3
	.word	15445
	.byte	29
	.byte	'Ifx_GETH_TX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits',0,6,155,17,3
	.word	15580
	.byte	29
	.byte	'Ifx_GETH_TX_BROADCAST_PACKETS_GOOD_Bits',0,6,162,17,3
	.word	15183
	.byte	29
	.byte	'Ifx_GETH_TX_BROADCAST_PACKETS_GOOD_BAD_Bits',0,6,169,17,3
	.word	16582
	.byte	29
	.byte	'Ifx_GETH_TX_CARRIER_ERROR_PACKETS_Bits',0,6,176,17,3
	.word	17525
	.byte	29
	.byte	'Ifx_GETH_TX_DEFERRED_PACKETS_Bits',0,6,183,17,3
	.word	17133
	.byte	29
	.byte	'Ifx_GETH_TX_EXCESSIVE_COLLISION_PACKETS_Bits',0,6,190,17,3
	.word	17389
	.byte	29
	.byte	'Ifx_GETH_TX_EXCESSIVE_DEFERRAL_ERROR_Bits',0,6,197,17,3
	.word	17877
	.byte	29
	.byte	'Ifx_GETH_TX_LATE_COLLISION_PACKETS_Bits',0,6,204,17,3
	.word	17257
	.byte	29
	.byte	'Ifx_GETH_TX_LPI_TRAN_CNTR_Bits',0,6,211,17,3
	.word	21920
	.byte	29
	.byte	'Ifx_GETH_TX_LPI_USEC_CNTR_Bits',0,6,218,17,3
	.word	21798
	.byte	29
	.byte	'Ifx_GETH_TX_MULTICAST_PACKETS_GOOD_Bits',0,6,225,17,3
	.word	15314
	.byte	29
	.byte	'Ifx_GETH_TX_MULTICAST_PACKETS_GOOD_BAD_Bits',0,6,232,17,3
	.word	16446
	.byte	29
	.byte	'Ifx_GETH_TX_MULTIPLE_COLLISION_GOOD_PACKETS_Bits',0,6,239,17,3
	.word	16991
	.byte	29
	.byte	'Ifx_GETH_TX_OCTET_COUNT_GOOD_Bits',0,6,245,17,3
	.word	17653
	.byte	29
	.byte	'Ifx_GETH_TX_OCTET_COUNT_GOOD_BAD_Bits',0,6,251,17,3
	.word	14949
	.byte	29
	.byte	'Ifx_GETH_TX_OSIZE_PACKETS_GOOD_Bits',0,6,130,18,3
	.word	18256
	.byte	29
	.byte	'Ifx_GETH_TX_PACKET_COUNT_GOOD_Bits',0,6,137,18,3
	.word	17753
	.byte	29
	.byte	'Ifx_GETH_TX_PACKET_COUNT_GOOD_BAD_Bits',0,6,144,18,3
	.word	15054
	.byte	29
	.byte	'Ifx_GETH_TX_PAUSE_PACKETS_Bits',0,6,151,18,3
	.word	18010
	.byte	29
	.byte	'Ifx_GETH_TX_SINGLE_COLLISION_GOOD_PACKETS_Bits',0,6,158,18,3
	.word	16851
	.byte	29
	.byte	'Ifx_GETH_TX_UNDERFLOW_ERROR_PACKETS_Bits',0,6,165,18,3
	.word	16718
	.byte	29
	.byte	'Ifx_GETH_TX_UNICAST_PACKETS_GOOD_BAD_Bits',0,6,172,18,3
	.word	16312
	.byte	29
	.byte	'Ifx_GETH_TX_VLAN_PACKETS_GOOD_Bits',0,6,179,18,3
	.word	18131
	.byte	29
	.byte	'Ifx_GETH_ACCEN0',0,6,192,18,3
	.word	43719
	.byte	29
	.byte	'Ifx_GETH_ACCEN1',0,6,200,18,3
	.word	43809
	.byte	29
	.byte	'Ifx_GETH_ACCEND_ACCEN0D',0,6,208,18,3
	.word	44723
	.byte	29
	.byte	'Ifx_GETH_ACCEND_ACCEN1D',0,6,216,18,3
	.word	44822
	.byte	29
	.byte	'Ifx_GETH_CLC',0,6,224,18,3
	.word	42712
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_CONTROL',0,6,232,18,3
	.word	38899
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER',0,6,240,18,3
	.word	41383
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC',0,6,248,18,3
	.word	41157
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER',0,6,128,19,3
	.word	41270
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC',0,6,136,19,3
	.word	41046
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_INTERRUPT_ENABLE',0,6,144,19,3
	.word	40559
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_MISS_FRAME_CNT',0,6,152,19,3
	.word	41888
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_RXDESC_LIST_ADDRESS',0,6,160,19,3
	.word	39717
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_RXDESC_RING_LENGTH',0,6,168,19,3
	.word	40225
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_RXDESC_TAIL_POINTER',0,6,176,19,3
	.word	39971
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_RX_CONTROL',0,6,184,19,3
	.word	39459
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER',0,6,192,19,3
	.word	40732
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS',0,6,200,19,3
	.word	40935
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_STATUS',0,6,208,19,3
	.word	41727
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_TXDESC_LIST_ADDRESS',0,6,216,19,3
	.word	39588
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_TXDESC_RING_LENGTH',0,6,224,19,3
	.word	40098
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_TXDESC_TAIL_POINTER',0,6,232,19,3
	.word	39844
	.byte	29
	.byte	'Ifx_GETH_DMA_CH_TX_CONTROL',0,6,240,19,3
	.word	39200
	.byte	29
	.byte	'Ifx_GETH_DMA_DEBUG_STATUS0',0,6,248,19,3
	.word	38516
	.byte	29
	.byte	'Ifx_GETH_DMA_DEBUG_STATUS1',0,6,128,20,3
	.word	38650
	.byte	29
	.byte	'Ifx_GETH_DMA_INTERRUPT_STATUS',0,6,136,20,3
	.word	38277
	.byte	29
	.byte	'Ifx_GETH_DMA_MODE',0,6,144,20,3
	.word	37685
	.byte	29
	.byte	'Ifx_GETH_DMA_SYSBUS_MODE',0,6,152,20,3
	.word	38025
	.byte	29
	.byte	'Ifx_GETH_GPCTL',0,6,160,20,3
	.word	43149
	.byte	29
	.byte	'Ifx_GETH_ID',0,6,168,20,3
	.word	42832
	.byte	29
	.byte	'Ifx_GETH_KRST0',0,6,176,20,3
	.word	43933
	.byte	29
	.byte	'Ifx_GETH_KRST1',0,6,184,20,3
	.word	44038
	.byte	29
	.byte	'Ifx_GETH_KRSTCLR',0,6,192,20,3
	.word	44145
	.byte	29
	.byte	'Ifx_GETH_MAC_1US_TIC_COUNTER',0,6,200,20,3
	.word	8213
	.byte	29
	.byte	'Ifx_GETH_MAC_ADDRESS_HIGH',0,6,208,20,3
	.word	11558
	.byte	29
	.byte	'Ifx_GETH_MAC_ADDRESS_HIGH0',0,6,216,20,3
	.word	11283
	.byte	29
	.byte	'Ifx_GETH_MAC_ADDRESS_LOW',0,6,224,20,3
	.word	11654
	.byte	29
	.byte	'Ifx_GETH_MAC_ADDRESS_LOW0',0,6,232,20,3
	.word	11380
	.byte	29
	.byte	'Ifx_GETH_MAC_CONFIGURATION',0,6,240,20,3
	.word	1264
	.byte	29
	.byte	'Ifx_GETH_MAC_CSR_SW_CTRL',0,6,248,20,3
	.word	10967
	.byte	29
	.byte	'Ifx_GETH_MAC_DEBUG',0,6,128,21,3
	.word	8863
	.byte	29
	.byte	'Ifx_GETH_MAC_EXT_CFG1',0,6,136,21,3
	.word	11122
	.byte	29
	.byte	'Ifx_GETH_MAC_EXT_CONFIGURATION',0,6,144,21,3
	.word	1592
	.byte	29
	.byte	'Ifx_GETH_MAC_HW_FEATURE0',0,6,152,21,3
	.word	9423
	.byte	29
	.byte	'Ifx_GETH_MAC_HW_FEATURE1',0,6,160,21,3
	.word	9868
	.byte	29
	.byte	'Ifx_GETH_MAC_HW_FEATURE2',0,6,168,21,3
	.word	10200
	.byte	29
	.byte	'Ifx_GETH_MAC_HW_FEATURE3',0,6,176,21,3
	.word	10374
	.byte	29
	.byte	'Ifx_GETH_MAC_INNER_VLAN_INCL',0,6,184,21,3
	.word	3851
	.byte	29
	.byte	'Ifx_GETH_MAC_INTERRUPT_ENABLE',0,6,192,21,3
	.word	5888
	.byte	29
	.byte	'Ifx_GETH_MAC_INTERRUPT_STATUS',0,6,200,21,3
	.word	5572
	.byte	29
	.byte	'Ifx_GETH_MAC_LPI_CONTROL_STATUS',0,6,208,21,3
	.word	7802
	.byte	29
	.byte	'Ifx_GETH_MAC_LPI_ENTRY_TIMER',0,6,216,21,3
	.word	8084
	.byte	29
	.byte	'Ifx_GETH_MAC_LPI_TIMERS_CONTROL',0,6,224,21,3
	.word	7940
	.byte	29
	.byte	'Ifx_GETH_MAC_MDIO_ADDRESS',0,6,232,21,3
	.word	10700
	.byte	29
	.byte	'Ifx_GETH_MAC_MDIO_DATA',0,6,240,21,3
	.word	10804
	.byte	29
	.byte	'Ifx_GETH_MAC_PACKET_FILTER',0,6,248,21,3
	.word	1944
	.byte	29
	.byte	'Ifx_GETH_MAC_PHYIF_CONTROL_STATUS',0,6,128,22,3
	.word	8528
	.byte	29
	.byte	'Ifx_GETH_MAC_PMT_CONTROL_STATUS',0,6,136,22,3
	.word	6477
	.byte	29
	.byte	'Ifx_GETH_MAC_PPS0_INTERVAL',0,6,144,22,3
	.word	30908
	.byte	29
	.byte	'Ifx_GETH_MAC_PPS0_TARGET_TIME_NANOSECONDS',0,6,152,22,3
	.word	30809
	.byte	29
	.byte	'Ifx_GETH_MAC_PPS0_TARGET_TIME_SECONDS',0,6,160,22,3
	.word	30676
	.byte	29
	.byte	'Ifx_GETH_MAC_PPS0_WIDTH',0,6,168,22,3
	.word	31006
	.byte	29
	.byte	'Ifx_GETH_MAC_PPS_CONTROL',0,6,176,22,3
	.word	30567
	.byte	29
	.byte	'Ifx_GETH_MAC_Q0_TX_FLOW_CTRL',0,6,184,22,3
	.word	4065
	.byte	29
	.byte	'Ifx_GETH_MAC_RWK_PACKET_FILTER',0,6,192,22,3
	.word	6583
	.byte	29
	.byte	'Ifx_GETH_MAC_RXQ_CTRL0',0,6,200,22,3
	.word	4684
	.byte	29
	.byte	'Ifx_GETH_MAC_RXQ_CTRL1',0,6,208,22,3
	.word	5036
	.byte	29
	.byte	'Ifx_GETH_MAC_RXQ_CTRL2',0,6,216,22,3
	.word	5180
	.byte	29
	.byte	'Ifx_GETH_MAC_RXQ_CTRL4',0,6,224,22,3
	.word	4491
	.byte	29
	.byte	'Ifx_GETH_MAC_RX_FLOW_CTRL',0,6,232,22,3
	.word	4248
	.byte	29
	.byte	'Ifx_GETH_MAC_RX_TX_STATUS',0,6,240,22,3
	.word	6125
	.byte	29
	.byte	'Ifx_GETH_MAC_SUB_SECOND_INCREMENT',0,6,248,22,3
	.word	27954
	.byte	29
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS',0,6,128,23,3
	.word	28660
	.byte	29
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS',0,6,136,23,3
	.word	28184
	.byte	29
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE',0,6,144,23,3
	.word	28423
	.byte	29
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_SECONDS',0,6,152,23,3
	.word	28055
	.byte	29
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_SECONDS_UPDATE',0,6,160,23,3
	.word	28292
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_ADDEND',0,6,168,23,3
	.word	28522
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_CONTROL',0,6,176,23,3
	.word	27787
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_EGRESS_ASYM_CORR',0,6,184,23,3
	.word	29567
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND',0,6,192,23,3
	.word	29798
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC',0,6,200,23,3
	.word	30125
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_INGRESS_ASYM_CORR',0,6,208,23,3
	.word	29456
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND',0,6,216,23,3
	.word	29683
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC',0,6,224,23,3
	.word	29962
	.byte	29
	.byte	'Ifx_GETH_MAC_TIMESTAMP_STATUS',0,6,232,23,3
	.word	29085
	.byte	29
	.byte	'Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS',0,6,240,23,3
	.word	29231
	.byte	29
	.byte	'Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_SECONDS',0,6,248,23,3
	.word	29344
	.byte	29
	.byte	'Ifx_GETH_MAC_VERSION',0,6,128,24,3
	.word	8672
	.byte	29
	.byte	'Ifx_GETH_MAC_VLAN_HASH_TABLE',0,6,136,24,3
	.word	3187
	.byte	29
	.byte	'Ifx_GETH_MAC_VLAN_INCL',0,6,144,24,3
	.word	3459
	.byte	29
	.byte	'Ifx_GETH_MAC_VLAN_INCL_Q',0,6,152,24,3
	.word	3614
	.byte	29
	.byte	'Ifx_GETH_MAC_VLAN_TAG_CTRL',0,6,160,24,3
	.word	2477
	.byte	29
	.byte	'Ifx_GETH_MAC_VLAN_TAG_DATA',0,6,168,24,3
	.word	2739
	.byte	29
	.byte	'Ifx_GETH_MAC_VLAN_TAG_FILTER',0,6,176,24,3
	.word	3003
	.byte	29
	.byte	'Ifx_GETH_MAC_WATCHDOG_TIMEOUT',0,6,184,24,3
	.word	2101
	.byte	29
	.byte	'Ifx_GETH_MMC_CONTROL',0,6,192,24,3
	.word	11919
	.byte	29
	.byte	'Ifx_GETH_MMC_IPC_RX_INTERRUPT',0,6,200,24,3
	.word	23813
	.byte	29
	.byte	'Ifx_GETH_MMC_IPC_RX_INTERRUPT_MASK',0,6,208,24,3
	.word	23032
	.byte	29
	.byte	'Ifx_GETH_MMC_RX_INTERRUPT',0,6,216,24,3
	.word	12665
	.byte	29
	.byte	'Ifx_GETH_MMC_RX_INTERRUPT_MASK',0,6,224,24,3
	.word	14160
	.byte	29
	.byte	'Ifx_GETH_MMC_TX_INTERRUPT',0,6,232,24,3
	.word	13409
	.byte	29
	.byte	'Ifx_GETH_MMC_TX_INTERRUPT_MASK',0,6,240,24,3
	.word	14909
	.byte	29
	.byte	'Ifx_GETH_MTL_INTERRUPT_STATUS',0,6,248,24,3
	.word	31510
	.byte	29
	.byte	'Ifx_GETH_MTL_OPERATION_MODE',0,6,128,25,3
	.word	31273
	.byte	29
	.byte	'Ifx_GETH_MTL_Q0_INTERRUPT_CONTROL_STATUS',0,6,136,25,3
	.word	33271
	.byte	29
	.byte	'Ifx_GETH_MTL_Q_INTERRUPT_CONTROL_STATUS',0,6,144,25,3
	.word	36288
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ0_CONTROL',0,6,152,25,3
	.word	34242
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ0_DEBUG',0,6,160,25,3
	.word	34096
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT',0,6,168,25,3
	.word	33882
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ0_OPERATION_MODE',0,6,176,25,3
	.word	33654
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ_CONTROL',0,6,184,25,3
	.word	37254
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ_DEBUG',0,6,192,25,3
	.word	37109
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ_DMA_MAP0',0,6,200,25,3
	.word	31931
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ_MISSED_PACKET_OVERFLOW_CNT',0,6,208,25,3
	.word	36896
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ_OPERATION_MODE',0,6,216,25,3
	.word	36669
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ0_DEBUG',0,6,224,25,3
	.word	32570
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ0_ETS_STATUS',0,6,232,25,3
	.word	32690
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ0_OPERATION_MODE',0,6,240,25,3
	.word	32150
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ0_QUANTUM_WEIGHT',0,6,248,25,3
	.word	32816
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ0_UNDERFLOW',0,6,128,26,3
	.word	32294
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_DEBUG',0,6,136,26,3
	.word	34990
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_ETS_CONTROL',0,6,144,26,3
	.word	35162
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_ETS_STATUS',0,6,152,26,3
	.word	35281
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_HICREDIT',0,6,160,26,3
	.word	35646
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_LOCREDIT',0,6,168,26,3
	.word	35762
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_OPERATION_MODE',0,6,176,26,3
	.word	34572
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_QUANTUM_WEIGHT',0,6,184,26,3
	.word	35406
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_SENDSLOPECREDIT',0,6,192,26,3
	.word	35530
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ_UNDERFLOW',0,6,200,26,3
	.word	34715
	.byte	29
	.byte	'Ifx_GETH_RWK_FILTER_BYTE_MASK',0,6,208,26,3
	.word	7286
	.byte	29
	.byte	'Ifx_GETH_RWK_FILTER_COMMAND_0',0,6,216,26,3
	.word	6865
	.byte	29
	.byte	'Ifx_GETH_RWK_FILTER_CRC',0,6,224,26,3
	.word	7174
	.byte	29
	.byte	'Ifx_GETH_RWK_FILTER_OFFSET_0',0,6,232,26,3
	.word	7051
	.byte	29
	.byte	'Ifx_GETH_RXICMP_ERROR_OCTETS',0,6,240,26,3
	.word	27196
	.byte	29
	.byte	'Ifx_GETH_RXICMP_ERROR_PACKETS',0,6,248,26,3
	.word	25673
	.byte	29
	.byte	'Ifx_GETH_RXICMP_GOOD_OCTETS',0,6,128,27,3
	.word	27090
	.byte	29
	.byte	'Ifx_GETH_RXICMP_GOOD_PACKETS',0,6,136,27,3
	.word	25543
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_FRAGMENTED_OCTETS',0,6,144,27,3
	.word	26118
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_FRAGMENTED_PACKETS',0,6,152,27,3
	.word	24354
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_GOOD_OCTETS',0,6,160,27,3
	.word	25777
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_GOOD_PACKETS',0,6,168,27,3
	.word	23941
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_HEADER_ERROR_OCTETS',0,6,176,27,3
	.word	25893
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_HEADER_ERROR_PACKETS',0,6,184,27,3
	.word	24081
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_NO_PAYLOAD_OCTETS',0,6,192,27,3
	.word	26006
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_NO_PAYLOAD_PACKETS',0,6,200,27,3
	.word	24218
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS',0,6,208,27,3
	.word	24502
	.byte	29
	.byte	'Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS',0,6,216,27,3
	.word	26241
	.byte	29
	.byte	'Ifx_GETH_RXIPV6_GOOD_OCTETS',0,6,224,27,3
	.word	26345
	.byte	29
	.byte	'Ifx_GETH_RXIPV6_GOOD_PACKETS',0,6,232,27,3
	.word	24630
	.byte	29
	.byte	'Ifx_GETH_RXIPV6_HEADER_ERROR_OCTETS',0,6,240,27,3
	.word	26461
	.byte	29
	.byte	'Ifx_GETH_RXIPV6_HEADER_ERROR_PACKETS',0,6,248,27,3
	.word	24770
	.byte	29
	.byte	'Ifx_GETH_RXIPV6_NO_PAYLOAD_OCTETS',0,6,128,28,3
	.word	26574
	.byte	29
	.byte	'Ifx_GETH_RXIPV6_NO_PAYLOAD_PACKETS',0,6,136,28,3
	.word	24907
	.byte	29
	.byte	'Ifx_GETH_RXTCP_ERROR_OCTETS',0,6,144,28,3
	.word	26986
	.byte	29
	.byte	'Ifx_GETH_RXTCP_ERROR_PACKETS',0,6,152,28,3
	.word	25415
	.byte	29
	.byte	'Ifx_GETH_RXTCP_GOOD_OCTETS',0,6,160,28,3
	.word	26882
	.byte	29
	.byte	'Ifx_GETH_RXTCP_GOOD_PACKETS',0,6,168,28,3
	.word	25287
	.byte	29
	.byte	'Ifx_GETH_RXUDP_ERROR_OCTETS',0,6,176,28,3
	.word	26780
	.byte	29
	.byte	'Ifx_GETH_RXUDP_ERROR_PACKETS',0,6,184,28,3
	.word	25161
	.byte	29
	.byte	'Ifx_GETH_RXUDP_GOOD_OCTETS',0,6,192,28,3
	.word	26676
	.byte	29
	.byte	'Ifx_GETH_RXUDP_GOOD_PACKETS',0,6,200,28,3
	.word	25033
	.byte	29
	.byte	'Ifx_GETH_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD',0,6,208,28,3
	.word	20586
	.byte	29
	.byte	'Ifx_GETH_RX_128TO255OCTETS_PACKETS_GOOD_BAD',0,6,216,28,3
	.word	20144
	.byte	29
	.byte	'Ifx_GETH_RX_256TO511OCTETS_PACKETS_GOOD_BAD',0,6,224,28,3
	.word	20290
	.byte	29
	.byte	'Ifx_GETH_RX_512TO1023OCTETS_PACKETS_GOOD_BAD',0,6,232,28,3
	.word	20438
	.byte	29
	.byte	'Ifx_GETH_RX_64OCTETS_PACKETS_GOOD_BAD',0,6,240,28,3
	.word	19854
	.byte	29
	.byte	'Ifx_GETH_RX_65TO127OCTETS_PACKETS_GOOD_BAD',0,6,248,28,3
	.word	19998
	.byte	29
	.byte	'Ifx_GETH_RX_ALIGNMENT_ERROR_PACKETS',0,6,128,29,3
	.word	19198
	.byte	29
	.byte	'Ifx_GETH_RX_BROADCAST_PACKETS_GOOD',0,6,136,29,3
	.word	18808
	.byte	29
	.byte	'Ifx_GETH_RX_CONTROL_PACKETS_GOOD',0,6,144,29,3
	.word	21758
	.byte	29
	.byte	'Ifx_GETH_RX_CRC_ERROR_PACKETS',0,6,152,29,3
	.word	19065
	.byte	29
	.byte	'Ifx_GETH_RX_FIFO_OVERFLOW_PACKETS',0,6,160,29,3
	.word	21236
	.byte	29
	.byte	'Ifx_GETH_RX_JABBER_ERROR_PACKETS',0,6,168,29,3
	.word	19455
	.byte	29
	.byte	'Ifx_GETH_RX_LENGTH_ERROR_PACKETS',0,6,176,29,3
	.word	20844
	.byte	29
	.byte	'Ifx_GETH_RX_LPI_TRAN_CNTR',0,6,184,29,3
	.word	22246
	.byte	29
	.byte	'Ifx_GETH_RX_LPI_USEC_CNTR',0,6,192,29,3
	.word	22124
	.byte	29
	.byte	'Ifx_GETH_RX_MULTICAST_PACKETS_GOOD',0,6,200,29,3
	.word	18939
	.byte	29
	.byte	'Ifx_GETH_RX_OCTET_COUNT_GOOD',0,6,208,29,3
	.word	18677
	.byte	29
	.byte	'Ifx_GETH_RX_OCTET_COUNT_GOOD_BAD',0,6,216,29,3
	.word	18577
	.byte	29
	.byte	'Ifx_GETH_RX_OUT_OF_RANGE_TYPE_PACKETS',0,6,224,29,3
	.word	20980
	.byte	29
	.byte	'Ifx_GETH_RX_OVERSIZE_PACKETS_GOOD',0,6,232,29,3
	.word	19719
	.byte	29
	.byte	'Ifx_GETH_RX_PACKETS_COUNT_GOOD_BAD',0,6,240,29,3
	.word	18472
	.byte	29
	.byte	'Ifx_GETH_RX_PAUSE_PACKETS',0,6,248,29,3
	.word	21104
	.byte	29
	.byte	'Ifx_GETH_RX_RECEIVE_ERROR_PACKETS',0,6,128,30,3
	.word	21630
	.byte	29
	.byte	'Ifx_GETH_RX_RUNT_ERROR_PACKETS',0,6,136,30,3
	.word	19326
	.byte	29
	.byte	'Ifx_GETH_RX_UNDERSIZE_PACKETS_GOOD',0,6,144,30,3
	.word	19588
	.byte	29
	.byte	'Ifx_GETH_RX_UNICAST_PACKETS_GOOD',0,6,152,30,3
	.word	20715
	.byte	29
	.byte	'Ifx_GETH_RX_VLAN_PACKETS_GOOD_BAD',0,6,160,30,3
	.word	21369
	.byte	29
	.byte	'Ifx_GETH_RX_WATCHDOG_ERROR_PACKETS',0,6,168,30,3
	.word	21500
	.byte	29
	.byte	'Ifx_GETH_SKEWCTL',0,6,176,30,3
	.word	45043
	.byte	29
	.byte	'Ifx_GETH_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD',0,6,184,30,3
	.word	16272
	.byte	29
	.byte	'Ifx_GETH_TX_128TO255OCTETS_PACKETS_GOOD_BAD',0,6,192,30,3
	.word	15830
	.byte	29
	.byte	'Ifx_GETH_TX_256TO511OCTETS_PACKETS_GOOD_BAD',0,6,200,30,3
	.word	15976
	.byte	29
	.byte	'Ifx_GETH_TX_512TO1023OCTETS_PACKETS_GOOD_BAD',0,6,208,30,3
	.word	16124
	.byte	29
	.byte	'Ifx_GETH_TX_64OCTETS_PACKETS_GOOD_BAD',0,6,216,30,3
	.word	15540
	.byte	29
	.byte	'Ifx_GETH_TX_65TO127OCTETS_PACKETS_GOOD_BAD',0,6,224,30,3
	.word	15684
	.byte	29
	.byte	'Ifx_GETH_TX_BROADCAST_PACKETS_GOOD',0,6,232,30,3
	.word	15274
	.byte	29
	.byte	'Ifx_GETH_TX_BROADCAST_PACKETS_GOOD_BAD',0,6,240,30,3
	.word	16678
	.byte	29
	.byte	'Ifx_GETH_TX_CARRIER_ERROR_PACKETS',0,6,248,30,3
	.word	17613
	.byte	29
	.byte	'Ifx_GETH_TX_DEFERRED_PACKETS',0,6,128,31,3
	.word	17217
	.byte	29
	.byte	'Ifx_GETH_TX_EXCESSIVE_COLLISION_PACKETS',0,6,136,31,3
	.word	17485
	.byte	29
	.byte	'Ifx_GETH_TX_EXCESSIVE_DEFERRAL_ERROR',0,6,144,31,3
	.word	17970
	.byte	29
	.byte	'Ifx_GETH_TX_LATE_COLLISION_PACKETS',0,6,152,31,3
	.word	17349
	.byte	29
	.byte	'Ifx_GETH_TX_LPI_TRAN_CNTR',0,6,160,31,3
	.word	22002
	.byte	29
	.byte	'Ifx_GETH_TX_LPI_USEC_CNTR',0,6,168,31,3
	.word	21880
	.byte	29
	.byte	'Ifx_GETH_TX_MULTICAST_PACKETS_GOOD',0,6,176,31,3
	.word	15405
	.byte	29
	.byte	'Ifx_GETH_TX_MULTICAST_PACKETS_GOOD_BAD',0,6,184,31,3
	.word	16542
	.byte	29
	.byte	'Ifx_GETH_TX_MULTIPLE_COLLISION_GOOD_PACKETS',0,6,192,31,3
	.word	17093
	.byte	29
	.byte	'Ifx_GETH_TX_OCTET_COUNT_GOOD',0,6,200,31,3
	.word	17713
	.byte	29
	.byte	'Ifx_GETH_TX_OCTET_COUNT_GOOD_BAD',0,6,208,31,3
	.word	15014
	.byte	29
	.byte	'Ifx_GETH_TX_OSIZE_PACKETS_GOOD',0,6,216,31,3
	.word	18342
	.byte	29
	.byte	'Ifx_GETH_TX_PACKET_COUNT_GOOD',0,6,224,31,3
	.word	17837
	.byte	29
	.byte	'Ifx_GETH_TX_PACKET_COUNT_GOOD_BAD',0,6,232,31,3
	.word	15143
	.byte	29
	.byte	'Ifx_GETH_TX_PAUSE_PACKETS',0,6,240,31,3
	.word	18091
	.byte	29
	.byte	'Ifx_GETH_TX_SINGLE_COLLISION_GOOD_PACKETS',0,6,248,31,3
	.word	16951
	.byte	29
	.byte	'Ifx_GETH_TX_UNDERFLOW_ERROR_PACKETS',0,6,128,32,3
	.word	16811
	.byte	29
	.byte	'Ifx_GETH_TX_UNICAST_PACKETS_GOOD_BAD',0,6,136,32,3
	.word	16406
	.byte	29
	.byte	'Ifx_GETH_TX_VLAN_PACKETS_GOOD',0,6,144,32,3
	.word	18216
	.byte	14
	.word	32856
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ0',0,6,164,32,3
	.word	74865
	.byte	14
	.word	33311
	.byte	29
	.byte	'Ifx_GETH_MTL_Q0',0,6,182,32,3
	.word	74897
	.byte	14
	.word	34282
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ0',0,6,203,32,3
	.word	74927
	.byte	14
	.word	35802
	.byte	29
	.byte	'Ifx_GETH_MTL_TXQ',0,6,230,32,3
	.word	74959
	.byte	14
	.word	36328
	.byte	29
	.byte	'Ifx_GETH_MTL_Q',0,6,248,32,3
	.word	74990
	.byte	14
	.word	37294
	.byte	29
	.byte	'Ifx_GETH_MTL_RXQ',0,6,141,33,3
	.word	75019
	.byte	14
	.word	41928
	.byte	29
	.byte	'Ifx_GETH_DMA_CH',0,6,184,33,3
	.word	75050
	.byte	14
	.word	44862
	.byte	29
	.byte	'Ifx_GETH_ACCEND',0,6,203,33,3
	.word	75080
	.byte	14
	.word	45094
	.byte	29
	.byte	'Ifx_GETH',0,6,133,36,3
	.word	75110
	.byte	29
	.byte	'IfxGeth_Index',0,8,108,3
	.word	54265
	.byte	15,8
	.word	55966
	.byte	16,0,0,18
	.word	75155
	.byte	32
	.byte	'IfxGeth_cfg_indexMap',0,8,116,41
	.word	75164
	.byte	1,1,27,13,162,11,9,1,28
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,28
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,28
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,29
	.byte	'IfxScu_WDTCON1_IR',0,13,167,11,3
	.word	75200
	.byte	10
	.byte	'_Ifx_SCU_ACCEN00_Bits',0,14,68,16,4,11
	.byte	'EN0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_ACCEN00_Bits',0,14,102,3
	.word	75322
	.byte	10
	.byte	'_Ifx_SCU_ACCEN01_Bits',0,14,105,16,4,11
	.byte	'reserved_0',0,4
	.word	398
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN01_Bits',0,14,108,3
	.word	75881
	.byte	10
	.byte	'_Ifx_SCU_ACCEN10_Bits',0,14,111,16,4,11
	.byte	'EN0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_ACCEN10_Bits',0,14,145,1,3
	.word	75960
	.byte	10
	.byte	'_Ifx_SCU_ACCEN11_Bits',0,14,148,1,16,4,11
	.byte	'reserved_0',0,4
	.word	398
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN11_Bits',0,14,151,1,3
	.word	76520
	.byte	10
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,14,154,1,16,4,11
	.byte	'STM0DIS',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'STM1DIS',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'STM2DIS',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'STM3DIS',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'STM4DIS',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'STM5DIS',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	421
	.byte	2,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	398
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,14,164,1,3
	.word	76601
	.byte	10
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,14,167,1,16,4,11
	.byte	'STMDIV',0,1
	.word	421
	.byte	4,4,2,35,0,11
	.byte	'GTMDIV',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'SRIDIV',0,1
	.word	421
	.byte	4,4,2,35,1,11
	.byte	'LPDIV',0,1
	.word	421
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'SPBDIV',0,1
	.word	421
	.byte	4,4,2,35,2,11
	.byte	'BBBDIV',0,1
	.word	421
	.byte	4,0,2,35,2,11
	.byte	'FSIDIV',0,1
	.word	421
	.byte	2,6,2,35,3,11
	.byte	'FSI2DIV',0,1
	.word	421
	.byte	2,4,2,35,3,11
	.byte	'CLKSEL',0,1
	.word	421
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON0_Bits',0,14,181,1,3
	.word	76818
	.byte	10
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,14,184,1,16,4,11
	.byte	'MCANDIV',0,1
	.word	421
	.byte	4,4,2,35,0,11
	.byte	'CLKSELMCAN',0,1
	.word	421
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'PLL1DIVDIS',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'I2CDIV',0,1
	.word	421
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	421
	.byte	4,0,2,35,1,11
	.byte	'MSCDIV',0,1
	.word	421
	.byte	4,4,2,35,2,11
	.byte	'CLKSELMSC',0,1
	.word	421
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	421
	.byte	2,0,2,35,2,11
	.byte	'QSPIDIV',0,1
	.word	421
	.byte	4,4,2,35,3,11
	.byte	'CLKSELQSPI',0,1
	.word	421
	.byte	2,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON1_Bits',0,14,199,1,3
	.word	77091
	.byte	10
	.byte	'_Ifx_SCU_CCUCON10_Bits',0,14,202,1,16,4,11
	.byte	'CPU4DIV',0,1
	.word	421
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	398
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON10_Bits',0,14,206,1,3
	.word	77417
	.byte	10
	.byte	'_Ifx_SCU_CCUCON11_Bits',0,14,209,1,16,4,11
	.byte	'CPU5DIV',0,1
	.word	421
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	398
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON11_Bits',0,14,213,1,3
	.word	77519
	.byte	10
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,14,216,1,16,4,11
	.byte	'ASCLINFDIV',0,1
	.word	421
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'ASCLINSDIV',0,1
	.word	421
	.byte	4,4,2,35,1,11
	.byte	'CLKSELASCLINS',0,1
	.word	421
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,4
	.word	398
	.byte	10,8,2,35,0,11
	.byte	'EBUPERON',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'ERAYPERON',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'HSPDMPERON',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	421
	.byte	4,1,2,35,3,11
	.byte	'LCK',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON2_Bits',0,14,228,1,3
	.word	77621
	.byte	10
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,14,231,1,16,4,11
	.byte	'PLL0MONEN',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'PLL1MONEN',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'PLL2MONEN',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'SPBMONEN',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'BACKMONEN',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	421
	.byte	3,0,2,35,0,11
	.byte	'PLL0MONTST',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'PLL1MONTST',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'PLL2MONTST',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'SPBMONTST',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'BACKMONTST',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,4
	.word	398
	.byte	11,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	421
	.byte	6,2,2,35,3,11
	.byte	'UP',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON3_Bits',0,14,248,1,3
	.word	77895
	.byte	10
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,14,251,1,16,4,11
	.byte	'LOTHR',0,2
	.word	1304
	.byte	12,4,2,35,0,11
	.byte	'UPTHR',0,4
	.word	398
	.byte	12,8,2,35,0,11
	.byte	'MONEN',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'MONTST',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	421
	.byte	4,2,2,35,3,11
	.byte	'UP',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON4_Bits',0,14,132,2,3
	.word	78264
	.byte	10
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,14,135,2,16,4,11
	.byte	'GETHDIV',0,1
	.word	421
	.byte	4,4,2,35,0,11
	.byte	'MCANHDIV',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'ADASDIV',0,1
	.word	421
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	398
	.byte	18,2,2,35,0,11
	.byte	'UP',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON5_Bits',0,14,143,2,3
	.word	78444
	.byte	10
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,14,146,2,16,4,11
	.byte	'CPU0DIV',0,1
	.word	421
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	398
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON6_Bits',0,14,150,2,3
	.word	78613
	.byte	10
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,14,153,2,16,4,11
	.byte	'CPU1DIV',0,1
	.word	421
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	398
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON7_Bits',0,14,157,2,3
	.word	78713
	.byte	10
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,14,160,2,16,4,11
	.byte	'CPU2DIV',0,1
	.word	421
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	398
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON8_Bits',0,14,164,2,3
	.word	78813
	.byte	10
	.byte	'_Ifx_SCU_CCUCON9_Bits',0,14,167,2,16,4,11
	.byte	'CPU3DIV',0,1
	.word	421
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	398
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON9_Bits',0,14,171,2,3
	.word	78913
	.byte	10
	.byte	'_Ifx_SCU_CHIPID_Bits',0,14,174,2,16,4,11
	.byte	'CHREV',0,1
	.word	421
	.byte	6,2,2,35,0,11
	.byte	'CHTEC',0,1
	.word	421
	.byte	2,0,2,35,0,11
	.byte	'CHPK',0,1
	.word	421
	.byte	4,4,2,35,1,11
	.byte	'CHID',0,1
	.word	421
	.byte	4,0,2,35,1,11
	.byte	'EEA',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'UCODE',0,1
	.word	421
	.byte	7,0,2,35,2,11
	.byte	'FSIZE',0,1
	.word	421
	.byte	4,4,2,35,3,11
	.byte	'VART',0,1
	.word	421
	.byte	3,1,2,35,3,11
	.byte	'SEC',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CHIPID_Bits',0,14,185,2,3
	.word	79013
	.byte	10
	.byte	'_Ifx_SCU_DTSCLIM_Bits',0,14,188,2,16,4,11
	.byte	'LOWER',0,2
	.word	1304
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'BGPOK',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'EN',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'LLU',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'UPPER',0,2
	.word	1304
	.byte	12,4,2,35,2,11
	.byte	'INTEN',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'INT',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'UOF',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_DTSCLIM_Bits',0,14,200,2,3
	.word	79216
	.byte	10
	.byte	'_Ifx_SCU_DTSCSTAT_Bits',0,14,203,2,16,4,11
	.byte	'RESULT',0,2
	.word	1304
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,4
	.word	398
	.byte	20,0,2,35,0,0,29
	.byte	'Ifx_SCU_DTSCSTAT_Bits',0,14,207,2,3
	.word	79448
	.byte	7
	.byte	'unsigned int',0,4,7,10
	.byte	'_Ifx_SCU_EICON0_Bits',0,14,210,2,16,4,11
	.byte	'reserved_0',0,4
	.word	79550
	.byte	1,31,2,35,0,11
	.byte	'ENDINIT',0,4
	.word	79550
	.byte	1,30,2,35,0,11
	.byte	'EPW',0,4
	.word	79550
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	79550
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_EICON0_Bits',0,14,216,2,3
	.word	79566
	.byte	10
	.byte	'_Ifx_SCU_EICON1_Bits',0,14,219,2,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	398
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_EICON1_Bits',0,14,228,2,3
	.word	79694
	.byte	10
	.byte	'_Ifx_SCU_EICR_Bits',0,14,231,2,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	4,4,2,35,0,11
	.byte	'EXIS0',0,1
	.word	421
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'FEN0',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'REN0',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'LDEN0',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'EIEN0',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'INP0',0,1
	.word	421
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,4
	.word	398
	.byte	5,12,2,35,0,11
	.byte	'EXIS1',0,1
	.word	421
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'FEN1',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'REN1',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'LDEN1',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'EIEN1',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'INP1',0,1
	.word	421
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EICR_Bits',0,14,250,2,3
	.word	79883
	.byte	10
	.byte	'_Ifx_SCU_EIFILT_Bits',0,14,253,2,16,4,11
	.byte	'FILRQ0A',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'FILRQ5A',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'FILRQ2A',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'FILRQ3A',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'FILRQ0C',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'FILRQ1C',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'FILRQ3C',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'FILRQ2C',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'FILRQ4A',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'FILRQ6A',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'FILRQ1A',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'FILRQ7A',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'FILRQ6D',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'FILRQ4D',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'FILRQ2B',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'FILRQ3B',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'FILRQ7C',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	421
	.byte	7,0,2,35,2,11
	.byte	'FILTDIV',0,1
	.word	421
	.byte	4,4,2,35,3,11
	.byte	'DEPTH',0,1
	.word	421
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_EIFILT_Bits',0,14,147,3,3
	.word	80247
	.byte	10
	.byte	'_Ifx_SCU_EIFR_Bits',0,14,150,3,16,4,11
	.byte	'INTF0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'INTF1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'INTF2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'INTF3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'INTF4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'INTF5',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'INTF6',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'INTF7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	398
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_EIFR_Bits',0,14,161,3,3
	.word	80686
	.byte	10
	.byte	'_Ifx_SCU_EISR_Bits',0,14,164,3,16,4,11
	.byte	'AE',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	1304
	.byte	10,0,2,35,0,11
	.byte	'TIM',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_EISR_Bits',0,14,174,3,3
	.word	80897
	.byte	10
	.byte	'_Ifx_SCU_EMSR_Bits',0,14,177,3,16,4,11
	.byte	'POL',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'MODE',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'ENON',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'PSEL',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	1304
	.byte	12,0,2,35,0,11
	.byte	'EMSF',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'SEMSF',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	1304
	.byte	14,0,2,35,2,0,29
	.byte	'Ifx_SCU_EMSR_Bits',0,14,187,3,3
	.word	81073
	.byte	10
	.byte	'_Ifx_SCU_EMSSW_Bits',0,14,190,3,16,4,11
	.byte	'reserved_0',0,4
	.word	398
	.byte	24,8,2,35,0,11
	.byte	'EMSFM',0,1
	.word	421
	.byte	2,6,2,35,3,11
	.byte	'SEMSFM',0,1
	.word	421
	.byte	2,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_EMSSW_Bits',0,14,196,3,3
	.word	81267
	.byte	10
	.byte	'_Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,14,199,3,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	7,1,2,35,0,11
	.byte	'EDCON',0,2
	.word	1304
	.byte	2,7,2,35,0,11
	.byte	'reserved_9',0,4
	.word	398
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,14,204,3,3
	.word	81402
	.byte	10
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,14,207,3,16,4,11
	.byte	'ARI',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'ARC',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	398
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_ESROCFG_Bits',0,14,212,3,3
	.word	81538
	.byte	10
	.byte	'_Ifx_SCU_EXTCON_Bits',0,14,215,3,16,4,11
	.byte	'EN0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'SEL0',0,1
	.word	421
	.byte	4,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	1304
	.byte	10,0,2,35,0,11
	.byte	'EN1',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'NSEL',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'SEL1',0,1
	.word	421
	.byte	4,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	421
	.byte	2,0,2,35,2,11
	.byte	'DIV1',0,1
	.word	421
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_SCU_EXTCON_Bits',0,14,226,3,3
	.word	81649
	.byte	10
	.byte	'_Ifx_SCU_FDR_Bits',0,14,229,3,16,4,11
	.byte	'STEP',0,2
	.word	1304
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	421
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	421
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	1304
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	421
	.byte	5,1,2,35,3,11
	.byte	'DISCLK',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_FDR_Bits',0,14,237,3,3
	.word	81867
	.byte	10
	.byte	'_Ifx_SCU_FMR_Bits',0,14,240,3,16,4,11
	.byte	'FS0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'FS1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'FS2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'FS3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'FS4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'FS5',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'FS6',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'FS7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'FC0',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'FC1',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'FC2',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'FC3',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'FC4',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'FC5',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'FC6',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'FC7',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	421
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_SCU_FMR_Bits',0,14,132,4,3
	.word	82030
	.byte	10
	.byte	'_Ifx_SCU_ID_Bits',0,14,135,4,16,4,11
	.byte	'MODREV',0,1
	.word	421
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_ID_Bits',0,14,140,4,3
	.word	82366
	.byte	10
	.byte	'_Ifx_SCU_IGCR_Bits',0,14,143,4,16,4,11
	.byte	'IPEN00',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'IPEN01',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'IPEN02',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'IPEN03',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'IPEN04',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'IPEN05',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'IPEN06',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'IPEN07',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	5,3,2,35,1,11
	.byte	'GEEN0',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'IGP0',0,1
	.word	421
	.byte	2,0,2,35,1,11
	.byte	'IPEN10',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'IPEN11',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'IPEN12',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'IPEN13',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'IPEN14',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'IPEN15',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'IPEN16',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'IPEN17',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	421
	.byte	5,3,2,35,3,11
	.byte	'GEEN1',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'IGP1',0,1
	.word	421
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_SCU_IGCR_Bits',0,14,167,4,3
	.word	82473
	.byte	10
	.byte	'_Ifx_SCU_IN_Bits',0,14,170,4,16,4,11
	.byte	'P0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	398
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_IN_Bits',0,14,175,4,3
	.word	82925
	.byte	10
	.byte	'_Ifx_SCU_IOCR_Bits',0,14,178,4,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	4,4,2,35,0,11
	.byte	'PC0',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	4,4,2,35,1,11
	.byte	'PC1',0,1
	.word	421
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_IOCR_Bits',0,14,185,4,3
	.word	83024
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,14,188,4,16,4,11
	.byte	'LBISTREQ',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'LBISTRES',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'PATTERNS',0,4
	.word	398
	.byte	18,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	1304
	.byte	8,4,2,35,2,11
	.byte	'LBISTDONE',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'LBISTERRINJ',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'LBISTREQRED',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,14,198,4,3
	.word	83174
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,14,201,4,16,4,11
	.byte	'SEED',0,4
	.word	398
	.byte	19,13,2,35,0,11
	.byte	'reserved_19',0,1
	.word	421
	.byte	5,0,2,35,2,11
	.byte	'SPLITSH',0,1
	.word	421
	.byte	3,5,2,35,3,11
	.byte	'BODY',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'LBISTFREQU',0,1
	.word	421
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,14,208,4,3
	.word	83412
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,14,211,4,16,4,11
	.byte	'LENGTH',0,2
	.word	1304
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,4
	.word	398
	.byte	20,0,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,14,215,4,3
	.word	83573
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL3_Bits',0,14,218,4,16,4,11
	.byte	'SIGNATURE',0,4
	.word	398
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL3_Bits',0,14,221,4,3
	.word	83679
	.byte	10
	.byte	'_Ifx_SCU_LCLCON0_Bits',0,14,224,4,16,4,11
	.byte	'LS2',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,2
	.word	1304
	.byte	14,1,2,35,0,11
	.byte	'LSEN2',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'LS0',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	1304
	.byte	14,1,2,35,2,11
	.byte	'LSEN0',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LCLCON0_Bits',0,14,232,4,3
	.word	83765
	.byte	10
	.byte	'_Ifx_SCU_LCLCON1_Bits',0,14,235,4,16,4,11
	.byte	'LS3',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,2
	.word	1304
	.byte	14,1,2,35,0,11
	.byte	'LSEN3',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'LS1',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	1304
	.byte	14,1,2,35,2,11
	.byte	'LSEN1',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LCLCON1_Bits',0,14,243,4,3
	.word	83933
	.byte	10
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,14,246,4,16,4,11
	.byte	'LCLT0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'LCLT1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'LCLT2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'LCLT3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'LCLT4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'LCLT5',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	1304
	.byte	10,0,2,35,0,11
	.byte	'PLCLT0',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'PLCLT1',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'PLCLT2',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'PLCLT3',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'PLCLT4',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'PLCLT5',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	1304
	.byte	10,0,2,35,2,0,29
	.byte	'Ifx_SCU_LCLTEST_Bits',0,14,134,5,3
	.word	84101
	.byte	10
	.byte	'_Ifx_SCU_MANID_Bits',0,14,137,5,16,4,11
	.byte	'DEPT',0,1
	.word	421
	.byte	5,3,2,35,0,11
	.byte	'MANUF',0,2
	.word	1304
	.byte	11,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_MANID_Bits',0,14,142,5,3
	.word	84415
	.byte	10
	.byte	'_Ifx_SCU_OMR_Bits',0,14,145,5,16,4,11
	.byte	'PS0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	1304
	.byte	14,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	1304
	.byte	14,0,2,35,2,0,29
	.byte	'Ifx_SCU_OMR_Bits',0,14,153,5,3
	.word	84526
	.byte	10
	.byte	'_Ifx_SCU_OSCCON_Bits',0,14,156,5,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'PLLLV',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'OSCRES',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'GAINSEL',0,1
	.word	421
	.byte	2,3,2,35,0,11
	.byte	'MODE',0,1
	.word	421
	.byte	2,1,2,35,0,11
	.byte	'SHBY',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'PLLHV',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'HYSEN',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'HYSCTL',0,1
	.word	421
	.byte	2,4,2,35,1,11
	.byte	'AMPCTL',0,1
	.word	421
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	421
	.byte	2,0,2,35,1,11
	.byte	'OSCVAL',0,1
	.word	421
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	421
	.byte	2,1,2,35,2,11
	.byte	'APREN',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'CAP0EN',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'CAP1EN',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'CAP2EN',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'CAP3EN',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_OSCCON_Bits',0,14,177,5,3
	.word	84684
	.byte	10
	.byte	'_Ifx_SCU_OUT_Bits',0,14,180,5,16,4,11
	.byte	'P0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	398
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_OUT_Bits',0,14,185,5,3
	.word	85095
	.byte	10
	.byte	'_Ifx_SCU_OVCCON_Bits',0,14,188,5,16,4,11
	.byte	'CSEL0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'CSEL1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'CSEL2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'CSEL3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'CSEL4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'CSEL5',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	1304
	.byte	10,0,2,35,0,11
	.byte	'OVSTRT',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'OVSTP',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'DCINVAL',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	421
	.byte	5,0,2,35,2,11
	.byte	'OVCONF',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'POVCONF',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	421
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_SCU_OVCCON_Bits',0,14,204,5,3
	.word	85196
	.byte	10
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,14,207,5,16,4,11
	.byte	'OVEN0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'OVEN1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'OVEN2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'OVEN3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'OVEN4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'OVEN5',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	398
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,14,216,5,3
	.word	85514
	.byte	10
	.byte	'_Ifx_SCU_PDISC_Bits',0,14,219,5,16,4,11
	.byte	'PDIS0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	398
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDISC_Bits',0,14,224,5,3
	.word	85701
	.byte	10
	.byte	'_Ifx_SCU_PDR_Bits',0,14,227,5,16,4,11
	.byte	'PD0',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'PL0',0,1
	.word	421
	.byte	2,4,2,35,0,11
	.byte	'PD1',0,1
	.word	421
	.byte	2,2,2,35,0,11
	.byte	'PL1',0,1
	.word	421
	.byte	2,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	398
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDR_Bits',0,14,234,5,3
	.word	85812
	.byte	10
	.byte	'_Ifx_SCU_PDRR_Bits',0,14,237,5,16,4,11
	.byte	'PDR0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'PDR1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'PDR2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'PDR3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'PDR4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'PDR5',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'PDR6',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'PDR7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	398
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDRR_Bits',0,14,248,5,3
	.word	85945
	.byte	10
	.byte	'_Ifx_SCU_PERPLLCON0_Bits',0,14,251,5,16,4,11
	.byte	'DIVBY',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,2
	.word	1304
	.byte	8,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	421
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	421
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	421
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	421
	.byte	5,0,2,35,3,0,29
	.byte	'Ifx_SCU_PERPLLCON0_Bits',0,14,134,6,3
	.word	86148
	.byte	10
	.byte	'_Ifx_SCU_PERPLLCON1_Bits',0,14,137,6,16,4,11
	.byte	'K2DIV',0,1
	.word	421
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	5,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	421
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	398
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLCON1_Bits',0,14,143,6,3
	.word	86388
	.byte	10
	.byte	'_Ifx_SCU_PERPLLSTAT_Bits',0,14,146,6,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'LOCK',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'K3RDY',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	398
	.byte	25,0,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLSTAT_Bits',0,14,156,6,3
	.word	86532
	.byte	10
	.byte	'_Ifx_SCU_PMCSR0_Bits',0,14,159,6,16,4,11
	.byte	'REQSLP',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	421
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	398
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR0_Bits',0,14,165,6,3
	.word	86754
	.byte	10
	.byte	'_Ifx_SCU_PMCSR1_Bits',0,14,168,6,16,4,11
	.byte	'REQSLP',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	421
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	398
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR1_Bits',0,14,174,6,3
	.word	86890
	.byte	10
	.byte	'_Ifx_SCU_PMCSR2_Bits',0,14,177,6,16,4,11
	.byte	'REQSLP',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	421
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	398
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR2_Bits',0,14,183,6,3
	.word	87026
	.byte	10
	.byte	'_Ifx_SCU_PMCSR3_Bits',0,14,186,6,16,4,11
	.byte	'REQSLP',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	421
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	398
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR3_Bits',0,14,192,6,3
	.word	87162
	.byte	10
	.byte	'_Ifx_SCU_PMCSR4_Bits',0,14,195,6,16,4,11
	.byte	'REQSLP',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	421
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	398
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR4_Bits',0,14,201,6,3
	.word	87298
	.byte	10
	.byte	'_Ifx_SCU_PMCSR5_Bits',0,14,204,6,16,4,11
	.byte	'REQSLP',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	421
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	398
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR5_Bits',0,14,210,6,3
	.word	87434
	.byte	10
	.byte	'_Ifx_SCU_PMSTAT0_Bits',0,14,213,6,16,4,11
	.byte	'CPU0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'CPU1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'CPU2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'CPU3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'CPU4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'CPU5',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	1304
	.byte	10,0,2,35,0,11
	.byte	'CPU0LS',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'CPU1LS',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'CPU2LS',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'CPU3LS',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	1304
	.byte	12,0,2,35,2,0,29
	.byte	'Ifx_SCU_PMSTAT0_Bits',0,14,227,6,3
	.word	87570
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,14,230,6,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	8,0,2,35,0,11
	.byte	'CPUIDLSEL',0,1
	.word	421
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'IRADIS',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,4
	.word	398
	.byte	11,8,2,35,0,11
	.byte	'CPUSEL',0,1
	.word	421
	.byte	3,5,2,35,3,11
	.byte	'STBYEVEN',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'STBYEV',0,1
	.word	421
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,14,241,6,3
	.word	87842
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR0_Bits',0,14,244,6,16,4,11
	.byte	'LJTEN',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'LJTOVEN',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'LJTOVIEN',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'LJTSTRT',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'LJTSTP',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'LJTCLR',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	1304
	.byte	6,4,2,35,0,11
	.byte	'SDSTEP',0,1
	.word	421
	.byte	4,0,2,35,1,11
	.byte	'VDTEN',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'VDTOVEN',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'VDTOVIEN',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'VDTSTRT',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'VDTSTP',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'VDTCLR',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	1304
	.byte	7,3,2,35,2,11
	.byte	'LPSLPEN',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	421
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMTRCSR0_Bits',0,14,135,7,3
	.word	88087
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR1_Bits',0,14,138,7,16,4,11
	.byte	'LJTCV',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'VDTCV',0,2
	.word	1304
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	421
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMTRCSR1_Bits',0,14,143,7,3
	.word	88475
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR2_Bits',0,14,146,7,16,4,11
	.byte	'LDJMPREQ',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	2,4,2,35,0,11
	.byte	'LJTRUN',0,1
	.word	421
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	421
	.byte	2,0,2,35,0,11
	.byte	'LJTOV',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	421
	.byte	3,4,2,35,1,11
	.byte	'LJTOVCLR',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	421
	.byte	3,0,2,35,1,11
	.byte	'LJTCNT',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_PMTRCSR2_Bits',0,14,157,7,3
	.word	88593
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR3_Bits',0,14,160,7,16,4,11
	.byte	'VDROOPREQ',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	2,4,2,35,0,11
	.byte	'VDTRUN',0,1
	.word	421
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	421
	.byte	2,0,2,35,0,11
	.byte	'VDTOV',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	421
	.byte	3,4,2,35,1,11
	.byte	'VDTOVCLR',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	421
	.byte	3,0,2,35,1,11
	.byte	'VDTCNT',0,2
	.word	1304
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	421
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMTRCSR3_Bits',0,14,172,7,3
	.word	88836
	.byte	10
	.byte	'_Ifx_SCU_RSTCON_Bits',0,14,175,7,16,4,11
	.byte	'ESR0',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'ESR1',0,1
	.word	421
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	2,2,2,35,0,11
	.byte	'SMU',0,1
	.word	421
	.byte	2,0,2,35,0,11
	.byte	'SW',0,1
	.word	421
	.byte	2,6,2,35,1,11
	.byte	'STM0',0,1
	.word	421
	.byte	2,4,2,35,1,11
	.byte	'STM1',0,1
	.word	421
	.byte	2,2,2,35,1,11
	.byte	'STM2',0,1
	.word	421
	.byte	2,0,2,35,1,11
	.byte	'STM3',0,1
	.word	421
	.byte	2,6,2,35,2,11
	.byte	'STM4',0,1
	.word	421
	.byte	2,4,2,35,2,11
	.byte	'STM5',0,1
	.word	421
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	1304
	.byte	10,0,2,35,2,0,29
	.byte	'Ifx_SCU_RSTCON_Bits',0,14,189,7,3
	.word	89103
	.byte	10
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,14,192,7,16,4,11
	.byte	'FRTO',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'CLRC',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'CSSX',0,2
	.word	1304
	.byte	6,3,2,35,0,11
	.byte	'reserved_13',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'USRINFO',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_RSTCON2_Bits',0,14,206,7,3
	.word	89362
	.byte	10
	.byte	'_Ifx_SCU_RSTCON3_Bits',0,14,209,7,16,4,11
	.byte	'reserved_0',0,4
	.word	398
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON3_Bits',0,14,212,7,3
	.word	89667
	.byte	10
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,14,215,7,16,4,11
	.byte	'ESR0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'ESR1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'SMU',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'SW',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'STM0',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'STM1',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'STM2',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'STM3',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'STM4',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'STM5',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	421
	.byte	5,0,2,35,1,11
	.byte	'PORST',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'CB0',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'CB1',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'CB3',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'EVRC',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'EVR33',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'SWD',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'HSMS',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'HSMA',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'STBYR',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'LBPORST',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'LBTERM',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,14,245,7,3
	.word	89748
	.byte	10
	.byte	'_Ifx_SCU_SEICON0_Bits',0,14,248,7,16,4,11
	.byte	'reserved_0',0,4
	.word	79550
	.byte	1,31,2,35,0,11
	.byte	'ENDINIT',0,4
	.word	79550
	.byte	1,30,2,35,0,11
	.byte	'EPW',0,4
	.word	79550
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	79550
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON0_Bits',0,14,254,7,3
	.word	90297
	.byte	10
	.byte	'_Ifx_SCU_SEICON1_Bits',0,14,129,8,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	398
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON1_Bits',0,14,138,8,3
	.word	90427
	.byte	10
	.byte	'_Ifx_SCU_SEISR_Bits',0,14,141,8,16,4,11
	.byte	'AE',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	1304
	.byte	10,0,2,35,0,11
	.byte	'TIM',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SEISR_Bits',0,14,151,8,3
	.word	90618
	.byte	10
	.byte	'_Ifx_SCU_STCON_Bits',0,14,154,8,16,4,11
	.byte	'reserved_0',0,2
	.word	1304
	.byte	13,3,2,35,0,11
	.byte	'SFCBAE',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'CFCBAE',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'STP',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_STCON_Bits',0,14,161,8,3
	.word	90796
	.byte	10
	.byte	'_Ifx_SCU_STMEM1_Bits',0,14,164,8,16,4,11
	.byte	'MEM',0,4
	.word	398
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM1_Bits',0,14,167,8,3
	.word	90947
	.byte	10
	.byte	'_Ifx_SCU_STMEM2_Bits',0,14,170,8,16,4,11
	.byte	'MEM',0,4
	.word	398
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM2_Bits',0,14,173,8,3
	.word	91019
	.byte	10
	.byte	'_Ifx_SCU_STMEM3_Bits',0,14,176,8,16,4,11
	.byte	'MEM',0,4
	.word	398
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM3_Bits',0,14,179,8,3
	.word	91091
	.byte	10
	.byte	'_Ifx_SCU_STMEM4_Bits',0,14,182,8,16,4,11
	.byte	'MEM',0,4
	.word	398
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM4_Bits',0,14,185,8,3
	.word	91163
	.byte	10
	.byte	'_Ifx_SCU_STMEM5_Bits',0,14,188,8,16,4,11
	.byte	'MEM',0,4
	.word	398
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM5_Bits',0,14,191,8,3
	.word	91235
	.byte	10
	.byte	'_Ifx_SCU_STMEM6_Bits',0,14,194,8,16,4,11
	.byte	'MEM',0,4
	.word	398
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM6_Bits',0,14,197,8,3
	.word	91307
	.byte	10
	.byte	'_Ifx_SCU_STSTAT_Bits',0,14,200,8,16,4,11
	.byte	'HWCFG',0,1
	.word	421
	.byte	8,0,2,35,0,11
	.byte	'FTM',0,1
	.word	421
	.byte	7,1,2,35,1,11
	.byte	'MODE',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'FCBAE',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'LUDIS',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'TRSTL',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'SPDEN',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'RAMINT',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	421
	.byte	3,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_STSTAT_Bits',0,14,216,8,3
	.word	91379
	.byte	10
	.byte	'_Ifx_SCU_SWAPCTRL_Bits',0,14,219,8,16,4,11
	.byte	'ADDRCFG',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'SPARE',0,2
	.word	1304
	.byte	14,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SWAPCTRL_Bits',0,14,224,8,3
	.word	91708
	.byte	10
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,14,227,8,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'SWRSTREQ',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	421
	.byte	6,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	421
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,14,234,8,3
	.word	91828
	.byte	10
	.byte	'_Ifx_SCU_SYSCON_Bits',0,14,237,8,16,4,11
	.byte	'CCTRIG0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'RAMINTM',0,1
	.word	421
	.byte	2,4,2,35,0,11
	.byte	'SETLUDIS',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'DDC',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	421
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SYSCON_Bits',0,14,249,8,3
	.word	91998
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLCON0_Bits',0,14,252,8,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	2,6,2,35,0,11
	.byte	'MODEN',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,2
	.word	1304
	.byte	6,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	421
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	421
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	421
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	421
	.byte	3,2,2,35,3,11
	.byte	'INSEL',0,1
	.word	421
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_SCU_SYSPLLCON0_Bits',0,14,137,9,3
	.word	92261
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLCON1_Bits',0,14,140,9,16,4,11
	.byte	'K2DIV',0,1
	.word	421
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	398
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON1_Bits',0,14,144,9,3
	.word	92540
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLCON2_Bits',0,14,147,9,16,4,11
	.byte	'MODCFG',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SYSPLLCON2_Bits',0,14,151,9,3
	.word	92644
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLSTAT_Bits',0,14,154,9,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'LOCK',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	421
	.byte	2,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'MODRUN',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	398
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLSTAT_Bits',0,14,164,9,3
	.word	92750
	.byte	10
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,14,167,9,16,4,11
	.byte	'ESR0T',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'TRAP2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	398
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,14,174,9,3
	.word	92973
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS0_Bits',0,14,177,9,16,4,11
	.byte	'CPU0ESR0T',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'CPU0ESR1T',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'CPU0TRAP2T',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'CPU0SMUT',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'CPU1ESR0T',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'CPU1ESR1T',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'CPU1TRAP2T',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'CPU1SMUT',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	421
	.byte	4,0,2,35,1,11
	.byte	'CPU2ESR0T',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'CPU2ESR1T',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'CPU2TRAP2T',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'CPU2SMUT',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	421
	.byte	4,0,2,35,2,11
	.byte	'CPU3ESR0T',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'CPU3ESR1T',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'CPU3TRAP2T',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'CPU3SMUT',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_TRAPDIS0_Bits',0,14,199,9,3
	.word	93121
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS1_Bits',0,14,202,9,16,4,11
	.byte	'CPU4ESR0T',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'CPU4ESR1T',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'CPU4TRAP2T',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'CPU4SMUT',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'CPU5ESR0T',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'CPU5ESR1T',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'CPU5TRAP2T',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'CPU5SMUT',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	421
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_TRAPDIS1_Bits',0,14,215,9,3
	.word	93609
	.byte	10
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,14,218,9,16,4,11
	.byte	'ESR0T',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'TRAP2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	398
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSET_Bits',0,14,225,9,3
	.word	93906
	.byte	10
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,14,228,9,16,4,11
	.byte	'ESR0T',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'TRAP2',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	398
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,14,235,9,3
	.word	94054
	.byte	10
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,14,238,9,16,4,11
	.byte	'ENDINIT',0,4
	.word	79550
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	79550
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	79550
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	79550
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,14,244,9,3
	.word	94204
	.byte	10
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,14,247,9,16,4,11
	.byte	'reserved_0',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	421
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,14,132,10,3
	.word	94334
	.byte	10
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,14,135,10,16,4,11
	.byte	'AE',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	421
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,14,148,10,3
	.word	94594
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,14,151,10,16,4,11
	.byte	'ENDINIT',0,4
	.word	79550
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	79550
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	79550
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	79550
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,14,157,10,3
	.word	94817
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,14,160,10,16,4,11
	.byte	'CLRIRF',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	421
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,14,173,10,3
	.word	94943
	.byte	10
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,14,176,10,16,4,11
	.byte	'AE',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	421
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,14,189,10,3
	.word	95195
	.byte	12,14,197,10,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	75322
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN00',0,14,202,10,3
	.word	95414
	.byte	12,14,205,10,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	75881
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN01',0,14,210,10,3
	.word	95479
	.byte	12,14,213,10,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	75960
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN10',0,14,218,10,3
	.word	95544
	.byte	12,14,221,10,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76520
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN11',0,14,226,10,3
	.word	95609
	.byte	12,14,229,10,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76601
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ARSTDIS',0,14,234,10,3
	.word	95674
	.byte	12,14,237,10,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76818
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON0',0,14,242,10,3
	.word	95739
	.byte	12,14,245,10,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77091
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON1',0,14,250,10,3
	.word	95804
	.byte	12,14,253,10,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77417
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON10',0,14,130,11,3
	.word	95869
	.byte	12,14,133,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77519
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON11',0,14,138,11,3
	.word	95935
	.byte	12,14,141,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77621
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON2',0,14,146,11,3
	.word	96001
	.byte	12,14,149,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77895
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON3',0,14,154,11,3
	.word	96066
	.byte	12,14,157,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78264
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON4',0,14,162,11,3
	.word	96131
	.byte	12,14,165,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78444
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON5',0,14,170,11,3
	.word	96196
	.byte	12,14,173,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78613
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON6',0,14,178,11,3
	.word	96261
	.byte	12,14,181,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78713
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON7',0,14,186,11,3
	.word	96326
	.byte	12,14,189,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78813
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON8',0,14,194,11,3
	.word	96391
	.byte	12,14,197,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78913
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON9',0,14,202,11,3
	.word	96456
	.byte	12,14,205,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79013
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CHIPID',0,14,210,11,3
	.word	96521
	.byte	12,14,213,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79216
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_DTSCLIM',0,14,218,11,3
	.word	96585
	.byte	12,14,221,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79448
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_DTSCSTAT',0,14,226,11,3
	.word	96650
	.byte	12,14,229,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79566
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EICON0',0,14,234,11,3
	.word	96716
	.byte	12,14,237,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79694
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EICON1',0,14,242,11,3
	.word	96780
	.byte	12,14,245,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79883
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EICR',0,14,250,11,3
	.word	96844
	.byte	12,14,253,11,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80247
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EIFILT',0,14,130,12,3
	.word	96906
	.byte	12,14,133,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80686
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EIFR',0,14,138,12,3
	.word	96970
	.byte	12,14,141,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80897
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EISR',0,14,146,12,3
	.word	97032
	.byte	12,14,149,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81073
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EMSR',0,14,154,12,3
	.word	97094
	.byte	12,14,157,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81267
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EMSSW',0,14,162,12,3
	.word	97156
	.byte	12,14,165,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81402
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX',0,14,170,12,3
	.word	97219
	.byte	12,14,173,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81538
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ESROCFG',0,14,178,12,3
	.word	97292
	.byte	12,14,181,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81649
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EXTCON',0,14,186,12,3
	.word	97357
	.byte	12,14,189,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81867
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_FDR',0,14,194,12,3
	.word	97421
	.byte	12,14,197,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82030
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_FMR',0,14,202,12,3
	.word	97482
	.byte	12,14,205,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82366
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ID',0,14,210,12,3
	.word	97543
	.byte	12,14,213,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82473
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IGCR',0,14,218,12,3
	.word	97603
	.byte	12,14,221,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82925
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IN',0,14,226,12,3
	.word	97665
	.byte	12,14,229,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83024
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IOCR',0,14,234,12,3
	.word	97725
	.byte	12,14,237,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83174
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL0',0,14,242,12,3
	.word	97787
	.byte	12,14,245,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83412
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL1',0,14,250,12,3
	.word	97855
	.byte	12,14,253,12,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83573
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL2',0,14,130,13,3
	.word	97923
	.byte	12,14,133,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83679
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL3',0,14,138,13,3
	.word	97991
	.byte	12,14,141,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83765
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLCON0',0,14,146,13,3
	.word	98059
	.byte	12,14,149,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83933
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLCON1',0,14,154,13,3
	.word	98124
	.byte	12,14,157,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84101
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLTEST',0,14,162,13,3
	.word	98189
	.byte	12,14,165,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84415
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_MANID',0,14,170,13,3
	.word	98254
	.byte	12,14,173,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84526
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OMR',0,14,178,13,3
	.word	98317
	.byte	12,14,181,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84684
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OSCCON',0,14,186,13,3
	.word	98378
	.byte	12,14,189,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	85095
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OUT',0,14,194,13,3
	.word	98442
	.byte	12,14,197,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	85196
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OVCCON',0,14,202,13,3
	.word	98503
	.byte	12,14,205,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	85514
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OVCENABLE',0,14,210,13,3
	.word	98567
	.byte	12,14,213,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	85701
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDISC',0,14,218,13,3
	.word	98634
	.byte	12,14,221,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	85812
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDR',0,14,226,13,3
	.word	98697
	.byte	12,14,229,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	85945
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDRR',0,14,234,13,3
	.word	98758
	.byte	12,14,237,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	86148
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLCON0',0,14,242,13,3
	.word	98820
	.byte	12,14,245,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	86388
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLCON1',0,14,250,13,3
	.word	98888
	.byte	12,14,253,13,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	86532
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLSTAT',0,14,130,14,3
	.word	98956
	.byte	12,14,133,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	86754
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR0',0,14,138,14,3
	.word	99024
	.byte	12,14,141,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	86890
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR1',0,14,146,14,3
	.word	99088
	.byte	12,14,149,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	87026
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR2',0,14,154,14,3
	.word	99152
	.byte	12,14,157,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	87162
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR3',0,14,162,14,3
	.word	99216
	.byte	12,14,165,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	87298
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR4',0,14,170,14,3
	.word	99280
	.byte	12,14,173,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	87434
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR5',0,14,178,14,3
	.word	99344
	.byte	12,14,181,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	87570
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMSTAT0',0,14,186,14,3
	.word	99408
	.byte	12,14,189,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	87842
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMSWCR1',0,14,194,14,3
	.word	99473
	.byte	12,14,197,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	88087
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR0',0,14,202,14,3
	.word	99538
	.byte	12,14,205,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	88475
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR1',0,14,210,14,3
	.word	99604
	.byte	12,14,213,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	88593
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR2',0,14,218,14,3
	.word	99670
	.byte	12,14,221,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	88836
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR3',0,14,226,14,3
	.word	99736
	.byte	12,14,229,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	89103
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON',0,14,234,14,3
	.word	99802
	.byte	12,14,237,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	89362
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON2',0,14,242,14,3
	.word	99866
	.byte	12,14,245,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	89667
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON3',0,14,250,14,3
	.word	99931
	.byte	12,14,253,14,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	89748
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTSTAT',0,14,130,15,3
	.word	99996
	.byte	12,14,133,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	90297
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON0',0,14,138,15,3
	.word	100061
	.byte	12,14,141,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	90427
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON1',0,14,146,15,3
	.word	100126
	.byte	12,14,149,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	90618
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SEISR',0,14,154,15,3
	.word	100191
	.byte	12,14,157,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	90796
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STCON',0,14,162,15,3
	.word	100254
	.byte	12,14,165,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	90947
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM1',0,14,170,15,3
	.word	100317
	.byte	12,14,173,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91019
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM2',0,14,178,15,3
	.word	100381
	.byte	12,14,181,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91091
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM3',0,14,186,15,3
	.word	100445
	.byte	12,14,189,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91163
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM4',0,14,194,15,3
	.word	100509
	.byte	12,14,197,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91235
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM5',0,14,202,15,3
	.word	100573
	.byte	12,14,205,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91307
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM6',0,14,210,15,3
	.word	100637
	.byte	12,14,213,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91379
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STSTAT',0,14,218,15,3
	.word	100701
	.byte	12,14,221,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91708
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SWAPCTRL',0,14,226,15,3
	.word	100765
	.byte	12,14,229,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91828
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SWRSTCON',0,14,234,15,3
	.word	100831
	.byte	12,14,237,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91998
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSCON',0,14,242,15,3
	.word	100897
	.byte	12,14,245,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92261
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON0',0,14,250,15,3
	.word	100961
	.byte	12,14,253,15,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92540
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON1',0,14,130,16,3
	.word	101029
	.byte	12,14,133,16,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92644
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON2',0,14,138,16,3
	.word	101097
	.byte	12,14,141,16,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92750
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLSTAT',0,14,146,16,3
	.word	101165
	.byte	12,14,149,16,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92973
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPCLR',0,14,154,16,3
	.word	101233
	.byte	12,14,157,16,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93121
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPDIS0',0,14,162,16,3
	.word	101298
	.byte	12,14,165,16,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93609
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPDIS1',0,14,170,16,3
	.word	101364
	.byte	12,14,173,16,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93906
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSET',0,14,178,16,3
	.word	101430
	.byte	12,14,181,16,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94054
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSTAT',0,14,186,16,3
	.word	101495
	.byte	12,14,189,16,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94204
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_CON0',0,14,194,16,3
	.word	101561
	.byte	12,14,197,16,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94334
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_CON1',0,14,202,16,3
	.word	101630
	.byte	12,14,205,16,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94594
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_SR',0,14,210,16,3
	.word	101699
	.byte	12,14,213,16,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94817
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON0',0,14,218,16,3
	.word	101766
	.byte	12,14,221,16,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94943
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON1',0,14,226,16,3
	.word	101833
	.byte	12,14,229,16,9,4,13
	.byte	'U',0
	.word	398
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	414
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95195
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_SR',0,14,234,16,3
	.word	101900
	.byte	10
	.byte	'_Ifx_SCU_ESRCFGX',0,14,246,16,25,4,13
	.byte	'ESRCFGX',0
	.word	97219
	.byte	4,2,35,0,0,14
	.word	101965
	.byte	29
	.byte	'Ifx_SCU_ESRCFGX',0,14,249,16,3
	.word	102006
	.byte	10
	.byte	'_Ifx_SCU_WDTCPU',0,14,136,17,25,12,13
	.byte	'CON0',0
	.word	101561
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	101630
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	101699
	.byte	4,2,35,8,0,14
	.word	102036
	.byte	29
	.byte	'Ifx_SCU_WDTCPU',0,14,141,17,3
	.word	102099
	.byte	10
	.byte	'_Ifx_SCU_WDTS',0,14,156,17,25,12,13
	.byte	'CON0',0
	.word	101766
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	101833
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	101900
	.byte	4,2,35,8,0,14
	.word	102128
	.byte	29
	.byte	'Ifx_SCU_WDTS',0,14,161,17,3
	.word	102189
	.byte	27,15,66,9,1,28
	.byte	'IfxSrc_Tos_cpu0',0,0,28
	.byte	'IfxSrc_Tos_dma',0,1,28
	.byte	'IfxSrc_Tos_cpu1',0,2,28
	.byte	'IfxSrc_Tos_cpu2',0,3,28
	.byte	'IfxSrc_Tos_cpu3',0,4,28
	.byte	'IfxSrc_Tos_cpu4',0,5,28
	.byte	'IfxSrc_Tos_cpu5',0,6,0,29
	.byte	'IfxSrc_Tos',0,15,75,3
	.word	102216
	.byte	29
	.byte	'Ifx_SRC_SRCR_Bits',0,4,85,3
	.word	438
	.byte	29
	.byte	'Ifx_SRC_SRCR',0,4,98,3
	.word	728
	.byte	10
	.byte	'_Ifx_SRC_CPU_CPU',0,4,110,25,4,13
	.byte	'SB',0
	.word	728
	.byte	4,2,35,0,0,14
	.word	102413
	.byte	29
	.byte	'Ifx_SRC_CPU_CPU',0,4,113,3
	.word	102448
	.byte	15,24
	.word	102413
	.byte	16,5,0,14
	.word	102477
	.byte	10
	.byte	'_Ifx_SRC_CPU',0,4,128,1,25,24,13
	.byte	'CPU',0
	.word	102486
	.byte	24,2,35,0,0,14
	.word	102491
	.byte	29
	.byte	'Ifx_SRC_CPU',0,4,131,1,3
	.word	102524
	.byte	10
	.byte	'_Ifx_SRC_AGBT_AGBT',0,4,146,1,25,4,13
	.byte	'SR',0
	.word	728
	.byte	4,2,35,0,0,14
	.word	102550
	.byte	29
	.byte	'Ifx_SRC_AGBT_AGBT',0,4,149,1,3
	.word	102588
	.byte	15,4
	.word	102550
	.byte	16,0,0,14
	.word	102620
	.byte	10
	.byte	'_Ifx_SRC_AGBT',0,4,164,1,25,4,13
	.byte	'AGBT',0
	.word	102629
	.byte	4,2,35,0,0,14
	.word	102634
	.byte	29
	.byte	'Ifx_SRC_AGBT',0,4,167,1,3
	.word	102669
	.byte	10
	.byte	'_Ifx_SRC_XBAR_XBAR',0,4,182,1,25,4,13
	.byte	'SR',0
	.word	728
	.byte	4,2,35,0,0,14
	.word	102696
	.byte	29
	.byte	'Ifx_SRC_XBAR_XBAR',0,4,185,1,3
	.word	102734
	.byte	15,12
	.word	102696
	.byte	16,2,0,14
	.word	102766
	.byte	10
	.byte	'_Ifx_SRC_XBAR',0,4,200,1,25,12,13
	.byte	'XBAR',0
	.word	102775
	.byte	12,2,35,0,0,14
	.word	102780
	.byte	29
	.byte	'Ifx_SRC_XBAR',0,4,203,1,3
	.word	102815
	.byte	15,8
	.word	728
	.byte	16,1,0,10
	.byte	'_Ifx_SRC_CERBERUS_CERBERUS',0,4,218,1,25,8,13
	.byte	'SR',0
	.word	102842
	.byte	8,2,35,0,0,14
	.word	102851
	.byte	29
	.byte	'Ifx_SRC_CERBERUS_CERBERUS',0,4,221,1,3
	.word	102897
	.byte	14
	.word	102851
	.byte	10
	.byte	'_Ifx_SRC_CERBERUS',0,4,236,1,25,8,13
	.byte	'CERBERUS',0
	.word	102937
	.byte	8,2,35,0,0,14
	.word	102942
	.byte	29
	.byte	'Ifx_SRC_CERBERUS',0,4,239,1,3
	.word	102985
	.byte	10
	.byte	'_Ifx_SRC_ASCLIN_ASCLIN',0,4,254,1,25,12,13
	.byte	'TX',0
	.word	728
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	728
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	728
	.byte	4,2,35,8,0,14
	.word	103016
	.byte	29
	.byte	'Ifx_SRC_ASCLIN_ASCLIN',0,4,131,2,3
	.word	103083
	.byte	15,144,1
	.word	103016
	.byte	16,11,0,14
	.word	103119
	.byte	10
	.byte	'_Ifx_SRC_ASCLIN',0,4,146,2,25,144,1,13
	.byte	'ASCLIN',0
	.word	103129
	.byte	144,1,2,35,0,0,14
	.word	103134
	.byte	29
	.byte	'Ifx_SRC_ASCLIN',0,4,149,2,3
	.word	103175
	.byte	10
	.byte	'_Ifx_SRC_QSPI_QSPI',0,4,164,2,25,20,13
	.byte	'TX',0
	.word	728
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	728
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	728
	.byte	4,2,35,8,13
	.byte	'PT',0
	.word	728
	.byte	4,2,35,12,13
	.byte	'U',0
	.word	728
	.byte	4,2,35,16,0,14
	.word	103204
	.byte	29
	.byte	'Ifx_SRC_QSPI_QSPI',0,4,171,2,3
	.word	103290
	.byte	15,120
	.word	103204
	.byte	16,5,0,14
	.word	103322
	.byte	10
	.byte	'_Ifx_SRC_QSPI',0,4,186,2,25,120,13
	.byte	'QSPI',0
	.word	103331
	.byte	120,2,35,0,0,14
	.word	103336
	.byte	29
	.byte	'Ifx_SRC_QSPI',0,4,189,2,3
	.word	103371
	.byte	10
	.byte	'_Ifx_SRC_HSCT_HSCT',0,4,204,2,25,4,13
	.byte	'SR',0
	.word	728
	.byte	4,2,35,0,0,14
	.word	103398
	.byte	29
	.byte	'Ifx_SRC_HSCT_HSCT',0,4,207,2,3
	.word	103436
	.byte	15,8
	.word	103398
	.byte	16,1,0,14
	.word	103468
	.byte	10
	.byte	'_Ifx_SRC_HSCT',0,4,222,2,25,8,13
	.byte	'HSCT',0
	.word	103477
	.byte	8,2,35,0,0,14
	.word	103482
	.byte	29
	.byte	'Ifx_SRC_HSCT',0,4,225,2,3
	.word	103517
	.byte	10
	.byte	'_Ifx_SRC_HSSL_HSSL_CH',0,4,240,2,25,16,13
	.byte	'COK',0
	.word	728
	.byte	4,2,35,0,13
	.byte	'RDI',0
	.word	728
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	728
	.byte	4,2,35,8,13
	.byte	'TRG',0
	.word	728
	.byte	4,2,35,12,0,14
	.word	103544
	.byte	29
	.byte	'Ifx_SRC_HSSL_HSSL_CH',0,4,246,2,3
	.word	103625
	.byte	15,64
	.word	103544
	.byte	16,3,0,14
	.word	103660
	.byte	10
	.byte	'_Ifx_SRC_HSSL_HSSL',0,4,133,3,25,68,13
	.byte	'CH',0
	.word	103669
	.byte	64,2,35,0,13
	.byte	'EXI',0
	.word	728
	.byte	4,2,35,64,0,14
	.word	103674
	.byte	29
	.byte	'Ifx_SRC_HSSL_HSSL',0,4,137,3,3
	.word	103725
	.byte	15,136,1
	.word	103674
	.byte	16,1,0,14
	.word	103757
	.byte	10
	.byte	'_Ifx_SRC_HSSL',0,4,152,3,25,136,1,13
	.byte	'HSSL',0
	.word	103767
	.byte	136,1,2,35,0,0,14
	.word	103772
	.byte	29
	.byte	'Ifx_SRC_HSSL',0,4,155,3,3
	.word	103809
	.byte	10
	.byte	'_Ifx_SRC_I2C_I2C',0,4,170,3,25,16,13
	.byte	'DTR',0
	.word	728
	.byte	4,2,35,0,13
	.byte	'ERR',0
	.word	728
	.byte	4,2,35,4,13
	.byte	'P',0
	.word	728
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3227
	.byte	4,2,35,12,0,14
	.word	103836
	.byte	29
	.byte	'Ifx_SRC_I2C_I2C',0,4,176,3,3
	.word	103917
	.byte	15,32
	.word	103836
	.byte	16,1,0,14
	.word	103947
	.byte	10
	.byte	'_Ifx_SRC_I2C',0,4,191,3,25,32,13
	.byte	'I2C',0
	.word	103956
	.byte	32,2,35,0,0,14
	.word	103961
	.byte	29
	.byte	'Ifx_SRC_I2C',0,4,194,3,3
	.word	103994
	.byte	10
	.byte	'_Ifx_SRC_SENT_SENT',0,4,209,3,25,4,13
	.byte	'SR',0
	.word	728
	.byte	4,2,35,0,0,14
	.word	104020
	.byte	29
	.byte	'Ifx_SRC_SENT_SENT',0,4,212,3,3
	.word	104058
	.byte	15,40
	.word	104020
	.byte	16,9,0,14
	.word	104090
	.byte	10
	.byte	'_Ifx_SRC_SENT',0,4,227,3,25,40,13
	.byte	'SENT',0
	.word	104099
	.byte	40,2,35,0,0,14
	.word	104104
	.byte	29
	.byte	'Ifx_SRC_SENT',0,4,230,3,3
	.word	104139
	.byte	15,20
	.word	728
	.byte	16,4,0,10
	.byte	'_Ifx_SRC_MSC_MSC',0,4,245,3,25,20,13
	.byte	'SR',0
	.word	104166
	.byte	20,2,35,0,0,14
	.word	104175
	.byte	29
	.byte	'Ifx_SRC_MSC_MSC',0,4,248,3,3
	.word	104211
	.byte	15,80
	.word	104175
	.byte	16,3,0,14
	.word	104241
	.byte	10
	.byte	'_Ifx_SRC_MSC',0,4,135,4,25,80,13
	.byte	'MSC',0
	.word	104250
	.byte	80,2,35,0,0,14
	.word	104255
	.byte	29
	.byte	'Ifx_SRC_MSC',0,4,138,4,3
	.word	104288
	.byte	15,16
	.word	728
	.byte	16,3,0,10
	.byte	'_Ifx_SRC_CCU6_CCU',0,4,153,4,25,16,13
	.byte	'SR',0
	.word	104314
	.byte	16,2,35,0,0,14
	.word	104323
	.byte	29
	.byte	'Ifx_SRC_CCU6_CCU',0,4,156,4,3
	.word	104360
	.byte	15,32
	.word	104323
	.byte	16,1,0,14
	.word	104391
	.byte	10
	.byte	'_Ifx_SRC_CCU6',0,4,171,4,25,32,13
	.byte	'CCU',0
	.word	104400
	.byte	32,2,35,0,0,14
	.word	104405
	.byte	29
	.byte	'Ifx_SRC_CCU6',0,4,174,4,3
	.word	104439
	.byte	10
	.byte	'_Ifx_SRC_GPT12_GPT12',0,4,189,4,25,24,13
	.byte	'CIRQ',0
	.word	728
	.byte	4,2,35,0,13
	.byte	'T2',0
	.word	728
	.byte	4,2,35,4,13
	.byte	'T3',0
	.word	728
	.byte	4,2,35,8,13
	.byte	'T4',0
	.word	728
	.byte	4,2,35,12,13
	.byte	'T5',0
	.word	728
	.byte	4,2,35,16,13
	.byte	'T6',0
	.word	728
	.byte	4,2,35,20,0,14
	.word	104466
	.byte	29
	.byte	'Ifx_SRC_GPT12_GPT12',0,4,197,4,3
	.word	104568
	.byte	15,24
	.word	104466
	.byte	16,0,0,14
	.word	104602
	.byte	10
	.byte	'_Ifx_SRC_GPT12',0,4,212,4,25,24,13
	.byte	'GPT12',0
	.word	104611
	.byte	24,2,35,0,0,14
	.word	104616
	.byte	29
	.byte	'Ifx_SRC_GPT12',0,4,215,4,3
	.word	104653
	.byte	10
	.byte	'_Ifx_SRC_STM_STM',0,4,230,4,25,8,13
	.byte	'SR',0
	.word	102842
	.byte	8,2,35,0,0,14
	.word	104681
	.byte	29
	.byte	'Ifx_SRC_STM_STM',0,4,233,4,3
	.word	104717
	.byte	15,48
	.word	104681
	.byte	16,5,0,14
	.word	104747
	.byte	10
	.byte	'_Ifx_SRC_STM',0,4,248,4,25,48,13
	.byte	'STM',0
	.word	104756
	.byte	48,2,35,0,0,14
	.word	104761
	.byte	29
	.byte	'Ifx_SRC_STM',0,4,251,4,3
	.word	104794
	.byte	10
	.byte	'_Ifx_SRC_FCE_FCE0',0,4,138,5,25,4,13
	.byte	'SR',0
	.word	728
	.byte	4,2,35,0,0,14
	.word	104820
	.byte	29
	.byte	'Ifx_SRC_FCE_FCE0',0,4,141,5,3
	.word	104857
	.byte	14
	.word	104820
	.byte	10
	.byte	'_Ifx_SRC_FCE',0,4,156,5,25,4,13
	.byte	'FCE0',0
	.word	104888
	.byte	4,2,35,0,0,14
	.word	104893
	.byte	29
	.byte	'Ifx_SRC_FCE',0,4,159,5,3
	.word	104927
	.byte	15,32
	.word	421
	.byte	16,31,0,15,128,4
	.word	728
	.byte	16,127,0,10
	.byte	'_Ifx_SRC_DMA_DMA',0,4,174,5,25,176,4,13
	.byte	'ERR',0
	.word	104314
	.byte	16,2,35,0,13
	.byte	'reserved_10',0
	.word	104953
	.byte	32,2,35,16,13
	.byte	'CH',0
	.word	104962
	.byte	128,4,2,35,48,0,14
	.word	104972
	.byte	29
	.byte	'Ifx_SRC_DMA_DMA',0,4,179,5,3
	.word	105044
	.byte	15,176,4
	.word	104972
	.byte	16,0,0,14
	.word	105074
	.byte	10
	.byte	'_Ifx_SRC_DMA',0,4,194,5,25,176,4,13
	.byte	'DMA',0
	.word	105084
	.byte	176,4,2,35,0,0,14
	.word	105089
	.byte	29
	.byte	'Ifx_SRC_DMA',0,4,197,5,3
	.word	105124
	.byte	10
	.byte	'_Ifx_SRC_SDMMC_SDMMC',0,4,212,5,25,8,13
	.byte	'ERR',0
	.word	728
	.byte	4,2,35,0,13
	.byte	'DMA',0
	.word	728
	.byte	4,2,35,4,0,14
	.word	105150
	.byte	29
	.byte	'Ifx_SRC_SDMMC_SDMMC',0,4,216,5,3
	.word	105204
	.byte	15,8
	.word	105150
	.byte	16,0,0,14
	.word	105238
	.byte	10
	.byte	'_Ifx_SRC_SDMMC',0,4,231,5,25,8,13
	.byte	'SDMMC',0
	.word	105247
	.byte	8,2,35,0,0,14
	.word	105252
	.byte	29
	.byte	'Ifx_SRC_SDMMC',0,4,234,5,3
	.word	105289
	.byte	15,40
	.word	728
	.byte	16,9,0,10
	.byte	'_Ifx_SRC_GETH_GETH',0,4,249,5,25,40,13
	.byte	'SR',0
	.word	105317
	.byte	40,2,35,0,0,14
	.word	105326
	.byte	29
	.byte	'Ifx_SRC_GETH_GETH',0,4,252,5,3
	.word	105364
	.byte	15,40
	.word	105326
	.byte	16,0,0,14
	.word	105396
	.byte	10
	.byte	'_Ifx_SRC_GETH',0,4,139,6,25,40,13
	.byte	'GETH',0
	.word	105405
	.byte	40,2,35,0,0,14
	.word	105410
	.byte	29
	.byte	'Ifx_SRC_GETH',0,4,142,6,3
	.word	105445
	.byte	15,64
	.word	728
	.byte	16,15,0,10
	.byte	'_Ifx_SRC_CAN_CAN',0,4,157,6,25,64,13
	.byte	'INT',0
	.word	105472
	.byte	64,2,35,0,0,14
	.word	105481
	.byte	29
	.byte	'Ifx_SRC_CAN_CAN',0,4,160,6,3
	.word	105518
	.byte	15,192,1
	.word	105481
	.byte	16,2,0,14
	.word	105548
	.byte	10
	.byte	'_Ifx_SRC_CAN',0,4,175,6,25,192,1,13
	.byte	'CAN',0
	.word	105558
	.byte	192,1,2,35,0,0,14
	.word	105563
	.byte	29
	.byte	'Ifx_SRC_CAN',0,4,178,6,3
	.word	105598
	.byte	10
	.byte	'_Ifx_SRC_VADC_G',0,4,193,6,25,16,13
	.byte	'SR0',0
	.word	728
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	728
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	728
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	728
	.byte	4,2,35,12,0,14
	.word	105624
	.byte	29
	.byte	'Ifx_SRC_VADC_G',0,4,199,6,3
	.word	105699
	.byte	10
	.byte	'_Ifx_SRC_VADC_FC',0,4,214,6,25,4,13
	.byte	'SR0',0
	.word	728
	.byte	4,2,35,0,0,14
	.word	105728
	.byte	29
	.byte	'Ifx_SRC_VADC_FC',0,4,217,6,3
	.word	105765
	.byte	15,192,1
	.word	105624
	.byte	16,11,0,14
	.word	105795
	.byte	15,32
	.word	105728
	.byte	16,7,0,14
	.word	105810
	.byte	15,32
	.word	105624
	.byte	16,1,0,14
	.word	105824
	.byte	10
	.byte	'_Ifx_SRC_VADC',0,4,233,6,25,128,2,13
	.byte	'G',0
	.word	105805
	.byte	192,1,2,35,0,13
	.byte	'FC',0
	.word	105819
	.byte	32,3,35,192,1,13
	.byte	'CG',0
	.word	105833
	.byte	32,3,35,224,1,0,14
	.word	105838
	.byte	29
	.byte	'Ifx_SRC_VADC',0,4,238,6,3
	.word	105898
	.byte	10
	.byte	'_Ifx_SRC_DSADC_DSADC',0,4,253,6,25,8,13
	.byte	'SRM',0
	.word	728
	.byte	4,2,35,0,13
	.byte	'SRA',0
	.word	728
	.byte	4,2,35,4,0,14
	.word	105925
	.byte	29
	.byte	'Ifx_SRC_DSADC_DSADC',0,4,129,7,3
	.word	105979
	.byte	15,112
	.word	105925
	.byte	16,13,0,14
	.word	106013
	.byte	10
	.byte	'_Ifx_SRC_DSADC',0,4,144,7,25,112,13
	.byte	'DSADC',0
	.word	106022
	.byte	112,2,35,0,0,14
	.word	106027
	.byte	29
	.byte	'Ifx_SRC_DSADC',0,4,147,7,3
	.word	106064
	.byte	10
	.byte	'_Ifx_SRC_ERAY_ERAY',0,4,162,7,25,48,13
	.byte	'INT0',0
	.word	728
	.byte	4,2,35,0,13
	.byte	'INT1',0
	.word	728
	.byte	4,2,35,4,13
	.byte	'TINT0',0
	.word	728
	.byte	4,2,35,8,13
	.byte	'TINT1',0
	.word	728
	.byte	4,2,35,12,13
	.byte	'NDAT0',0
	.word	728
	.byte	4,2,35,16,13
	.byte	'NDAT1',0
	.word	728
	.byte	4,2,35,20,13
	.byte	'MBSC0',0
	.word	728
	.byte	4,2,35,24,13
	.byte	'MBSC1',0
	.word	728
	.byte	4,2,35,28,13
	.byte	'OBUSY',0
	.word	728
	.byte	4,2,35,32,13
	.byte	'IBUSY',0
	.word	728
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	3891
	.byte	8,2,35,40,0,14
	.word	106092
	.byte	29
	.byte	'Ifx_SRC_ERAY_ERAY',0,4,175,7,3
	.word	106287
	.byte	15,96
	.word	106092
	.byte	16,1,0,14
	.word	106319
	.byte	10
	.byte	'_Ifx_SRC_ERAY',0,4,190,7,25,96,13
	.byte	'ERAY',0
	.word	106328
	.byte	96,2,35,0,0,14
	.word	106333
	.byte	29
	.byte	'Ifx_SRC_ERAY',0,4,193,7,3
	.word	106368
	.byte	10
	.byte	'_Ifx_SRC_HSM_HSM',0,4,208,7,25,8,13
	.byte	'HSM',0
	.word	102842
	.byte	8,2,35,0,0,14
	.word	106395
	.byte	29
	.byte	'Ifx_SRC_HSM_HSM',0,4,211,7,3
	.word	106432
	.byte	15,8
	.word	106395
	.byte	16,0,0,14
	.word	106462
	.byte	10
	.byte	'_Ifx_SRC_HSM',0,4,226,7,25,8,13
	.byte	'HSM',0
	.word	106471
	.byte	8,2,35,0,0,14
	.word	106476
	.byte	29
	.byte	'Ifx_SRC_HSM',0,4,229,7,3
	.word	106509
	.byte	10
	.byte	'_Ifx_SRC_SCU',0,4,244,7,25,16,13
	.byte	'SCUERU',0
	.word	104314
	.byte	16,2,35,0,0,14
	.word	106535
	.byte	29
	.byte	'Ifx_SRC_SCU',0,4,247,7,3
	.word	106571
	.byte	10
	.byte	'_Ifx_SRC_PMS_PMS',0,4,134,8,25,4,13
	.byte	'SR',0
	.word	728
	.byte	4,2,35,0,0,14
	.word	106597
	.byte	29
	.byte	'Ifx_SRC_PMS_PMS',0,4,137,8,3
	.word	106633
	.byte	15,16
	.word	106597
	.byte	16,3,0,14
	.word	106663
	.byte	10
	.byte	'_Ifx_SRC_PMS',0,4,152,8,25,16,13
	.byte	'PMS',0
	.word	106672
	.byte	16,2,35,0,0,14
	.word	106677
	.byte	29
	.byte	'Ifx_SRC_PMS',0,4,155,8,3
	.word	106710
	.byte	15,12
	.word	728
	.byte	16,2,0,10
	.byte	'_Ifx_SRC_SMU_SMU',0,4,170,8,25,12,13
	.byte	'SR',0
	.word	106736
	.byte	12,2,35,0,0,14
	.word	106745
	.byte	29
	.byte	'Ifx_SRC_SMU_SMU',0,4,173,8,3
	.word	106781
	.byte	15,12
	.word	106745
	.byte	16,0,0,14
	.word	106811
	.byte	10
	.byte	'_Ifx_SRC_SMU',0,4,188,8,25,12,13
	.byte	'SMU',0
	.word	106820
	.byte	12,2,35,0,0,14
	.word	106825
	.byte	29
	.byte	'Ifx_SRC_SMU',0,4,191,8,3
	.word	106858
	.byte	15,32
	.word	728
	.byte	16,7,0,10
	.byte	'_Ifx_SRC_PSI5_PSI5',0,4,206,8,25,32,13
	.byte	'SR',0
	.word	106884
	.byte	32,2,35,0,0,14
	.word	106893
	.byte	29
	.byte	'Ifx_SRC_PSI5_PSI5',0,4,209,8,3
	.word	106931
	.byte	15,32
	.word	106893
	.byte	16,0,0,14
	.word	106963
	.byte	10
	.byte	'_Ifx_SRC_PSI5',0,4,224,8,25,32,13
	.byte	'PSI5',0
	.word	106972
	.byte	32,2,35,0,0,14
	.word	106977
	.byte	29
	.byte	'Ifx_SRC_PSI5',0,4,227,8,3
	.word	107012
	.byte	10
	.byte	'_Ifx_SRC_HSPDM_HSPDM0',0,4,242,8,25,12,13
	.byte	'BFR',0
	.word	728
	.byte	4,2,35,0,13
	.byte	'RAMP',0
	.word	728
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	728
	.byte	4,2,35,8,0,14
	.word	107039
	.byte	29
	.byte	'Ifx_SRC_HSPDM_HSPDM0',0,4,247,8,3
	.word	107108
	.byte	14
	.word	107039
	.byte	10
	.byte	'_Ifx_SRC_HSPDM',0,4,134,9,25,12,13
	.byte	'HSPDM0',0
	.word	107143
	.byte	12,2,35,0,0,14
	.word	107148
	.byte	29
	.byte	'Ifx_SRC_HSPDM',0,4,137,9,3
	.word	107186
	.byte	10
	.byte	'_Ifx_SRC_DAM_DAM',0,4,152,9,25,24,13
	.byte	'LI0',0
	.word	728
	.byte	4,2,35,0,13
	.byte	'RI0',0
	.word	728
	.byte	4,2,35,4,13
	.byte	'LI1',0
	.word	728
	.byte	4,2,35,8,13
	.byte	'RI1',0
	.word	728
	.byte	4,2,35,12,13
	.byte	'DR',0
	.word	728
	.byte	4,2,35,16,13
	.byte	'ERR',0
	.word	728
	.byte	4,2,35,20,0,14
	.word	107214
	.byte	29
	.byte	'Ifx_SRC_DAM_DAM',0,4,160,9,3
	.word	107315
	.byte	15,48
	.word	107214
	.byte	16,1,0,14
	.word	107345
	.byte	10
	.byte	'_Ifx_SRC_DAM',0,4,175,9,25,48,13
	.byte	'DAM',0
	.word	107354
	.byte	48,2,35,0,0,14
	.word	107359
	.byte	29
	.byte	'Ifx_SRC_DAM',0,4,178,9,3
	.word	107392
	.byte	10
	.byte	'_Ifx_SRC_PSI5S_PSI5S',0,4,193,9,25,32,13
	.byte	'SR',0
	.word	106884
	.byte	32,2,35,0,0,14
	.word	107418
	.byte	29
	.byte	'Ifx_SRC_PSI5S_PSI5S',0,4,196,9,3
	.word	107458
	.byte	15,32
	.word	107418
	.byte	16,0,0,14
	.word	107492
	.byte	10
	.byte	'_Ifx_SRC_PSI5S',0,4,211,9,25,32,13
	.byte	'PSI5S',0
	.word	107501
	.byte	32,2,35,0,0,14
	.word	107506
	.byte	29
	.byte	'Ifx_SRC_PSI5S',0,4,214,9,3
	.word	107543
	.byte	10
	.byte	'_Ifx_SRC_RIF_RIF',0,4,229,9,25,8,13
	.byte	'ERR',0
	.word	728
	.byte	4,2,35,0,13
	.byte	'INT',0
	.word	728
	.byte	4,2,35,4,0,14
	.word	107571
	.byte	29
	.byte	'Ifx_SRC_RIF_RIF',0,4,233,9,3
	.word	107621
	.byte	15,16
	.word	107571
	.byte	16,1,0,14
	.word	107651
	.byte	10
	.byte	'_Ifx_SRC_RIF',0,4,248,9,25,16,13
	.byte	'RIF',0
	.word	107660
	.byte	16,2,35,0,0,14
	.word	107665
	.byte	29
	.byte	'Ifx_SRC_RIF',0,4,251,9,3
	.word	107698
	.byte	10
	.byte	'_Ifx_SRC_SPU_SPU',0,4,138,10,25,8,13
	.byte	'INT',0
	.word	728
	.byte	4,2,35,0,13
	.byte	'ERR',0
	.word	728
	.byte	4,2,35,4,0,14
	.word	107724
	.byte	29
	.byte	'Ifx_SRC_SPU_SPU',0,4,142,10,3
	.word	107774
	.byte	15,16
	.word	107724
	.byte	16,1,0,14
	.word	107804
	.byte	10
	.byte	'_Ifx_SRC_SPU',0,4,157,10,25,16,13
	.byte	'SPU',0
	.word	107813
	.byte	16,2,35,0,0,14
	.word	107818
	.byte	29
	.byte	'Ifx_SRC_SPU',0,4,160,10,3
	.word	107851
	.byte	10
	.byte	'_Ifx_SRC_GPSR_GPSR',0,4,175,10,25,32,13
	.byte	'SR',0
	.word	106884
	.byte	32,2,35,0,0,14
	.word	107877
	.byte	29
	.byte	'Ifx_SRC_GPSR_GPSR',0,4,178,10,3
	.word	107915
	.byte	15,192,1
	.word	107877
	.byte	16,5,0,14
	.word	107947
	.byte	10
	.byte	'_Ifx_SRC_GPSR',0,4,193,10,25,192,1,13
	.byte	'GPSR',0
	.word	107957
	.byte	192,1,2,35,0,0,14
	.word	107962
	.byte	29
	.byte	'Ifx_SRC_GPSR',0,4,196,10,3
	.word	107999
	.byte	27,5,85,9,1,28
	.byte	'IfxGeth_DmaBurstLength_0',0,0,28
	.byte	'IfxGeth_DmaBurstLength_1',0,1,28
	.byte	'IfxGeth_DmaBurstLength_2',0,2,28
	.byte	'IfxGeth_DmaBurstLength_4',0,4,28
	.byte	'IfxGeth_DmaBurstLength_8',0,8,28
	.byte	'IfxGeth_DmaBurstLength_16',0,16,28
	.byte	'IfxGeth_DmaBurstLength_32',0,32,0,29
	.byte	'IfxGeth_DmaBurstLength',0,5,94,3
	.word	108026
	.byte	27,5,98,9,1,28
	.byte	'IfxGeth_DmaChannel_0',0,0,28
	.byte	'IfxGeth_DmaChannel_1',0,1,28
	.byte	'IfxGeth_DmaChannel_2',0,2,28
	.byte	'IfxGeth_DmaChannel_3',0,3,0,29
	.byte	'IfxGeth_DmaChannel',0,5,104,3
	.word	108254
	.byte	27,5,108,9,1,28
	.byte	'IfxGeth_DmaInterruptFlag_transmitInterrupt',0,0,28
	.byte	'IfxGeth_DmaInterruptFlag_transmitStopped',0,1,28
	.byte	'IfxGeth_DmaInterruptFlag_transmitBufferUnavailable',0,2,28
	.byte	'IfxGeth_DmaInterruptFlag_receiveInterrupt',0,6,28
	.byte	'IfxGeth_DmaInterruptFlag_receiveBufferUnavailable',0,7,28
	.byte	'IfxGeth_DmaInterruptFlag_receiveStopped',0,8,28
	.byte	'IfxGeth_DmaInterruptFlag_receiveWatchdogTimeout',0,9,28
	.byte	'IfxGeth_DmaInterruptFlag_earlyTransmitInterrupt',0,10,28
	.byte	'IfxGeth_DmaInterruptFlag_earlyReceiveInterrupt',0,11,28
	.byte	'IfxGeth_DmaInterruptFlag_fatalBusError',0,12,28
	.byte	'IfxGeth_DmaInterruptFlag_contextDescriptorError',0,13,28
	.byte	'IfxGeth_DmaInterruptFlag_abnormalInterruptSummary',0,14,28
	.byte	'IfxGeth_DmaInterruptFlag_normalInterruptSummary',0,15,0,29
	.byte	'IfxGeth_DmaInterruptFlag',0,5,123,3
	.word	108379
	.byte	29
	.byte	'IfxGeth_LineSpeed',0,5,133,1,3
	.word	53751
	.byte	29
	.byte	'IfxGeth_MtlInterruptFlag',0,5,142,1,3
	.word	54310
	.byte	29
	.byte	'IfxGeth_MtlQueue',0,5,152,1,3
	.word	53875
	.byte	27,5,156,1,9,1,28
	.byte	'IfxGeth_PhyInterfaceMode_mii',0,0,28
	.byte	'IfxGeth_PhyInterfaceMode_rgmii',0,1,28
	.byte	'IfxGeth_PhyInterfaceMode_rmii',0,4,0,29
	.byte	'IfxGeth_PhyInterfaceMode',0,5,161,1,3
	.word	109126
	.byte	27,5,166,1,9,1,28
	.byte	'IfxGeth_PreambleLength_7Bytes',0,0,28
	.byte	'IfxGeth_PreambleLength_5Bytes',0,1,28
	.byte	'IfxGeth_PreambleLength_3Bytes',0,2,0,29
	.byte	'IfxGeth_PreambleLength',0,5,171,1,3
	.word	109263
	.byte	29
	.byte	'IfxGeth_QueueSize',0,5,210,1,3
	.word	54669
	.byte	27,5,215,1,9,1,28
	.byte	'IfxGeth_RxArbitrationAlgorithm_sp',0,0,28
	.byte	'IfxGeth_RxArbitrationAlgorithm_wsp',0,1,0,29
	.byte	'IfxGeth_RxArbitrationAlgorithm',0,5,219,1,3
	.word	109425
	.byte	27,5,223,1,9,1,28
	.byte	'IfxGeth_RxDmaChannel_0',0,0,28
	.byte	'IfxGeth_RxDmaChannel_1',0,1,28
	.byte	'IfxGeth_RxDmaChannel_2',0,2,28
	.byte	'IfxGeth_RxDmaChannel_3',0,3,0,29
	.byte	'IfxGeth_RxDmaChannel',0,5,229,1,3
	.word	109545
	.byte	29
	.byte	'IfxGeth_RxMtlQueue',0,5,239,1,3
	.word	54570
	.byte	29
	.byte	'IfxGeth_ServiceRequest',0,5,255,1,3
	.word	53988
	.byte	27,5,131,2,9,1,28
	.byte	'IfxGeth_TxDmaChannel_0',0,0,28
	.byte	'IfxGeth_TxDmaChannel_1',0,1,28
	.byte	'IfxGeth_TxDmaChannel_2',0,2,28
	.byte	'IfxGeth_TxDmaChannel_3',0,3,0,29
	.byte	'IfxGeth_TxDmaChannel',0,5,137,2,3
	.word	109742
	.byte	29
	.byte	'IfxGeth_TxMtlQueue',0,5,147,2,3
	.word	54471
	.byte	27,5,152,2,9,1,28
	.byte	'IfxGeth_TxSchedulingAlgorithm_wrr',0,0,28
	.byte	'IfxGeth_TxSchedulingAlgorithm_sp',0,3,0,29
	.byte	'IfxGeth_TxSchedulingAlgorithm',0,5,156,2,3
	.word	109907
	.byte	27,5,163,2,9,1,28
	.byte	'IfxGeth_DuplexMode_halfDuplex',0,0,28
	.byte	'IfxGeth_DuplexMode_fullDuplex',0,1,0,29
	.byte	'IfxGeth_DuplexMode',0,5,167,2,3
	.word	110024
	.byte	27,5,172,2,9,1,28
	.byte	'IfxGeth_LoopbackMode_disable',0,0,28
	.byte	'IfxGeth_LoopbackMode_enable',0,1,0,29
	.byte	'IfxGeth_LoopbackMode',0,5,176,2,3
	.word	110123
	.byte	31,5,186,2,9,4,11
	.byte	'RTSL',0,4
	.word	54450
	.byte	32,0,2,35,0,0,29
	.byte	'IfxGeth_RxContextDescr0_Bits',0,5,189,2,3
	.word	110221
	.byte	31,5,193,2,9,4,11
	.byte	'RTSH',0,4
	.word	54450
	.byte	32,0,2,35,0,0,29
	.byte	'IfxGeth_RxContextDescr1_Bits',0,5,196,2,3
	.word	110282
	.byte	31,5,200,2,9,4,11
	.byte	'reserved_0',0,4
	.word	54450
	.byte	32,0,2,35,0,0,29
	.byte	'IfxGeth_RxContextDescr2_Bits',0,5,203,2,3
	.word	110343
	.byte	31,5,207,2,9,4,11
	.byte	'reserved_0',0,4
	.word	54450
	.byte	29,3,2,35,0,11
	.byte	'DE',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'CTXT',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'OWN',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'IfxGeth_RxContextDescr3_Bits',0,5,213,2,3
	.word	110410
	.byte	31,5,217,2,9,4,11
	.byte	'BUF1AP',0,4
	.word	54450
	.byte	32,0,2,35,0,0,29
	.byte	'IfxGeth_RxDescr0_RF_Bits',0,5,220,2,3
	.word	110522
	.byte	31,5,224,2,9,4,11
	.byte	'OVT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'IVT',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'IfxGeth_RxDescr0_WF_Bits',0,5,228,2,3
	.word	110581
	.byte	31,5,232,2,9,4,11
	.byte	'reserved_0',0,4
	.word	54450
	.byte	32,0,2,35,0,0,29
	.byte	'IfxGeth_RxDescr1_RF_Bits',0,5,235,2,3
	.word	110652
	.byte	31,5,239,2,9,4,11
	.byte	'PT',0,1
	.word	421
	.byte	3,5,2,35,0,11
	.byte	'IPHE',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'IP4',0,1
	.word	421
	.byte	1,3,2,35,0,11
	.byte	'IP6',0,1
	.word	421
	.byte	1,2,2,35,0,11
	.byte	'IPCB',0,1
	.word	421
	.byte	1,1,2,35,0,11
	.byte	'IPCE',0,1
	.word	421
	.byte	1,0,2,35,0,11
	.byte	'PMT',0,1
	.word	421
	.byte	4,4,2,35,1,11
	.byte	'PFT',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'PV',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'TSA',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'TD',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'OPC',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'IfxGeth_RxDescr1_WF_Bits',0,5,253,2,3
	.word	110715
	.byte	31,5,129,3,9,4,11
	.byte	'BUF2AP',0,4
	.word	54450
	.byte	32,0,2,35,0,0,29
	.byte	'IfxGeth_RxDescr2_RF_Bits',0,5,132,3,3
	.word	110936
	.byte	31,5,136,3,9,4,11
	.byte	'HL',0,2
	.word	1304
	.byte	10,6,2,35,0,11
	.byte	'ARPNR',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	421
	.byte	3,2,2,35,1,11
	.byte	'ITS',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'OTS',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'SAF',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'DAF',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'HF',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'MADRM',0,2
	.word	1304
	.byte	8,5,2,35,2,11
	.byte	'L3FM',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'L4FM',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'L3L4FM',0,1
	.word	421
	.byte	3,0,2,35,3,0,29
	.byte	'IfxGeth_RxDescr2_WF_Bits',0,5,150,3,3
	.word	110995
	.byte	31,5,154,3,9,4,11
	.byte	'reserved_0',0,4
	.word	54450
	.byte	24,8,2,35,0,11
	.byte	'BUF1V',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'BUF2V',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'reserved_27',0,1
	.word	421
	.byte	4,2,2,35,3,11
	.byte	'IOC',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'OWN',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'IfxGeth_RxDescr3_RF_Bits',0,5,162,3,3
	.word	111231
	.byte	31,5,166,3,9,4,11
	.byte	'PL',0,2
	.word	1304
	.byte	15,1,2,35,0,11
	.byte	'ES',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'LT',0,1
	.word	421
	.byte	3,5,2,35,2,11
	.byte	'DE',0,1
	.word	421
	.byte	1,4,2,35,2,11
	.byte	'RE',0,1
	.word	421
	.byte	1,3,2,35,2,11
	.byte	'OE',0,1
	.word	421
	.byte	1,2,2,35,2,11
	.byte	'RWT',0,1
	.word	421
	.byte	1,1,2,35,2,11
	.byte	'GP',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'CE',0,1
	.word	421
	.byte	1,7,2,35,3,11
	.byte	'RS0V',0,1
	.word	421
	.byte	1,6,2,35,3,11
	.byte	'RS1V',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'RS2V',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'LD',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'FD',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'CTXT',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'OWN',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'IfxGeth_RxDescr3_WF_Bits',0,5,184,3,3
	.word	111381
	.byte	31,5,188,3,9,4,11
	.byte	'TTSL',0,4
	.word	54450
	.byte	32,0,2,35,0,0,29
	.byte	'IfxGeth_TxContextDescr0_Bits',0,5,191,3,3
	.word	111656
	.byte	31,5,195,3,9,4,11
	.byte	'TTSH',0,4
	.word	54450
	.byte	32,0,2,35,0,0,29
	.byte	'IfxGeth_TxContextDescr1_Bits',0,5,198,3,3
	.word	111717
	.byte	31,5,202,3,9,4,11
	.byte	'MSS',0,2
	.word	1304
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	421
	.byte	2,0,2,35,1,11
	.byte	'IVT',0,2
	.word	1304
	.byte	16,0,2,35,2,0,29
	.byte	'IfxGeth_TxContextDescr2_Bits',0,5,207,3,3
	.word	111778
	.byte	31,5,211,3,9,4,11
	.byte	'VT',0,2
	.word	1304
	.byte	16,0,2,35,0,11
	.byte	'VLTV',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'IVLTV',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'IVTIR',0,1
	.word	421
	.byte	2,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	421
	.byte	3,1,2,35,2,11
	.byte	'CDE',0,1
	.word	421
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	421
	.byte	2,6,2,35,3,11
	.byte	'TCMSSV',0,1
	.word	421
	.byte	1,5,2,35,3,11
	.byte	'OSTC',0,1
	.word	421
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	421
	.byte	2,2,2,35,3,11
	.byte	'CTXT',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'OWN',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'IfxGeth_TxContextDescr3_Bits',0,5,225,3,3
	.word	111876
	.byte	31,5,229,3,9,4,11
	.byte	'BUF1AP',0,4
	.word	54450
	.byte	32,0,2,35,0,0,29
	.byte	'IfxGeth_TxDescr0_RF_Bits',0,5,232,3,3
	.word	112134
	.byte	31,5,236,3,9,4,11
	.byte	'TTSL',0,4
	.word	54450
	.byte	32,0,2,35,0,0,29
	.byte	'IfxGeth_TxDescr0_WF_Bits',0,5,239,3,3
	.word	112193
	.byte	31,5,243,3,9,4,11
	.byte	'BUF2AP',0,4
	.word	54450
	.byte	32,0,2,35,0,0,29
	.byte	'IfxGeth_TxDescr1_RF_Bits',0,5,246,3,3
	.word	112250
	.byte	31,5,250,3,9,4,11
	.byte	'TTSH',0,4
	.word	54450
	.byte	32,0,2,35,0,0,29
	.byte	'IfxGeth_TxDescr1_WF_Bits',0,5,253,3,3
	.word	112309
	.byte	31,5,129,4,9,4,11
	.byte	'B1L',0,2
	.word	1304
	.byte	14,2,2,35,0,11
	.byte	'VTIR',0,1
	.word	421
	.byte	2,0,2,35,1,11
	.byte	'B2L',0,2
	.word	1304
	.byte	14,2,2,35,2,11
	.byte	'TTSE_TMWD',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'IOC',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'IfxGeth_TxDescr2_RF_Bits',0,5,136,4,3
	.word	112366
	.byte	31,5,140,4,9,4,11
	.byte	'reserved_0',0,4
	.word	54450
	.byte	32,0,2,35,0,0,29
	.byte	'IfxGeth_TxDescr2_WF_Bits',0,5,143,4,3
	.word	112489
	.byte	31,5,147,4,9,4,11
	.byte	'FL_TPL',0,2
	.word	1304
	.byte	15,1,2,35,0,11
	.byte	'TPL',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'CIC_TPL',0,1
	.word	421
	.byte	2,6,2,35,2,11
	.byte	'TSE',0,1
	.word	421
	.byte	1,5,2,35,2,11
	.byte	'SLOTNUM_THL',0,1
	.word	421
	.byte	4,1,2,35,2,11
	.byte	'SAIC',0,2
	.word	1304
	.byte	3,6,2,35,2,11
	.byte	'CPC',0,1
	.word	421
	.byte	2,4,2,35,3,11
	.byte	'LD',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'FD',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'CTXT',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'OWN',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'IfxGeth_TxDescr3_RF_Bits',0,5,160,4,3
	.word	112552
	.byte	31,5,164,4,9,4,11
	.byte	'IHE',0,1
	.word	421
	.byte	1,7,2,35,0,11
	.byte	'DB',0,1
	.word	421
	.byte	1,6,2,35,0,11
	.byte	'UF',0,1
	.word	421
	.byte	1,5,2,35,0,11
	.byte	'ED',0,1
	.word	421
	.byte	1,4,2,35,0,11
	.byte	'CC',0,1
	.word	421
	.byte	4,0,2,35,0,11
	.byte	'EC',0,1
	.word	421
	.byte	1,7,2,35,1,11
	.byte	'LC',0,1
	.word	421
	.byte	1,6,2,35,1,11
	.byte	'NC',0,1
	.word	421
	.byte	1,5,2,35,1,11
	.byte	'LOC',0,1
	.word	421
	.byte	1,4,2,35,1,11
	.byte	'PCE',0,1
	.word	421
	.byte	1,3,2,35,1,11
	.byte	'FF',0,1
	.word	421
	.byte	1,2,2,35,1,11
	.byte	'JT',0,1
	.word	421
	.byte	1,1,2,35,1,11
	.byte	'ES',0,1
	.word	421
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	421
	.byte	1,7,2,35,2,11
	.byte	'TTSS',0,1
	.word	421
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	1304
	.byte	10,4,2,35,2,11
	.byte	'LD',0,1
	.word	421
	.byte	1,3,2,35,3,11
	.byte	'FD',0,1
	.word	421
	.byte	1,2,2,35,3,11
	.byte	'CTXT',0,1
	.word	421
	.byte	1,1,2,35,3,11
	.byte	'OWN',0,1
	.word	421
	.byte	1,0,2,35,3,0,29
	.byte	'IfxGeth_TxDescr3_WF_Bits',0,5,186,4,3
	.word	112773
	.byte	12,5,194,4,9,4,13
	.byte	'R',0
	.word	110522
	.byte	4,2,35,0,13
	.byte	'W',0
	.word	110581
	.byte	4,2,35,0,13
	.byte	'C',0
	.word	110221
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	54450
	.byte	4,2,35,0,0,29
	.byte	'IfxGeth_RxDescr0',0,5,200,4,3
	.word	113120
	.byte	12,5,204,4,9,4,13
	.byte	'R',0
	.word	110652
	.byte	4,2,35,0,13
	.byte	'W',0
	.word	110715
	.byte	4,2,35,0,13
	.byte	'C',0
	.word	110282
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	54450
	.byte	4,2,35,0,0,29
	.byte	'IfxGeth_RxDescr1',0,5,210,4,3
	.word	113197
	.byte	12,5,214,4,9,4,13
	.byte	'R',0
	.word	110936
	.byte	4,2,35,0,13
	.byte	'W',0
	.word	110995
	.byte	4,2,35,0,13
	.byte	'C',0
	.word	110343
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	54450
	.byte	4,2,35,0,0,29
	.byte	'IfxGeth_RxDescr2',0,5,220,4,3
	.word	113274
	.byte	12,5,224,4,9,4,13
	.byte	'R',0
	.word	111231
	.byte	4,2,35,0,13
	.byte	'W',0
	.word	111381
	.byte	4,2,35,0,13
	.byte	'C',0
	.word	110410
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	54450
	.byte	4,2,35,0,0,29
	.byte	'IfxGeth_RxDescr3',0,5,230,4,3
	.word	113351
	.byte	12,5,234,4,9,4,13
	.byte	'R',0
	.word	112134
	.byte	4,2,35,0,13
	.byte	'W',0
	.word	112193
	.byte	4,2,35,0,13
	.byte	'C',0
	.word	111656
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	54450
	.byte	4,2,35,0,0,29
	.byte	'IfxGeth_TxDescr0',0,5,240,4,3
	.word	113428
	.byte	12,5,244,4,9,4,13
	.byte	'R',0
	.word	112250
	.byte	4,2,35,0,13
	.byte	'W',0
	.word	112309
	.byte	4,2,35,0,13
	.byte	'C',0
	.word	111717
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	54450
	.byte	4,2,35,0,0,29
	.byte	'IfxGeth_TxDescr1',0,5,250,4,3
	.word	113505
	.byte	12,5,254,4,9,4,13
	.byte	'R',0
	.word	112366
	.byte	4,2,35,0,13
	.byte	'W',0
	.word	112489
	.byte	4,2,35,0,13
	.byte	'C',0
	.word	111778
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	54450
	.byte	4,2,35,0,0,29
	.byte	'IfxGeth_TxDescr2',0,5,132,5,3
	.word	113582
	.byte	12,5,136,5,9,4,13
	.byte	'R',0
	.word	112552
	.byte	4,2,35,0,13
	.byte	'W',0
	.word	112773
	.byte	4,2,35,0,13
	.byte	'C',0
	.word	111876
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	54450
	.byte	4,2,35,0,0,29
	.byte	'IfxGeth_TxDescr3',0,5,142,5,3
	.word	113659
	.byte	31,5,150,5,9,16,13
	.byte	'RDES0',0
	.word	113120
	.byte	4,2,35,0,13
	.byte	'RDES1',0
	.word	113197
	.byte	4,2,35,4,13
	.byte	'RDES2',0
	.word	113274
	.byte	4,2,35,8,13
	.byte	'RDES3',0
	.word	113351
	.byte	4,2,35,12,0,29
	.byte	'IfxGeth_RxDescr',0,5,156,5,3
	.word	113736
	.byte	31,5,160,5,9,16,13
	.byte	'TDES0',0
	.word	113428
	.byte	4,2,35,0,13
	.byte	'TDES1',0
	.word	113505
	.byte	4,2,35,4,13
	.byte	'TDES2',0
	.word	113582
	.byte	4,2,35,8,13
	.byte	'TDES3',0
	.word	113659
	.byte	4,2,35,12,0,29
	.byte	'IfxGeth_TxDescr',0,5,166,5,3
	.word	113828
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L199:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,19,1,3,8,58,15,59,15
	.byte	57,15,11,15,0,0,11,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,12,23,1,58,15,59,15,57,15,11,15,0,0,13,13
	.byte	0,3,8,73,19,11,15,56,9,0,0,14,53,0,73,19,0,0,15,1,1,11,15,73,19,0,0,16,33,0,47,15,0,0,17,13,0,73,19,11
	.byte	15,56,9,0,0,18,38,0,73,19,0,0,19,46,1,3,8,54,15,39,12,63,12,60,12,0,0,20,5,0,73,19,0,0,21,46,1,3,8,73
	.byte	19,54,15,39,12,63,12,60,12,0,0,22,5,0,3,8,73,19,0,0,23,46,1,49,19,0,0,24,5,0,49,19,0,0,25,46,1,3,8,58
	.byte	15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,26,46,0,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63,12,60,12
	.byte	0,0,27,4,1,58,15,59,15,57,15,11,15,0,0,28,40,0,3,8,28,13,0,0,29,22,0,3,8,58,15,59,15,57,15,73,19,0,0,30
	.byte	21,0,54,15,0,0,31,19,1,58,15,59,15,57,15,11,15,0,0,32,52,0,3,8,58,15,59,15,57,15,73,19,63,12,60,12,0,0
	.byte	0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L200:
	.word	.L540-.L539
.L539:
	.half	3
	.word	.L542-.L541
.L541:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl',0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'IfxSrc.h',0,2,0,0
	.byte	'IfxSrc_regdef.h',0,3,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.h',0,0,0,0
	.byte	'IfxGeth_regdef.h',0,3,0,0
	.byte	'IfxScuWdt.h',0,4,0,0
	.byte	'IfxGeth_cfg.h',0,5,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'Ifx_TypesReg.h',0,3,0,0
	.byte	'IfxScu_cfg.h',0,5,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0
	.byte	'IfxSrc_cfg.h',0,5,0,0,0
.L542:
.L540:
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mac_setLineSpeed')
	.sect	'.debug_info'
.L201:
	.word	264
	.half	3
	.word	.L202
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L204,.L203
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mac_setLineSpeed',0,1,67,6,1,1,1
	.word	.L140,.L361,.L139
	.byte	4
	.byte	'gethSFR',0,1,67,41
	.word	.L362,.L363
	.byte	4
	.byte	'speed',0,1,67,68
	.word	.L364,.L365
	.byte	5
	.word	.L140,.L361
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mac_setLineSpeed')
	.sect	'.debug_abbrev'
.L202:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mac_setLineSpeed')
	.sect	'.debug_line'
.L203:
	.word	.L544-.L543
.L543:
	.half	3
	.word	.L546-.L545
.L545:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L546:
	.byte	5,10,7,0,5,2
	.word	.L140
	.byte	3,198,0,1,7,9
	.half	.L547-.L140
	.byte	3,4,1,7,9
	.half	.L548-.L547
	.byte	3,4,1,7,9
	.half	.L549-.L548
	.byte	3,4,1,5,1,7,9
	.half	.L550-.L549
	.byte	3,7,1,5,37,7,9
	.half	.L4-.L550
	.byte	3,110,1,5,42,9
	.half	.L551-.L4
	.byte	1,5,9,3,2,1,5,37,9
	.half	.L5-.L551
	.byte	3,2,1,5,42,9
	.half	.L552-.L5
	.byte	1,5,9,3,2,1,5,37,9
	.half	.L6-.L552
	.byte	3,2,1,5,42,9
	.half	.L553-.L6
	.byte	1,5,37,9
	.half	.L554-.L553
	.byte	3,1,1,5,42,9
	.half	.L555-.L554
	.byte	1,5,9,3,1,1,5,37,9
	.half	.L7-.L555
	.byte	3,2,1,5,42,9
	.half	.L556-.L7
	.byte	1,5,37,9
	.half	.L557-.L556
	.byte	3,1,1,5,42,9
	.half	.L558-.L557
	.byte	1,5,1,9
	.half	.L559-.L558
	.byte	3,5,1,7,9
	.half	.L205-.L559
	.byte	0,1,1
.L544:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mac_setLineSpeed')
	.sect	'.debug_ranges'
.L204:
	.word	-1,.L140,0,.L205-.L140,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mac_setMacAddress')
	.sect	'.debug_info'
.L206:
	.word	270
	.half	3
	.word	.L207
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L209,.L208
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mac_setMacAddress',0,1,93,6,1,1,1
	.word	.L142,.L366,.L141
	.byte	4
	.byte	'gethSFR',0,1,93,42
	.word	.L362,.L367
	.byte	4
	.byte	'macAddress',0,1,93,58
	.word	.L368,.L369
	.byte	5
	.word	.L142,.L366
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mac_setMacAddress')
	.sect	'.debug_abbrev'
.L207:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mac_setMacAddress')
	.sect	'.debug_line'
.L208:
	.word	.L561-.L560
.L560:
	.half	3
	.word	.L563-.L562
.L562:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L563:
	.byte	5,57,7,0,5,2
	.word	.L142
	.byte	3,224,0,1,9
	.half	.L564-.L142
	.byte	3,127,1,5,61,9
	.half	.L565-.L564
	.byte	3,1,1,5,36,9
	.half	.L566-.L565
	.byte	1,9
	.half	.L567-.L566
	.byte	3,1,1,5,34,3,125,1,5,56,9
	.half	.L568-.L567
	.byte	3,7,1,9
	.half	.L569-.L568
	.byte	3,127,1,5,60,9
	.half	.L570-.L569
	.byte	3,1,1,5,35,9
	.half	.L571-.L570
	.byte	1,5,56,3,1,1,5,60,9
	.half	.L572-.L571
	.byte	1,5,35,9
	.half	.L573-.L572
	.byte	1,5,56,3,1,1,5,60,9
	.half	.L574-.L573
	.byte	1,5,35,9
	.half	.L575-.L574
	.byte	1,5,33,3,124,1,5,1,9
	.half	.L576-.L575
	.byte	3,5,1,7,9
	.half	.L210-.L576
	.byte	0,1,1
.L561:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mac_setMacAddress')
	.sect	'.debug_ranges'
.L209:
	.word	-1,.L142,0,.L210-.L142,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mac_writeQueueVlanTag')
	.sect	'.debug_info'
.L211:
	.word	323
	.half	3
	.word	.L212
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L214,.L213
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mac_writeQueueVlanTag',0,1,131,4,9
	.word	.L370
	.byte	1,1,1
	.word	.L194,.L371,.L193
	.byte	4
	.byte	'gethSFR',0,1,131,4,49
	.word	.L362,.L372
	.byte	4
	.byte	'queueId',0,1,131,4,75
	.word	.L373,.L374
	.byte	4
	.byte	'vLanTag',0,1,131,4,91
	.word	.L375,.L376
	.byte	5
	.word	.L194,.L371
	.byte	6
	.byte	'vlan_incl',0,1,133,4,28
	.word	.L377,.L378
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mac_writeQueueVlanTag')
	.sect	'.debug_abbrev'
.L212:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mac_writeQueueVlanTag')
	.sect	'.debug_line'
.L213:
	.word	.L578-.L577
.L577:
	.half	3
	.word	.L580-.L579
.L579:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L580:
	.byte	5,33,7,0,5,2
	.word	.L194
	.byte	3,134,4,1,5,5,9
	.half	.L581-.L194
	.byte	1,5,16,7,9
	.half	.L582-.L581
	.byte	3,2,1,5,1,3,16,1,5,16,7,9
	.half	.L125-.L582
	.byte	3,115,1,5,30,9
	.half	.L537-.L125
	.byte	1,9
	.half	.L583-.L537
	.byte	3,1,1,9
	.half	.L584-.L583
	.byte	3,1,1,5,16,9
	.half	.L585-.L584
	.byte	3,1,1,5,30,9
	.half	.L586-.L585
	.byte	1,9
	.half	.L587-.L586
	.byte	3,1,1,9
	.half	.L588-.L587
	.byte	3,2,1,5,36,9
	.half	.L127-.L588
	.byte	3,3,1,5,41,9
	.half	.L589-.L127
	.byte	1,5,12,7,9
	.half	.L590-.L589
	.byte	3,3,1,5,1,3,1,1,7,9
	.half	.L215-.L590
	.byte	0,1,1
.L578:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mac_writeQueueVlanTag')
	.sect	'.debug_ranges'
.L214:
	.word	-1,.L194,0,.L215-.L194,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mac_readQueueVlanTag')
	.sect	'.debug_info'
.L216:
	.word	322
	.half	3
	.word	.L217
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L219,.L218
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mac_readQueueVlanTag',0,1,156,4,9
	.word	.L370
	.byte	1,1,1
	.word	.L196,.L379,.L195
	.byte	4
	.byte	'gethSFR',0,1,156,4,48
	.word	.L362,.L380
	.byte	4
	.byte	'queueId',0,1,156,4,74
	.word	.L373,.L381
	.byte	4
	.byte	'vLanTag',0,1,156,4,97
	.word	.L382,.L383
	.byte	5
	.word	.L196,.L379
	.byte	6
	.byte	'vlan_incl',0,1,158,4,28
	.word	.L377,.L384
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mac_readQueueVlanTag')
	.sect	'.debug_abbrev'
.L217:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mac_readQueueVlanTag')
	.sect	'.debug_line'
.L218:
	.word	.L592-.L591
.L591:
	.half	3
	.word	.L594-.L593
.L593:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L594:
	.byte	5,33,7,0,5,2
	.word	.L196
	.byte	3,159,4,1,5,5,9
	.half	.L595-.L196
	.byte	1,5,16,7,9
	.half	.L596-.L595
	.byte	3,2,1,5,1,3,16,1,5,30,7,9
	.half	.L129-.L596
	.byte	3,115,1,5,16,9
	.half	.L597-.L129
	.byte	3,1,1,5,30,9
	.half	.L598-.L597
	.byte	1,9
	.half	.L599-.L598
	.byte	3,1,1,9
	.half	.L600-.L599
	.byte	3,2,1,5,36,9
	.half	.L131-.L600
	.byte	3,3,1,5,41,9
	.half	.L601-.L131
	.byte	1,5,40,7,9
	.half	.L602-.L601
	.byte	3,3,1,5,14,9
	.half	.L603-.L602
	.byte	1,5,12,9
	.half	.L604-.L603
	.byte	3,2,1,5,1,3,1,1,7,9
	.half	.L220-.L604
	.byte	0,1,1
.L592:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mac_readQueueVlanTag')
	.sect	'.debug_ranges'
.L219:
	.word	-1,.L196,0,.L220-.L196,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_disableModule')
	.sect	'.debug_info'
.L221:
	.word	260
	.half	3
	.word	.L222
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L224,.L223
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_disableModule',0,1,36,6,1,1,1
	.word	.L134,.L385,.L133
	.byte	4
	.byte	'gethSFR',0,1,36,38
	.word	.L362,.L386
	.byte	5
	.word	.L134,.L385
	.byte	6
	.byte	'psw',0,1,38,12
	.word	.L375,.L387
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_disableModule')
	.sect	'.debug_abbrev'
.L222:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_disableModule')
	.sect	'.debug_line'
.L223:
	.word	.L606-.L605
.L605:
	.half	3
	.word	.L608-.L607
.L607:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L608:
	.byte	5,6,7,0,5,2
	.word	.L134
	.byte	3,35,1,5,50,9
	.half	.L496-.L134
	.byte	3,2,1,5,16,9
	.half	.L495-.L496
	.byte	1,5,31,9
	.half	.L498-.L495
	.byte	3,1,1,5,29,9
	.half	.L497-.L498
	.byte	3,2,1,5,19,3,127,1,5,25,9
	.half	.L499-.L497
	.byte	1,5,29,9
	.half	.L609-.L499
	.byte	3,1,1,5,1,7,9
	.half	.L225-.L609
	.byte	3,1,0,1,1
.L606:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_disableModule')
	.sect	'.debug_ranges'
.L224:
	.word	-1,.L134,0,.L225-.L134,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_enableModule')
	.sect	'.debug_info'
.L226:
	.word	295
	.half	3
	.word	.L227
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L229,.L228
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_enableModule',0,1,45,6,1,1,1
	.word	.L136,.L388,.L135
	.byte	4
	.byte	'gethSFR',0,1,45,37
	.word	.L362,.L389
	.byte	5
	.word	.L136,.L388
	.byte	6
	.byte	'psw',0,1,47,12
	.word	.L375,.L390
	.byte	7
	.word	.L391,.L2,.L392
	.byte	8
	.word	.L393,.L394
	.byte	9
	.word	.L395,.L2,.L392
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_enableModule')
	.sect	'.debug_abbrev'
.L227:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_enableModule')
	.sect	'.debug_line'
.L228:
	.word	.L611-.L610
.L610:
	.half	3
	.word	.L613-.L612
.L612:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.h',0,0,0,0,0
.L613:
	.byte	5,6,7,0,5,2
	.word	.L136
	.byte	3,44,1,5,50,9
	.half	.L501-.L136
	.byte	3,2,1,5,16,9
	.half	.L500-.L501
	.byte	1,4,2,5,27,3,249,10,1,4,1,5,5,9
	.half	.L503-.L500
	.byte	3,137,117,1,5,35,7,9
	.half	.L614-.L503
	.byte	3,2,1,5,23,9
	.half	.L502-.L614
	.byte	3,1,1,5,29,9
	.half	.L615-.L502
	.byte	1,5,33,9
	.half	.L616-.L615
	.byte	3,1,1,4,2,5,27,9
	.half	.L2-.L616
	.byte	3,243,10,1,4,1,5,1,9
	.half	.L392-.L2
	.byte	3,145,117,1,7,9
	.half	.L230-.L392
	.byte	0,1,1
.L611:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_enableModule')
	.sect	'.debug_ranges'
.L229:
	.word	-1,.L136,0,.L230-.L136,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_getSrcPointer')
	.sect	'.debug_info'
.L231:
	.word	274
	.half	3
	.word	.L232
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L234,.L233
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_getSrcPointer',0,1,60,24
	.word	.L396
	.byte	1,1,1
	.word	.L138,.L397,.L137
	.byte	4
	.byte	'gethSFR',0,1,60,56
	.word	.L362,.L398
	.byte	4
	.byte	'serviceRequest',0,1,60,88
	.word	.L399,.L400
	.byte	5
	.word	.L138,.L397
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_getSrcPointer')
	.sect	'.debug_abbrev'
.L232:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_getSrcPointer')
	.sect	'.debug_line'
.L233:
	.word	.L618-.L617
.L617:
	.half	3
	.word	.L620-.L619
.L619:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L620:
	.byte	5,36,7,0,5,2
	.word	.L138
	.byte	3,62,1,5,39,9
	.half	.L621-.L138
	.byte	1,5,1,9
	.half	.L622-.L621
	.byte	3,1,1,7,9
	.half	.L235-.L622
	.byte	0,1,1
.L618:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_getSrcPointer')
	.sect	'.debug_ranges'
.L234:
	.word	-1,.L138,0,.L235-.L138,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_resetModule')
	.sect	'.debug_info'
.L236:
	.word	264
	.half	3
	.word	.L237
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L239,.L238
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_resetModule',0,1,237,2,6,1,1,1
	.word	.L174,.L401,.L173
	.byte	4
	.byte	'gethSFR',0,1,237,2,36
	.word	.L362,.L402
	.byte	5
	.word	.L174,.L401
	.byte	6
	.byte	'passwd',0,1,239,2,12
	.word	.L375,.L403
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_resetModule')
	.sect	'.debug_abbrev'
.L237:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_resetModule')
	.sect	'.debug_line'
.L238:
	.word	.L624-.L623
.L623:
	.half	3
	.word	.L626-.L625
.L625:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L626:
	.byte	5,6,7,0,5,2
	.word	.L174
	.byte	3,236,2,1,5,53,9
	.half	.L524-.L174
	.byte	3,2,1,5,19,9
	.half	.L523-.L524
	.byte	1,5,31,9
	.half	.L526-.L523
	.byte	3,1,1,5,21,9
	.half	.L525-.L526
	.byte	3,2,1,5,29,9
	.half	.L627-.L525
	.byte	3,2,1,5,26,9
	.half	.L527-.L627
	.byte	3,126,1,5,21,9
	.half	.L628-.L527
	.byte	3,1,1,5,26,9
	.half	.L629-.L628
	.byte	1,5,29,9
	.half	.L630-.L629
	.byte	3,1,1,5,24,9
	.half	.L528-.L630
	.byte	3,2,1,5,33,9
	.half	.L109-.L528
	.byte	1,5,41,9
	.half	.L631-.L109
	.byte	1,5,31,7,9
	.half	.L632-.L631
	.byte	3,3,1,5,29,9
	.half	.L633-.L632
	.byte	3,3,1,5,23,3,126,1,5,28,9
	.half	.L529-.L633
	.byte	1,5,29,9
	.half	.L634-.L529
	.byte	3,2,1,5,1,7,9
	.half	.L240-.L634
	.byte	3,1,0,1,1
.L624:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_resetModule')
	.sect	'.debug_ranges'
.L239:
	.word	-1,.L174,0,.L240-.L174,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_getIndex')
	.sect	'.debug_info'
.L241:
	.word	262
	.half	3
	.word	.L242
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L244,.L243
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_getIndex',0,1,222,3,15
	.word	.L404
	.byte	1,1,1
	.word	.L190,.L405,.L189
	.byte	4
	.byte	'geth',0,1,222,3,42
	.word	.L362,.L406
	.byte	5
	.word	.L190,.L405
	.byte	6
	.byte	'result',0,1,225,3,19
	.word	.L404,.L407
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_getIndex')
	.sect	'.debug_abbrev'
.L242:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_getIndex')
	.sect	'.debug_line'
.L243:
	.word	.L636-.L635
.L635:
	.half	3
	.word	.L638-.L637
.L637:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L638:
	.byte	5,40,7,0,5,2
	.word	.L190
	.byte	3,230,3,1,5,12,9
	.half	.L639-.L190
	.byte	3,124,1,5,9,9
	.half	.L534-.L639
	.byte	3,4,1,5,64,7,9
	.half	.L640-.L534
	.byte	3,2,1,5,22,9
	.half	.L641-.L640
	.byte	1,5,1,9
	.half	.L120-.L641
	.byte	3,6,1,7,9
	.half	.L245-.L120
	.byte	0,1,1
.L636:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_getIndex')
	.sect	'.debug_ranges'
.L244:
	.word	-1,.L190,0,.L245-.L190,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_getAddress')
	.sect	'.debug_info'
.L246:
	.word	264
	.half	3
	.word	.L247
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L249,.L248
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_getAddress',0,1,242,3,11
	.word	.L362
	.byte	1,1,1
	.word	.L192,.L408,.L191
	.byte	4
	.byte	'geth',0,1,242,3,44
	.word	.L404,.L409
	.byte	5
	.word	.L192,.L408
	.byte	6
	.byte	'module',0,1,244,3,15
	.word	.L362,.L410
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_getAddress')
	.sect	'.debug_abbrev'
.L247:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_getAddress')
	.sect	'.debug_line'
.L248:
	.word	.L643-.L642
.L642:
	.half	3
	.word	.L645-.L644
.L644:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L645:
	.byte	5,5,7,0,5,2
	.word	.L192
	.byte	3,245,3,1,5,30,7,9
	.half	.L646-.L192
	.byte	3,2,1,5,50,9
	.half	.L647-.L646
	.byte	1,5,56,9
	.half	.L648-.L647
	.byte	1,5,1,9
	.half	.L535-.L648
	.byte	3,8,1,5,16,7,9
	.half	.L122-.L535
	.byte	3,124,1,5,1,9
	.half	.L536-.L122
	.byte	3,4,1,7,9
	.half	.L250-.L536
	.byte	0,1,1
.L643:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_getAddress')
	.sect	'.debug_ranges'
.L249:
	.word	-1,.L192,0,.L250-.L192,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mtl_clearAllInterruptFlags')
	.sect	'.debug_info'
.L251:
	.word	276
	.half	3
	.word	.L252
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L254,.L253
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mtl_clearAllInterruptFlags',0,1,108,6,1,1,1
	.word	.L144,.L411,.L143
	.byte	4
	.byte	'gethSFR',0,1,108,51
	.word	.L362,.L412
	.byte	4
	.byte	'queueId',0,1,108,77
	.word	.L373,.L413
	.byte	5
	.word	.L144,.L411
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mtl_clearAllInterruptFlags')
	.sect	'.debug_abbrev'
.L252:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mtl_clearAllInterruptFlags')
	.sect	'.debug_line'
.L253:
	.word	.L650-.L649
.L649:
	.half	3
	.word	.L652-.L651
.L651:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L652:
	.byte	5,10,7,0,5,2
	.word	.L144
	.byte	3,241,0,1,7,9
	.half	.L653-.L144
	.byte	3,3,1,7,9
	.half	.L654-.L653
	.byte	3,3,1,7,9
	.half	.L655-.L654
	.byte	3,3,1,5,1,7,9
	.half	.L656-.L655
	.byte	3,4,1,5,49,7,9
	.half	.L12-.L656
	.byte	3,116,1,5,55,9
	.half	.L657-.L12
	.byte	1,5,52,9
	.half	.L658-.L657
	.byte	1,5,1,9
	.half	.L659-.L658
	.byte	3,12,1,5,49,7,9
	.half	.L13-.L659
	.byte	3,119,1,5,55,9
	.half	.L660-.L13
	.byte	1,5,52,9
	.half	.L661-.L660
	.byte	1,5,1,9
	.half	.L662-.L661
	.byte	3,9,1,5,49,7,9
	.half	.L14-.L662
	.byte	3,122,1,5,55,9
	.half	.L663-.L14
	.byte	1,5,52,9
	.half	.L664-.L663
	.byte	1,5,1,9
	.half	.L665-.L664
	.byte	3,6,1,5,49,7,9
	.half	.L15-.L665
	.byte	3,125,1,5,55,9
	.half	.L666-.L15
	.byte	1,5,52,9
	.half	.L667-.L666
	.byte	1,5,1,9
	.half	.L668-.L667
	.byte	3,3,1,7,9
	.half	.L255-.L668
	.byte	0,1,1
.L650:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mtl_clearAllInterruptFlags')
	.sect	'.debug_ranges'
.L254:
	.word	-1,.L144,0,.L255-.L144,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mtl_clearInterruptFlag')
	.sect	'.debug_info'
.L256:
	.word	309
	.half	3
	.word	.L257
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L259,.L258
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mtl_clearInterruptFlag',0,1,130,1,6,1,1,1
	.word	.L146,.L414,.L145
	.byte	4
	.byte	'gethSFR',0,1,130,1,47
	.word	.L362,.L415
	.byte	4
	.byte	'queueId',0,1,130,1,73
	.word	.L373,.L416
	.byte	4
	.byte	'flag',0,1,130,1,107
	.word	.L417,.L418
	.byte	5
	.word	.L419
	.byte	6
	.byte	'value',0,1,133,1,12
	.word	.L420,.L421
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mtl_clearInterruptFlag')
	.sect	'.debug_abbrev'
.L257:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mtl_clearInterruptFlag')
	.sect	'.debug_line'
.L258:
	.word	.L670-.L669
.L669:
	.half	3
	.word	.L672-.L671
.L671:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L672:
	.byte	5,21,7,0,5,2
	.word	.L146
	.byte	3,132,1,1,5,23,9
	.half	.L673-.L146
	.byte	1,5,10,9
	.half	.L505-.L673
	.byte	3,4,1,7,9
	.half	.L674-.L505
	.byte	3,3,1,7,9
	.half	.L675-.L674
	.byte	3,3,1,7,9
	.half	.L676-.L675
	.byte	3,3,1,5,1,7,9
	.half	.L677-.L676
	.byte	3,4,1,5,95,7,9
	.half	.L20-.L677
	.byte	3,116,1,5,100,9
	.half	.L678-.L20
	.byte	1,5,98,9
	.half	.L679-.L678
	.byte	1,5,106,9
	.half	.L680-.L679
	.byte	1,5,52,1,5,1,9
	.half	.L506-.L680
	.byte	3,12,1,5,95,7,9
	.half	.L21-.L506
	.byte	3,119,1,5,100,9
	.half	.L681-.L21
	.byte	1,5,52,9
	.half	.L504-.L681
	.byte	1,5,1,9
	.half	.L507-.L504
	.byte	3,9,1,5,95,7,9
	.half	.L22-.L507
	.byte	3,122,1,5,100,9
	.half	.L682-.L22
	.byte	1,5,52,9
	.half	.L683-.L682
	.byte	1,5,1,9
	.half	.L684-.L683
	.byte	3,6,1,5,95,7,9
	.half	.L23-.L684
	.byte	3,125,1,5,100,9
	.half	.L685-.L23
	.byte	1,5,52,9
	.half	.L686-.L685
	.byte	1,5,1,9
	.half	.L687-.L686
	.byte	3,3,1,7,9
	.half	.L260-.L687
	.byte	0,1,1
.L670:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mtl_clearInterruptFlag')
	.sect	'.debug_ranges'
.L259:
	.word	-1,.L146,0,.L260-.L146,0,0
.L419:
	.word	-1,.L146,0,.L414-.L146,-1,.L148,0,.L355-.L148,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mtl_disableInterrupt')
	.sect	'.debug_info'
.L261:
	.word	307
	.half	3
	.word	.L262
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L264,.L263
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mtl_disableInterrupt',0,1,153,1,6,1,1,1
	.word	.L150,.L422,.L149
	.byte	4
	.byte	'gethSFR',0,1,153,1,45
	.word	.L362,.L423
	.byte	4
	.byte	'queueId',0,1,153,1,71
	.word	.L373,.L424
	.byte	4
	.byte	'flag',0,1,153,1,105
	.word	.L417,.L425
	.byte	5
	.word	.L426
	.byte	6
	.byte	'value',0,1,157,1,12
	.word	.L420,.L427
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mtl_disableInterrupt')
	.sect	'.debug_abbrev'
.L262:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mtl_disableInterrupt')
	.sect	'.debug_line'
.L263:
	.word	.L689-.L688
.L688:
	.half	3
	.word	.L691-.L690
.L690:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L691:
	.byte	5,22,7,0,5,2
	.word	.L150
	.byte	3,156,1,1,5,33,9
	.half	.L692-.L150
	.byte	1,5,24,9
	.half	.L693-.L692
	.byte	1,5,20,9
	.half	.L694-.L693
	.byte	1,5,10,9
	.half	.L695-.L694
	.byte	3,4,1,7,9
	.half	.L696-.L695
	.byte	3,3,1,7,9
	.half	.L697-.L696
	.byte	3,3,1,7,9
	.half	.L698-.L697
	.byte	3,3,1,5,1,7,9
	.half	.L699-.L698
	.byte	3,4,1,5,95,7,9
	.half	.L28-.L699
	.byte	3,116,1,5,100,9
	.half	.L700-.L28
	.byte	1,5,52,9
	.half	.L508-.L700
	.byte	1,5,1,9
	.half	.L514-.L508
	.byte	3,12,1,5,95,7,9
	.half	.L29-.L514
	.byte	3,119,1,5,100,9
	.half	.L701-.L29
	.byte	1,5,52,9
	.half	.L511-.L701
	.byte	1,5,1,9
	.half	.L702-.L511
	.byte	3,9,1,5,95,7,9
	.half	.L30-.L702
	.byte	3,122,1,5,100,9
	.half	.L703-.L30
	.byte	1,5,52,9
	.half	.L512-.L703
	.byte	1,5,1,9
	.half	.L704-.L512
	.byte	3,6,1,5,95,7,9
	.half	.L31-.L704
	.byte	3,125,1,5,100,9
	.half	.L705-.L31
	.byte	1,5,52,9
	.half	.L513-.L705
	.byte	1,5,1,9
	.half	.L706-.L513
	.byte	3,3,1,7,9
	.half	.L265-.L706
	.byte	0,1,1
.L689:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mtl_disableInterrupt')
	.sect	'.debug_ranges'
.L264:
	.word	-1,.L150,0,.L265-.L150,0,0
.L426:
	.word	-1,.L150,0,.L422-.L150,-1,.L152,0,.L350-.L152,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mtl_enableInterrupt')
	.sect	'.debug_info'
.L266:
	.word	306
	.half	3
	.word	.L267
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L269,.L268
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mtl_enableInterrupt',0,1,177,1,6,1,1,1
	.word	.L154,.L428,.L153
	.byte	4
	.byte	'gethSFR',0,1,177,1,44
	.word	.L362,.L429
	.byte	4
	.byte	'queueId',0,1,177,1,70
	.word	.L373,.L430
	.byte	4
	.byte	'flag',0,1,177,1,104
	.word	.L417,.L431
	.byte	5
	.word	.L432
	.byte	6
	.byte	'value',0,1,180,1,12
	.word	.L420,.L433
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mtl_enableInterrupt')
	.sect	'.debug_abbrev'
.L267:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mtl_enableInterrupt')
	.sect	'.debug_line'
.L268:
	.word	.L708-.L707
.L707:
	.half	3
	.word	.L710-.L709
.L709:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L710:
	.byte	5,21,7,0,5,2
	.word	.L154
	.byte	3,179,1,1,5,32,9
	.half	.L711-.L154
	.byte	1,5,23,9
	.half	.L712-.L711
	.byte	1,5,10,9
	.half	.L516-.L712
	.byte	3,4,1,7,9
	.half	.L713-.L516
	.byte	3,3,1,7,9
	.half	.L714-.L713
	.byte	3,3,1,7,9
	.half	.L715-.L714
	.byte	3,3,1,5,1,7,9
	.half	.L716-.L715
	.byte	3,4,1,5,95,7,9
	.half	.L36-.L716
	.byte	3,116,1,5,100,9
	.half	.L717-.L36
	.byte	1,5,98,9
	.half	.L718-.L717
	.byte	1,5,107,9
	.half	.L719-.L718
	.byte	1,5,52,1,5,1,9
	.half	.L517-.L719
	.byte	3,12,1,5,95,7,9
	.half	.L37-.L517
	.byte	3,119,1,5,100,9
	.half	.L720-.L37
	.byte	1,5,52,9
	.half	.L515-.L720
	.byte	1,5,1,9
	.half	.L518-.L515
	.byte	3,9,1,5,95,7,9
	.half	.L38-.L518
	.byte	3,122,1,5,100,9
	.half	.L721-.L38
	.byte	1,5,52,9
	.half	.L722-.L721
	.byte	1,5,1,9
	.half	.L723-.L722
	.byte	3,6,1,5,95,7,9
	.half	.L39-.L723
	.byte	3,125,1,5,100,9
	.half	.L724-.L39
	.byte	1,5,52,9
	.half	.L725-.L724
	.byte	1,5,1,9
	.half	.L726-.L725
	.byte	3,3,1,7,9
	.half	.L270-.L726
	.byte	0,1,1
.L708:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mtl_enableInterrupt')
	.sect	'.debug_ranges'
.L269:
	.word	-1,.L154,0,.L270-.L154,0,0
.L432:
	.word	-1,.L154,0,.L428-.L154,-1,.L156,0,.L360-.L156,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mtl_enableTxQueue')
	.sect	'.debug_info'
.L271:
	.word	270
	.half	3
	.word	.L272
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L274,.L273
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mtl_enableTxQueue',0,1,200,1,6,1,1,1
	.word	.L158,.L434,.L157
	.byte	4
	.byte	'gethSFR',0,1,200,1,42
	.word	.L362,.L435
	.byte	4
	.byte	'queueId',0,1,200,1,70
	.word	.L436,.L437
	.byte	5
	.word	.L158,.L434
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mtl_enableTxQueue')
	.sect	'.debug_abbrev'
.L272:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mtl_enableTxQueue')
	.sect	'.debug_line'
.L273:
	.word	.L728-.L727
.L727:
	.half	3
	.word	.L730-.L729
.L729:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L730:
	.byte	5,10,7,0,5,2
	.word	.L158
	.byte	3,203,1,1,7,9
	.half	.L731-.L158
	.byte	3,3,1,7,9
	.half	.L732-.L731
	.byte	3,3,1,7,9
	.half	.L733-.L732
	.byte	3,3,1,5,1,7,9
	.half	.L734-.L733
	.byte	3,4,1,5,43,7,9
	.half	.L44-.L734
	.byte	3,116,1,5,50,9
	.half	.L735-.L44
	.byte	1,5,1,9
	.half	.L736-.L735
	.byte	3,12,1,5,43,7,9
	.half	.L45-.L736
	.byte	3,119,1,5,50,9
	.half	.L737-.L45
	.byte	1,5,1,9
	.half	.L738-.L737
	.byte	3,9,1,5,43,7,9
	.half	.L46-.L738
	.byte	3,122,1,5,50,9
	.half	.L739-.L46
	.byte	1,5,1,9
	.half	.L740-.L739
	.byte	3,6,1,5,43,7,9
	.half	.L47-.L740
	.byte	3,125,1,5,50,9
	.half	.L741-.L47
	.byte	1,5,1,9
	.half	.L742-.L741
	.byte	3,3,1,7,9
	.half	.L275-.L742
	.byte	0,1,1
.L728:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mtl_enableTxQueue')
	.sect	'.debug_ranges'
.L274:
	.word	-1,.L158,0,.L275-.L158,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mtl_isInterruptFlagSet')
	.sect	'.debug_info'
.L276:
	.word	337
	.half	3
	.word	.L277
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L279,.L278
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mtl_isInterruptFlagSet',0,1,220,1,9
	.word	.L370
	.byte	1,1,1
	.word	.L160,.L438,.L159
	.byte	4
	.byte	'gethSFR',0,1,220,1,50
	.word	.L362,.L439
	.byte	4
	.byte	'queueId',0,1,220,1,76
	.word	.L373,.L440
	.byte	4
	.byte	'flag',0,1,220,1,110
	.word	.L417,.L441
	.byte	5
	.word	.L160,.L438
	.byte	6
	.byte	'value',0,1,222,1,13
	.word	.L420,.L442
	.byte	6
	.byte	'status',0,1,223,1,13
	.word	.L370,.L443
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mtl_isInterruptFlagSet')
	.sect	'.debug_abbrev'
.L277:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mtl_isInterruptFlagSet')
	.sect	'.debug_line'
.L278:
	.word	.L744-.L743
.L743:
	.half	3
	.word	.L746-.L745
.L745:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L746:
	.byte	5,23,7,0,5,2
	.word	.L160
	.byte	3,221,1,1,5,25,9
	.half	.L747-.L160
	.byte	1,5,20,9
	.half	.L519-.L747
	.byte	3,1,1,5,10,9
	.half	.L520-.L519
	.byte	3,4,1,7,9
	.half	.L748-.L520
	.byte	3,3,1,7,9
	.half	.L749-.L748
	.byte	3,3,1,7,9
	.half	.L750-.L749
	.byte	3,3,1,5,1,7,9
	.half	.L751-.L750
	.byte	3,6,1,5,59,7,9
	.half	.L52-.L751
	.byte	3,114,1,5,9,9
	.half	.L752-.L52
	.byte	3,1,1,5,59,9
	.half	.L53-.L752
	.byte	3,2,1,5,9,9
	.half	.L753-.L53
	.byte	3,1,1,5,59,9
	.half	.L54-.L753
	.byte	3,2,1,5,9,9
	.half	.L754-.L54
	.byte	3,1,1,5,59,9
	.half	.L55-.L754
	.byte	3,2,1,5,64,9
	.half	.L521-.L55
	.byte	1,5,62,9
	.half	.L522-.L521
	.byte	1,5,1,3,5,1,7,9
	.half	.L280-.L522
	.byte	0,1,1
.L744:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mtl_isInterruptFlagSet')
	.sect	'.debug_ranges'
.L279:
	.word	-1,.L160,0,.L280-.L160,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mtl_setRxForwardErrorPacket')
	.sect	'.debug_info'
.L281:
	.word	301
	.half	3
	.word	.L282
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L284,.L283
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mtl_setRxForwardErrorPacket',0,1,245,1,6,1,1,1
	.word	.L162,.L444,.L161
	.byte	4
	.byte	'gethSFR',0,1,245,1,52
	.word	.L362,.L445
	.byte	4
	.byte	'queueId',0,1,245,1,80
	.word	.L446,.L447
	.byte	4
	.byte	'enabled',0,1,245,1,97
	.word	.L370,.L448
	.byte	5
	.word	.L162,.L444
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mtl_setRxForwardErrorPacket')
	.sect	'.debug_abbrev'
.L282:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mtl_setRxForwardErrorPacket')
	.sect	'.debug_line'
.L283:
	.word	.L756-.L755
.L755:
	.half	3
	.word	.L758-.L757
.L757:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L758:
	.byte	5,10,7,0,5,2
	.word	.L162
	.byte	3,248,1,1,7,9
	.half	.L759-.L162
	.byte	3,3,1,7,9
	.half	.L760-.L759
	.byte	3,3,1,7,9
	.half	.L761-.L760
	.byte	3,3,1,5,1,7,9
	.half	.L762-.L761
	.byte	3,4,1,5,43,7,9
	.half	.L61-.L762
	.byte	3,116,1,5,48,9
	.half	.L763-.L61
	.byte	1,5,1,9
	.half	.L764-.L763
	.byte	3,12,1,5,43,7,9
	.half	.L62-.L764
	.byte	3,119,1,5,48,9
	.half	.L765-.L62
	.byte	1,5,1,9
	.half	.L766-.L765
	.byte	3,9,1,5,43,7,9
	.half	.L63-.L766
	.byte	3,122,1,5,48,9
	.half	.L767-.L63
	.byte	1,5,1,9
	.half	.L768-.L767
	.byte	3,6,1,5,43,7,9
	.half	.L64-.L768
	.byte	3,125,1,5,48,9
	.half	.L769-.L64
	.byte	1,5,1,9
	.half	.L770-.L769
	.byte	3,3,1,7,9
	.half	.L285-.L770
	.byte	0,1,1
.L756:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mtl_setRxForwardErrorPacket')
	.sect	'.debug_ranges'
.L284:
	.word	-1,.L162,0,.L285-.L162,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mtl_setRxForwardUndersizedGoodPacket')
	.sect	'.debug_info'
.L286:
	.word	310
	.half	3
	.word	.L287
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L289,.L288
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mtl_setRxForwardUndersizedGoodPacket',0,1,137,2,6,1,1,1
	.word	.L164,.L449,.L163
	.byte	4
	.byte	'gethSFR',0,1,137,2,61
	.word	.L362,.L450
	.byte	4
	.byte	'queueId',0,1,137,2,89
	.word	.L446,.L451
	.byte	4
	.byte	'enabled',0,1,137,2,106
	.word	.L370,.L452
	.byte	5
	.word	.L164,.L449
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mtl_setRxForwardUndersizedGoodPacket')
	.sect	'.debug_abbrev'
.L287:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mtl_setRxForwardUndersizedGoodPacket')
	.sect	'.debug_line'
.L288:
	.word	.L772-.L771
.L771:
	.half	3
	.word	.L774-.L773
.L773:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L774:
	.byte	5,10,7,0,5,2
	.word	.L164
	.byte	3,140,2,1,7,9
	.half	.L775-.L164
	.byte	3,3,1,7,9
	.half	.L776-.L775
	.byte	3,3,1,7,9
	.half	.L777-.L776
	.byte	3,3,1,5,1,7,9
	.half	.L778-.L777
	.byte	3,4,1,5,43,7,9
	.half	.L69-.L778
	.byte	3,116,1,5,48,9
	.half	.L779-.L69
	.byte	1,5,1,9
	.half	.L780-.L779
	.byte	3,12,1,5,43,7,9
	.half	.L70-.L780
	.byte	3,119,1,5,48,9
	.half	.L781-.L70
	.byte	1,5,1,9
	.half	.L782-.L781
	.byte	3,9,1,5,43,7,9
	.half	.L71-.L782
	.byte	3,122,1,5,48,9
	.half	.L783-.L71
	.byte	1,5,1,9
	.half	.L784-.L783
	.byte	3,6,1,5,43,7,9
	.half	.L72-.L784
	.byte	3,125,1,5,48,9
	.half	.L785-.L72
	.byte	1,5,1,9
	.half	.L786-.L785
	.byte	3,3,1,7,9
	.half	.L290-.L786
	.byte	0,1,1
.L772:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mtl_setRxForwardUndersizedGoodPacket')
	.sect	'.debug_ranges'
.L289:
	.word	-1,.L164,0,.L290-.L164,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mtl_setRxQueueSize')
	.sect	'.debug_info'
.L291:
	.word	294
	.half	3
	.word	.L292
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L294,.L293
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mtl_setRxQueueSize',0,1,157,2,6,1,1,1
	.word	.L166,.L453,.L165
	.byte	4
	.byte	'gethSFR',0,1,157,2,43
	.word	.L362,.L454
	.byte	4
	.byte	'queueId',0,1,157,2,71
	.word	.L446,.L455
	.byte	4
	.byte	'queueSize',0,1,157,2,98
	.word	.L456,.L457
	.byte	5
	.word	.L166,.L453
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mtl_setRxQueueSize')
	.sect	'.debug_abbrev'
.L292:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mtl_setRxQueueSize')
	.sect	'.debug_line'
.L293:
	.word	.L788-.L787
.L787:
	.half	3
	.word	.L790-.L789
.L789:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L790:
	.byte	5,10,7,0,5,2
	.word	.L166
	.byte	3,160,2,1,7,9
	.half	.L791-.L166
	.byte	3,3,1,7,9
	.half	.L792-.L791
	.byte	3,3,1,7,9
	.half	.L793-.L792
	.byte	3,3,1,5,1,7,9
	.half	.L794-.L793
	.byte	3,4,1,5,43,7,9
	.half	.L77-.L794
	.byte	3,116,1,5,48,9
	.half	.L795-.L77
	.byte	1,5,1,9
	.half	.L796-.L795
	.byte	3,12,1,5,43,7,9
	.half	.L78-.L796
	.byte	3,119,1,5,48,9
	.half	.L797-.L78
	.byte	1,5,1,9
	.half	.L798-.L797
	.byte	3,9,1,5,43,7,9
	.half	.L79-.L798
	.byte	3,122,1,5,48,9
	.half	.L799-.L79
	.byte	1,5,1,9
	.half	.L800-.L799
	.byte	3,6,1,5,43,7,9
	.half	.L80-.L800
	.byte	3,125,1,5,48,9
	.half	.L801-.L80
	.byte	1,5,1,9
	.half	.L802-.L801
	.byte	3,3,1,7,9
	.half	.L295-.L802
	.byte	0,1,1
.L788:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mtl_setRxQueueSize')
	.sect	'.debug_ranges'
.L294:
	.word	-1,.L166,0,.L295-.L166,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mtl_setRxStoreAndForward')
	.sect	'.debug_info'
.L296:
	.word	298
	.half	3
	.word	.L297
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L299,.L298
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mtl_setRxStoreAndForward',0,1,177,2,6,1,1,1
	.word	.L168,.L458,.L167
	.byte	4
	.byte	'gethSFR',0,1,177,2,49
	.word	.L362,.L459
	.byte	4
	.byte	'queueId',0,1,177,2,77
	.word	.L446,.L460
	.byte	4
	.byte	'enabled',0,1,177,2,94
	.word	.L370,.L461
	.byte	5
	.word	.L168,.L458
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mtl_setRxStoreAndForward')
	.sect	'.debug_abbrev'
.L297:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mtl_setRxStoreAndForward')
	.sect	'.debug_line'
.L298:
	.word	.L804-.L803
.L803:
	.half	3
	.word	.L806-.L805
.L805:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L806:
	.byte	5,10,7,0,5,2
	.word	.L168
	.byte	3,180,2,1,7,9
	.half	.L807-.L168
	.byte	3,3,1,7,9
	.half	.L808-.L807
	.byte	3,3,1,7,9
	.half	.L809-.L808
	.byte	3,3,1,5,1,7,9
	.half	.L810-.L809
	.byte	3,4,1,5,43,7,9
	.half	.L85-.L810
	.byte	3,116,1,5,48,9
	.half	.L811-.L85
	.byte	1,5,1,9
	.half	.L812-.L811
	.byte	3,12,1,5,43,7,9
	.half	.L86-.L812
	.byte	3,119,1,5,48,9
	.half	.L813-.L86
	.byte	1,5,1,9
	.half	.L814-.L813
	.byte	3,9,1,5,43,7,9
	.half	.L87-.L814
	.byte	3,122,1,5,48,9
	.half	.L815-.L87
	.byte	1,5,1,9
	.half	.L816-.L815
	.byte	3,6,1,5,43,7,9
	.half	.L88-.L816
	.byte	3,125,1,5,48,9
	.half	.L817-.L88
	.byte	1,5,1,9
	.half	.L818-.L817
	.byte	3,3,1,7,9
	.half	.L300-.L818
	.byte	0,1,1
.L804:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mtl_setRxStoreAndForward')
	.sect	'.debug_ranges'
.L299:
	.word	-1,.L168,0,.L300-.L168,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mtl_setTxQueueSize')
	.sect	'.debug_info'
.L301:
	.word	294
	.half	3
	.word	.L302
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L304,.L303
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mtl_setTxQueueSize',0,1,197,2,6,1,1,1
	.word	.L170,.L462,.L169
	.byte	4
	.byte	'gethSFR',0,1,197,2,43
	.word	.L362,.L463
	.byte	4
	.byte	'queueId',0,1,197,2,71
	.word	.L436,.L464
	.byte	4
	.byte	'queueSize',0,1,197,2,98
	.word	.L456,.L465
	.byte	5
	.word	.L170,.L462
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mtl_setTxQueueSize')
	.sect	'.debug_abbrev'
.L302:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mtl_setTxQueueSize')
	.sect	'.debug_line'
.L303:
	.word	.L820-.L819
.L819:
	.half	3
	.word	.L822-.L821
.L821:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L822:
	.byte	5,10,7,0,5,2
	.word	.L170
	.byte	3,200,2,1,7,9
	.half	.L823-.L170
	.byte	3,3,1,7,9
	.half	.L824-.L823
	.byte	3,3,1,7,9
	.half	.L825-.L824
	.byte	3,3,1,5,1,7,9
	.half	.L826-.L825
	.byte	3,4,1,5,43,7,9
	.half	.L93-.L826
	.byte	3,116,1,5,48,9
	.half	.L827-.L93
	.byte	1,5,1,9
	.half	.L828-.L827
	.byte	3,12,1,5,43,7,9
	.half	.L94-.L828
	.byte	3,119,1,5,48,9
	.half	.L829-.L94
	.byte	1,5,1,9
	.half	.L830-.L829
	.byte	3,9,1,5,43,7,9
	.half	.L95-.L830
	.byte	3,122,1,5,48,9
	.half	.L831-.L95
	.byte	1,5,1,9
	.half	.L832-.L831
	.byte	3,6,1,5,43,7,9
	.half	.L96-.L832
	.byte	3,125,1,5,48,9
	.half	.L833-.L96
	.byte	1,5,1,9
	.half	.L834-.L833
	.byte	3,3,1,7,9
	.half	.L305-.L834
	.byte	0,1,1
.L820:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mtl_setTxQueueSize')
	.sect	'.debug_ranges'
.L304:
	.word	-1,.L170,0,.L305-.L170,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mtl_setTxStoreAndForward')
	.sect	'.debug_info'
.L306:
	.word	298
	.half	3
	.word	.L307
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L309,.L308
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mtl_setTxStoreAndForward',0,1,217,2,6,1,1,1
	.word	.L172,.L466,.L171
	.byte	4
	.byte	'gethSFR',0,1,217,2,49
	.word	.L362,.L467
	.byte	4
	.byte	'queueId',0,1,217,2,77
	.word	.L436,.L468
	.byte	4
	.byte	'enabled',0,1,217,2,94
	.word	.L370,.L469
	.byte	5
	.word	.L172,.L466
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mtl_setTxStoreAndForward')
	.sect	'.debug_abbrev'
.L307:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mtl_setTxStoreAndForward')
	.sect	'.debug_line'
.L308:
	.word	.L836-.L835
.L835:
	.half	3
	.word	.L838-.L837
.L837:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L838:
	.byte	5,10,7,0,5,2
	.word	.L172
	.byte	3,220,2,1,7,9
	.half	.L839-.L172
	.byte	3,3,1,7,9
	.half	.L840-.L839
	.byte	3,3,1,7,9
	.half	.L841-.L840
	.byte	3,3,1,5,1,7,9
	.half	.L842-.L841
	.byte	3,4,1,5,43,7,9
	.half	.L101-.L842
	.byte	3,116,1,5,48,9
	.half	.L843-.L101
	.byte	1,5,1,9
	.half	.L844-.L843
	.byte	3,12,1,5,43,7,9
	.half	.L102-.L844
	.byte	3,119,1,5,48,9
	.half	.L845-.L102
	.byte	1,5,1,9
	.half	.L846-.L845
	.byte	3,9,1,5,43,7,9
	.half	.L103-.L846
	.byte	3,122,1,5,48,9
	.half	.L847-.L103
	.byte	1,5,1,9
	.half	.L848-.L847
	.byte	3,6,1,5,43,7,9
	.half	.L104-.L848
	.byte	3,125,1,5,48,9
	.half	.L849-.L104
	.byte	1,5,1,9
	.half	.L850-.L849
	.byte	3,3,1,7,9
	.half	.L310-.L850
	.byte	0,1,1
.L836:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mtl_setTxStoreAndForward')
	.sect	'.debug_ranges'
.L309:
	.word	-1,.L172,0,.L310-.L172,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_phy_Clause22_readMDIORegister')
	.sect	'.debug_info'
.L311:
	.word	299
	.half	3
	.word	.L312
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L314,.L313
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_phy_Clause22_readMDIORegister',0,1,128,3,6,1,1,1
	.word	.L176,.L470,.L175
	.byte	4
	.byte	'layerAddr',0,1,128,3,51
	.word	.L420,.L471
	.byte	4
	.byte	'regAddr',0,1,128,3,69
	.word	.L420,.L472
	.byte	4
	.byte	'pData',0,1,128,3,86
	.word	.L473,.L474
	.byte	5
	.word	.L475
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_phy_Clause22_readMDIORegister')
	.sect	'.debug_abbrev'
.L312:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_phy_Clause22_readMDIORegister')
	.sect	'.debug_line'
.L313:
	.word	.L852-.L851
.L851:
	.half	3
	.word	.L854-.L853
.L853:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L854:
	.byte	5,42,7,0,5,2
	.word	.L176
	.byte	3,130,3,1,5,49,9
	.half	.L855-.L176
	.byte	1,5,29,1,5,32,9
	.half	.L530-.L855
	.byte	3,5,1,5,12,9
	.half	.L856-.L530
	.byte	1,5,1,9
	.half	.L857-.L856
	.byte	3,1,1,7,9
	.half	.L315-.L857
	.byte	0,1,1
.L852:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_phy_Clause22_readMDIORegister')
	.sect	'.debug_ranges'
.L314:
	.word	-1,.L176,0,.L315-.L176,0,0
.L475:
	.word	-1,.L176,0,.L470-.L176,-1,.L178,0,.L345-.L178,-1,.L180,0,.L340-.L180,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_Phy_Clause22_writeMDIORegister')
	.sect	'.debug_info'
.L316:
	.word	303
	.half	3
	.word	.L317
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L319,.L318
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_Phy_Clause22_writeMDIORegister',0,1,140,3,6,1,1,1
	.word	.L182,.L476,.L181
	.byte	4
	.byte	'layerAddr',0,1,140,3,52
	.word	.L420,.L477
	.byte	4
	.byte	'regAddr',0,1,140,3,70
	.word	.L420,.L478
	.byte	4
	.byte	'data',0,1,140,3,86
	.word	.L420,.L479
	.byte	5
	.word	.L182,.L476
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_Phy_Clause22_writeMDIORegister')
	.sect	'.debug_abbrev'
.L317:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_Phy_Clause22_writeMDIORegister')
	.sect	'.debug_line'
.L318:
	.word	.L859-.L858
.L858:
	.half	3
	.word	.L861-.L860
.L860:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L861:
	.byte	5,26,7,0,5,2
	.word	.L182
	.byte	3,142,3,1,5,42,9
	.half	.L862-.L182
	.byte	3,3,1,5,49,9
	.half	.L863-.L862
	.byte	1,5,29,9
	.half	.L864-.L863
	.byte	1,5,1,9
	.half	.L865-.L864
	.byte	3,3,1,7,9
	.half	.L320-.L865
	.byte	0,1,1
.L859:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_Phy_Clause22_writeMDIORegister')
	.sect	'.debug_ranges'
.L319:
	.word	-1,.L182,0,.L320-.L182,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_phy_Clause45_readMDIORegister')
	.sect	'.debug_info'
.L321:
	.word	327
	.half	3
	.word	.L322
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L324,.L323
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_phy_Clause45_readMDIORegister',0,1,152,3,6,1,1,1
	.word	.L184,.L480,.L183
	.byte	4
	.byte	'layerAddr',0,1,152,3,51
	.word	.L420,.L481
	.byte	4
	.byte	'deviceAddr',0,1,152,3,69
	.word	.L420,.L482
	.byte	4
	.byte	'regAddr',0,1,152,3,88
	.word	.L420,.L483
	.byte	4
	.byte	'pData',0,1,152,3,105
	.word	.L473,.L484
	.byte	5
	.word	.L184,.L480
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_phy_Clause45_readMDIORegister')
	.sect	'.debug_abbrev'
.L322:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_phy_Clause45_readMDIORegister')
	.sect	'.debug_line'
.L323:
	.word	.L867-.L866
.L866:
	.half	3
	.word	.L869-.L868
.L868:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L869:
	.byte	5,23,7,0,5,2
	.word	.L184
	.byte	3,154,3,1,5,37,9
	.half	.L870-.L184
	.byte	1,5,26,9
	.half	.L871-.L870
	.byte	1,5,42,9
	.half	.L872-.L871
	.byte	3,3,1,5,49,9
	.half	.L873-.L872
	.byte	1,5,29,1,5,5,9
	.half	.L112-.L873
	.byte	3,2,1,5,32,9
	.half	.L874-.L112
	.byte	3,3,1,5,12,9
	.half	.L875-.L874
	.byte	1,5,1,9
	.half	.L876-.L875
	.byte	3,1,1,7,9
	.half	.L325-.L876
	.byte	0,1,1
.L867:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_phy_Clause45_readMDIORegister')
	.sect	'.debug_ranges'
.L324:
	.word	-1,.L184,0,.L325-.L184,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_Phy_Clause45_writeMDIORegister')
	.sect	'.debug_info'
.L326:
	.word	327
	.half	3
	.word	.L327
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L329,.L328
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_Phy_Clause45_writeMDIORegister',0,1,167,3,6,1,1,1
	.word	.L186,.L485,.L185
	.byte	4
	.byte	'layerAddr',0,1,167,3,52
	.word	.L420,.L486
	.byte	4
	.byte	'deviceAddr',0,1,167,3,70
	.word	.L420,.L487
	.byte	4
	.byte	'regAddr',0,1,167,3,89
	.word	.L420,.L488
	.byte	4
	.byte	'data',0,1,167,3,105
	.word	.L420,.L489
	.byte	5
	.word	.L186,.L485
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_Phy_Clause45_writeMDIORegister')
	.sect	'.debug_abbrev'
.L327:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_Phy_Clause45_writeMDIORegister')
	.sect	'.debug_line'
.L328:
	.word	.L878-.L877
.L877:
	.half	3
	.word	.L880-.L879
.L879:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L880:
	.byte	5,37,7,0,5,2
	.word	.L186
	.byte	3,169,3,1,5,26,1,5,44,9
	.half	.L881-.L186
	.byte	1,5,26,1,5,42,9
	.half	.L531-.L881
	.byte	3,3,1,5,49,9
	.half	.L532-.L531
	.byte	1,5,29,9
	.half	.L882-.L532
	.byte	1,5,1,9
	.half	.L883-.L882
	.byte	3,3,1,7,9
	.half	.L330-.L883
	.byte	0,1,1
.L878:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_Phy_Clause45_writeMDIORegister')
	.sect	'.debug_ranges'
.L329:
	.word	-1,.L186,0,.L330-.L186,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGeth_mac_setMaxPacketSize')
	.sect	'.debug_info'
.L331:
	.word	303
	.half	3
	.word	.L332
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L334,.L333
	.byte	2
	.word	.L197
	.byte	3
	.byte	'IfxGeth_mac_setMaxPacketSize',0,1,179,3,6,1,1,1
	.word	.L188,.L490,.L187
	.byte	4
	.byte	'gethSFR',0,1,179,3,45
	.word	.L362,.L491
	.byte	4
	.byte	'maxPacketSize',0,1,179,3,61
	.word	.L375,.L492
	.byte	5
	.word	.L188,.L490
	.byte	6
	.byte	'macConfig',0,1,182,3,32
	.word	.L493,.L494
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGeth_mac_setMaxPacketSize')
	.sect	'.debug_abbrev'
.L332:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGeth_mac_setMaxPacketSize')
	.sect	'.debug_line'
.L333:
	.word	.L885-.L884
.L884:
	.half	3
	.word	.L887-.L886
.L886:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L887:
	.byte	5,20,7,0,5,2
	.word	.L188
	.byte	3,186,3,1,5,45,3,126,1,5,20,9
	.half	.L533-.L188
	.byte	3,4,1,5,5,9
	.half	.L888-.L533
	.byte	3,126,1,5,28,7,9
	.half	.L889-.L888
	.byte	3,2,1,9
	.half	.L890-.L889
	.byte	3,1,1,5,31,3,127,1,5,25,9
	.half	.L114-.L890
	.byte	3,5,1,5,10,9
	.half	.L891-.L114
	.byte	1,5,28,7,9
	.half	.L892-.L891
	.byte	3,2,1,9
	.half	.L893-.L892
	.byte	3,1,1,5,31,9
	.half	.L115-.L893
	.byte	3,127,1,5,25,9
	.half	.L116-.L115
	.byte	3,5,1,5,10,9
	.half	.L894-.L116
	.byte	1,5,28,7,9
	.half	.L895-.L894
	.byte	3,2,1,5,20,9
	.half	.L117-.L895
	.byte	3,1,1,5,28,9
	.half	.L896-.L117
	.byte	1,9
	.half	.L897-.L896
	.byte	3,1,1,5,31,9
	.half	.L898-.L897
	.byte	3,126,1,5,47,9
	.half	.L118-.L898
	.byte	3,6,1,9
	.half	.L899-.L118
	.byte	3,1,1,9
	.half	.L900-.L899
	.byte	3,1,1,9
	.half	.L901-.L900
	.byte	3,1,1,5,41,9
	.half	.L902-.L901
	.byte	3,1,1,5,47,9
	.half	.L903-.L902
	.byte	1,5,40,9
	.half	.L904-.L903
	.byte	3,1,1,5,47,9
	.half	.L905-.L904
	.byte	1,5,40,9
	.half	.L906-.L905
	.byte	3,1,1,5,47,9
	.half	.L907-.L906
	.byte	1,5,34,9
	.half	.L119-.L907
	.byte	3,3,1,5,1,9
	.half	.L908-.L119
	.byte	3,1,1,7,9
	.half	.L335-.L908
	.byte	0,1,1
.L885:
	.sdecl	'.debug_ranges',debug,cluster('IfxGeth_mac_setMaxPacketSize')
	.sect	'.debug_ranges'
.L334:
	.word	-1,.L188,0,.L335-.L188,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_6')
	.sect	'.debug_info'
.L336:
	.word	201
	.half	3
	.word	.L337
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L339,.L338
	.byte	2
	.word	.L197
	.byte	3
	.byte	'.cocofun_6',0,1,128,3,6,1
	.word	.L180,.L340,.L179
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_6')
	.sect	'.debug_abbrev'
.L337:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_6')
	.sect	'.debug_line'
.L338:
	.word	.L910-.L909
.L909:
	.half	3
	.word	.L912-.L911
.L911:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L912:
	.byte	5,42,7,0,5,2
	.word	.L180
	.byte	3,130,3,1,5,60,9
	.half	.L913-.L180
	.byte	1,5,49,9
	.half	.L914-.L913
	.byte	1,9
	.half	.L340-.L914
	.byte	0,1,1,5,42,0,5,2
	.word	.L180
	.byte	3,145,3,1,5,60,9
	.half	.L913-.L180
	.byte	1,5,49,9
	.half	.L914-.L913
	.byte	1,3,113,1,7,9
	.half	.L340-.L914
	.byte	0,1,1,5,42,0,5,2
	.word	.L180
	.byte	3,157,3,1,5,63,9
	.half	.L913-.L180
	.byte	1,5,49,9
	.half	.L914-.L913
	.byte	1,3,101,1,7,9
	.half	.L340-.L914
	.byte	0,1,1,5,42,0,5,2
	.word	.L180
	.byte	3,172,3,1,5,63,9
	.half	.L913-.L180
	.byte	1,5,49,9
	.half	.L914-.L913
	.byte	1,3,86,1,7,9
	.half	.L340-.L914
	.byte	0,1,1
.L910:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_6')
	.sect	'.debug_ranges'
.L339:
	.word	-1,.L180,0,.L340-.L180,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_7')
	.sect	'.debug_info'
.L341:
	.word	201
	.half	3
	.word	.L342
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L344,.L343
	.byte	2
	.word	.L197
	.byte	3
	.byte	'.cocofun_7',0,1,128,3,6,1
	.word	.L178,.L345,.L177
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_7')
	.sect	'.debug_abbrev'
.L342:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_7')
	.sect	'.debug_line'
.L343:
	.word	.L916-.L915
.L915:
	.half	3
	.word	.L918-.L917
.L917:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L918:
	.byte	5,29,7,0,5,2
	.word	.L178
	.byte	3,130,3,1,5,5,9
	.half	.L110-.L178
	.byte	3,2,1,9
	.half	.L345-.L110
	.byte	0,1,1,5,29,0,5,2
	.word	.L178
	.byte	3,145,3,1,5,5,9
	.half	.L110-.L178
	.byte	3,2,1,9
	.half	.L919-.L110
	.byte	3,113,1,7,9
	.half	.L345-.L919
	.byte	0,1,1,5,29,0,5,2
	.word	.L178
	.byte	3,172,3,1,5,5,9
	.half	.L110-.L178
	.byte	3,2,1,9
	.half	.L919-.L110
	.byte	3,86,1,7,9
	.half	.L345-.L919
	.byte	0,1,1
.L916:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_7')
	.sect	'.debug_ranges'
.L344:
	.word	-1,.L178,0,.L345-.L178,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_8')
	.sect	'.debug_info'
.L346:
	.word	201
	.half	3
	.word	.L347
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L349,.L348
	.byte	2
	.word	.L197
	.byte	3
	.byte	'.cocofun_8',0,1,153,1,6,1
	.word	.L152,.L350,.L151
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_8')
	.sect	'.debug_abbrev'
.L347:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_8')
	.sect	'.debug_line'
.L348:
	.word	.L921-.L920
.L920:
	.half	3
	.word	.L923-.L922
.L922:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L923:
	.byte	5,100,7,0,5,2
	.word	.L152
	.byte	3,161,1,1,5,109,9
	.half	.L924-.L152
	.byte	1,5,95,9
	.half	.L510-.L924
	.byte	1,9
	.half	.L350-.L510
	.byte	0,1,1,5,100,0,5,2
	.word	.L152
	.byte	3,164,1,1,5,109,9
	.half	.L924-.L152
	.byte	1,5,95,9
	.half	.L510-.L924
	.byte	1,3,125,1,7,9
	.half	.L350-.L510
	.byte	0,1,1,5,100,0,5,2
	.word	.L152
	.byte	3,167,1,1,5,109,9
	.half	.L924-.L152
	.byte	1,5,95,9
	.half	.L510-.L924
	.byte	1,3,122,1,7,9
	.half	.L350-.L510
	.byte	0,1,1,5,100,0,5,2
	.word	.L152
	.byte	3,170,1,1,5,109,9
	.half	.L924-.L152
	.byte	1,5,95,9
	.half	.L510-.L924
	.byte	1,3,119,1,7,9
	.half	.L350-.L510
	.byte	0,1,1
.L921:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_8')
	.sect	'.debug_ranges'
.L349:
	.word	-1,.L152,0,.L350-.L152,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_9')
	.sect	'.debug_info'
.L351:
	.word	201
	.half	3
	.word	.L352
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L354,.L353
	.byte	2
	.word	.L197
	.byte	3
	.byte	'.cocofun_9',0,1,130,1,6,1
	.word	.L148,.L355,.L147
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_9')
	.sect	'.debug_abbrev'
.L352:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_9')
	.sect	'.debug_line'
.L353:
	.word	.L926-.L925
.L925:
	.half	3
	.word	.L928-.L927
.L927:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L928:
	.byte	5,100,7,0,5,2
	.word	.L148
	.byte	3,140,1,1,5,98,9
	.half	.L929-.L148
	.byte	1,5,106,9
	.half	.L930-.L929
	.byte	1,9
	.half	.L355-.L930
	.byte	0,1,1,5,100,0,5,2
	.word	.L148
	.byte	3,143,1,1,5,98,9
	.half	.L929-.L148
	.byte	1,5,106,9
	.half	.L930-.L929
	.byte	1,3,125,1,7,9
	.half	.L355-.L930
	.byte	0,1,1,5,100,0,5,2
	.word	.L148
	.byte	3,146,1,1,5,98,9
	.half	.L929-.L148
	.byte	1,5,106,9
	.half	.L930-.L929
	.byte	1,3,122,1,7,9
	.half	.L355-.L930
	.byte	0,1,1
.L926:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_9')
	.sect	'.debug_ranges'
.L354:
	.word	-1,.L148,0,.L355-.L148,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_10')
	.sect	'.debug_info'
.L356:
	.word	202
	.half	3
	.word	.L357
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L359,.L358
	.byte	2
	.word	.L197
	.byte	3
	.byte	'.cocofun_10',0,1,177,1,6,1
	.word	.L156,.L360,.L155
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_10')
	.sect	'.debug_abbrev'
.L357:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_10')
	.sect	'.debug_line'
.L358:
	.word	.L932-.L931
.L931:
	.half	3
	.word	.L934-.L933
.L933:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Geth\\Std\\IfxGeth.c',0,0,0,0,0
.L934:
	.byte	5,100,7,0,5,2
	.word	.L156
	.byte	3,187,1,1,5,98,9
	.half	.L935-.L156
	.byte	1,5,107,9
	.half	.L936-.L935
	.byte	1,9
	.half	.L360-.L936
	.byte	0,1,1,5,100,0,5,2
	.word	.L156
	.byte	3,190,1,1,5,98,9
	.half	.L935-.L156
	.byte	1,5,107,9
	.half	.L936-.L935
	.byte	1,3,125,1,7,9
	.half	.L360-.L936
	.byte	0,1,1,5,100,0,5,2
	.word	.L156
	.byte	3,193,1,1,5,98,9
	.half	.L935-.L156
	.byte	1,5,107,9
	.half	.L936-.L935
	.byte	1,3,122,1,7,9
	.half	.L360-.L936
	.byte	0,1,1
.L932:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_10')
	.sect	'.debug_ranges'
.L359:
	.word	-1,.L156,0,.L360-.L156,0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_10')
	.sect	'.debug_loc'
.L155:
	.word	-1,.L156,0,.L360-.L156
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_6')
	.sect	'.debug_loc'
.L179:
	.word	-1,.L180,0,.L340-.L180
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_7')
	.sect	'.debug_loc'
.L177:
	.word	-1,.L178,0,.L345-.L178
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_8')
	.sect	'.debug_loc'
.L151:
	.word	-1,.L152,0,.L350-.L152
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_9')
	.sect	'.debug_loc'
.L147:
	.word	-1,.L148,0,.L355-.L148
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_Phy_Clause22_writeMDIORegister')
	.sect	'.debug_loc'
.L181:
	.word	-1,.L182,0,.L476-.L182
	.half	2
	.byte	138,0
	.word	0,0
.L479:
	.word	-1,.L182,.L180-.L182,.L340-.L182
	.half	1
	.byte	86
	.word	.L178-.L182,.L345-.L182
	.half	1
	.byte	86
	.word	0,.L476-.L182
	.half	1
	.byte	86
	.word	0,0
.L477:
	.word	-1,.L182,.L180-.L182,.L340-.L182
	.half	1
	.byte	84
	.word	.L178-.L182,.L345-.L182
	.half	1
	.byte	84
	.word	0,.L476-.L182
	.half	1
	.byte	84
	.word	0,0
.L478:
	.word	-1,.L182,.L180-.L182,.L340-.L182
	.half	1
	.byte	85
	.word	.L178-.L182,.L345-.L182
	.half	1
	.byte	85
	.word	0,.L476-.L182
	.half	1
	.byte	85
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_Phy_Clause45_writeMDIORegister')
	.sect	'.debug_loc'
.L185:
	.word	-1,.L186,0,.L485-.L186
	.half	2
	.byte	138,0
	.word	0,0
.L489:
	.word	-1,.L186,0,.L531-.L186
	.half	1
	.byte	87
	.word	.L180-.L186,.L340-.L186
	.half	1
	.byte	87
	.word	.L178-.L186,.L345-.L186
	.half	1
	.byte	87
	.word	.L532-.L186,.L485-.L186
	.half	1
	.byte	87
	.word	0,0
.L487:
	.word	-1,.L186,0,.L531-.L186
	.half	1
	.byte	85
	.word	.L180-.L186,.L340-.L186
	.half	1
	.byte	85
	.word	.L178-.L186,.L345-.L186
	.half	1
	.byte	85
	.word	.L532-.L186,.L485-.L186
	.half	1
	.byte	85
	.word	0,0
.L486:
	.word	-1,.L186,0,.L531-.L186
	.half	1
	.byte	84
	.word	.L180-.L186,.L340-.L186
	.half	1
	.byte	84
	.word	.L178-.L186,.L345-.L186
	.half	1
	.byte	84
	.word	.L532-.L186,.L485-.L186
	.half	1
	.byte	84
	.word	0,0
.L488:
	.word	-1,.L186,0,.L531-.L186
	.half	1
	.byte	86
	.word	.L180-.L186,.L340-.L186
	.half	1
	.byte	86
	.word	.L178-.L186,.L345-.L186
	.half	1
	.byte	86
	.word	.L532-.L186,.L485-.L186
	.half	1
	.byte	86
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_disableModule')
	.sect	'.debug_loc'
.L133:
	.word	-1,.L134,0,.L385-.L134
	.half	2
	.byte	138,0
	.word	0,0
.L386:
	.word	-1,.L134,0,.L495-.L134
	.half	1
	.byte	100
	.word	.L496-.L134,.L385-.L134
	.half	1
	.byte	111
	.word	0,0
.L387:
	.word	-1,.L134,.L495-.L134,.L497-.L134
	.half	1
	.byte	82
	.word	.L498-.L134,.L385-.L134
	.half	1
	.byte	88
	.word	.L499-.L134,.L385-.L134
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_enableModule')
	.sect	'.debug_loc'
.L135:
	.word	-1,.L136,0,.L388-.L136
	.half	2
	.byte	138,0
	.word	0,0
.L389:
	.word	-1,.L136,0,.L500-.L136
	.half	1
	.byte	100
	.word	.L501-.L136,.L388-.L136
	.half	1
	.byte	111
	.word	0,0
.L394:
	.word	0,0
.L390:
	.word	-1,.L136,.L500-.L136,.L502-.L136
	.half	1
	.byte	82
	.word	.L503-.L136,.L388-.L136
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_getAddress')
	.sect	'.debug_loc'
.L191:
	.word	-1,.L192,0,.L408-.L192
	.half	2
	.byte	138,0
	.word	0,0
.L409:
	.word	-1,.L192,0,.L408-.L192
	.half	1
	.byte	84
	.word	0,0
.L410:
	.word	-1,.L192,.L535-.L192,.L122-.L192
	.half	1
	.byte	98
	.word	.L536-.L192,.L408-.L192
	.half	1
	.byte	98
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_getIndex')
	.sect	'.debug_loc'
.L189:
	.word	-1,.L190,0,.L405-.L190
	.half	2
	.byte	138,0
	.word	0,0
.L406:
	.word	-1,.L190,0,.L405-.L190
	.half	1
	.byte	100
	.word	0,0
.L407:
	.word	-1,.L190,.L534-.L190,.L405-.L190
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_getSrcPointer')
	.sect	'.debug_loc'
.L137:
	.word	-1,.L138,0,.L397-.L138
	.half	2
	.byte	138,0
	.word	0,0
.L398:
	.word	-1,.L138,0,.L397-.L138
	.half	1
	.byte	100
	.word	0,0
.L400:
	.word	-1,.L138,0,.L397-.L138
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mac_readQueueVlanTag')
	.sect	'.debug_loc'
.L195:
	.word	-1,.L196,0,.L379-.L196
	.half	2
	.byte	138,0
	.word	0,0
.L380:
	.word	-1,.L196,0,.L379-.L196
	.half	1
	.byte	100
	.word	0,0
.L381:
	.word	-1,.L196,0,.L379-.L196
	.half	1
	.byte	84
	.word	0,0
.L383:
	.word	-1,.L196,0,.L379-.L196
	.half	1
	.byte	101
	.word	0,0
.L384:
	.word	-1,.L196,.L129-.L196,.L131-.L196
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mac_setLineSpeed')
	.sect	'.debug_loc'
.L139:
	.word	-1,.L140,0,.L361-.L140
	.half	2
	.byte	138,0
	.word	0,0
.L363:
	.word	-1,.L140,0,.L361-.L140
	.half	1
	.byte	100
	.word	0,0
.L365:
	.word	-1,.L140,0,.L361-.L140
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mac_setMacAddress')
	.sect	'.debug_loc'
.L141:
	.word	-1,.L142,0,.L366-.L142
	.half	2
	.byte	138,0
	.word	0,0
.L367:
	.word	-1,.L142,0,.L366-.L142
	.half	1
	.byte	100
	.word	0,0
.L369:
	.word	-1,.L142,0,.L366-.L142
	.half	1
	.byte	101
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mac_setMaxPacketSize')
	.sect	'.debug_loc'
.L187:
	.word	-1,.L188,0,.L490-.L188
	.half	2
	.byte	138,0
	.word	0,0
.L491:
	.word	-1,.L188,0,.L490-.L188
	.half	1
	.byte	100
	.word	0,0
.L494:
	.word	-1,.L188,.L533-.L188,.L490-.L188
	.half	1
	.byte	81
	.word	0,0
.L492:
	.word	-1,.L188,0,.L490-.L188
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mac_writeQueueVlanTag')
	.sect	'.debug_loc'
.L193:
	.word	-1,.L194,0,.L371-.L194
	.half	2
	.byte	138,0
	.word	0,0
.L372:
	.word	-1,.L194,0,.L371-.L194
	.half	1
	.byte	100
	.word	0,0
.L374:
	.word	-1,.L194,0,.L371-.L194
	.half	1
	.byte	84
	.word	0,0
.L376:
	.word	-1,.L194,0,.L371-.L194
	.half	1
	.byte	85
	.word	0,0
.L378:
	.word	-1,.L194,.L125-.L194,.L537-.L194
	.half	5
	.byte	144,32,157,32,0
	.word	.L538-.L194,.L371-.L194
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mtl_clearAllInterruptFlags')
	.sect	'.debug_loc'
.L143:
	.word	-1,.L144,0,.L411-.L144
	.half	2
	.byte	138,0
	.word	0,0
.L412:
	.word	-1,.L144,0,.L411-.L144
	.half	1
	.byte	100
	.word	0,0
.L413:
	.word	-1,.L144,0,.L411-.L144
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mtl_clearInterruptFlag')
	.sect	'.debug_loc'
.L145:
	.word	-1,.L146,0,.L414-.L146
	.half	2
	.byte	138,0
	.word	0,0
.L418:
	.word	-1,.L146,0,.L504-.L146
	.half	1
	.byte	85
	.word	.L148-.L146,.L355-.L146
	.half	1
	.byte	85
	.word	.L507-.L146,.L414-.L146
	.half	1
	.byte	85
	.word	0,0
.L415:
	.word	-1,.L146,0,.L504-.L146
	.half	1
	.byte	100
	.word	.L148-.L146,.L355-.L146
	.half	1
	.byte	100
	.word	.L507-.L146,.L414-.L146
	.half	1
	.byte	100
	.word	0,0
.L416:
	.word	-1,.L146,0,.L504-.L146
	.half	1
	.byte	84
	.word	.L148-.L146,.L355-.L146
	.half	1
	.byte	84
	.word	.L507-.L146,.L414-.L146
	.half	1
	.byte	84
	.word	0,0
.L421:
	.word	-1,.L146,.L505-.L146,.L506-.L146
	.half	5
	.byte	144,32,157,32,0
	.word	.L21-.L146,.L504-.L146
	.half	5
	.byte	144,32,157,32,0
	.word	.L148-.L146,.L355-.L146
	.half	5
	.byte	144,32,157,32,0
	.word	.L507-.L146,.L414-.L146
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mtl_disableInterrupt')
	.sect	'.debug_loc'
.L149:
	.word	-1,.L150,0,.L422-.L150
	.half	2
	.byte	138,0
	.word	0,0
.L425:
	.word	-1,.L150,0,.L508-.L150
	.half	1
	.byte	85
	.word	.L152-.L150,.L350-.L150
	.half	1
	.byte	85
	.word	.L514-.L150,.L422-.L150
	.half	1
	.byte	85
	.word	0,0
.L423:
	.word	-1,.L150,0,.L508-.L150
	.half	1
	.byte	100
	.word	.L152-.L150,.L350-.L150
	.half	1
	.byte	100
	.word	.L514-.L150,.L422-.L150
	.half	1
	.byte	100
	.word	0,0
.L424:
	.word	-1,.L150,0,.L508-.L150
	.half	1
	.byte	84
	.word	.L152-.L150,.L350-.L150
	.half	1
	.byte	84
	.word	.L514-.L150,.L422-.L150
	.half	1
	.byte	84
	.word	0,0
.L427:
	.word	-1,.L150,.L509-.L150,.L508-.L150
	.half	5
	.byte	144,32,157,32,0
	.word	.L152-.L150,.L510-.L150
	.half	5
	.byte	144,32,157,32,0
	.word	.L29-.L150,.L511-.L150
	.half	5
	.byte	144,32,157,32,0
	.word	.L30-.L150,.L512-.L150
	.half	5
	.byte	144,32,157,32,0
	.word	.L31-.L150,.L513-.L150
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mtl_enableInterrupt')
	.sect	'.debug_loc'
.L153:
	.word	-1,.L154,0,.L428-.L154
	.half	2
	.byte	138,0
	.word	0,0
.L431:
	.word	-1,.L154,0,.L515-.L154
	.half	1
	.byte	85
	.word	.L156-.L154,.L360-.L154
	.half	1
	.byte	85
	.word	.L518-.L154,.L428-.L154
	.half	1
	.byte	85
	.word	0,0
.L429:
	.word	-1,.L154,0,.L515-.L154
	.half	1
	.byte	100
	.word	.L156-.L154,.L360-.L154
	.half	1
	.byte	100
	.word	.L518-.L154,.L428-.L154
	.half	1
	.byte	100
	.word	0,0
.L430:
	.word	-1,.L154,0,.L515-.L154
	.half	1
	.byte	84
	.word	.L156-.L154,.L360-.L154
	.half	1
	.byte	84
	.word	.L518-.L154,.L428-.L154
	.half	1
	.byte	84
	.word	0,0
.L433:
	.word	-1,.L154,.L516-.L154,.L517-.L154
	.half	5
	.byte	144,32,157,32,0
	.word	.L37-.L154,.L515-.L154
	.half	5
	.byte	144,32,157,32,0
	.word	.L156-.L154,.L360-.L154
	.half	5
	.byte	144,32,157,32,0
	.word	.L518-.L154,.L428-.L154
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mtl_enableTxQueue')
	.sect	'.debug_loc'
.L157:
	.word	-1,.L158,0,.L434-.L158
	.half	2
	.byte	138,0
	.word	0,0
.L435:
	.word	-1,.L158,0,.L434-.L158
	.half	1
	.byte	100
	.word	0,0
.L437:
	.word	-1,.L158,0,.L434-.L158
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mtl_isInterruptFlagSet')
	.sect	'.debug_loc'
.L159:
	.word	-1,.L160,0,.L438-.L160
	.half	2
	.byte	138,0
	.word	0,0
.L441:
	.word	-1,.L160,0,.L438-.L160
	.half	1
	.byte	85
	.word	0,0
.L439:
	.word	-1,.L160,0,.L438-.L160
	.half	1
	.byte	100
	.word	0,0
.L440:
	.word	-1,.L160,0,.L438-.L160
	.half	1
	.byte	84
	.word	0,0
.L443:
	.word	-1,.L160,.L520-.L160,.L521-.L160
	.half	1
	.byte	82
	.word	.L522-.L160,.L438-.L160
	.half	1
	.byte	82
	.word	0,0
.L442:
	.word	-1,.L160,.L519-.L160,.L438-.L160
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mtl_setRxForwardErrorPacket')
	.sect	'.debug_loc'
.L161:
	.word	-1,.L162,0,.L444-.L162
	.half	2
	.byte	138,0
	.word	0,0
.L448:
	.word	-1,.L162,0,.L444-.L162
	.half	1
	.byte	85
	.word	0,0
.L445:
	.word	-1,.L162,0,.L444-.L162
	.half	1
	.byte	100
	.word	0,0
.L447:
	.word	-1,.L162,0,.L444-.L162
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mtl_setRxForwardUndersizedGoodPacket')
	.sect	'.debug_loc'
.L163:
	.word	-1,.L164,0,.L449-.L164
	.half	2
	.byte	138,0
	.word	0,0
.L452:
	.word	-1,.L164,0,.L449-.L164
	.half	1
	.byte	85
	.word	0,0
.L450:
	.word	-1,.L164,0,.L449-.L164
	.half	1
	.byte	100
	.word	0,0
.L451:
	.word	-1,.L164,0,.L449-.L164
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mtl_setRxQueueSize')
	.sect	'.debug_loc'
.L165:
	.word	-1,.L166,0,.L453-.L166
	.half	2
	.byte	138,0
	.word	0,0
.L454:
	.word	-1,.L166,0,.L453-.L166
	.half	1
	.byte	100
	.word	0,0
.L455:
	.word	-1,.L166,0,.L453-.L166
	.half	1
	.byte	84
	.word	0,0
.L457:
	.word	-1,.L166,0,.L453-.L166
	.half	1
	.byte	85
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mtl_setRxStoreAndForward')
	.sect	'.debug_loc'
.L167:
	.word	-1,.L168,0,.L458-.L168
	.half	2
	.byte	138,0
	.word	0,0
.L461:
	.word	-1,.L168,0,.L458-.L168
	.half	1
	.byte	85
	.word	0,0
.L459:
	.word	-1,.L168,0,.L458-.L168
	.half	1
	.byte	100
	.word	0,0
.L460:
	.word	-1,.L168,0,.L458-.L168
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mtl_setTxQueueSize')
	.sect	'.debug_loc'
.L169:
	.word	-1,.L170,0,.L462-.L170
	.half	2
	.byte	138,0
	.word	0,0
.L463:
	.word	-1,.L170,0,.L462-.L170
	.half	1
	.byte	100
	.word	0,0
.L464:
	.word	-1,.L170,0,.L462-.L170
	.half	1
	.byte	84
	.word	0,0
.L465:
	.word	-1,.L170,0,.L462-.L170
	.half	1
	.byte	85
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_mtl_setTxStoreAndForward')
	.sect	'.debug_loc'
.L171:
	.word	-1,.L172,0,.L466-.L172
	.half	2
	.byte	138,0
	.word	0,0
.L469:
	.word	-1,.L172,0,.L466-.L172
	.half	1
	.byte	85
	.word	0,0
.L467:
	.word	-1,.L172,0,.L466-.L172
	.half	1
	.byte	100
	.word	0,0
.L468:
	.word	-1,.L172,0,.L466-.L172
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_phy_Clause22_readMDIORegister')
	.sect	'.debug_loc'
.L175:
	.word	-1,.L176,0,.L470-.L176
	.half	2
	.byte	138,0
	.word	0,0
.L471:
	.word	-1,.L176,.L180-.L176,.L340-.L176
	.half	1
	.byte	84
	.word	.L178-.L176,.L345-.L176
	.half	1
	.byte	84
	.word	.L530-.L176,.L470-.L176
	.half	1
	.byte	84
	.word	0,0
.L474:
	.word	-1,.L176,.L180-.L176,.L340-.L176
	.half	1
	.byte	100
	.word	.L178-.L176,.L345-.L176
	.half	1
	.byte	100
	.word	.L530-.L176,.L470-.L176
	.half	1
	.byte	100
	.word	0,0
.L472:
	.word	-1,.L176,.L180-.L176,.L340-.L176
	.half	1
	.byte	85
	.word	.L178-.L176,.L345-.L176
	.half	1
	.byte	85
	.word	.L530-.L176,.L470-.L176
	.half	1
	.byte	85
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_phy_Clause45_readMDIORegister')
	.sect	'.debug_loc'
.L183:
	.word	-1,.L184,0,.L480-.L184
	.half	2
	.byte	138,0
	.word	0,0
.L482:
	.word	-1,.L184,.L180-.L184,.L340-.L184
	.half	1
	.byte	85
	.word	0,.L480-.L184
	.half	1
	.byte	85
	.word	0,0
.L481:
	.word	-1,.L184,.L180-.L184,.L340-.L184
	.half	1
	.byte	84
	.word	0,.L480-.L184
	.half	1
	.byte	84
	.word	0,0
.L484:
	.word	-1,.L184,.L180-.L184,.L340-.L184
	.half	1
	.byte	100
	.word	0,.L480-.L184
	.half	1
	.byte	100
	.word	0,0
.L483:
	.word	-1,.L184,.L180-.L184,.L340-.L184
	.half	1
	.byte	86
	.word	0,.L480-.L184
	.half	1
	.byte	86
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGeth_resetModule')
	.sect	'.debug_loc'
.L173:
	.word	-1,.L174,0,.L401-.L174
	.half	2
	.byte	138,0
	.word	0,0
.L402:
	.word	-1,.L174,0,.L523-.L174
	.half	1
	.byte	100
	.word	.L524-.L174,.L401-.L174
	.half	1
	.byte	111
	.word	0,0
.L403:
	.word	-1,.L174,.L523-.L174,.L525-.L174
	.half	1
	.byte	82
	.word	.L526-.L174,.L401-.L174
	.half	1
	.byte	88
	.word	.L527-.L174,.L528-.L174
	.half	1
	.byte	84
	.word	.L529-.L174,.L401-.L174
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L937:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_disableModule')
	.sect	'.debug_frame'
	.word	12
	.word	.L937,.L134,.L385-.L134
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_enableModule')
	.sect	'.debug_frame'
	.word	12
	.word	.L937,.L136,.L388-.L136
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_getSrcPointer')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L138,.L397-.L138
	.byte	8,19,8,20,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mac_setLineSpeed')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L140,.L361-.L140
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mac_setMacAddress')
	.sect	'.debug_frame'
	.word	20
	.word	.L937,.L142,.L366-.L142
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mtl_clearAllInterruptFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L144,.L411-.L144
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mtl_clearInterruptFlag')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L146,.L414-.L146
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mtl_disableInterrupt')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L150,.L422-.L150
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mtl_enableInterrupt')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L154,.L428-.L154
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mtl_enableTxQueue')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L158,.L434-.L158
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mtl_isInterruptFlagSet')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L160,.L438-.L160
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mtl_setRxForwardErrorPacket')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L162,.L444-.L162
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mtl_setRxForwardUndersizedGoodPacket')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L164,.L449-.L164
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mtl_setRxQueueSize')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L166,.L453-.L166
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mtl_setRxStoreAndForward')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L168,.L458-.L168
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mtl_setTxQueueSize')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L170,.L462-.L170
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mtl_setTxStoreAndForward')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L172,.L466-.L172
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_resetModule')
	.sect	'.debug_frame'
	.word	12
	.word	.L937,.L174,.L401-.L174
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_phy_Clause22_readMDIORegister')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L176,.L470-.L176
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_Phy_Clause22_writeMDIORegister')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L182,.L476-.L182
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_phy_Clause45_readMDIORegister')
	.sect	'.debug_frame'
	.word	20
	.word	.L937,.L184,.L480-.L184
	.byte	8,19,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_Phy_Clause45_writeMDIORegister')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L186,.L485-.L186
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mac_setMaxPacketSize')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L188,.L490-.L188
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_getIndex')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L190,.L405-.L190
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_getAddress')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L192,.L408-.L192
	.byte	8,19,8,20,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mac_writeQueueVlanTag')
	.sect	'.debug_frame'
	.word	24
	.word	.L937,.L194,.L371-.L194
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxGeth_mac_readQueueVlanTag')
	.sect	'.debug_frame'
	.word	20
	.word	.L937,.L196,.L379-.L196
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L938:
	.word	52
	.word	-1
	.byte	3,0,2,1,40,12,26,0,9,40,27,155,0,7,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36
	.byte	8,37,8,38,8,39,0
	.sdecl	'.debug_frame',debug,cluster('.cocofun_9')
	.sect	'.debug_frame'
	.word	24
	.word	.L938,.L148,.L355-.L148
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_8')
	.sect	'.debug_frame'
	.word	24
	.word	.L938,.L152,.L350-.L152
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_10')
	.sect	'.debug_frame'
	.word	24
	.word	.L938,.L156,.L360-.L156
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_7')
	.sect	'.debug_frame'
	.word	24
	.word	.L938,.L178,.L345-.L178
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_6')
	.sect	'.debug_frame'
	.word	24
	.word	.L938,.L180,.L340-.L180
	.byte	8,18,8,19,8,20,8,21,8,22,8,23


	; Module end
