<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: DMA_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_d_m_a___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">DMA_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a0___peripheral__access__layer___g_r_o_u_p.html">DMA0 Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a0__structs___g_r_o_u_p.html">DMA0 struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a664cf4b368fc388926bd0e6d6822248f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a664cf4b368fc388926bd0e6d6822248f">CR</a></td></tr>
<tr class="memdesc:a664cf4b368fc388926bd0e6d6822248f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Control Register  <a href="#a664cf4b368fc388926bd0e6d6822248f">More...</a><br /></td></tr>
<tr class="separator:a664cf4b368fc388926bd0e6d6822248f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaffcb82be7f60e866d66565340dc515"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abaffcb82be7f60e866d66565340dc515">ES</a></td></tr>
<tr class="memdesc:abaffcb82be7f60e866d66565340dc515"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Error Status Register  <a href="#abaffcb82be7f60e866d66565340dc515">More...</a><br /></td></tr>
<tr class="separator:abaffcb82be7f60e866d66565340dc515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a641e99326861da3ea2c830a5c32920ca"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a641e99326861da3ea2c830a5c32920ca">RESERVED_0</a> [4]</td></tr>
<tr class="separator:a641e99326861da3ea2c830a5c32920ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238b1b4eca36a89065db2194e939b150"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a238b1b4eca36a89065db2194e939b150">ERQ</a></td></tr>
<tr class="memdesc:a238b1b4eca36a89065db2194e939b150"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Enable Request Register  <a href="#a238b1b4eca36a89065db2194e939b150">More...</a><br /></td></tr>
<tr class="separator:a238b1b4eca36a89065db2194e939b150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cdeda3698700975847692f2ed06eb79"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2cdeda3698700975847692f2ed06eb79">RESERVED_1</a> [4]</td></tr>
<tr class="separator:a2cdeda3698700975847692f2ed06eb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad36396daed0b605efbbca1034b25dca6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad36396daed0b605efbbca1034b25dca6">EEI</a></td></tr>
<tr class="memdesc:ad36396daed0b605efbbca1034b25dca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: Enable Error Interrupt Register  <a href="#ad36396daed0b605efbbca1034b25dca6">More...</a><br /></td></tr>
<tr class="separator:ad36396daed0b605efbbca1034b25dca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b2be4f889b706c67eec2aa19d296d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab7b2be4f889b706c67eec2aa19d296d0">CEEI</a></td></tr>
<tr class="memdesc:ab7b2be4f889b706c67eec2aa19d296d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0018: Clear Enable Error Interrupt Register  <a href="#ab7b2be4f889b706c67eec2aa19d296d0">More...</a><br /></td></tr>
<tr class="separator:ab7b2be4f889b706c67eec2aa19d296d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c87cb018aa5aa7f1cd627b3ffad941"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa3c87cb018aa5aa7f1cd627b3ffad941">SEEI</a></td></tr>
<tr class="memdesc:aa3c87cb018aa5aa7f1cd627b3ffad941"><td class="mdescLeft">&#160;</td><td class="mdescRight">0019: Set Enable Error Interrupt Register  <a href="#aa3c87cb018aa5aa7f1cd627b3ffad941">More...</a><br /></td></tr>
<tr class="separator:aa3c87cb018aa5aa7f1cd627b3ffad941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa87671f75510a3ccf7987c5ef683d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aaa87671f75510a3ccf7987c5ef683d40">CERQ</a></td></tr>
<tr class="memdesc:aaa87671f75510a3ccf7987c5ef683d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">001A: Clear Enable Request Register  <a href="#aaa87671f75510a3ccf7987c5ef683d40">More...</a><br /></td></tr>
<tr class="separator:aaa87671f75510a3ccf7987c5ef683d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa748a20e0211655999242fa0697fcfd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa748a20e0211655999242fa0697fcfd0">SERQ</a></td></tr>
<tr class="memdesc:aa748a20e0211655999242fa0697fcfd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">001B: Set Enable Request Register  <a href="#aa748a20e0211655999242fa0697fcfd0">More...</a><br /></td></tr>
<tr class="separator:aa748a20e0211655999242fa0697fcfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b2cab7238911194871a50890b46262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a96b2cab7238911194871a50890b46262">CDNE</a></td></tr>
<tr class="memdesc:a96b2cab7238911194871a50890b46262"><td class="mdescLeft">&#160;</td><td class="mdescRight">001C: Clear DONE Status Bit Register  <a href="#a96b2cab7238911194871a50890b46262">More...</a><br /></td></tr>
<tr class="separator:a96b2cab7238911194871a50890b46262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7531a61f2523da000ffb17dd9c2739"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a9b7531a61f2523da000ffb17dd9c2739">SSRT</a></td></tr>
<tr class="memdesc:a9b7531a61f2523da000ffb17dd9c2739"><td class="mdescLeft">&#160;</td><td class="mdescRight">001D: Set START Bit Register  <a href="#a9b7531a61f2523da000ffb17dd9c2739">More...</a><br /></td></tr>
<tr class="separator:a9b7531a61f2523da000ffb17dd9c2739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3058b19c540c537a5f8c45bc5da6a5de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a3058b19c540c537a5f8c45bc5da6a5de">CERR</a></td></tr>
<tr class="memdesc:a3058b19c540c537a5f8c45bc5da6a5de"><td class="mdescLeft">&#160;</td><td class="mdescRight">001E: Clear Error Register  <a href="#a3058b19c540c537a5f8c45bc5da6a5de">More...</a><br /></td></tr>
<tr class="separator:a3058b19c540c537a5f8c45bc5da6a5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4b9e922f08762c8913e026e3b34a03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6f4b9e922f08762c8913e026e3b34a03">CINT</a></td></tr>
<tr class="memdesc:a6f4b9e922f08762c8913e026e3b34a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">001F: Clear Interrupt Request Register  <a href="#a6f4b9e922f08762c8913e026e3b34a03">More...</a><br /></td></tr>
<tr class="separator:a6f4b9e922f08762c8913e026e3b34a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a102788d92be5169108b039482b02e80f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a102788d92be5169108b039482b02e80f">RESERVED_2</a> [4]</td></tr>
<tr class="separator:a102788d92be5169108b039482b02e80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad526bde6762b30554725cead19dec2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#afad526bde6762b30554725cead19dec2">INT</a></td></tr>
<tr class="memdesc:afad526bde6762b30554725cead19dec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0024: Interrupt Request Register  <a href="#afad526bde6762b30554725cead19dec2">More...</a><br /></td></tr>
<tr class="separator:afad526bde6762b30554725cead19dec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbc961eed3834eaa1a4e976d8ed2d370"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#acbc961eed3834eaa1a4e976d8ed2d370">RESERVED_3</a> [4]</td></tr>
<tr class="separator:acbc961eed3834eaa1a4e976d8ed2d370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6f9d066790021df0cf7aa335824381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#afb6f9d066790021df0cf7aa335824381">ERR</a></td></tr>
<tr class="memdesc:afb6f9d066790021df0cf7aa335824381"><td class="mdescLeft">&#160;</td><td class="mdescRight">002C: Error Register  <a href="#afb6f9d066790021df0cf7aa335824381">More...</a><br /></td></tr>
<tr class="separator:afb6f9d066790021df0cf7aa335824381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82f3384c638b962e45ede1f739457b1"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#af82f3384c638b962e45ede1f739457b1">RESERVED_4</a> [4]</td></tr>
<tr class="separator:af82f3384c638b962e45ede1f739457b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597d98ef47d0b50b604f6afccc3c28dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a597d98ef47d0b50b604f6afccc3c28dd">HRS</a></td></tr>
<tr class="memdesc:a597d98ef47d0b50b604f6afccc3c28dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0034: Hardware Request Status Register  <a href="#a597d98ef47d0b50b604f6afccc3c28dd">More...</a><br /></td></tr>
<tr class="separator:a597d98ef47d0b50b604f6afccc3c28dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a6f0079bad0aa5c4029143731e8ff4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab0a6f0079bad0aa5c4029143731e8ff4">RESERVED_5</a> [200]</td></tr>
<tr class="separator:ab0a6f0079bad0aa5c4029143731e8ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58a58530d1661b300d5f238ca0a108c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae58a58530d1661b300d5f238ca0a108c">DCHPRI3</a></td></tr>
<tr class="memdesc:ae58a58530d1661b300d5f238ca0a108c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0100: Channel 3 Priority Register  <a href="#ae58a58530d1661b300d5f238ca0a108c">More...</a><br /></td></tr>
<tr class="separator:ae58a58530d1661b300d5f238ca0a108c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4abf6224f088c016546122a284327aa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a4abf6224f088c016546122a284327aa2">DCHPRI2</a></td></tr>
<tr class="memdesc:a4abf6224f088c016546122a284327aa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0101: Channel 2 Priority Register  <a href="#a4abf6224f088c016546122a284327aa2">More...</a><br /></td></tr>
<tr class="separator:a4abf6224f088c016546122a284327aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7754aad314076952f14a01904df95a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abd7754aad314076952f14a01904df95a">DCHPRI1</a></td></tr>
<tr class="memdesc:abd7754aad314076952f14a01904df95a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0102: Channel 1 Priority Register  <a href="#abd7754aad314076952f14a01904df95a">More...</a><br /></td></tr>
<tr class="separator:abd7754aad314076952f14a01904df95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851878c52a9039091ea516b47e2fe0f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a851878c52a9039091ea516b47e2fe0f4">DCHPRI0</a></td></tr>
<tr class="memdesc:a851878c52a9039091ea516b47e2fe0f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0103: Channel 0 Priority Register  <a href="#a851878c52a9039091ea516b47e2fe0f4">More...</a><br /></td></tr>
<tr class="separator:a851878c52a9039091ea516b47e2fe0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ae7479b518b925fe272305d756a8dd"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a91ae7479b518b925fe272305d756a8dd">RESERVED_6</a> [3836]</td></tr>
<tr class="separator:a91ae7479b518b925fe272305d756a8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae223cb15266b1bdc5127f1e0cb724693"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8826637224ff4236fd0077152b2b49d7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#aa1626bb4b8a54b48a89d0a1b8c022c05">SADDR</a></td></tr>
<tr class="memdesc:a8826637224ff4236fd0077152b2b49d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">1000: Source Address  <a href="#a8826637224ff4236fd0077152b2b49d7">More...</a><br /></td></tr>
<tr class="separator:a8826637224ff4236fd0077152b2b49d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff56c76fa1709d4d2da0cd805094f75"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a3a4e489d108c859aaec96af80714654e">SOFF</a></td></tr>
<tr class="memdesc:acff56c76fa1709d4d2da0cd805094f75"><td class="mdescLeft">&#160;</td><td class="mdescRight">1004: Signed Source Address Offset  <a href="#acff56c76fa1709d4d2da0cd805094f75">More...</a><br /></td></tr>
<tr class="separator:acff56c76fa1709d4d2da0cd805094f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe4c1066bb5ad8b53998ab2c8974f47d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a3580edc8f45436923bf3c815fcb7d45b">ATTR</a></td></tr>
<tr class="memdesc:abe4c1066bb5ad8b53998ab2c8974f47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">1006: Transfer Attributes  <a href="#abe4c1066bb5ad8b53998ab2c8974f47d">More...</a><br /></td></tr>
<tr class="separator:abe4c1066bb5ad8b53998ab2c8974f47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add7e2841c13d75041029459a79d1f6bf"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:aae3795e28f0dcdcece5bc9f175678d67"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a9babcf104a9abd52166f6a40054d3b08">NBYTES_MLNO</a></td></tr>
<tr class="memdesc:aae3795e28f0dcdcece5bc9f175678d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 1000: (size=0004)  <a href="#aae3795e28f0dcdcece5bc9f175678d67">More...</a><br /></td></tr>
<tr class="separator:aae3795e28f0dcdcece5bc9f175678d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51acf7c167d2766433728898ca71d37e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a6b8476054f058853f49a684ece742f88">NBYTES_MLOFFNO</a></td></tr>
<tr class="memdesc:a51acf7c167d2766433728898ca71d37e"><td class="mdescLeft">&#160;</td><td class="mdescRight">1008: Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)  <a href="#a51acf7c167d2766433728898ca71d37e">More...</a><br /></td></tr>
<tr class="separator:a51acf7c167d2766433728898ca71d37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19702c253a21d191b236c496508ea86f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a5e0642c17b40d3ff9a5be9d5ba36ed22">NBYTES_MLOFFYES</a></td></tr>
<tr class="memdesc:a19702c253a21d191b236c496508ea86f"><td class="mdescLeft">&#160;</td><td class="mdescRight">1008: Signed Minor Loop Offset (Minor Loop and Offset Enabled)  <a href="#a19702c253a21d191b236c496508ea86f">More...</a><br /></td></tr>
<tr class="separator:a19702c253a21d191b236c496508ea86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add7e2841c13d75041029459a79d1f6bf"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:add7e2841c13d75041029459a79d1f6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039b726084d37a11646691d324e88ea1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a41bbed6bd0ab1bf8f00509380f2c5fe4">SLAST</a></td></tr>
<tr class="memdesc:a039b726084d37a11646691d324e88ea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">100C: Last Source Address Adjustment  <a href="#a039b726084d37a11646691d324e88ea1">More...</a><br /></td></tr>
<tr class="separator:a039b726084d37a11646691d324e88ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61725cc25dab3cda74dd63e161bcd633"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#ae9784fb6be739584197fa99d875dcfe8">DADDR</a></td></tr>
<tr class="memdesc:a61725cc25dab3cda74dd63e161bcd633"><td class="mdescLeft">&#160;</td><td class="mdescRight">1010: Destination Address  <a href="#a61725cc25dab3cda74dd63e161bcd633">More...</a><br /></td></tr>
<tr class="separator:a61725cc25dab3cda74dd63e161bcd633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0edb3d2a2f9d24d55fe0577be8246600"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#ac468a90e025787b52d04e6bcd4bb3b27">DOFF</a></td></tr>
<tr class="memdesc:a0edb3d2a2f9d24d55fe0577be8246600"><td class="mdescLeft">&#160;</td><td class="mdescRight">1014: Signed Destination Address Offset  <a href="#a0edb3d2a2f9d24d55fe0577be8246600">More...</a><br /></td></tr>
<tr class="separator:a0edb3d2a2f9d24d55fe0577be8246600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe124ef94d460f7c3fda248b1dea00d3"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:aff0f95c0db378284673f0fd2d00a8abe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a96e8d9beb1b516edaf4b2ad84d2bce53">CITER_ELINKNO</a></td></tr>
<tr class="memdesc:aff0f95c0db378284673f0fd2d00a8abe"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 1000: (size=0002)  <a href="#aff0f95c0db378284673f0fd2d00a8abe">More...</a><br /></td></tr>
<tr class="separator:aff0f95c0db378284673f0fd2d00a8abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9d209b61542298c2f83371c731bed0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a13bef8e34ec3cc08fe52f0afd35fa9b1">CITER_ELINKYES</a></td></tr>
<tr class="memdesc:a1c9d209b61542298c2f83371c731bed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">1016: Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)  <a href="#a1c9d209b61542298c2f83371c731bed0">More...</a><br /></td></tr>
<tr class="separator:a1c9d209b61542298c2f83371c731bed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe124ef94d460f7c3fda248b1dea00d3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abe124ef94d460f7c3fda248b1dea00d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675e81a7c5ea2d3180aa1416eed542f7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a1ebafefe1091184b0abdbef45e249da5">DLASTSGA</a></td></tr>
<tr class="memdesc:a675e81a7c5ea2d3180aa1416eed542f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">1018: Last Destination Address Adjustment/Scatter Gather Address  <a href="#a675e81a7c5ea2d3180aa1416eed542f7">More...</a><br /></td></tr>
<tr class="separator:a675e81a7c5ea2d3180aa1416eed542f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23cba66ebc1ba5799a12683f4c21974"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a60b7ef52775eb2e3a56852fdeacc0975">CSR</a></td></tr>
<tr class="memdesc:ae23cba66ebc1ba5799a12683f4c21974"><td class="mdescLeft">&#160;</td><td class="mdescRight">101C: Control and Status  <a href="#ae23cba66ebc1ba5799a12683f4c21974">More...</a><br /></td></tr>
<tr class="separator:ae23cba66ebc1ba5799a12683f4c21974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ee15668c80e607165bd1fe4f563c578"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:acd9ad2f4362610c7a7c403a8d81a0aef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#aee2d5fcff4ca988778b0ee149090d722">BITER_ELINKNO</a></td></tr>
<tr class="memdesc:acd9ad2f4362610c7a7c403a8d81a0aef"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 1000: (size=0002)  <a href="#acd9ad2f4362610c7a7c403a8d81a0aef">More...</a><br /></td></tr>
<tr class="separator:acd9ad2f4362610c7a7c403a8d81a0aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b6d40bf839ef8403ac1917d741e257"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a464e53c6509e80088037269a63565219">BITER_ELINKYES</a></td></tr>
<tr class="memdesc:ad1b6d40bf839ef8403ac1917d741e257"><td class="mdescLeft">&#160;</td><td class="mdescRight">101E: Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)  <a href="#ad1b6d40bf839ef8403ac1917d741e257">More...</a><br /></td></tr>
<tr class="separator:ad1b6d40bf839ef8403ac1917d741e257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ee15668c80e607165bd1fe4f563c578"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2ee15668c80e607165bd1fe4f563c578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae223cb15266b1bdc5127f1e0cb724693"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae223cb15266b1bdc5127f1e0cb724693">TCD</a> [4]</td></tr>
<tr class="memdesc:ae223cb15266b1bdc5127f1e0cb724693"><td class="mdescLeft">&#160;</td><td class="mdescRight">1000: (cluster: size=0x0080, 128)  <a href="#ae223cb15266b1bdc5127f1e0cb724693">More...</a><br /></td></tr>
<tr class="separator:ae223cb15266b1bdc5127f1e0cb724693"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a3580edc8f45436923bf3c815fcb7d45b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3580edc8f45436923bf3c815fcb7d45b">&#9670;&nbsp;</a></span>ATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1006: Transfer Attributes </p>

</div>
</div>
<a id="aee2d5fcff4ca988778b0ee149090d722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2d5fcff4ca988778b0ee149090d722">&#9670;&nbsp;</a></span>BITER_ELINKNO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::BITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 1000: (size=0002) </p>
<p>101E: Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) </p>

</div>
</div>
<a id="a464e53c6509e80088037269a63565219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a464e53c6509e80088037269a63565219">&#9670;&nbsp;</a></span>BITER_ELINKYES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::BITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>101E: Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) </p>

</div>
</div>
<a id="a96b2cab7238911194871a50890b46262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b2cab7238911194871a50890b46262">&#9670;&nbsp;</a></span>CDNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CDNE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001C: Clear DONE Status Bit Register </p>

</div>
</div>
<a id="ab7b2be4f889b706c67eec2aa19d296d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7b2be4f889b706c67eec2aa19d296d0">&#9670;&nbsp;</a></span>CEEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CEEI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0018: Clear Enable Error Interrupt Register </p>

</div>
</div>
<a id="aaa87671f75510a3ccf7987c5ef683d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa87671f75510a3ccf7987c5ef683d40">&#9670;&nbsp;</a></span>CERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CERQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001A: Clear Enable Request Register </p>

</div>
</div>
<a id="a3058b19c540c537a5f8c45bc5da6a5de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3058b19c540c537a5f8c45bc5da6a5de">&#9670;&nbsp;</a></span>CERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001E: Clear Error Register </p>

</div>
</div>
<a id="a6f4b9e922f08762c8913e026e3b34a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4b9e922f08762c8913e026e3b34a03">&#9670;&nbsp;</a></span>CINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CINT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001F: Clear Interrupt Request Register </p>

</div>
</div>
<a id="a96e8d9beb1b516edaf4b2ad84d2bce53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96e8d9beb1b516edaf4b2ad84d2bce53">&#9670;&nbsp;</a></span>CITER_ELINKNO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::CITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 1000: (size=0002) </p>
<p>1016: Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) </p>

</div>
</div>
<a id="a13bef8e34ec3cc08fe52f0afd35fa9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13bef8e34ec3cc08fe52f0afd35fa9b1">&#9670;&nbsp;</a></span>CITER_ELINKYES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::CITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1016: Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) </p>

</div>
</div>
<a id="a664cf4b368fc388926bd0e6d6822248f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664cf4b368fc388926bd0e6d6822248f">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Control Register </p>

</div>
</div>
<a id="a60b7ef52775eb2e3a56852fdeacc0975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b7ef52775eb2e3a56852fdeacc0975">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>101C: Control and Status </p>

</div>
</div>
<a id="ae9784fb6be739584197fa99d875dcfe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9784fb6be739584197fa99d875dcfe8">&#9670;&nbsp;</a></span>DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1010: Destination Address </p>

</div>
</div>
<a id="a851878c52a9039091ea516b47e2fe0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a851878c52a9039091ea516b47e2fe0f4">&#9670;&nbsp;</a></span>DCHPRI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0103: Channel 0 Priority Register </p>

</div>
</div>
<a id="abd7754aad314076952f14a01904df95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd7754aad314076952f14a01904df95a">&#9670;&nbsp;</a></span>DCHPRI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0102: Channel 1 Priority Register </p>

</div>
</div>
<a id="a4abf6224f088c016546122a284327aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4abf6224f088c016546122a284327aa2">&#9670;&nbsp;</a></span>DCHPRI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0101: Channel 2 Priority Register </p>

</div>
</div>
<a id="ae58a58530d1661b300d5f238ca0a108c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae58a58530d1661b300d5f238ca0a108c">&#9670;&nbsp;</a></span>DCHPRI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0100: Channel 3 Priority Register </p>

</div>
</div>
<a id="a1ebafefe1091184b0abdbef45e249da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ebafefe1091184b0abdbef45e249da5">&#9670;&nbsp;</a></span>DLASTSGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::DLASTSGA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1018: Last Destination Address Adjustment/Scatter Gather Address </p>

</div>
</div>
<a id="ac468a90e025787b52d04e6bcd4bb3b27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac468a90e025787b52d04e6bcd4bb3b27">&#9670;&nbsp;</a></span>DOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::DOFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1014: Signed Destination Address Offset </p>

</div>
</div>
<a id="ad36396daed0b605efbbca1034b25dca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad36396daed0b605efbbca1034b25dca6">&#9670;&nbsp;</a></span>EEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::EEI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: Enable Error Interrupt Register </p>

</div>
</div>
<a id="a238b1b4eca36a89065db2194e939b150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238b1b4eca36a89065db2194e939b150">&#9670;&nbsp;</a></span>ERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::ERQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Enable Request Register </p>

</div>
</div>
<a id="afb6f9d066790021df0cf7aa335824381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb6f9d066790021df0cf7aa335824381">&#9670;&nbsp;</a></span>ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::ERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>002C: Error Register </p>

</div>
</div>
<a id="abaffcb82be7f60e866d66565340dc515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaffcb82be7f60e866d66565340dc515">&#9670;&nbsp;</a></span>ES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMA_Type::ES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Error Status Register </p>

</div>
</div>
<a id="a597d98ef47d0b50b604f6afccc3c28dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597d98ef47d0b50b604f6afccc3c28dd">&#9670;&nbsp;</a></span>HRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMA_Type::HRS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0034: Hardware Request Status Register </p>

</div>
</div>
<a id="afad526bde6762b30554725cead19dec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad526bde6762b30554725cead19dec2">&#9670;&nbsp;</a></span>INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0024: Interrupt Request Register </p>

</div>
</div>
<a id="a9babcf104a9abd52166f6a40054d3b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9babcf104a9abd52166f6a40054d3b08">&#9670;&nbsp;</a></span>NBYTES_MLNO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::NBYTES_MLNO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 1000: (size=0004) </p>
<p>1008: Minor Byte Count (Minor Loop Disabled) </p>

</div>
</div>
<a id="a6b8476054f058853f49a684ece742f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b8476054f058853f49a684ece742f88">&#9670;&nbsp;</a></span>NBYTES_MLOFFNO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::NBYTES_MLOFFNO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1008: Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) </p>

</div>
</div>
<a id="a5e0642c17b40d3ff9a5be9d5ba36ed22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e0642c17b40d3ff9a5be9d5ba36ed22">&#9670;&nbsp;</a></span>NBYTES_MLOFFYES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::NBYTES_MLOFFYES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1008: Signed Minor Loop Offset (Minor Loop and Offset Enabled) </p>

</div>
</div>
<a id="a641e99326861da3ea2c830a5c32920ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a641e99326861da3ea2c830a5c32920ca">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DMA_Type::RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cdeda3698700975847692f2ed06eb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cdeda3698700975847692f2ed06eb79">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DMA_Type::RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a102788d92be5169108b039482b02e80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a102788d92be5169108b039482b02e80f">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DMA_Type::RESERVED_2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbc961eed3834eaa1a4e976d8ed2d370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbc961eed3834eaa1a4e976d8ed2d370">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DMA_Type::RESERVED_3[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af82f3384c638b962e45ede1f739457b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af82f3384c638b962e45ede1f739457b1">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DMA_Type::RESERVED_4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0a6f0079bad0aa5c4029143731e8ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0a6f0079bad0aa5c4029143731e8ff4">&#9670;&nbsp;</a></span>RESERVED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DMA_Type::RESERVED_5[200]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91ae7479b518b925fe272305d756a8dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ae7479b518b925fe272305d756a8dd">&#9670;&nbsp;</a></span>RESERVED_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DMA_Type::RESERVED_6[3836]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1626bb4b8a54b48a89d0a1b8c022c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1626bb4b8a54b48a89d0a1b8c022c05">&#9670;&nbsp;</a></span>SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1000: Source Address </p>

</div>
</div>
<a id="aa3c87cb018aa5aa7f1cd627b3ffad941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c87cb018aa5aa7f1cd627b3ffad941">&#9670;&nbsp;</a></span>SEEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::SEEI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0019: Set Enable Error Interrupt Register </p>

</div>
</div>
<a id="aa748a20e0211655999242fa0697fcfd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa748a20e0211655999242fa0697fcfd0">&#9670;&nbsp;</a></span>SERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::SERQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001B: Set Enable Request Register </p>

</div>
</div>
<a id="a41bbed6bd0ab1bf8f00509380f2c5fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41bbed6bd0ab1bf8f00509380f2c5fe4">&#9670;&nbsp;</a></span>SLAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::SLAST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>100C: Last Source Address Adjustment </p>

</div>
</div>
<a id="a3a4e489d108c859aaec96af80714654e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a4e489d108c859aaec96af80714654e">&#9670;&nbsp;</a></span>SOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::SOFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1004: Signed Source Address Offset </p>

</div>
</div>
<a id="a9b7531a61f2523da000ffb17dd9c2739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b7531a61f2523da000ffb17dd9c2739">&#9670;&nbsp;</a></span>SSRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::SSRT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001D: Set START Bit Register </p>

</div>
</div>
<a id="ae223cb15266b1bdc5127f1e0cb724693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae223cb15266b1bdc5127f1e0cb724693">&#9670;&nbsp;</a></span>TCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DMA_Type::TCD[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1000: (cluster: size=0x0080, 128) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 21 2017 07:45:25 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
