

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_51_6'
================================================================
* Date:           Tue Jun 20 15:44:15 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.669 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_6  |       24|       24|         1|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%crc_V_96_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_96_reload"   --->   Operation 5 'read' 'crc_V_96_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%crc_V_147_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_147_reload"   --->   Operation 6 'read' 'crc_V_147_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%crc_V_146_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_146_reload"   --->   Operation 7 'read' 'crc_V_146_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%crc_V_93_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_93_reload"   --->   Operation 8 'read' 'crc_V_93_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%crc_V_145_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_145_reload"   --->   Operation 9 'read' 'crc_V_145_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%crc_V_144_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_144_reload"   --->   Operation 10 'read' 'crc_V_144_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crc_V_143_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_143_reload"   --->   Operation 11 'read' 'crc_V_143_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc_V_142_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_142_reload"   --->   Operation 12 'read' 'crc_V_142_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%crc_V_141_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_141_reload"   --->   Operation 13 'read' 'crc_V_141_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%crc_V_87_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_87_reload"   --->   Operation 14 'read' 'crc_V_87_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%crc_V_86_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_86_reload"   --->   Operation 15 'read' 'crc_V_86_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%crc_V_140_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_140_reload"   --->   Operation 16 'read' 'crc_V_140_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%crc_V_139_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_139_reload"   --->   Operation 17 'read' 'crc_V_139_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%crc_V_83_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_83_reload"   --->   Operation 18 'read' 'crc_V_83_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%crc_V_82_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_82_reload"   --->   Operation 19 'read' 'crc_V_82_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%crc_V_138_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_138_reload"   --->   Operation 20 'read' 'crc_V_138_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%crc_V_80_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_80_reload"   --->   Operation 21 'read' 'crc_V_80_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%crc_V_79_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_79_reload"   --->   Operation 22 'read' 'crc_V_79_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%crc_V_137_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_137_reload"   --->   Operation 23 'read' 'crc_V_137_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%crc_V_136_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_136_reload"   --->   Operation 24 'read' 'crc_V_136_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%crc_V_76_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_76_reload"   --->   Operation 25 'read' 'crc_V_76_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%crc_V_75_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_75_reload"   --->   Operation 26 'read' 'crc_V_75_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%crc_V_74_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_74_reload"   --->   Operation 27 'read' 'crc_V_74_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%crc_V_73_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_73_reload"   --->   Operation 28 'read' 'crc_V_73_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%crc_V_135_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_135_reload"   --->   Operation 29 'read' 'crc_V_135_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%crc_V_71_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_71_reload"   --->   Operation 30 'read' 'crc_V_71_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%crc_V_70_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_70_reload"   --->   Operation 31 'read' 'crc_V_70_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%crc_V_69_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_69_reload"   --->   Operation 32 'read' 'crc_V_69_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%crc_V_68_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_68_reload"   --->   Operation 33 'read' 'crc_V_68_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%crc_V_67_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_67_reload"   --->   Operation 34 'read' 'crc_V_67_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%crc_V_66_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_66_reload"   --->   Operation 35 'read' 'crc_V_66_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%crc_V_65_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_65_reload"   --->   Operation 36 'read' 'crc_V_65_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%icmp_ln43_lcssa_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln43_lcssa"   --->   Operation 37 'read' 'icmp_ln43_lcssa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln3"   --->   Operation 38 'read' 'trunc_ln3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body81"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [../codes/crc.cpp:53]   --->   Operation 41 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.75ns)   --->   "%icmp_ln51 = icmp_eq  i5 %i_2, i5 24" [../codes/crc.cpp:51]   --->   Operation 42 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln51 = add i5 %i_2, i5 1" [../codes/crc.cpp:51]   --->   Operation 44 'add' 'add_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.body81.split, void %for.body97.preheader.exitStub" [../codes/crc.cpp:51]   --->   Operation 45 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i5 %i_2" [../codes/crc.cpp:51]   --->   Operation 46 'zext' 'zext_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../codes/crc.cpp:52]   --->   Operation 47 'specpipeline' 'specpipeline_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../codes/crc.cpp:51]   --->   Operation 48 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.78ns)   --->   "%add_ln53 = add i5 %i_2, i5 %trunc_ln3_read" [../codes/crc.cpp:53]   --->   Operation 49 'add' 'add_ln53' <Predicate = (!icmp_ln51 & !icmp_ln43_lcssa_read)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.41ns)   --->   "%select_ln53 = select i1 %icmp_ln43_lcssa_read, i5 %i_2, i5 %add_ln53" [../codes/crc.cpp:53]   --->   Operation 50 'select' 'select_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%f_V_addr = getelementptr i1 %f_V, i64 0, i64 %zext_ln51" [../codes/crc.cpp:53]   --->   Operation 51 'getelementptr' 'f_V_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.78ns)   --->   "%tmp_1 = mux i1 @_ssdm_op_Mux.ap_auto.32i1.i5, i1 %crc_V_65_reload_read, i1 %crc_V_66_reload_read, i1 %crc_V_67_reload_read, i1 %crc_V_68_reload_read, i1 %crc_V_69_reload_read, i1 %crc_V_70_reload_read, i1 %crc_V_71_reload_read, i1 %crc_V_135_reload_read, i1 %crc_V_73_reload_read, i1 %crc_V_74_reload_read, i1 %crc_V_75_reload_read, i1 %crc_V_76_reload_read, i1 %crc_V_136_reload_read, i1 %crc_V_137_reload_read, i1 %crc_V_79_reload_read, i1 %crc_V_80_reload_read, i1 %crc_V_138_reload_read, i1 %crc_V_82_reload_read, i1 %crc_V_83_reload_read, i1 %crc_V_139_reload_read, i1 %crc_V_140_reload_read, i1 %crc_V_86_reload_read, i1 %crc_V_87_reload_read, i1 %crc_V_141_reload_read, i1 %crc_V_142_reload_read, i1 %crc_V_143_reload_read, i1 %crc_V_144_reload_read, i1 %crc_V_145_reload_read, i1 %crc_V_93_reload_read, i1 %crc_V_146_reload_read, i1 %crc_V_147_reload_read, i1 %crc_V_96_reload_read, i5 %select_ln53" [../codes/crc.cpp:53]   --->   Operation 52 'mux' 'tmp_1' <Predicate = (!icmp_ln51)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln53 = store i1 %tmp_1, i5 %f_V_addr" [../codes/crc.cpp:53]   --->   Operation 53 'store' 'store_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln51 = store i5 %add_ln51, i5 %i" [../codes/crc.cpp:51]   --->   Operation 54 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.body81" [../codes/crc.cpp:51]   --->   Operation 55 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln43_lcssa]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ crc_V_65_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_66_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_67_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_68_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_69_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_70_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_71_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_135_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_73_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_74_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_75_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_76_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_136_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_137_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_79_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_80_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_138_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_82_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_83_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_139_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_140_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_86_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_87_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_141_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_142_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_143_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_144_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_145_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_93_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_146_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_147_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_96_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01]
crc_V_96_reload_read  (read             ) [ 00]
crc_V_147_reload_read (read             ) [ 00]
crc_V_146_reload_read (read             ) [ 00]
crc_V_93_reload_read  (read             ) [ 00]
crc_V_145_reload_read (read             ) [ 00]
crc_V_144_reload_read (read             ) [ 00]
crc_V_143_reload_read (read             ) [ 00]
crc_V_142_reload_read (read             ) [ 00]
crc_V_141_reload_read (read             ) [ 00]
crc_V_87_reload_read  (read             ) [ 00]
crc_V_86_reload_read  (read             ) [ 00]
crc_V_140_reload_read (read             ) [ 00]
crc_V_139_reload_read (read             ) [ 00]
crc_V_83_reload_read  (read             ) [ 00]
crc_V_82_reload_read  (read             ) [ 00]
crc_V_138_reload_read (read             ) [ 00]
crc_V_80_reload_read  (read             ) [ 00]
crc_V_79_reload_read  (read             ) [ 00]
crc_V_137_reload_read (read             ) [ 00]
crc_V_136_reload_read (read             ) [ 00]
crc_V_76_reload_read  (read             ) [ 00]
crc_V_75_reload_read  (read             ) [ 00]
crc_V_74_reload_read  (read             ) [ 00]
crc_V_73_reload_read  (read             ) [ 00]
crc_V_135_reload_read (read             ) [ 00]
crc_V_71_reload_read  (read             ) [ 00]
crc_V_70_reload_read  (read             ) [ 00]
crc_V_69_reload_read  (read             ) [ 00]
crc_V_68_reload_read  (read             ) [ 00]
crc_V_67_reload_read  (read             ) [ 00]
crc_V_66_reload_read  (read             ) [ 00]
crc_V_65_reload_read  (read             ) [ 00]
icmp_ln43_lcssa_read  (read             ) [ 01]
trunc_ln3_read        (read             ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
i_2                   (load             ) [ 00]
icmp_ln51             (icmp             ) [ 01]
empty                 (speclooptripcount) [ 00]
add_ln51              (add              ) [ 00]
br_ln51               (br               ) [ 00]
zext_ln51             (zext             ) [ 00]
specpipeline_ln52     (specpipeline     ) [ 00]
specloopname_ln51     (specloopname     ) [ 00]
add_ln53              (add              ) [ 00]
select_ln53           (select           ) [ 00]
f_V_addr              (getelementptr    ) [ 00]
tmp_1                 (mux              ) [ 00]
store_ln53            (store            ) [ 00]
store_ln51            (store            ) [ 00]
br_ln51               (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="icmp_ln43_lcssa">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln43_lcssa"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="crc_V_65_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_65_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="crc_V_66_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_66_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="crc_V_67_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_67_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crc_V_68_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_68_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crc_V_69_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_69_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="crc_V_70_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_70_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="crc_V_71_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_71_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="crc_V_135_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_135_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="crc_V_73_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_73_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="crc_V_74_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_74_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="crc_V_75_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_75_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="crc_V_76_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_76_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="crc_V_136_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_136_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="crc_V_137_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_137_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="crc_V_79_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_79_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="crc_V_80_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_80_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="crc_V_138_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_138_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="crc_V_82_reload">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_82_reload"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="crc_V_83_reload">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_83_reload"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="crc_V_139_reload">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_139_reload"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="crc_V_140_reload">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_140_reload"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="crc_V_86_reload">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_86_reload"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="crc_V_87_reload">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_87_reload"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="crc_V_141_reload">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_141_reload"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="crc_V_142_reload">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_142_reload"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="crc_V_143_reload">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_143_reload"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="crc_V_144_reload">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_144_reload"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="crc_V_145_reload">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_145_reload"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="crc_V_93_reload">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_93_reload"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="crc_V_146_reload">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_146_reload"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="crc_V_147_reload">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_147_reload"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="crc_V_96_reload">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_96_reload"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i1.i5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="crc_V_96_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_96_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="crc_V_147_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_147_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="crc_V_146_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_146_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="crc_V_93_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_93_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="crc_V_145_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_145_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="crc_V_144_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_144_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="crc_V_143_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_143_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="crc_V_142_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_142_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="crc_V_141_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_141_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="crc_V_87_reload_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_87_reload_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="crc_V_86_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_86_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="crc_V_140_reload_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_140_reload_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="crc_V_139_reload_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_139_reload_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="crc_V_83_reload_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_83_reload_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="crc_V_82_reload_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_82_reload_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="crc_V_138_reload_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_138_reload_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="crc_V_80_reload_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_80_reload_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="crc_V_79_reload_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_79_reload_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="crc_V_137_reload_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_137_reload_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="crc_V_136_reload_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_136_reload_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="crc_V_76_reload_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_76_reload_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="crc_V_75_reload_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_75_reload_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="crc_V_74_reload_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_74_reload_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="crc_V_73_reload_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_73_reload_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="crc_V_135_reload_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_135_reload_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="crc_V_71_reload_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_71_reload_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="crc_V_70_reload_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_70_reload_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="crc_V_69_reload_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_69_reload_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="crc_V_68_reload_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_68_reload_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="crc_V_67_reload_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_67_reload_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="crc_V_66_reload_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_66_reload_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="crc_V_65_reload_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_65_reload_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln43_lcssa_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln43_lcssa_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln3_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln3_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="f_V_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_V_addr/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln53_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln0_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="5" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="i_2_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln51_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln51_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln51_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln53_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="5" slack="0"/>
<pin id="349" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln53_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="5" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="0" index="3" bw="1" slack="0"/>
<pin id="365" dir="0" index="4" bw="1" slack="0"/>
<pin id="366" dir="0" index="5" bw="1" slack="0"/>
<pin id="367" dir="0" index="6" bw="1" slack="0"/>
<pin id="368" dir="0" index="7" bw="1" slack="0"/>
<pin id="369" dir="0" index="8" bw="1" slack="0"/>
<pin id="370" dir="0" index="9" bw="1" slack="0"/>
<pin id="371" dir="0" index="10" bw="1" slack="0"/>
<pin id="372" dir="0" index="11" bw="1" slack="0"/>
<pin id="373" dir="0" index="12" bw="1" slack="0"/>
<pin id="374" dir="0" index="13" bw="1" slack="0"/>
<pin id="375" dir="0" index="14" bw="1" slack="0"/>
<pin id="376" dir="0" index="15" bw="1" slack="0"/>
<pin id="377" dir="0" index="16" bw="1" slack="0"/>
<pin id="378" dir="0" index="17" bw="1" slack="0"/>
<pin id="379" dir="0" index="18" bw="1" slack="0"/>
<pin id="380" dir="0" index="19" bw="1" slack="0"/>
<pin id="381" dir="0" index="20" bw="1" slack="0"/>
<pin id="382" dir="0" index="21" bw="1" slack="0"/>
<pin id="383" dir="0" index="22" bw="1" slack="0"/>
<pin id="384" dir="0" index="23" bw="1" slack="0"/>
<pin id="385" dir="0" index="24" bw="1" slack="0"/>
<pin id="386" dir="0" index="25" bw="1" slack="0"/>
<pin id="387" dir="0" index="26" bw="1" slack="0"/>
<pin id="388" dir="0" index="27" bw="1" slack="0"/>
<pin id="389" dir="0" index="28" bw="1" slack="0"/>
<pin id="390" dir="0" index="29" bw="1" slack="0"/>
<pin id="391" dir="0" index="30" bw="1" slack="0"/>
<pin id="392" dir="0" index="31" bw="1" slack="0"/>
<pin id="393" dir="0" index="32" bw="1" slack="0"/>
<pin id="394" dir="0" index="33" bw="5" slack="0"/>
<pin id="395" dir="1" index="34" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln51_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="i_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="70" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="72" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="68" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="72" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="66" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="72" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="64" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="72" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="62" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="60" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="58" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="72" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="56" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="72" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="72" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="72" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="72" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="72" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="72" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="72" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="72" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="72" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="72" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="72" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="72" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="72" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="72" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="72" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="72" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="72" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="72" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="72" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="72" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="72" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="10" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="72" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="8" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="6" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="72" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="2" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="74" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="0" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="4" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="96" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="78" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="326" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="84" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="326" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="350"><net_src comp="326" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="302" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="296" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="326" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="346" pin="2"/><net_sink comp="352" pin=2"/></net>

<net id="396"><net_src comp="98" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="397"><net_src comp="290" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="398"><net_src comp="284" pin="2"/><net_sink comp="360" pin=2"/></net>

<net id="399"><net_src comp="278" pin="2"/><net_sink comp="360" pin=3"/></net>

<net id="400"><net_src comp="272" pin="2"/><net_sink comp="360" pin=4"/></net>

<net id="401"><net_src comp="266" pin="2"/><net_sink comp="360" pin=5"/></net>

<net id="402"><net_src comp="260" pin="2"/><net_sink comp="360" pin=6"/></net>

<net id="403"><net_src comp="254" pin="2"/><net_sink comp="360" pin=7"/></net>

<net id="404"><net_src comp="248" pin="2"/><net_sink comp="360" pin=8"/></net>

<net id="405"><net_src comp="242" pin="2"/><net_sink comp="360" pin=9"/></net>

<net id="406"><net_src comp="236" pin="2"/><net_sink comp="360" pin=10"/></net>

<net id="407"><net_src comp="230" pin="2"/><net_sink comp="360" pin=11"/></net>

<net id="408"><net_src comp="224" pin="2"/><net_sink comp="360" pin=12"/></net>

<net id="409"><net_src comp="218" pin="2"/><net_sink comp="360" pin=13"/></net>

<net id="410"><net_src comp="212" pin="2"/><net_sink comp="360" pin=14"/></net>

<net id="411"><net_src comp="206" pin="2"/><net_sink comp="360" pin=15"/></net>

<net id="412"><net_src comp="200" pin="2"/><net_sink comp="360" pin=16"/></net>

<net id="413"><net_src comp="194" pin="2"/><net_sink comp="360" pin=17"/></net>

<net id="414"><net_src comp="188" pin="2"/><net_sink comp="360" pin=18"/></net>

<net id="415"><net_src comp="182" pin="2"/><net_sink comp="360" pin=19"/></net>

<net id="416"><net_src comp="176" pin="2"/><net_sink comp="360" pin=20"/></net>

<net id="417"><net_src comp="170" pin="2"/><net_sink comp="360" pin=21"/></net>

<net id="418"><net_src comp="164" pin="2"/><net_sink comp="360" pin=22"/></net>

<net id="419"><net_src comp="158" pin="2"/><net_sink comp="360" pin=23"/></net>

<net id="420"><net_src comp="152" pin="2"/><net_sink comp="360" pin=24"/></net>

<net id="421"><net_src comp="146" pin="2"/><net_sink comp="360" pin=25"/></net>

<net id="422"><net_src comp="140" pin="2"/><net_sink comp="360" pin=26"/></net>

<net id="423"><net_src comp="134" pin="2"/><net_sink comp="360" pin=27"/></net>

<net id="424"><net_src comp="128" pin="2"/><net_sink comp="360" pin=28"/></net>

<net id="425"><net_src comp="122" pin="2"/><net_sink comp="360" pin=29"/></net>

<net id="426"><net_src comp="116" pin="2"/><net_sink comp="360" pin=30"/></net>

<net id="427"><net_src comp="110" pin="2"/><net_sink comp="360" pin=31"/></net>

<net id="428"><net_src comp="104" pin="2"/><net_sink comp="360" pin=32"/></net>

<net id="429"><net_src comp="352" pin="3"/><net_sink comp="360" pin=33"/></net>

<net id="430"><net_src comp="360" pin="34"/><net_sink comp="315" pin=1"/></net>

<net id="435"><net_src comp="335" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="100" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="431" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: f_V | {1 }
 - Input state : 
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : trunc_ln3 | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : icmp_ln43_lcssa | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_65_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_66_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_67_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_68_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_69_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_70_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_71_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_135_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_73_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_74_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_75_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_76_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_136_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_137_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_79_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_80_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_138_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_82_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_83_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_139_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_140_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_86_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_87_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_141_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_142_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_143_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_144_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_145_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_93_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_146_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_147_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_51_6 : crc_V_96_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln51 : 2
		add_ln51 : 2
		br_ln51 : 3
		zext_ln51 : 2
		add_ln53 : 2
		select_ln53 : 3
		f_V_addr : 3
		tmp_1 : 4
		store_ln53 : 5
		store_ln51 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    mux   |            tmp_1_fu_360           |    0    |   148   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln51_fu_335          |    0    |    12   |
|          |          add_ln53_fu_346          |    0    |    12   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          icmp_ln51_fu_329         |    0    |    9    |
|----------|-----------------------------------|---------|---------|
|  select  |         select_ln53_fu_352        |    0    |    5    |
|----------|-----------------------------------|---------|---------|
|          |  crc_V_96_reload_read_read_fu_104 |    0    |    0    |
|          | crc_V_147_reload_read_read_fu_110 |    0    |    0    |
|          | crc_V_146_reload_read_read_fu_116 |    0    |    0    |
|          |  crc_V_93_reload_read_read_fu_122 |    0    |    0    |
|          | crc_V_145_reload_read_read_fu_128 |    0    |    0    |
|          | crc_V_144_reload_read_read_fu_134 |    0    |    0    |
|          | crc_V_143_reload_read_read_fu_140 |    0    |    0    |
|          | crc_V_142_reload_read_read_fu_146 |    0    |    0    |
|          | crc_V_141_reload_read_read_fu_152 |    0    |    0    |
|          |  crc_V_87_reload_read_read_fu_158 |    0    |    0    |
|          |  crc_V_86_reload_read_read_fu_164 |    0    |    0    |
|          | crc_V_140_reload_read_read_fu_170 |    0    |    0    |
|          | crc_V_139_reload_read_read_fu_176 |    0    |    0    |
|          |  crc_V_83_reload_read_read_fu_182 |    0    |    0    |
|          |  crc_V_82_reload_read_read_fu_188 |    0    |    0    |
|          | crc_V_138_reload_read_read_fu_194 |    0    |    0    |
|   read   |  crc_V_80_reload_read_read_fu_200 |    0    |    0    |
|          |  crc_V_79_reload_read_read_fu_206 |    0    |    0    |
|          | crc_V_137_reload_read_read_fu_212 |    0    |    0    |
|          | crc_V_136_reload_read_read_fu_218 |    0    |    0    |
|          |  crc_V_76_reload_read_read_fu_224 |    0    |    0    |
|          |  crc_V_75_reload_read_read_fu_230 |    0    |    0    |
|          |  crc_V_74_reload_read_read_fu_236 |    0    |    0    |
|          |  crc_V_73_reload_read_read_fu_242 |    0    |    0    |
|          | crc_V_135_reload_read_read_fu_248 |    0    |    0    |
|          |  crc_V_71_reload_read_read_fu_254 |    0    |    0    |
|          |  crc_V_70_reload_read_read_fu_260 |    0    |    0    |
|          |  crc_V_69_reload_read_read_fu_266 |    0    |    0    |
|          |  crc_V_68_reload_read_read_fu_272 |    0    |    0    |
|          |  crc_V_67_reload_read_read_fu_278 |    0    |    0    |
|          |  crc_V_66_reload_read_read_fu_284 |    0    |    0    |
|          |  crc_V_65_reload_read_read_fu_290 |    0    |    0    |
|          |  icmp_ln43_lcssa_read_read_fu_296 |    0    |    0    |
|          |     trunc_ln3_read_read_fu_302    |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |          zext_ln51_fu_341         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   186   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_436|    5   |
+---------+--------+
|  Total  |    5   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   186  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   186  |
+-----------+--------+--------+
