INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akiye/OneDrive/Documents/Class Notes/EECS31L/Labs/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akiye/OneDrive/Documents/Class Notes/EECS31L/Labs/lab5/lab5.srcs/sources_1/new/ALUController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akiye/OneDrive/Documents/Class Notes/EECS31L/Labs/lab5/lab5.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akiye/OneDrive/Documents/Class Notes/EECS31L/Labs/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akiye/OneDrive/Documents/Class Notes/EECS31L/Labs/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akiye/OneDrive/Documents/Class Notes/EECS31L/Labs/lab5/lab5.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akiye/OneDrive/Documents/Class Notes/EECS31L/Labs/lab5/lab5.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akiye/OneDrive/Documents/Class Notes/EECS31L/Labs/lab5/lab5.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akiye/OneDrive/Documents/Class Notes/EECS31L/Labs/lab5/lab5.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akiye/OneDrive/Documents/Class Notes/EECS31L/Labs/lab5/lab5.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akiye/OneDrive/Documents/Class Notes/EECS31L/Labs/lab5/lab5.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akiye/OneDrive/Documents/Class Notes/EECS31L/Labs/lab5/lab5.srcs/sim_1/new/tb_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
