#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jan 12 21:26:33 2020
# Process ID: 12821
# Current directory: /home/trevor/dev/myelect/sandbox
# Command line: vivado
# Log file: /home/trevor/dev/myelect/sandbox/vivado.log
# Journal file: /home/trevor/dev/myelect/sandbox/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_2 /home/trevor/dev/myelect/sandbox/project_2 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
endgroup
apply_board_connection -board_interface "reset" -ip_intf "/clk_wiz_0/reset" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "design_1" 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {/clk_wiz_0/clk_out1 (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {16KB} preset {None}}  [get_bd_cells microblaze_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_ADDR_TAG_BITS {0} CONFIG.C_DCACHE_ADDR_TAG {0} CONFIG.C_USE_MMU {0}] [get_bd_cells microblaze_0]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/trevor/dev/myelect/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/trevor/dev/myelect/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /home/trevor/dev/myelect/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_100M_0] }
export_ip_user_files -of_objects [get_files /home/trevor/dev/myelect/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/dev/myelect/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_clk_wiz_0_0_synth_1 design_1_axi_uartlite_0_0_synth_1 design_1_microblaze_0_0_synth_1 design_1_dlmb_v10_0_synth_1 design_1_ilmb_v10_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 design_1_lmb_bram_0_synth_1 design_1_mdm_1_0_synth_1 design_1_rst_clk_wiz_0_100M_0_synth_1}
export_simulation -of_objects [get_files /home/trevor/dev/myelect/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/dev/myelect/sandbox/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/dev/myelect/sandbox/project_2/project_2.ip_user_files -ipstatic_source_dir /home/trevor/dev/myelect/sandbox/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/dev/myelect/sandbox/project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/trevor/dev/myelect/sandbox/project_2/project_2.cache/compile_simlib/questa} {ies=/home/trevor/dev/myelect/sandbox/project_2/project_2.cache/compile_simlib/ies} {xcelium=/home/trevor/dev/myelect/sandbox/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/home/trevor/dev/myelect/sandbox/project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/trevor/dev/myelect/sandbox/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/trevor/dev/myelect/sandbox/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/trevor/dev/myelect/sandbox/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
file mkdir /home/trevor/dev/myelect/sandbox/project_2/project_2.sdk
file copy -force /home/trevor/dev/myelect/sandbox/project_2/project_2.runs/impl_1/design_1_wrapper.sysdef /home/trevor/dev/myelect/sandbox/sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/trevor/dev/myelect/sandbox/sdk -hwspec /home/trevor/dev/myelect/sandbox/sdk/design_1_wrapper.hdf
close_hw
import_files -norecurse /home/trevor/dev/myelect/sandbox/Basys-3-GPIO-2018.2-3/vivado_proj/Basys-3-GPIO.srcs/sources_1/imports/hdl/MouseCtl.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/trevor/dev/myelect/sandbox/project_2/project_2.srcs/sources_1/imports/hdl/MouseCtl.vhd] -no_script -reset -force -quiet
remove_files  /home/trevor/dev/myelect/sandbox/project_2/project_2.srcs/sources_1/imports/hdl/MouseCtl.vhd
file delete -force /home/trevor/dev/myelect/sandbox/project_2/project_2.srcs/sources_1/imports/hdl/MouseCtl.vhd
