<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.1.1.200.1" title="IRSnapshot" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="ZResetGenerator" top="ZIRSnapshot"/>
        <Source name="source/impl_1/ZLEDIndicator.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZIRSnapshot.v" type="Verilog" type_short="Verilog">
            <Options top_module="ZIRSnapshot"/>
        </Source>
        <Source name="IPCores/ZIP_PLL/ZIP_PLL.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZOctalRAMOperator.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZUART_Tx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZOctalRAMCfg.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZUART_Tx_TB.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="IPCores/ZRAM_4K/ZRAM_4K.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZResetGenerator.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="clock_constraint.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="ZIRSnapshot_A1.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="IRSnapshot1.sty"/>
</RadiantProject>
