LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY part5 IS
	PORT(SW:	IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		LEDR: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		HEX0:	OUT STD_LOGIC_VECTOR(0 TO 6);
		HEX1: OUT STD_LOGIC_VECTOR(0 TO 6);
		HEX2: OUT STD_LOGIC_VECTOR(0 TO 6);
		HEX4: OUT STD_LOGIC_VECTOR(0 TO 6);
		KEY : IN STD_LOGIC_VECTOR(1 DOWNTO 0));

ARCHITECTURE structure OF part5 IS
	
BEGIN
	STAGE0: LEDR<=SW;
	

	
	
	
	
	