module freqdivider(clk,reset,clk_out,div);
input clk,reset;
input [15:0] div;
output clk_out;
reg counter[15:0];

always @(posedege clk or negedge rst)
begin
if(!reset)
counter<=16'd0;
else
if(counter==div)
counter<=16'd0;
else
counter<=counter+1;
end

assign out_clk<=counter[15];

endmodule 