// Seed: 2074828205
module module_0 (
    output tri id_0,
    output tri1 id_1,
    output wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    output wire id_6,
    output supply1 id_7,
    output supply0 id_8,
    input wand id_9,
    output wor id_10,
    output wire id_11,
    input wire id_12,
    output tri0 id_13,
    output supply1 id_14,
    input supply0 id_15,
    output supply1 id_16,
    input tri0 id_17,
    input tri id_18,
    input tri id_19
    , id_25,
    output supply0 id_20,
    output uwire id_21,
    output uwire id_22,
    input uwire id_23
);
  logic id_26;
  logic id_27;
  ;
  wor  \id_28 = -1 * id_7++ !=? 1;
  wire id_29 = id_23;
endmodule
module module_1 #(
    parameter id_4 = 32'd42,
    parameter id_6 = 32'd73
) (
    output wor id_0,
    output wand id_1,
    input tri1 id_2,
    input uwire id_3,
    input supply0 _id_4,
    output tri1 id_5,
    input wire _id_6,
    output supply0 id_7
);
  assign id_7 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_3,
      id_2,
      id_3,
      id_5,
      id_5,
      id_1,
      id_3,
      id_7,
      id_1,
      id_2,
      id_1,
      id_5,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_5,
      id_5,
      id_0,
      id_3
  );
  wire [-1  -  id_6 : -1  ==  id_4] id_9;
  assign id_0 = id_6 ? 1 == id_6 : id_2;
endmodule
