 
cpldfit:  version O.87xd                            Xilinx Inc.
                                  Fitter Report
Design Name: PRMG_SigGen                         Date:  5-25-2016,  9:54PM
Device Used: XC2C256-7-TQ144
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
203/256 ( 79%) 483 /896  ( 54%) 347 /640  ( 54%) 166/256 ( 65%) 55 /118 ( 47%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    17/40    23/56     4/ 6    0/1      0/1      0/1      0/1
FB2      16/16*    23/40    23/56     8/ 8*   0/1      0/1      0/1      0/1
FB3      16/16*    15/40    21/56     4/ 6    0/1      0/1      0/1      0/1
FB4      16/16*    32/40    37/56     0/ 8    0/1      0/1      0/1      0/1
FB5      16/16*    30/40    56/56*    0/ 5    0/1      0/1      0/1      0/1
FB6      16/16*    23/40    21/56     0/ 8    0/1      0/1      0/1      0/1
FB7      16/16*    30/40    51/56     0/ 8    0/1      0/1      0/1      0/1
FB8      16/16*    21/40    56/56*    0/ 8    0/1      0/1      0/1      0/1
FB9      16/16*    22/40    26/56     8/ 8*   0/1      0/1      0/1      0/1
FB10     16/16*    23/40    33/56     4/ 9    0/1      0/1      0/1      0/1
FB11     16/16*    31/40    38/56     4/ 8    0/1      0/1      0/1      0/1
FB12     13/16     30/40    24/56     4/ 6    0/1      0/1      0/1      0/1
FB13      0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB14      5/16     27/40    18/56     5/ 8    0/1      0/1      0/1      0/1
FB15      2/16      2/40     3/56     2/ 7    0/1      0/1      0/1      0/1
FB16      7/16     21/40    53/56     7/ 7*   0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total   203/256   347/640  483/896   50/118   0/16     0/16     0/16     0/16

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/1

Signal 'Clk' mapped onto global clock net GCK2.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    4           4    |  I/O              :    48    108
Output        :   50          50    |  GCK/IO           :     1      3
Bidirectional :    0           0    |  GTS/IO           :     4      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  CDR/IO           :     0      1
GSR           :    0           0    |  DGE/IO           :     1      1
                 ----        ----
        Total     55          55

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'PRMG_SigGen.ise'.
WARNING:Cpld:970 - PULLUP and KEEPER cannot be used in the same design; PULLUP
   is being interpreted as KEEPER.
WARNING:Cpld - Unable to map all desired signals into function block, FB16.
   Buffering output signal CC to allow all signals assigned to this function
   block to be placed.
*************************  Summary of Mapped Logic  ************************

** 50 Outputs **

Signal                                                  Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                                                    Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
DAC34_nLE_R                                             1     1     2    FB1_4   142   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC34_nLE_R_Copy                                        1     1     2    FB1_6   140   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC3_Data_R                                             1     1     2    FB1_12  139   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC3_Data_R_Copy                                        1     1     2    FB1_13  138   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC12_Clk_Copy                                          1     1     2    FB2_1   2     GTS/I/O   O       LVCMOS33           SLOW DDFF    RESET
DAC12_Clk                                               1     1     2    FB2_3   3     GTS/I/O   O       LVCMOS33           SLOW DDFF    RESET
DAC2_Data_R_Copy                                        1     1     2    FB2_4   4     I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC2_Data_R                                             1     1     2    FB2_5   5     GTS/I/O   O       LVCMOS33           SLOW DDFF    RESET
DAC1_Data_R_Copy                                        1     1     2    FB2_12  6     GTS/I/O   O       LVCMOS33           SLOW DDFF    RESET
DAC1_Data_R                                             1     1     2    FB2_13  7     I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC12_nLE_R_Copy                                        1     1     2    FB2_14  9     I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC12_nLE_R                                             1     1     2    FB2_15  10    I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC4_Data_R                                             1     1     2    FB3_1   136   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC4_Data_R_Copy                                        1     1     2    FB3_2   135   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC34_Clk                                               1     1     2    FB3_3   134   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC34_Clk_Copy                                          1     1     2    FB3_5   133   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC56_Clk_Copy                                          1     1     2    FB9_1   112   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC56_Clk                                               1     1     2    FB9_2   113   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC6_Data_R_Copy                                        1     1     2    FB9_4   114   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC6_Data_R                                             1     1     2    FB9_6   115   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC5_Data_R_Copy                                        1     1     2    FB9_12  116   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC5_Data_R                                             1     1     2    FB9_13  117   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC56_nLE_R_Copy                                        1     1     2    FB9_14  118   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC56_nLE_R                                             1     1     2    FB9_15  119   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC78_nLE_R                                             1     1     2    FB10_6  104   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC78_nLE_R_Copy                                        1     1     2    FB10_12 103   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC7_Data_R                                             1     1     2    FB10_14 102   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC7_Data_R_Copy                                        1     1     2    FB10_16 101   I/O       O       LVCMOS33           SLOW DDFF    RESET
Digit0                                                  1     2     2    FB11_13 126   I/O       O       LVCMOS33           SLOW         
Digit1                                                  1     2     2    FB11_14 128   I/O       O       LVCMOS33           SLOW         
Digit2                                                  1     2     2    FB11_15 129   I/O       O       LVCMOS33           SLOW         
Digit3                                                  1     2     2    FB11_16 130   I/O       O       LVCMOS33           SLOW         
DAC8_Data_R                                             1     1     2    FB12_2  100   I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC8_Data_R_Copy                                        1     1     2    FB12_11 98    I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC78_Clk                                               1     1     2    FB12_12 97    I/O       O       LVCMOS33           SLOW DDFF    RESET
DAC78_Clk_Copy                                          1     1     2    FB12_13 96    I/O       O       LVCMOS33           SLOW DDFF    RESET
LD0                                                     1     3     1    FB14_4  69    I/O       O       LVCMOS33           SLOW         
LD1                                                     1     4     1    FB14_6  68    I/O       O       LVCMOS33           SLOW         
LD2                                                     2     3     1    FB14_13 66    I/O       O       LVCMOS33           SLOW DDEFF   RESET
LD3                                                     2     3     1    FB14_14 64    I/O       O       LVCMOS33           SLOW DDEFF   RESET

Signal                                                  Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                                                    Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
CG                                                      12    18    1    FB14_16 61    I/O       O       LVCMOS33           SLOW         
OSC_Sync_Copy                                           2     2     1    FB15_14 88    I/O       O       LVCMOS33           SLOW DDEFF   RESET
OSC_Sync                                                2     2     1    FB15_16 92    I/O       O       LVCMOS33           SLOW DDEFF   RESET
CC                                                      1     1     1    FB16_5  60    I/O       O       LVCMOS33           SLOW         
DP                                                      0     0     1    FB16_6  59    I/O       O       LVCMOS33           SLOW         
CD                                                      14    20    1    FB16_11 58    I/O       O       LVCMOS33           SLOW         
CE                                                      10    20    1    FB16_12 57    I/O       O       LVCMOS33           SLOW         
CA                                                      14    20    1    FB16_13 56    I/O       O       LVCMOS33           SLOW         
CF                                                      16    18    1    FB16_15 54    I/O       O       LVCMOS33           SLOW         
CB                                                      12    20    1    FB16_16 53    I/O       O       LVCMOS33           SLOW         

** 153 Buried Nodes **

Signal                                                  Total Total Loc     Reg     Reg Init
Name                                                    Pts   Inps          Use     State
ButtonTimeOutCounter<3>                                 2     3     FB1_1   DDFF    RESET
UserInterfaceAuxiliaryCounter<0>                        1     1     FB1_2   TDFF    RESET
BTN0_Buf                                                2     5     FB1_3   DDEFF   RESET
UserInterfaceAuxiliaryCounter<1>                        1     2     FB1_5   TDFF    RESET
UserInterfaceAuxiliaryCounter<2>                        1     3     FB1_7   TDFF    RESET
UserInterfaceAuxiliaryCounter<3>                        1     4     FB1_8   TDFF    RESET
UserInterfaceAuxiliaryCounter<4>                        1     5     FB1_9   TDFF    RESET
UserInterfaceAuxiliaryCounterOverflow                   2     7     FB1_10  DDFF    RESET
ButtonTimeOutCounter<2>                                 2     6     FB1_11  TDFF    RESET
ButtonTimeOutCounter<4>                                 2     5     FB1_14  DDFF    RESET
ButtonTimeOutCounter<1>                                 2     5     FB1_15  TDFF    RESET
ButtonTimeOutCounter<0>                                 2     4     FB1_16  TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<6>        2     9     FB2_2   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<7>        2     10    FB2_6   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000   4     16    FB2_7           
Strobe12p5                                              1     16    FB2_8   DDFF    RESET
Lab0_DynamicPRMG/Gate2100                               3     18    FB2_9   TDFF    RESET
Lab0_DynamicPRMG/Gate1300                               3     18    FB2_10  TDFF    RESET
Lab0_DynamicPRMG/Gate1300_Adjusted                      1     1     FB2_11  DDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<0>         0     0     FB2_16  TDFF    RESET
StaticAmp1300Reg<1>                                     2     3     FB3_4   TDFF    RESET
StaticAmp1300Reg<0>                                     1     1     FB3_6   TDFF    RESET
N_PZ_922                                                2     7     FB3_7           
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<6>         2     6     FB3_8   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<5>         2     5     FB3_9   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<4>         1     4     FB3_10  TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<3>         1     3     FB3_11  TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<2>         1     2     FB3_12  TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<1>         1     1     FB3_13  TDFF    RESET
StaticAmp1300Reg<3>                                     2     5     FB3_14  TDFF    RESET
Lab0_DynamicPRMG/Gate2100_Adjusted                      1     1     FB3_15  DDFF    RESET
StaticAmp1300Reg<2>                                     2     4     FB3_16  TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<4>        2     7     FB4_1   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<3>        2     6     FB4_2   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<2>        2     5     FB4_3   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<1>        2     4     FB4_4   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<0>        2     3     FB4_5   DDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1  2     2     FB4_6   DDEFF   RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<4>     2     7     FB4_7   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<3>     2     7     FB4_8   TDFF    RESET

Signal                                                  Total Total Loc     Reg     Reg Init
Name                                                    Pts   Inps          Use     State
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<2>     2     5     FB4_9   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<0>     1     2     FB4_10  TDFF    RESET
Strobe54K6                                              1     1     FB4_11  DDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<1>     1     2     FB4_12  TDFF    RESET
N_PZ_1064                                               2     10    FB4_13          
N_PZ_836                                                2     7     FB4_14          
N_PZ_1063                                               2     10    FB4_15          
CC_BUFR                                                 12    18    FB4_16          
StaticAmp1300Reg<7>                                     2     9     FB5_1   TDFF    RESET
N_PZ_1059                                               1     4     FB5_2           
StaticAmp1300Reg_or0002                                 10    17    FB5_3           
ButtonTimeOutCounter<7>                                 2     5     FB5_4   TDFF    RESET
StaticAmp1300Reg<4>                                     2     6     FB5_5   TDFF    RESET
StaticAmp1300Reg<5>                                     2     7     FB5_6   TDFF    RESET
N_PZ_1092                                               4     11    FB5_7           
StaticAmp2100Reg<3>                                     4     15    FB5_8   TDFF    RESET
StaticAmp2100Reg<4>                                     2     15    FB5_9   TDFF    RESET
StaticAmp2100Reg<7>                                     2     18    FB5_10  TDFF    RESET
StaticAmp2100Reg<0>                                     7     16    FB5_11  TDFF    RESET
StaticAmp2100Reg<1>                                     6     16    FB5_12  TDFF    RESET
StaticAmp2100Reg<2>                                     5     16    FB5_13  TDFF    RESET
StaticAmp1300Reg<6>                                     2     8     FB5_14  TDFF    RESET
StaticAmp2100Reg<6>                                     2     17    FB5_15  TDFF    RESET
StaticAmp2100Reg<5>                                     4     18    FB5_16  TDFF    RESET
SPITransmissionStateCounter<5>                          2     6     FB6_1   TDFF    RESET
SPITransmissionStateCounter<1>                          2     6     FB6_2   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<0>          2     8     FB6_3   TDFF    RESET
SPITransmissionStateCounter<4>                          1     4     FB6_4   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<6>          2     8     FB6_5   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<5>          2     8     FB6_6   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<4>          2     8     FB6_7   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<3>          2     8     FB6_8   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<2>          2     8     FB6_9   TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6            1     8     FB6_10  DDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<1>          1     2     FB6_11  TDFF    RESET
SPITransmissionStateCounter<3>                          1     3     FB6_12  TDFF    RESET
SPITransmissionStateCounter<2>                          1     2     FB6_13  TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2  2     2     FB6_14  DDEFF   RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<5>        2     8     FB6_15  TDFF    RESET
Lab0_DynamicPRMG/Strobe25Out                            1     2     FB6_16  DDFF    RESET

Signal                                                  Total Total Loc     Reg     Reg Init
Name                                                    Pts   Inps          Use     State
DACBuffer<5>                                            2     8     FB7_1   DDEFF   RESET
DACBuffer<4>                                            2     8     FB7_2   DDEFF   RESET
DACBuffer<3>                                            2     8     FB7_3   DDEFF   RESET
DACBuffer<2>                                            2     8     FB7_4   DDEFF   RESET
SyncCounter<0>                                          2     3     FB7_5   DDFF    RESET
ButtonTimeOutCounter<6>                                 2     4     FB7_6   TDFF    RESET
DACBuffer<1>                                            2     8     FB7_7   DDEFF   RESET
DACBuffer<0>                                            2     8     FB7_8   DDEFF   RESET
TXBit_m1T                                               8     13    FB7_9   DDFF    RESET
Comparator                                              16    16    FB7_10          
ButtonTimeOutCounter<5>                                 2     3     FB7_11  DDFF    RESET
N_PZ_881                                                2     6     FB7_12          
N_PZ_800                                                2     6     FB7_13          
SPITransmissionStateCounter<0>                          1     7     FB7_14  TDFF    RESET
DACBuffer<7>                                            2     8     FB7_15  DDEFF   RESET
DACBuffer<6>                                            2     8     FB7_16  DDEFF   RESET
DynamicAmp1300Bus<2>                                    3     7     FB8_1   DDFF    RESET
DynamicAmp1300Bus<1>                                    3     7     FB8_2   DDFF    RESET
DynamicAmp1300Bus<0>                                    3     7     FB8_3   DDFF    RESET
Lab0_DynamicPRMG/IntervalCounter<6>                     4     10    FB8_4   TDFF    RESET
Lab0_DynamicPRMG/IntervalCounter<5>                     4     6     FB8_5   DDFF    RESET
Lab0_DynamicPRMG/IntervalCounter<1>                     4     6     FB8_6   TDFF    RESET
Lab0_DynamicPRMG/IntervalCounter<7>                     3     10    FB8_7   TDFF    RESET
Lab0_DynamicPRMG/DynGeneration_HalfPeriod               4     11    FB8_8   TDFF    RESET
Lab0_DynamicPRMG/IntervalCounter<4>                     4     9     FB8_9   TDFF    RESET
Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003            1     10    FB8_10          
Lab0_DynamicPRMG/IntervalCounter<2>                     4     7     FB8_11  TDFF    RESET
N_PZ_1009                                               2     8     FB8_12          
Lab0_DynamicPRMG/IntervalCounter<3>                     8     9     FB8_13  TDFF    RESET
Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3           3     13    FB8_14  TDFF    RESET
Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2           2     13    FB8_15  TDFF    RESET
Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1           6     14    FB8_16  TDFF    RESET
DynamicAmp2100Bus<4>                                    3     7     FB9_3   DDFF    RESET
DynamicAmp1300Bus<4>                                    3     7     FB9_5   DDFF    RESET
DynamicAmp1300Bus<3>                                    3     7     FB9_7   DDFF    RESET
DynamicAmp2100Bus<3>                                    3     7     FB9_8   DDFF    RESET
DynamicAmp2100Bus<2>                                    3     7     FB9_9   DDFF    RESET
DynamicAmp2100Bus<1>                                    3     7     FB9_10  DDFF    RESET
DynamicAmp2100Bus<0>                                    3     7     FB9_11  DDFF    RESET
Lab0_DynamicPRMG/IntervalCounter<0>                     2     4     FB9_16  TDFF    RESET

Signal                                                  Total Total Loc     Reg     Reg Init
Name                                                    Pts   Inps          Use     State
DynamicAmp1300Bus<5>                                    3     7     FB10_1  DDFF    RESET
N_PZ_777                                                2     3     FB10_2          
SyncSignal_or0000                                       2     7     FB10_3          
SyncCounter<5>                                          2     8     FB10_4  TDFF    RESET
SyncCounter<4>                                          2     7     FB10_5  TDFF    RESET
SyncCounter<3>                                          2     6     FB10_7  TDFF    RESET
SyncCounter<2>                                          2     5     FB10_8  TDFF    RESET
SyncCounter<1>                                          2     4     FB10_9  TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<7>         5     4     FB10_10 TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut         4     4     FB10_11 DDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<8>         3     4     FB10_13 TDFF    RESET
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<9>         2     4     FB10_15 DDFF    RESET
DACBus<5>                                               4     7     FB11_1  DDFF    RESET
DACBus<7>                                               4     7     FB11_2  DDFF    RESET
DACBus<6>                                               4     7     FB11_3  DDFF    RESET
DynamicAmp2100Bus<5>                                    3     7     FB11_4  DDFF    RESET
DACBus<4>                                               4     7     FB11_5  DDFF    RESET
DACBus<3>                                               4     7     FB11_6  DDFF    RESET
DynamicAmp2100Bus<7>                                    3     7     FB11_7  DDFF    RESET
DynamicAmp1300Bus<7>                                    3     7     FB11_8  DDFF    RESET
DynamicAmp2100Bus<6>                                    3     7     FB11_9  DDFF    RESET
DynamicAmp1300Bus<6>                                    3     7     FB11_10 DDFF    RESET
DACBus<2>                                               4     7     FB11_11 DDFF    RESET
DACBus<1>                                               4     7     FB11_12 DDFF    RESET
N_PZ_819                                                1     4     FB12_4          
N_PZ_1003                                               1     3     FB12_5          
N_PZ_909                                                2     3     FB12_6          
N_PZ_968                                                2     6     FB12_7          
N_PZ_821                                                2     3     FB12_8          
N_PZ_847                                                3     5     FB12_9          
DACBus<0>                                               4     7     FB12_10 DDFF    RESET
BTN1_Buf                                                4     6     FB12_15 DDEFF   RESET
N_PZ_1001                                               1     2     FB12_16         

** 5 Inputs **

Signal                                                  Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                                                                 No.   Type      Use     STD      Style
BTN0                                                    2    FB1_3   143   GSR/I/O   I       LVCMOS33 S/KPR
Clk                                                     1    FB6_4   38    GCK/I/O   GCK     LVCMOS33 S
SW0                                                     1    FB6_12  39    DGE/I/O   I       LVCMOS33 S/KPR
SW1                                                     2    FB11_11 124   I/O       I       LVCMOS33 S/KPR
BTN1                                                    2    FB12_15 94    I/O       I       LVCMOS33 S/KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               17/23
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   23/33
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
ButtonTimeOutCounter<3>       2     FB1_1        (b)     (b)               
UserInterfaceAuxiliaryCounter<0>
                              1     FB1_2        (b)     (b)               
BTN0_Buf                      2     FB1_3   143  GSR/I/O I                 
DAC34_nLE_R                   1     FB1_4   142  I/O     O                 
UserInterfaceAuxiliaryCounter<1>
                              1     FB1_5        (b)     (b)               
DAC34_nLE_R_Copy              1     FB1_6   140  I/O     O                 
UserInterfaceAuxiliaryCounter<2>
                              1     FB1_7        (b)     (b)               
UserInterfaceAuxiliaryCounter<3>
                              1     FB1_8        (b)     (b)               
UserInterfaceAuxiliaryCounter<4>
                              1     FB1_9        (b)     (b)               
UserInterfaceAuxiliaryCounterOverflow
                              2     FB1_10       (b)     (b)               
ButtonTimeOutCounter<2>       2     FB1_11       (b)     (b)               
DAC3_Data_R                   1     FB1_12  139  I/O     O                 
DAC3_Data_R_Copy              1     FB1_13  138  I/O     O                 
ButtonTimeOutCounter<4>       2     FB1_14  137  I/O     (b)               
ButtonTimeOutCounter<1>       2     FB1_15       (b)     (b)               
ButtonTimeOutCounter<0>       2     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: BTN0_Buf.COMB             7: ButtonTimeOutCounter<4>           13: UserInterfaceAuxiliaryCounter<1> 
  2: BTN1_Buf.COMB             8: N_PZ_1003                         14: UserInterfaceAuxiliaryCounter<2> 
  3: ButtonTimeOutCounter<0>   9: N_PZ_881                          15: UserInterfaceAuxiliaryCounter<3> 
  4: ButtonTimeOutCounter<1>  10: Strobe54K6                        16: UserInterfaceAuxiliaryCounter<4> 
  5: ButtonTimeOutCounter<2>  11: TXBit_m1T                         17: UserInterfaceAuxiliaryCounterOverflow 
  6: ButtonTimeOutCounter<3>  12: UserInterfaceAuxiliaryCounter<0> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
ButtonTimeOutCounter<3> 
                  XX...X.................................. 3       
UserInterfaceAuxiliaryCounter<0> 
                  .........X.............................. 1       
BTN0_Buf          ..XXX....X......X....................... 5       
DAC34_nLE_R       ........X............................... 1       
UserInterfaceAuxiliaryCounter<1> 
                  .........X.X............................ 2       
DAC34_nLE_R_Copy  ........X............................... 1       
UserInterfaceAuxiliaryCounter<2> 
                  .........X.XX........................... 3       
UserInterfaceAuxiliaryCounter<3> 
                  .........X.XXX.......................... 4       
UserInterfaceAuxiliaryCounter<4> 
                  .........X.XXXX......................... 5       
UserInterfaceAuxiliaryCounterOverflow 
                  .........X.XXXXXX....................... 7       
ButtonTimeOutCounter<2> 
                  .XXXX....X......X....................... 6       
DAC3_Data_R       ..........X............................. 1       
DAC3_Data_R_Copy  ..........X............................. 1       
ButtonTimeOutCounter<4> 
                  XX...XXX................................ 5       
ButtonTimeOutCounter<1> 
                  .XXX.....X......X....................... 5       
ButtonTimeOutCounter<0> 
                  .XX......X......X....................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               23/17
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   23/33
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
DAC12_Clk_Copy                1     FB2_1   2    GTS/I/O O                 
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<6>
                              2     FB2_2        (b)     (b)               
DAC12_Clk                     1     FB2_3   3    GTS/I/O O                 
DAC2_Data_R_Copy              1     FB2_4   4    I/O     O                 
DAC2_Data_R                   1     FB2_5   5    GTS/I/O O                 
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<7>
                              2     FB2_6        (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000
                              4     FB2_7        (b)     (b)               
Strobe12p5                    1     FB2_8        (b)     (b)               
Lab0_DynamicPRMG/Gate2100     3     FB2_9        (b)     (b)               
Lab0_DynamicPRMG/Gate1300     3     FB2_10       (b)     (b)               
Lab0_DynamicPRMG/Gate1300_Adjusted
                              1     FB2_11       (b)     (b)               
DAC1_Data_R_Copy              1     FB2_12  6    GTS/I/O O                 
DAC1_Data_R                   1     FB2_13  7    I/O     O                 
DAC12_nLE_R_Copy              1     FB2_14  9    I/O     O                 
DAC12_nLE_R                   1     FB2_15  10   I/O     O                 
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<0>
                              0     FB2_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: Lab0_DynamicPRMG/Gate1300                          9: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<6>       17: Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1 
  2: Lab0_DynamicPRMG/Gate2100                         10: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<7>       18: Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 
  3: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<0>  11: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000  19: Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 
  4: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<1>  12: Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<0>    20: N_PZ_800 
  5: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<2>  13: Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<1>    21: N_PZ_836 
  6: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<3>  14: Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<2>    22: N_PZ_881 
  7: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<4>  15: Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<3>    23: TXBit_m1T 
  8: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<5>  16: Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<4>   

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DAC12_Clk_Copy    ...................X.................... 1       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<6> 
                  ..XXXXXXX.X.........X................... 9       
DAC12_Clk         ...................X.................... 1       
DAC2_Data_R_Copy  ......................X................. 1       
DAC2_Data_R       ......................X................. 1       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<7> 
                  ..XXXXXXXXX.........X................... 10      
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 
                  ..XXXXXXXX.XXXXXXXX..................... 16      
Strobe12p5        ..XXXXXXXX.XXXXXXXX..................... 16      
Lab0_DynamicPRMG/Gate2100 
                  .XXXXXXXXX.XXXXXXXX.X................... 18      
Lab0_DynamicPRMG/Gate1300 
                  X.XXXXXXXX.XXXXXXXX.X................... 18      
Lab0_DynamicPRMG/Gate1300_Adjusted 
                  X....................................... 1       
DAC1_Data_R_Copy  ......................X................. 1       
DAC1_Data_R       ......................X................. 1       
DAC12_nLE_R_Copy  .....................X.................. 1       
DAC12_nLE_R       .....................X.................. 1       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<0> 
                  ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               15/25
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   21/35
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
DAC4_Data_R                   1     FB3_1   136  I/O     O                 
DAC4_Data_R_Copy              1     FB3_2   135  I/O     O                 
DAC34_Clk                     1     FB3_3   134  I/O     O                 
StaticAmp1300Reg<1>           2     FB3_4        (b)     (b)               
DAC34_Clk_Copy                1     FB3_5   133  I/O     O                 
StaticAmp1300Reg<0>           1     FB3_6        (b)     (b)               
N_PZ_922                      2     FB3_7        (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<6>
                              2     FB3_8        (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<5>
                              2     FB3_9        (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<4>
                              1     FB3_10       (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<3>
                              1     FB3_11       (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<2>
                              1     FB3_12       (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<1>
                              1     FB3_13       (b)     (b)               
StaticAmp1300Reg<3>           2     FB3_14  132  I/O     (b)               
Lab0_DynamicPRMG/Gate2100_Adjusted
                              1     FB3_15       (b)     (b)               
StaticAmp1300Reg<2>           2     FB3_16  131  I/O     (b)               

Signals Used by Logic in Function Block
  1: Lab0_DynamicPRMG/Gate2100                         6: Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<4>  11: StaticAmp1300Reg<0> 
  2: Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<0>   7: Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<5>  12: StaticAmp1300Reg<1> 
  3: Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<1>   8: Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<6>  13: StaticAmp1300Reg<2> 
  4: Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<2>   9: N_PZ_1001                                        14: StaticAmp1300Reg_or0002 
  5: Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<3>  10: N_PZ_800                                         15: TXBit_m1T 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DAC4_Data_R       ..............X......................... 1       
DAC4_Data_R_Copy  ..............X......................... 1       
DAC34_Clk         .........X.............................. 1       
StaticAmp1300Reg<1> 
                  ........X.X..X.......................... 3       
DAC34_Clk_Copy    .........X.............................. 1       
StaticAmp1300Reg<0> 
                  .............X.......................... 1       
N_PZ_922          .XXXXXXX................................ 7       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<6> 
                  .XXXXXX................................. 6       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<5> 
                  .XXXXX.................................. 5       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<4> 
                  .XXXX................................... 4       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<3> 
                  .XXX.................................... 3       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<2> 
                  .XX..................................... 2       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<1> 
                  .X...................................... 1       
StaticAmp1300Reg<3> 
                  ........X.XXXX.......................... 5       
Lab0_DynamicPRMG/Gate2100_Adjusted 
                  X....................................... 1       
StaticAmp1300Reg<2> 
                  ........X.XX.X.......................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               32/8
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   37/19
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<4>
                              2     FB4_1   11   I/O     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<3>
                              2     FB4_2   12   I/O     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<2>
                              2     FB4_3   13   I/O     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<1>
                              2     FB4_4   14   I/O     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<0>
                              2     FB4_5   15   I/O     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1
                              2     FB4_6   16   I/O     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<4>
                              2     FB4_7        (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<3>
                              2     FB4_8        (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<2>
                              2     FB4_9        (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<0>
                              1     FB4_10       (b)     (b)               
Strobe54K6                    1     FB4_11       (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<1>
                              1     FB4_12  17   I/O     (b)               
N_PZ_1064                     2     FB4_13       (b)     (b)               
N_PZ_836                      2     FB4_14  18   I/O     (b)               
N_PZ_1063                     2     FB4_15       (b)     (b)               
CC_BUFR                       12    FB4_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: DynamicAmp1300Bus<0>  12: DynamicAmp2100Bus<3>                                   23: Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<0> 
  2: DynamicAmp1300Bus<1>  13: DynamicAmp2100Bus<4>                                   24: Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<1> 
  3: DynamicAmp1300Bus<2>  14: DynamicAmp2100Bus<5>                                   25: Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<2> 
  4: DynamicAmp1300Bus<3>  15: DynamicAmp2100Bus<6>                                   26: Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<3> 
  5: DynamicAmp1300Bus<4>  16: DynamicAmp2100Bus<7>                                   27: Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<4> 
  6: DynamicAmp1300Bus<5>  17: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<0>       28: Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 
  7: DynamicAmp1300Bus<6>  18: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<1>       29: Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 
  8: DynamicAmp1300Bus<7>  19: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<2>       30: N_PZ_836 
  9: DynamicAmp2100Bus<0>  20: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<3>       31: UserInterfaceAuxiliaryCounter<3> 
 10: DynamicAmp2100Bus<1>  21: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<4>       32: UserInterfaceAuxiliaryCounter<4> 
 11: DynamicAmp2100Bus<2>  22: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<4> 
                  ................XXXXXX.......X.......... 7       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<3> 
                  ................XXXX.X.......X.......... 6       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<2> 
                  ................XXX..X.......X.......... 5       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<1> 
                  ................XX...X.......X.......... 4       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<0> 
                  ................X....X.......X.......... 3       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1 
                  .....................X.....X............ 2       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<4> 
                  ......................XXXXXXX........... 7       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<3> 
                  ......................XXXXXXX........... 7       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<2> 
                  ......................XXX...XX.......... 5       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<0> 
                  ............................XX.......... 2       
Strobe54K6        ............................X........... 1       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider<1> 
                  ......................X.....X........... 2       
N_PZ_1064         XXXX........XXXX..............XX........ 10      
N_PZ_836          ......................XXXXXXX........... 7       
N_PZ_1063         ....XXXXXXXX..................XX........ 10      
CC_BUFR           XXXXXXXXXXXXXXXX..............XX........ 18      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB5  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               30/10
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
StaticAmp1300Reg<7>           2     FB5_1        (b)     (b)               
N_PZ_1059                     1     FB5_2   33   I/O     (b)               
StaticAmp1300Reg_or0002       10    FB5_3        (b)     (b)               
ButtonTimeOutCounter<7>       2     FB5_4   32   GCK/I/O (b)               
StaticAmp1300Reg<4>           2     FB5_5   31   I/O     (b)               
StaticAmp1300Reg<5>           2     FB5_6   30   GCK/I/O (b)               
N_PZ_1092                     4     FB5_7        (b)     (b)               
StaticAmp2100Reg<3>           4     FB5_8        (b)     (b)               
StaticAmp2100Reg<4>           2     FB5_9        (b)     (b)               
StaticAmp2100Reg<7>           2     FB5_10       (b)     (b)               
StaticAmp2100Reg<0>           7     FB5_11       (b)     (b)               
StaticAmp2100Reg<1>           6     FB5_12       (b)     (b)               
StaticAmp2100Reg<2>           5     FB5_13       (b)     (b)               
StaticAmp1300Reg<6>           2     FB5_14  28   I/O     (b)               
StaticAmp2100Reg<6>           2     FB5_15       (b)     (b)               
StaticAmp2100Reg<5>           4     FB5_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: BTN0_Buf                 11: N_PZ_1059            21: StaticAmp1300Reg<7> 
  2: BTN1_Buf                 12: N_PZ_1092            22: StaticAmp1300Reg_or0002 
  3: BTN1_Buf.COMB            13: N_PZ_819             23: StaticAmp2100Reg<0> 
  4: ButtonTimeOutCounter<5>  14: StaticAmp1300Reg<0>  24: StaticAmp2100Reg<1> 
  5: ButtonTimeOutCounter<6>  15: StaticAmp1300Reg<1>  25: StaticAmp2100Reg<2> 
  6: ButtonTimeOutCounter<7>  16: StaticAmp1300Reg<2>  26: StaticAmp2100Reg<3> 
  7: LD2                      17: StaticAmp1300Reg<3>  27: StaticAmp2100Reg<4> 
  8: LD3                      18: StaticAmp1300Reg<4>  28: StaticAmp2100Reg<5> 
  9: N_PZ_1001                19: StaticAmp1300Reg<5>  29: StaticAmp2100Reg<6> 
 10: N_PZ_1003                20: StaticAmp1300Reg<6>  30: StaticAmp2100Reg<7> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
StaticAmp1300Reg<7> 
                  ........X....XXXXXXX.X.................. 9       
N_PZ_1059         ......................XXXX.............. 4       
StaticAmp1300Reg_or0002 
                  XX.XXXXXXX...XXXXXXXX................... 17      
ButtonTimeOutCounter<7> 
                  ..XXXX...X.............................. 5       
StaticAmp1300Reg<4> 
                  ........X....XXXX....X.................. 6       
StaticAmp1300Reg<5> 
                  ........X....XXXXX...X.................. 7       
N_PZ_1092         ...XXXXXXX................XXXX.......... 11      
StaticAmp2100Reg<3> 
                  XX.XXXXXXX.XX.........XXXX.............. 15      
StaticAmp2100Reg<4> 
                  XX.XXXXX.XXXX.........XXXX.............. 15      
StaticAmp2100Reg<7> 
                  XX.XXXXXXXX...........XXXXXXXX.......... 18      
StaticAmp2100Reg<0> 
                  XX.XXXXXXXXXX.........XXXX.............. 16      
StaticAmp2100Reg<1> 
                  XX.XXXXXXXXXX.........XXXX.............. 16      
StaticAmp2100Reg<2> 
                  XX.XXXXXXXXXX.........XXXX.............. 16      
StaticAmp1300Reg<6> 
                  ........X....XXXXXX..X.................. 8       
StaticAmp2100Reg<6> 
                  XX.XXXXX.XXXX.........XXXXXX............ 17      
StaticAmp2100Reg<5> 
                  XX.XXXXXXXXXX.........XXXXXX............ 18      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB6  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               23/17
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   21/35
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
SPITransmissionStateCounter<5>
                              2     FB6_1   34   I/O     (b)               
SPITransmissionStateCounter<1>
                              2     FB6_2   35   CDR/I/O (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<0>
                              2     FB6_3        (b)     (b)               
SPITransmissionStateCounter<4>
                              1     FB6_4   38   GCK/I/O GCK               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<6>
                              2     FB6_5        (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<5>
                              2     FB6_6        (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<4>
                              2     FB6_7        (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<3>
                              2     FB6_8        (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<2>
                              2     FB6_9        (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6
                              1     FB6_10       (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<1>
                              1     FB6_11       (b)     (b)               
SPITransmissionStateCounter<3>
                              1     FB6_12  39   DGE/I/O I                 
SPITransmissionStateCounter<2>
                              1     FB6_13  40   I/O     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2
                              2     FB6_14  41   I/O     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<5>
                              2     FB6_15  42   I/O     (b)               
Lab0_DynamicPRMG/Strobe25Out  1     FB6_16  43   I/O     (b)               

Signals Used by Logic in Function Block
  1: Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<0>     9: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<1>        17: N_PZ_836 
  2: Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<1>    10: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<2>        18: SPITransmissionStateCounter<0> 
  3: Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<2>    11: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<3>        19: SPITransmissionStateCounter<1> 
  4: Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<3>    12: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<4>        20: SPITransmissionStateCounter<2> 
  5: Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<4>    13: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<5>        21: SPITransmissionStateCounter<3> 
  6: Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<5>    14: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000   22: SPITransmissionStateCounter<4> 
  7: Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<6>    15: Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut         23: SPITransmissionStateCounter<5> 
  8: Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<0>  16: Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
SPITransmissionStateCounter<5> 
                  .................XXXXXX................. 6       
SPITransmissionStateCounter<1> 
                  .................XXXXXX................. 6       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<0> 
                  XXXXXXX.......X......................... 8       
SPITransmissionStateCounter<4> 
                  .................XXXX................... 4       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<6> 
                  XXXXXXX.......X......................... 8       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<5> 
                  XXXXXXX.......X......................... 8       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<4> 
                  XXXXXXX.......X......................... 8       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<3> 
                  XXXXXXX.......X......................... 8       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<2> 
                  XXXXXXX.......X......................... 8       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 
                  XXXXXXX.......X......................... 8       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider<1> 
                  X.............X......................... 2       
SPITransmissionStateCounter<3> 
                  .................XXX.................... 3       
SPITransmissionStateCounter<2> 
                  .................XX..................... 2       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 
                  .............X.X........................ 2       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter<5> 
                  .......XXXXXXX..X....................... 8       
Lab0_DynamicPRMG/Strobe25Out 
                  .........X...X.......................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB7  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               30/10
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   51/5
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
DACBuffer<5>                  2     FB7_1        (b)     (b)               
DACBuffer<4>                  2     FB7_2        (b)     (b)               
DACBuffer<3>                  2     FB7_3        (b)     (b)               
DACBuffer<2>                  2     FB7_4        (b)     (b)               
SyncCounter<0>                2     FB7_5   26   I/O     (b)               
ButtonTimeOutCounter<6>       2     FB7_6   25   I/O     (b)               
DACBuffer<1>                  2     FB7_7        (b)     (b)               
DACBuffer<0>                  2     FB7_8        (b)     (b)               
TXBit_m1T                     8     FB7_9        (b)     (b)               
Comparator                    16    FB7_10       (b)     (b)               
ButtonTimeOutCounter<5>       2     FB7_11  24   I/O     (b)               
N_PZ_881                      2     FB7_12  23   I/O     (b)               
N_PZ_800                      2     FB7_13  22   I/O     (b)               
SPITransmissionStateCounter<0>
                              1     FB7_14  21   I/O     (b)               
DACBuffer<7>                  2     FB7_15  20   I/O     (b)               
DACBuffer<6>                  2     FB7_16  19   I/O     (b)               

Signals Used by Logic in Function Block
  1: BTN1_Buf.COMB            11: DACBuffer<6>      21: N_PZ_1003 
  2: ButtonTimeOutCounter<5>  12: DACBuffer<7>      22: SPITransmissionStateCounter<0> 
  3: ButtonTimeOutCounter<6>  13: DACBus<0>         23: SPITransmissionStateCounter<1> 
  4: Comparator               14: DACBus<1>         24: SPITransmissionStateCounter<2> 
  5: DACBuffer<0>             15: DACBus<2>         25: SPITransmissionStateCounter<3> 
  6: DACBuffer<1>             16: DACBus<3>         26: SPITransmissionStateCounter<4> 
  7: DACBuffer<2>             17: DACBus<4>         27: SPITransmissionStateCounter<5> 
  8: DACBuffer<3>             18: DACBus<5>         28: Strobe12p5 
  9: DACBuffer<4>             19: DACBus<6>         29: SyncCounter<0> 
 10: DACBuffer<5>             20: DACBus<7>         30: SyncSignal_or0000 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DACBuffer<5>      ...X.............X...XXXXXX............. 8       
DACBuffer<4>      ...X............X....XXXXXX............. 8       
DACBuffer<3>      ...X...........X.....XXXXXX............. 8       
DACBuffer<2>      ...X..........X......XXXXXX............. 8       
SyncCounter<0>    ...........................XXX.......... 3       
ButtonTimeOutCounter<6> 
                  XXX.................X................... 4       
DACBuffer<1>      ...X.........X.......XXXXXX............. 8       
DACBuffer<0>      ...X........X........XXXXXX............. 8       
TXBit_m1T         ....XXXXXXXX..........XXXXX............. 13      
Comparator        ....XXXXXXXXXXXXXXXX.................... 16      
ButtonTimeOutCounter<5> 
                  XX..................X................... 3       
N_PZ_881          .....................XXXXXX............. 6       
N_PZ_800          .....................XXXXXX............. 6       
SPITransmissionStateCounter<0> 
                  ...X.................XXXXXX............. 7       
DACBuffer<7>      ...X...............X.XXXXXX............. 8       
DACBuffer<6>      ...X..............X..XXXXXX............. 8       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB8  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               21/19
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
DynamicAmp1300Bus<2>          3     FB8_1   44   I/O     (b)               
DynamicAmp1300Bus<1>          3     FB8_2   45   I/O     (b)               
DynamicAmp1300Bus<0>          3     FB8_3   46   I/O     (b)               
Lab0_DynamicPRMG/IntervalCounter<6>
                              4     FB8_4        (b)     (b)               
Lab0_DynamicPRMG/IntervalCounter<5>
                              4     FB8_5   48   I/O     (b)               
Lab0_DynamicPRMG/IntervalCounter<1>
                              4     FB8_6   49   I/O     (b)               
Lab0_DynamicPRMG/IntervalCounter<7>
                              3     FB8_7        (b)     (b)               
Lab0_DynamicPRMG/DynGeneration_HalfPeriod
                              4     FB8_8        (b)     (b)               
Lab0_DynamicPRMG/IntervalCounter<4>
                              4     FB8_9        (b)     (b)               
Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003
                              1     FB8_10       (b)     (b)               
Lab0_DynamicPRMG/IntervalCounter<2>
                              4     FB8_11  50   I/O     (b)               
N_PZ_1009                     2     FB8_12  51   I/O     (b)               
Lab0_DynamicPRMG/IntervalCounter<3>
                              8     FB8_13  52   I/O     (b)               
Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3
                              3     FB8_14       (b)     (b)               
Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2
                              2     FB8_15       (b)     (b)               
Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1
                              6     FB8_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: LD3                                             8: Lab0_DynamicPRMG/IntervalCounter<2>           15: N_PZ_1009 
  2: Lab0_DynamicPRMG/DynGeneration_HalfPeriod       9: Lab0_DynamicPRMG/IntervalCounter<3>           16: N_PZ_777 
  3: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1  10: Lab0_DynamicPRMG/IntervalCounter<4>           17: N_PZ_821 
  4: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2  11: Lab0_DynamicPRMG/IntervalCounter<5>           18: N_PZ_968 
  5: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3  12: Lab0_DynamicPRMG/IntervalCounter<6>           19: StaticAmp1300Reg<0> 
  6: Lab0_DynamicPRMG/IntervalCounter<0>            13: Lab0_DynamicPRMG/IntervalCounter<7>           20: StaticAmp1300Reg<1> 
  7: Lab0_DynamicPRMG/IntervalCounter<1>            14: Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003  21: StaticAmp1300Reg<2> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DynamicAmp1300Bus<2> 
                  X.XXX..X........X...X................... 7       
DynamicAmp1300Bus<1> 
                  X.XXX.X.........X..X.................... 7       
DynamicAmp1300Bus<0> 
                  X.XXXX..........X.X..................... 7       
Lab0_DynamicPRMG/IntervalCounter<6> 
                  X...X...X.XX.XXXXX...................... 10      
Lab0_DynamicPRMG/IntervalCounter<5> 
                  X.........X..XXX.X...................... 6       
Lab0_DynamicPRMG/IntervalCounter<1> 
                  X...XXX......XX......................... 6       
Lab0_DynamicPRMG/IntervalCounter<7> 
                  X...X...X.XXXXX.XX...................... 10      
Lab0_DynamicPRMG/DynGeneration_HalfPeriod 
                  XX.XX.....XXX.XXXX...................... 11      
Lab0_DynamicPRMG/IntervalCounter<4> 
                  X...XXXXXX...XX......................... 9       
Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 
                  ..X.XXXXXXXXX........................... 10      
Lab0_DynamicPRMG/IntervalCounter<2> 
                  X...XXXX.....XX......................... 7       
N_PZ_1009         X.X.X.....XXX..X.X...................... 8       
Lab0_DynamicPRMG/IntervalCounter<3> 
                  X...XXXXX....XX.X....................... 9       
Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 
                  X.X.XXXXXXXXXX.X........................ 13      
Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2 
                  X.XXXXXXXXXXX..X........................ 13      
Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 
                  XXXXXXXXXXXXX..X........................ 14      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB9  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               22/18
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   26/30
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
DAC56_Clk_Copy                1     FB9_1   112  I/O     O                 
DAC56_Clk                     1     FB9_2   113  I/O     O                 
DynamicAmp2100Bus<4>          3     FB9_3        (b)     (b)               
DAC6_Data_R_Copy              1     FB9_4   114  I/O     O                 
DynamicAmp1300Bus<4>          3     FB9_5        (b)     (b)               
DAC6_Data_R                   1     FB9_6   115  I/O     O                 
DynamicAmp1300Bus<3>          3     FB9_7        (b)     (b)               
DynamicAmp2100Bus<3>          3     FB9_8        (b)     (b)               
DynamicAmp2100Bus<2>          3     FB9_9        (b)     (b)               
DynamicAmp2100Bus<1>          3     FB9_10       (b)     (b)               
DynamicAmp2100Bus<0>          3     FB9_11       (b)     (b)               
DAC5_Data_R_Copy              1     FB9_12  116  I/O     O                 
DAC5_Data_R                   1     FB9_13  117  I/O     O                 
DAC56_nLE_R_Copy              1     FB9_14  118  I/O     O                 
DAC56_nLE_R                   1     FB9_15  119  I/O     O                 
Lab0_DynamicPRMG/IntervalCounter<0>
                              2     FB9_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: LD3                                             9: Lab0_DynamicPRMG/IntervalCounter<4>           16: StaticAmp1300Reg<4> 
  2: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1  10: Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003  17: StaticAmp2100Reg<0> 
  3: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2  11: N_PZ_1009                                     18: StaticAmp2100Reg<1> 
  4: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3  12: N_PZ_800                                      19: StaticAmp2100Reg<2> 
  5: Lab0_DynamicPRMG/IntervalCounter<0>            13: N_PZ_821                                      20: StaticAmp2100Reg<3> 
  6: Lab0_DynamicPRMG/IntervalCounter<1>            14: N_PZ_881                                      21: StaticAmp2100Reg<4> 
  7: Lab0_DynamicPRMG/IntervalCounter<2>            15: StaticAmp1300Reg<3>                           22: TXBit_m1T 
  8: Lab0_DynamicPRMG/IntervalCounter<3>           

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DAC56_Clk_Copy    ...........X............................ 1       
DAC56_Clk         ...........X............................ 1       
DynamicAmp2100Bus<4> 
                  XXXX....X...X.......X................... 7       
DAC6_Data_R_Copy  .....................X.................. 1       
DynamicAmp1300Bus<4> 
                  XXXX....X...X..X........................ 7       
DAC6_Data_R       .....................X.................. 1       
DynamicAmp1300Bus<3> 
                  XXXX...X....X.X......................... 7       
DynamicAmp2100Bus<3> 
                  XXXX...X....X......X.................... 7       
DynamicAmp2100Bus<2> 
                  XXXX..X.....X.....X..................... 7       
DynamicAmp2100Bus<1> 
                  XXXX.X......X....X...................... 7       
DynamicAmp2100Bus<0> 
                  XXXXX.......X...X....................... 7       
DAC5_Data_R_Copy  .....................X.................. 1       
DAC5_Data_R       .....................X.................. 1       
DAC56_nLE_R_Copy  .............X.......................... 1       
DAC56_nLE_R       .............X.......................... 1       
Lab0_DynamicPRMG/IntervalCounter<0> 
                  X...X....XX............................. 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB10 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               23/17
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   33/23
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
DynamicAmp1300Bus<5>          3     FB10_1  111  I/O     (b)               
N_PZ_777                      2     FB10_2  110  I/O     (b)               
SyncSignal_or0000             2     FB10_3  107  I/O     (b)               
SyncCounter<5>                2     FB10_4  106  I/O     (b)               
SyncCounter<4>                2     FB10_5  105  I/O     (b)               
DAC78_nLE_R                   1     FB10_6  104  I/O     O                 
SyncCounter<3>                2     FB10_7       (b)     (b)               
SyncCounter<2>                2     FB10_8       (b)     (b)               
SyncCounter<1>                2     FB10_9       (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<7>
                              5     FB10_10      (b)     (b)               
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut
                              4     FB10_11      (b)     (b)               
DAC78_nLE_R_Copy              1     FB10_12 103  I/O     O                 
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<8>
                              3     FB10_13      (b)     (b)               
DAC7_Data_R                   1     FB10_14 102  I/O     O                 
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<9>
                              2     FB10_15      (b)     (b)               
DAC7_Data_R_Copy              1     FB10_16 101  I/O     O                 

Signals Used by Logic in Function Block
  1: LD2                                               9: Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<9>  17: SyncCounter<1> 
  2: LD3                                              10: Lab0_DynamicPRMG/Strobe25Out                     18: SyncCounter<2> 
  3: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1    11: N_PZ_821                                         19: SyncCounter<3> 
  4: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2    12: N_PZ_881                                         20: SyncCounter<4> 
  5: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3    13: N_PZ_922                                         21: SyncCounter<5> 
  6: Lab0_DynamicPRMG/IntervalCounter<5>              14: StaticAmp1300Reg<5>                              22: SyncSignal_or0000 
  7: Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<7>  15: Strobe12p5                                       23: TXBit_m1T 
  8: Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<8>  16: SyncCounter<0>                                  

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DynamicAmp1300Bus<5> 
                  .XXXXX....X..X.......................... 7       
N_PZ_777          X........X....X......................... 3       
SyncSignal_or0000 
                  ..............XXXXXXX................... 7       
SyncCounter<5>    ..............XXXXXXXX.................. 8       
SyncCounter<4>    ..............XXXXXX.X.................. 7       
DAC78_nLE_R       ...........X............................ 1       
SyncCounter<3>    ..............XXXXX..X.................. 6       
SyncCounter<2>    ..............XXXX...X.................. 5       
SyncCounter<1>    ..............XXX....X.................. 4       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<7> 
                  ......XXX...X........................... 4       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut 
                  ......XXX...X........................... 4       
DAC78_nLE_R_Copy  ...........X............................ 1       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<8> 
                  ......XXX...X........................... 4       
DAC7_Data_R       ......................X................. 1       
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider<9> 
                  ......XXX...X........................... 4       
DAC7_Data_R_Copy  ......................X................. 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB11 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               31/9
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   38/18
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
DACBus<5>                     4     FB11_1       (b)     (b)               
DACBus<7>                     4     FB11_2       (b)     (b)               
DACBus<6>                     4     FB11_3       (b)     (b)               
DynamicAmp2100Bus<5>          3     FB11_4       (b)     (b)               
DACBus<4>                     4     FB11_5  120  I/O     (b)               
DACBus<3>                     4     FB11_6  121  I/O     (b)               
DynamicAmp2100Bus<7>          3     FB11_7       (b)     (b)               
DynamicAmp1300Bus<7>          3     FB11_8       (b)     (b)               
DynamicAmp2100Bus<6>          3     FB11_9       (b)     (b)               
DynamicAmp1300Bus<6>          3     FB11_10      (b)     (b)               
DACBus<2>                     4     FB11_11 124  I/O     I                 
DACBus<1>                     4     FB11_12 125  I/O     (b)               
Digit0                        1     FB11_13 126  I/O     O                 
Digit1                        1     FB11_14 128  I/O     O                 
Digit2                        1     FB11_15 129  I/O     O                 
Digit3                        1     FB11_16 130  I/O     O                 

Signals Used by Logic in Function Block
  1: LD3                                            12: Lab0_DynamicPRMG/IntervalCounter<7>  22: StaticAmp1300Reg<7> 
  2: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1  13: N_PZ_821                             23: StaticAmp2100Reg<1> 
  3: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2  14: N_PZ_847                             24: StaticAmp2100Reg<2> 
  4: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3  15: N_PZ_909                             25: StaticAmp2100Reg<3> 
  5: Lab0_DynamicPRMG/Gate1300_Adjusted             16: StaticAmp1300Reg<1>                  26: StaticAmp2100Reg<4> 
  6: Lab0_DynamicPRMG/IntervalCounter<1>            17: StaticAmp1300Reg<2>                  27: StaticAmp2100Reg<5> 
  7: Lab0_DynamicPRMG/IntervalCounter<2>            18: StaticAmp1300Reg<3>                  28: StaticAmp2100Reg<6> 
  8: Lab0_DynamicPRMG/IntervalCounter<3>            19: StaticAmp1300Reg<4>                  29: StaticAmp2100Reg<7> 
  9: Lab0_DynamicPRMG/IntervalCounter<4>            20: StaticAmp1300Reg<5>                  30: UserInterfaceAuxiliaryCounter<3> 
 10: Lab0_DynamicPRMG/IntervalCounter<5>            21: StaticAmp1300Reg<6>                  31: UserInterfaceAuxiliaryCounter<4> 
 11: Lab0_DynamicPRMG/IntervalCounter<6>           

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DACBus<5>         X...X....X...XX....X......X............. 7       
DACBus<7>         X...X......X.XX......X......X........... 7       
DACBus<6>         X...X.....X..XX.....X......X............ 7       
DynamicAmp2100Bus<5> 
                  XXXX.....X..X.............X............. 7       
DACBus<4>         X...X...X....XX...X......X.............. 7       
DACBus<3>         X...X..X.....XX..X......X............... 7       
DynamicAmp2100Bus<7> 
                  XXXX.......XX...............X........... 7       
DynamicAmp1300Bus<7> 
                  XXXX.......XX........X.................. 7       
DynamicAmp2100Bus<6> 
                  XXXX......X.X..............X............ 7       
DynamicAmp1300Bus<6> 
                  XXXX......X.X.......X................... 7       
DACBus<2>         X...X.X......XX.X......X................ 7       
DACBus<1>         X...XX.......XXX......X................. 7       
Digit0            .............................XX......... 2       
Digit1            .............................XX......... 2       
Digit2            .............................XX......... 2       
Digit3            .............................XX......... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB12 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               30/10
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   24/32
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB12_1       (b)           
DAC8_Data_R                   1     FB12_2  100  I/O     O                 
(unused)                      0     FB12_3       (b)           
N_PZ_819                      1     FB12_4       (b)     (b)               
N_PZ_1003                     1     FB12_5       (b)     (b)               
N_PZ_909                      2     FB12_6       (b)     (b)               
N_PZ_968                      2     FB12_7       (b)     (b)               
N_PZ_821                      2     FB12_8       (b)     (b)               
N_PZ_847                      3     FB12_9       (b)     (b)               
DACBus<0>                     4     FB12_10      (b)     (b)               
DAC8_Data_R_Copy              1     FB12_11 98   I/O     O                 
DAC78_Clk                     1     FB12_12 97   I/O     O                 
DAC78_Clk_Copy                1     FB12_13 96   I/O     O                 
(unused)                      0     FB12_14 95   I/O           
BTN1_Buf                      4     FB12_15 94   I/O     I                 
N_PZ_1001                     1     FB12_16      (b)     (b)               

Signals Used by Logic in Function Block
  1: BTN0_Buf                                       11: Lab0_DynamicPRMG/Gate2100_Adjusted   21: N_PZ_909 
  2: BTN0_Buf.COMB                                  12: Lab0_DynamicPRMG/IntervalCounter<0>  22: StaticAmp1300Reg<0> 
  3: BTN1_Buf                                       13: Lab0_DynamicPRMG/IntervalCounter<1>  23: StaticAmp2100Reg<0> 
  4: ButtonTimeOutCounter<3>                        14: Lab0_DynamicPRMG/IntervalCounter<2>  24: StaticAmp2100Reg<4> 
  5: ButtonTimeOutCounter<4>                        15: Lab0_DynamicPRMG/IntervalCounter<3>  25: StaticAmp2100Reg<5> 
  6: LD3                                            16: Lab0_DynamicPRMG/IntervalCounter<4>  26: StaticAmp2100Reg<6> 
  7: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1  17: N_PZ_1001                            27: StaticAmp2100Reg<7> 
  8: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2  18: N_PZ_800                             28: Strobe54K6 
  9: Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3  19: N_PZ_821                             29: TXBit_m1T 
 10: Lab0_DynamicPRMG/Gate1300_Adjusted             20: N_PZ_847                             30: UserInterfaceAuxiliaryCounterOverflow 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DAC8_Data_R       ............................X........... 1       
N_PZ_819          .......................XXXX............. 4       
N_PZ_1003         .X.XX................................... 3       
N_PZ_909          .......X.X........X..................... 3       
N_PZ_968          ........X..XXXXX........................ 6       
N_PZ_821          .....XX.X............................... 3       
N_PZ_847          ......X.XXX.........X................... 5       
DACBus<0>         .....X....XX.......XXXX................. 7       
DAC8_Data_R_Copy  ............................X........... 1       
DAC78_Clk         .................X...................... 1       
DAC78_Clk_Copy    .................X...................... 1       
BTN1_Buf          X.X..X..........X..........X.X.......... 6       
N_PZ_1001         X.X..................................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB13 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB13_1  75   I/O           
(unused)                      0     FB13_2  76   I/O           
(unused)                      0     FB13_3  77   I/O           
(unused)                      0     FB13_4       (b)           
(unused)                      0     FB13_5  78   I/O           
(unused)                      0     FB13_6  79   I/O           
(unused)                      0     FB13_7       (b)           
(unused)                      0     FB13_8       (b)           
(unused)                      0     FB13_9       (b)           
(unused)                      0     FB13_10      (b)           
(unused)                      0     FB13_11      (b)           
(unused)                      0     FB13_12 80   I/O           
(unused)                      0     FB13_13 81   I/O           
(unused)                      0     FB13_14 82   I/O           
(unused)                      0     FB13_15      (b)           
(unused)                      0     FB13_16      (b)           
*********************************** FB14 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               27/13
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   18/38
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB14_1  74   I/O           
(unused)                      0     FB14_2  71   I/O           
(unused)                      0     FB14_3  70   I/O           
LD0                           1     FB14_4  69   I/O     O                 
(unused)                      0     FB14_5       (b)           
LD1                           1     FB14_6  68   I/O     O                 
(unused)                      0     FB14_7       (b)           
(unused)                      0     FB14_8       (b)           
(unused)                      0     FB14_9       (b)           
(unused)                      0     FB14_10      (b)           
(unused)                      0     FB14_11      (b)           
(unused)                      0     FB14_12      (b)           
LD2                           2     FB14_13 66   I/O     O                 
LD3                           2     FB14_14 64   I/O     O                 
(unused)                      0     FB14_15      (b)           
CG                            12    FB14_16 61   I/O     O                 

Signals Used by Logic in Function Block
  1: BTN0_Buf                 10: DynamicAmp1300Bus<5>  19: DynamicAmp2100Bus<6> 
  2: BTN1_Buf                 11: DynamicAmp1300Bus<6>  20: DynamicAmp2100Bus<7> 
  3: ButtonTimeOutCounter<6>  12: DynamicAmp1300Bus<7>  21: N_PZ_1001 
  4: ButtonTimeOutCounter<7>  13: DynamicAmp2100Bus<0>  22: SW0 
  5: DynamicAmp1300Bus<0>     14: DynamicAmp2100Bus<1>  23: SW1 
  6: DynamicAmp1300Bus<1>     15: DynamicAmp2100Bus<2>  24: Strobe54K6 
  7: DynamicAmp1300Bus<2>     16: DynamicAmp2100Bus<3>  25: UserInterfaceAuxiliaryCounter<3> 
  8: DynamicAmp1300Bus<3>     17: DynamicAmp2100Bus<4>  26: UserInterfaceAuxiliaryCounter<4> 
  9: DynamicAmp1300Bus<4>     18: DynamicAmp2100Bus<5>  27: UserInterfaceAuxiliaryCounterOverflow 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
LD0               ..XX................X................... 3       
LD1               XXXX.................................... 4       
LD2               .....................X.X..X............. 3       
LD3               ......................XX..X............. 3       
CG                ....XXXXXXXXXXXXXXXX....XX.............. 18      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB15 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               2/38
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   3/53
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB15_1       (b)           
(unused)                      0     FB15_2  83   I/O           
(unused)                      0     FB15_3       (b)           
(unused)                      0     FB15_4       (b)           
(unused)                      0     FB15_5       (b)           
(unused)                      0     FB15_6       (b)           
(unused)                      0     FB15_7       (b)           
(unused)                      0     FB15_8       (b)           
(unused)                      0     FB15_9       (b)           
(unused)                      0     FB15_10      (b)           
(unused)                      0     FB15_11 85   I/O           
(unused)                      0     FB15_12 86   I/O           
(unused)                      0     FB15_13 87   I/O           
OSC_Sync_Copy                 2     FB15_14 88   I/O     O                 
(unused)                      0     FB15_15 91   I/O           
OSC_Sync                      2     FB15_16 92   I/O     O                 

Signals Used by Logic in Function Block
  1: Strobe12p5         2: SyncSignal_or0000 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
OSC_Sync_Copy     XX...................................... 2       
OSC_Sync          XX...................................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB16 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               21/19
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   53/3
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB16_1       (b)           
(unused)                      0     FB16_2       (b)           
(unused)                      0     FB16_3       (b)           
(unused)                      0     FB16_4       (b)           
CC                            1     FB16_5  60   I/O     O                 
DP                            0     FB16_6  59   I/O     O                 
(unused)                      0     FB16_7       (b)           
(unused)                      0     FB16_8       (b)           
(unused)                      0     FB16_9       (b)           
(unused)                      0     FB16_10      (b)           
CD                            14    FB16_11 58   I/O     O                 
CE                            10    FB16_12 57   I/O     O                 
CA                            14    FB16_13 56   I/O     O                 
(unused)                      0     FB16_14      (b)           
CF                            16    FB16_15 54   I/O     O                 
CB                            12    FB16_16 53   I/O     O                 

Signals Used by Logic in Function Block
  1: CC_BUFR                8: DynamicAmp1300Bus<6>  15: DynamicAmp2100Bus<5> 
  2: DynamicAmp1300Bus<0>   9: DynamicAmp1300Bus<7>  16: DynamicAmp2100Bus<6> 
  3: DynamicAmp1300Bus<1>  10: DynamicAmp2100Bus<0>  17: DynamicAmp2100Bus<7> 
  4: DynamicAmp1300Bus<2>  11: DynamicAmp2100Bus<1>  18: N_PZ_1063 
  5: DynamicAmp1300Bus<3>  12: DynamicAmp2100Bus<2>  19: N_PZ_1064 
  6: DynamicAmp1300Bus<4>  13: DynamicAmp2100Bus<3>  20: UserInterfaceAuxiliaryCounter<3> 
  7: DynamicAmp1300Bus<5>  14: DynamicAmp2100Bus<4>  21: UserInterfaceAuxiliaryCounter<4> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
CC                X....................................... 1       
DP                ........................................ 0       
CD                .XXXXXXXXXXXXXXXXXXXX................... 20      
CE                .XXXXXXXXXXXXXXXXXXXX................... 20      
CA                .XXXXXXXXXXXXXXXXXXXX................... 20      
CF                .XXXXXXXXXXXXXXXX..XX................... 18      
CB                .XXXXXXXXXXXXXXXXXXXX................... 20      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


BTN0_Buf.COMB <= (UserInterfaceAuxiliaryCounterOverflow AND 
	Strobe54K6 AND ButtonTimeOutCounter(0) AND ButtonTimeOutCounter(1) AND 
	ButtonTimeOutCounter(2));FDDCPE_BTN0_Buf: FDDCPE port map (BTN0_Buf,BTN0,Clk,'0','0',BTN0_Buf_CE);
BTN0_Buf_CE <= (UserInterfaceAuxiliaryCounterOverflow AND 
	Strobe54K6);


BTN1_Buf.COMB <= ((UserInterfaceAuxiliaryCounterOverflow AND 
	Strobe54K6 AND NOT LD3)
	OR (UserInterfaceAuxiliaryCounterOverflow AND 
	Strobe54K6 AND BTN1_Buf AND NOT N_PZ_1001)
	OR (UserInterfaceAuxiliaryCounterOverflow AND 
	Strobe54K6 AND NOT BTN0_Buf AND NOT N_PZ_1001));FDDCPE_BTN1_Buf: FDDCPE port map (BTN1_Buf,BTN1,Clk,'0','0',BTN1_Buf_CE);
BTN1_Buf_CE <= (UserInterfaceAuxiliaryCounterOverflow AND 
	Strobe54K6);

FTDCPE_ButtonTimeOutCounter0: FTDCPE port map (ButtonTimeOutCounter(0),ButtonTimeOutCounter_T(0),Clk,'0','0','1');
ButtonTimeOutCounter_T(0) <= ((BTN1_Buf.COMB AND ButtonTimeOutCounter(0))
	OR (UserInterfaceAuxiliaryCounterOverflow AND 
	Strobe54K6 AND NOT BTN1_Buf.COMB));

FTDCPE_ButtonTimeOutCounter1: FTDCPE port map (ButtonTimeOutCounter(1),ButtonTimeOutCounter_T(1),Clk,'0','0','1');
ButtonTimeOutCounter_T(1) <= ((BTN1_Buf.COMB AND ButtonTimeOutCounter(1))
	OR (UserInterfaceAuxiliaryCounterOverflow AND 
	Strobe54K6 AND NOT BTN1_Buf.COMB AND ButtonTimeOutCounter(0)));

FTDCPE_ButtonTimeOutCounter2: FTDCPE port map (ButtonTimeOutCounter(2),ButtonTimeOutCounter_T(2),Clk,'0','0','1');
ButtonTimeOutCounter_T(2) <= ((BTN1_Buf.COMB AND ButtonTimeOutCounter(2))
	OR (UserInterfaceAuxiliaryCounterOverflow AND 
	Strobe54K6 AND NOT BTN1_Buf.COMB AND ButtonTimeOutCounter(0) AND 
	ButtonTimeOutCounter(1)));

FDDCPE_ButtonTimeOutCounter3: FDDCPE port map (ButtonTimeOutCounter(3),ButtonTimeOutCounter_D(3),Clk,'0','0','1');
ButtonTimeOutCounter_D(3) <= ((NOT BTN1_Buf.COMB AND ButtonTimeOutCounter(3) AND 
	NOT BTN0_Buf.COMB)
	OR (NOT BTN1_Buf.COMB AND NOT ButtonTimeOutCounter(3) AND 
	BTN0_Buf.COMB));

FDDCPE_ButtonTimeOutCounter4: FDDCPE port map (ButtonTimeOutCounter(4),ButtonTimeOutCounter_D(4),Clk,'0','0','1');
ButtonTimeOutCounter_D(4) <= ((NOT BTN1_Buf.COMB AND NOT N_PZ_1003 AND 
	ButtonTimeOutCounter(4))
	OR (NOT BTN1_Buf.COMB AND NOT N_PZ_1003 AND 
	ButtonTimeOutCounter(3) AND BTN0_Buf.COMB));

FDDCPE_ButtonTimeOutCounter5: FDDCPE port map (ButtonTimeOutCounter(5),ButtonTimeOutCounter_D(5),Clk,'0','0','1');
ButtonTimeOutCounter_D(5) <= ((NOT BTN1_Buf.COMB AND ButtonTimeOutCounter(5) AND 
	NOT N_PZ_1003)
	OR (NOT BTN1_Buf.COMB AND NOT ButtonTimeOutCounter(5) AND 
	N_PZ_1003));

FTDCPE_ButtonTimeOutCounter6: FTDCPE port map (ButtonTimeOutCounter(6),ButtonTimeOutCounter_T(6),Clk,'0','0','1');
ButtonTimeOutCounter_T(6) <= ((ButtonTimeOutCounter(6) AND BTN1_Buf.COMB)
	OR (NOT BTN1_Buf.COMB AND ButtonTimeOutCounter(5) AND 
	N_PZ_1003));

FTDCPE_ButtonTimeOutCounter7: FTDCPE port map (ButtonTimeOutCounter(7),ButtonTimeOutCounter_T(7),Clk,'0','0','1');
ButtonTimeOutCounter_T(7) <= ((BTN1_Buf.COMB AND ButtonTimeOutCounter(7))
	OR (ButtonTimeOutCounter(6) AND NOT BTN1_Buf.COMB AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003));


CA <= ((N_PZ_1063)
	OR (N_PZ_1064)
	OR (DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	DynamicAmp1300Bus(5) AND NOT DynamicAmp1300Bus(6) AND DynamicAmp1300Bus(7))
	OR (DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	NOT DynamicAmp1300Bus(5) AND DynamicAmp1300Bus(6) AND DynamicAmp1300Bus(7))
	OR (DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	NOT DynamicAmp1300Bus(5) AND NOT DynamicAmp1300Bus(6) AND NOT DynamicAmp1300Bus(7))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(0) AND DynamicAmp1300Bus(1) AND 
	NOT DynamicAmp1300Bus(2) AND DynamicAmp1300Bus(3))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(0) AND NOT DynamicAmp1300Bus(1) AND 
	DynamicAmp1300Bus(2) AND DynamicAmp1300Bus(3))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(0) AND NOT DynamicAmp1300Bus(1) AND 
	NOT DynamicAmp1300Bus(2) AND NOT DynamicAmp1300Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(4) AND DynamicAmp2100Bus(5) AND 
	NOT DynamicAmp2100Bus(6) AND DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(4) AND NOT DynamicAmp2100Bus(5) AND 
	DynamicAmp2100Bus(6) AND DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(4) AND NOT DynamicAmp2100Bus(5) AND 
	NOT DynamicAmp2100Bus(6) AND NOT DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(0) AND DynamicAmp2100Bus(1) AND 
	NOT DynamicAmp2100Bus(2) AND DynamicAmp2100Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(0) AND NOT DynamicAmp2100Bus(1) AND 
	DynamicAmp2100Bus(2) AND DynamicAmp2100Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(0) AND NOT DynamicAmp2100Bus(1) AND 
	NOT DynamicAmp2100Bus(2) AND NOT DynamicAmp2100Bus(3)));


CB <= ((DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	DynamicAmp1300Bus(5) AND DynamicAmp1300Bus(7))
	OR (NOT DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	DynamicAmp1300Bus(6) AND NOT N_PZ_1063)
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(0) AND DynamicAmp1300Bus(1) AND 
	DynamicAmp1300Bus(3))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp1300Bus(0) AND DynamicAmp1300Bus(2) AND 
	NOT N_PZ_1064)
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(4) AND DynamicAmp2100Bus(5) AND 
	DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(4) AND DynamicAmp2100Bus(6) AND 
	NOT N_PZ_1064)
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(0) AND DynamicAmp2100Bus(1) AND 
	DynamicAmp2100Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(0) AND DynamicAmp2100Bus(2) AND 
	NOT N_PZ_1063)
	OR (DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	NOT DynamicAmp1300Bus(5) AND DynamicAmp1300Bus(6) AND NOT DynamicAmp1300Bus(7))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp1300Bus(1) AND DynamicAmp1300Bus(2) AND 
	NOT DynamicAmp1300Bus(3) AND NOT N_PZ_1064)
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(5) AND DynamicAmp2100Bus(6) AND 
	NOT DynamicAmp2100Bus(7) AND NOT N_PZ_1064)
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(0) AND NOT DynamicAmp2100Bus(1) AND 
	DynamicAmp2100Bus(2) AND NOT DynamicAmp2100Bus(3)));


CC_BUFR <= ((NOT DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	DynamicAmp1300Bus(6) AND DynamicAmp1300Bus(7))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(5) AND DynamicAmp1300Bus(6) AND 
	DynamicAmp1300Bus(7))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp1300Bus(0) AND DynamicAmp1300Bus(2) AND 
	DynamicAmp1300Bus(3))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(1) AND DynamicAmp1300Bus(2) AND 
	DynamicAmp1300Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(4) AND DynamicAmp2100Bus(6) AND 
	DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(5) AND DynamicAmp2100Bus(6) AND 
	DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(0) AND DynamicAmp2100Bus(2) AND 
	DynamicAmp2100Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(1) AND DynamicAmp2100Bus(2) AND 
	DynamicAmp2100Bus(3))
	OR (NOT DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	DynamicAmp1300Bus(5) AND NOT DynamicAmp1300Bus(6) AND NOT DynamicAmp1300Bus(7))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp1300Bus(0) AND DynamicAmp1300Bus(1) AND 
	NOT DynamicAmp1300Bus(2) AND NOT DynamicAmp1300Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(4) AND DynamicAmp2100Bus(5) AND 
	NOT DynamicAmp2100Bus(6) AND NOT DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(0) AND DynamicAmp2100Bus(1) AND 
	NOT DynamicAmp2100Bus(2) AND NOT DynamicAmp2100Bus(3)));


CC <= CC_BUFR;


CD <= ((N_PZ_1063)
	OR (N_PZ_1064)
	OR (DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	DynamicAmp1300Bus(5) AND DynamicAmp1300Bus(6))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(0) AND DynamicAmp1300Bus(1) AND 
	DynamicAmp1300Bus(2))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(4) AND DynamicAmp2100Bus(5) AND 
	DynamicAmp2100Bus(6))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(0) AND DynamicAmp2100Bus(1) AND 
	DynamicAmp2100Bus(2))
	OR (DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	NOT DynamicAmp1300Bus(5) AND NOT DynamicAmp1300Bus(6) AND NOT DynamicAmp1300Bus(7))
	OR (NOT DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	DynamicAmp1300Bus(5) AND NOT DynamicAmp1300Bus(6) AND DynamicAmp1300Bus(7))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(0) AND NOT DynamicAmp1300Bus(1) AND 
	NOT DynamicAmp1300Bus(2) AND NOT DynamicAmp1300Bus(3))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp1300Bus(0) AND DynamicAmp1300Bus(1) AND 
	NOT DynamicAmp1300Bus(2) AND DynamicAmp1300Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(4) AND NOT DynamicAmp2100Bus(5) AND 
	NOT DynamicAmp2100Bus(6) AND NOT DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(4) AND DynamicAmp2100Bus(5) AND 
	NOT DynamicAmp2100Bus(6) AND DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(0) AND NOT DynamicAmp2100Bus(1) AND 
	NOT DynamicAmp2100Bus(2) AND NOT DynamicAmp2100Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(0) AND DynamicAmp2100Bus(1) AND 
	NOT DynamicAmp2100Bus(2) AND DynamicAmp2100Bus(3)));


CE <= ((N_PZ_1063)
	OR (N_PZ_1064)
	OR (DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	NOT DynamicAmp1300Bus(7))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(0) AND NOT DynamicAmp1300Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(4) AND NOT DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(0) AND NOT DynamicAmp2100Bus(3))
	OR (DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	NOT DynamicAmp1300Bus(5) AND NOT DynamicAmp1300Bus(6))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(0) AND NOT DynamicAmp1300Bus(1) AND 
	NOT DynamicAmp1300Bus(2))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(4) AND NOT DynamicAmp2100Bus(5) AND 
	NOT DynamicAmp2100Bus(6))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(0) AND NOT DynamicAmp2100Bus(1) AND 
	NOT DynamicAmp2100Bus(2)));


CF <= ((DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	DynamicAmp1300Bus(5) AND NOT DynamicAmp1300Bus(7))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(5) AND NOT DynamicAmp1300Bus(6) AND 
	NOT DynamicAmp1300Bus(7))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(0) AND DynamicAmp1300Bus(1) AND 
	NOT DynamicAmp1300Bus(3))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(0) AND NOT DynamicAmp1300Bus(2) AND 
	NOT DynamicAmp1300Bus(3))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(1) AND NOT DynamicAmp1300Bus(2) AND 
	NOT DynamicAmp1300Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(4) AND DynamicAmp2100Bus(5) AND 
	NOT DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(4) AND NOT DynamicAmp2100Bus(6) AND 
	NOT DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(5) AND NOT DynamicAmp2100Bus(6) AND 
	NOT DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(0) AND DynamicAmp2100Bus(1) AND 
	NOT DynamicAmp2100Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(1) AND NOT DynamicAmp2100Bus(2) AND 
	NOT DynamicAmp2100Bus(3))
	OR (DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	NOT DynamicAmp1300Bus(5) AND DynamicAmp1300Bus(6) AND DynamicAmp1300Bus(7))
	OR (DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	NOT DynamicAmp1300Bus(5) AND NOT DynamicAmp1300Bus(6) AND NOT DynamicAmp1300Bus(7))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(0) AND NOT DynamicAmp1300Bus(1) AND 
	DynamicAmp1300Bus(2) AND DynamicAmp1300Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(4) AND NOT DynamicAmp2100Bus(5) AND 
	DynamicAmp2100Bus(6) AND DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(0) AND NOT DynamicAmp2100Bus(1) AND 
	DynamicAmp2100Bus(2) AND DynamicAmp2100Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(0) AND NOT DynamicAmp2100Bus(1) AND 
	NOT DynamicAmp2100Bus(2) AND NOT DynamicAmp2100Bus(3)));


CG <= ((UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp1300Bus(5) AND NOT DynamicAmp1300Bus(6) AND 
	NOT DynamicAmp1300Bus(7))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp1300Bus(1) AND NOT DynamicAmp1300Bus(2) AND 
	NOT DynamicAmp1300Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(5) AND NOT DynamicAmp2100Bus(6) AND 
	NOT DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(1) AND NOT DynamicAmp2100Bus(2) AND 
	NOT DynamicAmp2100Bus(3))
	OR (DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	DynamicAmp1300Bus(5) AND DynamicAmp1300Bus(6) AND NOT DynamicAmp1300Bus(7))
	OR (NOT DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	NOT DynamicAmp1300Bus(5) AND DynamicAmp1300Bus(6) AND DynamicAmp1300Bus(7))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp1300Bus(0) AND DynamicAmp1300Bus(1) AND 
	DynamicAmp1300Bus(2) AND NOT DynamicAmp1300Bus(3))
	OR (UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp1300Bus(0) AND NOT DynamicAmp1300Bus(1) AND 
	DynamicAmp1300Bus(2) AND DynamicAmp1300Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(4) AND DynamicAmp2100Bus(5) AND 
	DynamicAmp2100Bus(6) AND NOT DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(4) AND NOT DynamicAmp2100Bus(5) AND 
	DynamicAmp2100Bus(6) AND DynamicAmp2100Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND DynamicAmp2100Bus(0) AND DynamicAmp2100Bus(1) AND 
	DynamicAmp2100Bus(2) AND NOT DynamicAmp2100Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(0) AND NOT DynamicAmp2100Bus(1) AND 
	DynamicAmp2100Bus(2) AND DynamicAmp2100Bus(3)));


Comparator <= ((DACBuffer(0) AND NOT DACBus(0))
	OR (NOT DACBuffer(0) AND DACBus(0))
	OR (DACBuffer(1) AND NOT DACBus(1))
	OR (NOT DACBuffer(1) AND DACBus(1))
	OR (DACBuffer(2) AND NOT DACBus(2))
	OR (NOT DACBuffer(2) AND DACBus(2))
	OR (DACBuffer(3) AND NOT DACBus(3))
	OR (NOT DACBuffer(3) AND DACBus(3))
	OR (DACBuffer(4) AND NOT DACBus(4))
	OR (NOT DACBuffer(4) AND DACBus(4))
	OR (DACBuffer(5) AND NOT DACBus(5))
	OR (NOT DACBuffer(5) AND DACBus(5))
	OR (DACBuffer(6) AND NOT DACBus(6))
	OR (NOT DACBuffer(6) AND DACBus(6))
	OR (DACBuffer(7) AND NOT DACBus(7))
	OR (NOT DACBuffer(7) AND DACBus(7)));

FDDCPE_DAC12_Clk_Copy: FDDCPE port map (DAC12_Clk_Copy,!N_PZ_800,Clk,'0','0','1');

FDDCPE_DAC12_Clk: FDDCPE port map (DAC12_Clk,!N_PZ_800,Clk,'0','0','1');

FDDCPE_DAC12_nLE_R_Copy: FDDCPE port map (DAC12_nLE_R_Copy,N_PZ_881,Clk,'0','0','1');

FDDCPE_DAC12_nLE_R: FDDCPE port map (DAC12_nLE_R,N_PZ_881,Clk,'0','0','1');

FDDCPE_DAC1_Data_R_Copy: FDDCPE port map (DAC1_Data_R_Copy,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC1_Data_R: FDDCPE port map (DAC1_Data_R,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC2_Data_R_Copy: FDDCPE port map (DAC2_Data_R_Copy,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC2_Data_R: FDDCPE port map (DAC2_Data_R,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC34_Clk_Copy: FDDCPE port map (DAC34_Clk_Copy,!N_PZ_800,Clk,'0','0','1');

FDDCPE_DAC34_Clk: FDDCPE port map (DAC34_Clk,!N_PZ_800,Clk,'0','0','1');

FDDCPE_DAC34_nLE_R_Copy: FDDCPE port map (DAC34_nLE_R_Copy,N_PZ_881,Clk,'0','0','1');

FDDCPE_DAC34_nLE_R: FDDCPE port map (DAC34_nLE_R,N_PZ_881,Clk,'0','0','1');

FDDCPE_DAC3_Data_R_Copy: FDDCPE port map (DAC3_Data_R_Copy,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC3_Data_R: FDDCPE port map (DAC3_Data_R,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC4_Data_R_Copy: FDDCPE port map (DAC4_Data_R_Copy,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC4_Data_R: FDDCPE port map (DAC4_Data_R,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC56_Clk_Copy: FDDCPE port map (DAC56_Clk_Copy,!N_PZ_800,Clk,'0','0','1');

FDDCPE_DAC56_Clk: FDDCPE port map (DAC56_Clk,!N_PZ_800,Clk,'0','0','1');

FDDCPE_DAC56_nLE_R_Copy: FDDCPE port map (DAC56_nLE_R_Copy,N_PZ_881,Clk,'0','0','1');

FDDCPE_DAC56_nLE_R: FDDCPE port map (DAC56_nLE_R,N_PZ_881,Clk,'0','0','1');

FDDCPE_DAC5_Data_R_Copy: FDDCPE port map (DAC5_Data_R_Copy,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC5_Data_R: FDDCPE port map (DAC5_Data_R,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC6_Data_R_Copy: FDDCPE port map (DAC6_Data_R_Copy,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC6_Data_R: FDDCPE port map (DAC6_Data_R,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC78_Clk_Copy: FDDCPE port map (DAC78_Clk_Copy,!N_PZ_800,Clk,'0','0','1');

FDDCPE_DAC78_Clk: FDDCPE port map (DAC78_Clk,!N_PZ_800,Clk,'0','0','1');

FDDCPE_DAC78_nLE_R_Copy: FDDCPE port map (DAC78_nLE_R_Copy,N_PZ_881,Clk,'0','0','1');

FDDCPE_DAC78_nLE_R: FDDCPE port map (DAC78_nLE_R,N_PZ_881,Clk,'0','0','1');

FDDCPE_DAC7_Data_R_Copy: FDDCPE port map (DAC7_Data_R_Copy,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC7_Data_R: FDDCPE port map (DAC7_Data_R,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC8_Data_R_Copy: FDDCPE port map (DAC8_Data_R_Copy,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DAC8_Data_R: FDDCPE port map (DAC8_Data_R,TXBit_m1T,Clk,'0','0','1');

FDDCPE_DACBuffer0: FDDCPE port map (DACBuffer(0),DACBus(0),Clk,'0','0',DACBuffer_CE(0));
DACBuffer_CE(0) <= (NOT SPITransmissionStateCounter(0) AND 
	NOT SPITransmissionStateCounter(3) AND NOT SPITransmissionStateCounter(2) AND 
	NOT SPITransmissionStateCounter(1) AND NOT SPITransmissionStateCounter(4) AND 
	NOT SPITransmissionStateCounter(5) AND Comparator);

FDDCPE_DACBuffer1: FDDCPE port map (DACBuffer(1),DACBus(1),Clk,'0','0',DACBuffer_CE(1));
DACBuffer_CE(1) <= (NOT SPITransmissionStateCounter(0) AND 
	NOT SPITransmissionStateCounter(3) AND NOT SPITransmissionStateCounter(2) AND 
	NOT SPITransmissionStateCounter(1) AND NOT SPITransmissionStateCounter(4) AND 
	NOT SPITransmissionStateCounter(5) AND Comparator);

FDDCPE_DACBuffer2: FDDCPE port map (DACBuffer(2),DACBus(2),Clk,'0','0',DACBuffer_CE(2));
DACBuffer_CE(2) <= (NOT SPITransmissionStateCounter(0) AND 
	NOT SPITransmissionStateCounter(3) AND NOT SPITransmissionStateCounter(2) AND 
	NOT SPITransmissionStateCounter(1) AND NOT SPITransmissionStateCounter(4) AND 
	NOT SPITransmissionStateCounter(5) AND Comparator);

FDDCPE_DACBuffer3: FDDCPE port map (DACBuffer(3),DACBus(3),Clk,'0','0',DACBuffer_CE(3));
DACBuffer_CE(3) <= (NOT SPITransmissionStateCounter(0) AND 
	NOT SPITransmissionStateCounter(3) AND NOT SPITransmissionStateCounter(2) AND 
	NOT SPITransmissionStateCounter(1) AND NOT SPITransmissionStateCounter(4) AND 
	NOT SPITransmissionStateCounter(5) AND Comparator);

FDDCPE_DACBuffer4: FDDCPE port map (DACBuffer(4),DACBus(4),Clk,'0','0',DACBuffer_CE(4));
DACBuffer_CE(4) <= (NOT SPITransmissionStateCounter(0) AND 
	NOT SPITransmissionStateCounter(3) AND NOT SPITransmissionStateCounter(2) AND 
	NOT SPITransmissionStateCounter(1) AND NOT SPITransmissionStateCounter(4) AND 
	NOT SPITransmissionStateCounter(5) AND Comparator);

FDDCPE_DACBuffer5: FDDCPE port map (DACBuffer(5),DACBus(5),Clk,'0','0',DACBuffer_CE(5));
DACBuffer_CE(5) <= (NOT SPITransmissionStateCounter(0) AND 
	NOT SPITransmissionStateCounter(3) AND NOT SPITransmissionStateCounter(2) AND 
	NOT SPITransmissionStateCounter(1) AND NOT SPITransmissionStateCounter(4) AND 
	NOT SPITransmissionStateCounter(5) AND Comparator);

FDDCPE_DACBuffer6: FDDCPE port map (DACBuffer(6),DACBus(6),Clk,'0','0',DACBuffer_CE(6));
DACBuffer_CE(6) <= (NOT SPITransmissionStateCounter(0) AND 
	NOT SPITransmissionStateCounter(3) AND NOT SPITransmissionStateCounter(2) AND 
	NOT SPITransmissionStateCounter(1) AND NOT SPITransmissionStateCounter(4) AND 
	NOT SPITransmissionStateCounter(5) AND Comparator);

FDDCPE_DACBuffer7: FDDCPE port map (DACBuffer(7),DACBus(7),Clk,'0','0',DACBuffer_CE(7));
DACBuffer_CE(7) <= (NOT SPITransmissionStateCounter(0) AND 
	NOT SPITransmissionStateCounter(3) AND NOT SPITransmissionStateCounter(2) AND 
	NOT SPITransmissionStateCounter(1) AND NOT SPITransmissionStateCounter(4) AND 
	NOT SPITransmissionStateCounter(5) AND Comparator);

FDDCPE_DACBus0: FDDCPE port map (DACBus(0),DACBus_D(0),Clk,'0','0','1');
DACBus_D(0) <= ((NOT LD3 AND NOT N_PZ_847 AND NOT N_PZ_909)
	OR (Lab0_DynamicPRMG/IntervalCounter(0) AND NOT N_PZ_847 AND 
	N_PZ_909)
	OR (LD3 AND StaticAmp1300Reg(0) AND 
	NOT Lab0_DynamicPRMG/Gate2100_Adjusted AND NOT N_PZ_847)
	OR (LD3 AND StaticAmp2100Reg(0) AND 
	Lab0_DynamicPRMG/Gate2100_Adjusted AND NOT N_PZ_847));

FDDCPE_DACBus1: FDDCPE port map (DACBus(1),DACBus_D(1),Clk,'0','0','1');
DACBus_D(1) <= NOT (((N_PZ_847)
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(1) AND N_PZ_909)
	OR (LD3 AND NOT StaticAmp1300Reg(1) AND 
	Lab0_DynamicPRMG/Gate1300_Adjusted)
	OR (LD3 AND NOT StaticAmp2100Reg(1) AND 
	NOT Lab0_DynamicPRMG/Gate1300_Adjusted)));

FDDCPE_DACBus2: FDDCPE port map (DACBus(2),DACBus_D(2),Clk,'0','0','1');
DACBus_D(2) <= NOT (((N_PZ_847)
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(2) AND N_PZ_909)
	OR (LD3 AND NOT StaticAmp1300Reg(2) AND 
	Lab0_DynamicPRMG/Gate1300_Adjusted)
	OR (LD3 AND NOT StaticAmp2100Reg(2) AND 
	NOT Lab0_DynamicPRMG/Gate1300_Adjusted)));

FDDCPE_DACBus3: FDDCPE port map (DACBus(3),DACBus_D(3),Clk,'0','0','1');
DACBus_D(3) <= NOT (((N_PZ_847)
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(3) AND N_PZ_909)
	OR (LD3 AND NOT StaticAmp1300Reg(3) AND 
	Lab0_DynamicPRMG/Gate1300_Adjusted)
	OR (LD3 AND NOT StaticAmp2100Reg(3) AND 
	NOT Lab0_DynamicPRMG/Gate1300_Adjusted)));

FDDCPE_DACBus4: FDDCPE port map (DACBus(4),DACBus_D(4),Clk,'0','0','1');
DACBus_D(4) <= NOT (((N_PZ_847)
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(4) AND N_PZ_909)
	OR (LD3 AND NOT StaticAmp1300Reg(4) AND 
	Lab0_DynamicPRMG/Gate1300_Adjusted)
	OR (LD3 AND NOT StaticAmp2100Reg(4) AND 
	NOT Lab0_DynamicPRMG/Gate1300_Adjusted)));

FDDCPE_DACBus5: FDDCPE port map (DACBus(5),DACBus_D(5),Clk,'0','0','1');
DACBus_D(5) <= NOT (((N_PZ_847)
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(5) AND N_PZ_909)
	OR (LD3 AND NOT StaticAmp1300Reg(5) AND 
	Lab0_DynamicPRMG/Gate1300_Adjusted)
	OR (LD3 AND NOT StaticAmp2100Reg(5) AND 
	NOT Lab0_DynamicPRMG/Gate1300_Adjusted)));

FDDCPE_DACBus6: FDDCPE port map (DACBus(6),DACBus_D(6),Clk,'0','0','1');
DACBus_D(6) <= NOT (((N_PZ_847)
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(6) AND N_PZ_909)
	OR (LD3 AND NOT StaticAmp1300Reg(6) AND 
	Lab0_DynamicPRMG/Gate1300_Adjusted)
	OR (LD3 AND NOT StaticAmp2100Reg(6) AND 
	NOT Lab0_DynamicPRMG/Gate1300_Adjusted)));

FDDCPE_DACBus7: FDDCPE port map (DACBus(7),DACBus_D(7),Clk,'0','0','1');
DACBus_D(7) <= NOT (((N_PZ_847)
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(7) AND N_PZ_909)
	OR (LD3 AND NOT StaticAmp1300Reg(7) AND 
	Lab0_DynamicPRMG/Gate1300_Adjusted)
	OR (LD3 AND NOT StaticAmp2100Reg(7) AND 
	NOT Lab0_DynamicPRMG/Gate1300_Adjusted)));


DP <= NOT ('0');


Digit0 <= NOT ((NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3)));


Digit1 <= NOT ((NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3)));


Digit2 <= NOT ((UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3)));


Digit3 <= NOT ((UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3)));

FDDCPE_DynamicAmp1300Bus0: FDDCPE port map (DynamicAmp1300Bus(0),DynamicAmp1300Bus_D(0),Clk,'0','0','1');
DynamicAmp1300Bus_D(0) <= NOT (((LD3 AND NOT StaticAmp1300Reg(0))
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(0) AND N_PZ_821 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp1300Bus1: FDDCPE port map (DynamicAmp1300Bus(1),DynamicAmp1300Bus_D(1),Clk,'0','0','1');
DynamicAmp1300Bus_D(1) <= NOT (((LD3 AND NOT StaticAmp1300Reg(1))
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(1) AND N_PZ_821 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp1300Bus2: FDDCPE port map (DynamicAmp1300Bus(2),DynamicAmp1300Bus_D(2),Clk,'0','0','1');
DynamicAmp1300Bus_D(2) <= NOT (((LD3 AND NOT StaticAmp1300Reg(2))
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(2) AND N_PZ_821 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp1300Bus3: FDDCPE port map (DynamicAmp1300Bus(3),DynamicAmp1300Bus_D(3),Clk,'0','0','1');
DynamicAmp1300Bus_D(3) <= NOT (((LD3 AND NOT StaticAmp1300Reg(3))
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(3) AND N_PZ_821 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp1300Bus4: FDDCPE port map (DynamicAmp1300Bus(4),DynamicAmp1300Bus_D(4),Clk,'0','0','1');
DynamicAmp1300Bus_D(4) <= NOT (((LD3 AND NOT StaticAmp1300Reg(4))
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(4) AND N_PZ_821 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp1300Bus5: FDDCPE port map (DynamicAmp1300Bus(5),DynamicAmp1300Bus_D(5),Clk,'0','0','1');
DynamicAmp1300Bus_D(5) <= NOT (((LD3 AND NOT StaticAmp1300Reg(5))
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(5) AND N_PZ_821 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp1300Bus6: FDDCPE port map (DynamicAmp1300Bus(6),DynamicAmp1300Bus_D(6),Clk,'0','0','1');
DynamicAmp1300Bus_D(6) <= NOT (((LD3 AND NOT StaticAmp1300Reg(6))
	OR (N_PZ_821 AND NOT Lab0_DynamicPRMG/IntervalCounter(6) AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp1300Bus7: FDDCPE port map (DynamicAmp1300Bus(7),DynamicAmp1300Bus_D(7),Clk,'0','0','1');
DynamicAmp1300Bus_D(7) <= NOT (((LD3 AND NOT StaticAmp1300Reg(7))
	OR (N_PZ_821 AND NOT Lab0_DynamicPRMG/IntervalCounter(7) AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp2100Bus0: FDDCPE port map (DynamicAmp2100Bus(0),DynamicAmp2100Bus_D(0),Clk,'0','0','1');
DynamicAmp2100Bus_D(0) <= NOT (((LD3 AND NOT StaticAmp2100Reg(0))
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(0) AND N_PZ_821 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp2100Bus1: FDDCPE port map (DynamicAmp2100Bus(1),DynamicAmp2100Bus_D(1),Clk,'0','0','1');
DynamicAmp2100Bus_D(1) <= NOT (((LD3 AND NOT StaticAmp2100Reg(1))
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(1) AND N_PZ_821 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp2100Bus2: FDDCPE port map (DynamicAmp2100Bus(2),DynamicAmp2100Bus_D(2),Clk,'0','0','1');
DynamicAmp2100Bus_D(2) <= NOT (((LD3 AND NOT StaticAmp2100Reg(2))
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(2) AND N_PZ_821 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp2100Bus3: FDDCPE port map (DynamicAmp2100Bus(3),DynamicAmp2100Bus_D(3),Clk,'0','0','1');
DynamicAmp2100Bus_D(3) <= NOT (((LD3 AND NOT StaticAmp2100Reg(3))
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(3) AND N_PZ_821 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp2100Bus4: FDDCPE port map (DynamicAmp2100Bus(4),DynamicAmp2100Bus_D(4),Clk,'0','0','1');
DynamicAmp2100Bus_D(4) <= NOT (((LD3 AND NOT StaticAmp2100Reg(4))
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(4) AND N_PZ_821 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp2100Bus5: FDDCPE port map (DynamicAmp2100Bus(5),DynamicAmp2100Bus_D(5),Clk,'0','0','1');
DynamicAmp2100Bus_D(5) <= NOT (((LD3 AND NOT StaticAmp2100Reg(5))
	OR (NOT Lab0_DynamicPRMG/IntervalCounter(5) AND N_PZ_821 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp2100Bus6: FDDCPE port map (DynamicAmp2100Bus(6),DynamicAmp2100Bus_D(6),Clk,'0','0','1');
DynamicAmp2100Bus_D(6) <= NOT (((LD3 AND NOT StaticAmp2100Reg(6))
	OR (N_PZ_821 AND NOT Lab0_DynamicPRMG/IntervalCounter(6) AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));

FDDCPE_DynamicAmp2100Bus7: FDDCPE port map (DynamicAmp2100Bus(7),DynamicAmp2100Bus_D(7),Clk,'0','0','1');
DynamicAmp2100Bus_D(7) <= NOT (((LD3 AND NOT StaticAmp2100Reg(7))
	OR (N_PZ_821 AND NOT Lab0_DynamicPRMG/IntervalCounter(7) AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)));


LD0 <= NOT ((ButtonTimeOutCounter(6) AND ButtonTimeOutCounter(7) AND 
	N_PZ_1001));


LD1 <= NOT ((ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND BTN0_Buf AND 
	ButtonTimeOutCounter(7)));

FDDCPE_LD2: FDDCPE port map (LD2,SW0,Clk,'0','0',LD2_CE);
LD2_CE <= (UserInterfaceAuxiliaryCounterOverflow AND 
	Strobe54K6);

FDDCPE_LD3: FDDCPE port map (LD3,SW1,Clk,'0','0',LD3_CE);
LD3_CE <= (UserInterfaceAuxiliaryCounterOverflow AND 
	Strobe54K6);

FTDCPE_Lab0_DynamicPRMG/DynGeneration_HalfPeriod: FTDCPE port map (Lab0_DynamicPRMG/DynGeneration_HalfPeriod,Lab0_DynamicPRMG/DynGeneration_HalfPeriod_T,Clk,'0','0','1');
Lab0_DynamicPRMG/DynGeneration_HalfPeriod_T <= ((LD3 AND Lab0_DynamicPRMG/DynGeneration_HalfPeriod)
	OR (NOT LD3 AND N_PZ_1009 AND N_PZ_777 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	NOT N_PZ_1009 AND Lab0_DynamicPRMG/IntervalCounter(5) AND N_PZ_968 AND 
	Lab0_DynamicPRMG/IntervalCounter(6) AND Lab0_DynamicPRMG/IntervalCounter(7) AND 
	Lab0_DynamicPRMG/DynGeneration_HalfPeriod)
	OR (NOT N_PZ_1009 AND NOT Lab0_DynamicPRMG/IntervalCounter(5) AND 
	N_PZ_968 AND NOT N_PZ_821 AND NOT Lab0_DynamicPRMG/IntervalCounter(6) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(7) AND Lab0_DynamicPRMG/DynGeneration_HalfPeriod));

FTDCPE_Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1: FTDCPE port map (Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1,Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1_T,Clk,'0','0','1');
Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1_T <= ((LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1)
	OR (Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	Lab0_DynamicPRMG/IntervalCounter(4) AND N_PZ_777 AND Lab0_DynamicPRMG/IntervalCounter(5) AND 
	Lab0_DynamicPRMG/IntervalCounter(0) AND Lab0_DynamicPRMG/IntervalCounter(1) AND 
	Lab0_DynamicPRMG/IntervalCounter(2) AND Lab0_DynamicPRMG/IntervalCounter(3) AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND Lab0_DynamicPRMG/IntervalCounter(6) AND 
	Lab0_DynamicPRMG/IntervalCounter(7))
	OR (NOT LD3 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND NOT Lab0_DynamicPRMG/IntervalCounter(4) AND N_PZ_777 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(5) AND NOT Lab0_DynamicPRMG/IntervalCounter(0) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(1) AND NOT Lab0_DynamicPRMG/IntervalCounter(2) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(3) AND NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(6) AND NOT Lab0_DynamicPRMG/IntervalCounter(7))
	OR (NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(4) AND N_PZ_777 AND NOT Lab0_DynamicPRMG/IntervalCounter(5) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(0) AND NOT Lab0_DynamicPRMG/IntervalCounter(1) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(2) AND NOT Lab0_DynamicPRMG/IntervalCounter(3) AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND NOT Lab0_DynamicPRMG/IntervalCounter(6) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(7) AND Lab0_DynamicPRMG/DynGeneration_HalfPeriod)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/IntervalCounter(4) AND N_PZ_777 AND 
	Lab0_DynamicPRMG/IntervalCounter(5) AND Lab0_DynamicPRMG/IntervalCounter(0) AND 
	Lab0_DynamicPRMG/IntervalCounter(1) AND Lab0_DynamicPRMG/IntervalCounter(2) AND 
	Lab0_DynamicPRMG/IntervalCounter(3) AND NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	Lab0_DynamicPRMG/IntervalCounter(6) AND Lab0_DynamicPRMG/IntervalCounter(7) AND 
	Lab0_DynamicPRMG/DynGeneration_HalfPeriod AND NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/IntervalCounter(4) AND N_PZ_777 AND 
	Lab0_DynamicPRMG/IntervalCounter(5) AND Lab0_DynamicPRMG/IntervalCounter(0) AND 
	Lab0_DynamicPRMG/IntervalCounter(1) AND Lab0_DynamicPRMG/IntervalCounter(2) AND 
	Lab0_DynamicPRMG/IntervalCounter(3) AND NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	Lab0_DynamicPRMG/IntervalCounter(6) AND Lab0_DynamicPRMG/IntervalCounter(7) AND 
	NOT Lab0_DynamicPRMG/DynGeneration_HalfPeriod AND Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2));

FTDCPE_Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2: FTDCPE port map (Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2,Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2_T,Clk,'0','0','1');
Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2_T <= ((LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/IntervalCounter(4) AND N_PZ_777 AND 
	Lab0_DynamicPRMG/IntervalCounter(5) AND Lab0_DynamicPRMG/IntervalCounter(0) AND 
	Lab0_DynamicPRMG/IntervalCounter(1) AND Lab0_DynamicPRMG/IntervalCounter(2) AND 
	Lab0_DynamicPRMG/IntervalCounter(3) AND NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	Lab0_DynamicPRMG/IntervalCounter(6) AND Lab0_DynamicPRMG/IntervalCounter(7)));

FTDCPE_Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3: FTDCPE port map (Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3,Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3_T,Clk,'0','0','1');
Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3_T <= ((LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3)
	OR (NOT LD3 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND 
	N_PZ_777)
	OR (Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND Lab0_DynamicPRMG/IntervalCounter(4) AND N_PZ_777 AND 
	Lab0_DynamicPRMG/IntervalCounter(5) AND Lab0_DynamicPRMG/IntervalCounter(0) AND 
	Lab0_DynamicPRMG/IntervalCounter(1) AND Lab0_DynamicPRMG/IntervalCounter(2) AND 
	Lab0_DynamicPRMG/IntervalCounter(3) AND NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND 
	Lab0_DynamicPRMG/IntervalCounter(6) AND Lab0_DynamicPRMG/IntervalCounter(7)));

FDDCPE_Lab0_DynamicPRMG/Gate1300_Adjusted: FDDCPE port map (Lab0_DynamicPRMG/Gate1300_Adjusted,Lab0_DynamicPRMG/Gate1300,Clk,'0','0','1');

FTDCPE_Lab0_DynamicPRMG/Gate1300: FTDCPE port map (Lab0_DynamicPRMG/Gate1300,Lab0_DynamicPRMG/Gate1300_T,Clk,'0','0','1');
Lab0_DynamicPRMG/Gate1300_T <= ((N_PZ_836 AND Lab0_DynamicPRMG/Gate1300)
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(4) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(6) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(5) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(7)));

FDDCPE_Lab0_DynamicPRMG/Gate2100_Adjusted: FDDCPE port map (Lab0_DynamicPRMG/Gate2100_Adjusted,Lab0_DynamicPRMG/Gate2100,Clk,'0','0','1');

FTDCPE_Lab0_DynamicPRMG/Gate2100: FTDCPE port map (Lab0_DynamicPRMG/Gate2100,Lab0_DynamicPRMG/Gate2100_T,Clk,'0','0','1');
Lab0_DynamicPRMG/Gate2100_T <= ((N_PZ_836 AND Lab0_DynamicPRMG/Gate2100)
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(4) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(6) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(5) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(7)));

FTDCPE_Lab0_DynamicPRMG/IntervalCounter0: FTDCPE port map (Lab0_DynamicPRMG/IntervalCounter(0),Lab0_DynamicPRMG/IntervalCounter_T(0),Clk,'0','0','1');
Lab0_DynamicPRMG/IntervalCounter_T(0) <= ((LD3 AND NOT N_PZ_1009 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(0))
	OR (NOT LD3 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND NOT N_PZ_1009));

FTDCPE_Lab0_DynamicPRMG/IntervalCounter1: FTDCPE port map (Lab0_DynamicPRMG/IntervalCounter(1),Lab0_DynamicPRMG/IntervalCounter_T(1),Clk,'0','0','1');
Lab0_DynamicPRMG/IntervalCounter_T(1) <= ((LD3 AND NOT N_PZ_1009 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(1))
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND NOT N_PZ_1009 AND Lab0_DynamicPRMG/IntervalCounter(1))
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND 
	NOT N_PZ_1009 AND Lab0_DynamicPRMG/IntervalCounter(0))
	OR (NOT LD3 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND 
	NOT N_PZ_1009 AND NOT Lab0_DynamicPRMG/IntervalCounter(0)));

FTDCPE_Lab0_DynamicPRMG/IntervalCounter2: FTDCPE port map (Lab0_DynamicPRMG/IntervalCounter(2),Lab0_DynamicPRMG/IntervalCounter_T(2),Clk,'0','0','1');
Lab0_DynamicPRMG/IntervalCounter_T(2) <= ((LD3 AND NOT N_PZ_1009 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(2))
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND NOT N_PZ_1009 AND Lab0_DynamicPRMG/IntervalCounter(2))
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND 
	NOT N_PZ_1009 AND Lab0_DynamicPRMG/IntervalCounter(0) AND 
	Lab0_DynamicPRMG/IntervalCounter(1))
	OR (NOT LD3 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND 
	NOT N_PZ_1009 AND NOT Lab0_DynamicPRMG/IntervalCounter(0) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(1)));

FTDCPE_Lab0_DynamicPRMG/IntervalCounter3: FTDCPE port map (Lab0_DynamicPRMG/IntervalCounter(3),Lab0_DynamicPRMG/IntervalCounter_T(3),Clk,'0','0','1');
Lab0_DynamicPRMG/IntervalCounter_T(3) <= NOT (((N_PZ_1009)
	OR (LD3 AND Lab0_DynamicPRMG/IntervalCounter(3))
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND NOT Lab0_DynamicPRMG/IntervalCounter(3))
	OR (NOT LD3 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND 
	Lab0_DynamicPRMG/IntervalCounter(0))
	OR (NOT LD3 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND 
	Lab0_DynamicPRMG/IntervalCounter(2))
	OR (NOT LD3 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND NOT Lab0_DynamicPRMG/IntervalCounter(0) AND 
	Lab0_DynamicPRMG/IntervalCounter(1))
	OR (Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND NOT Lab0_DynamicPRMG/IntervalCounter(1) AND N_PZ_821)
	OR (Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND NOT Lab0_DynamicPRMG/IntervalCounter(2) AND N_PZ_821)));

FTDCPE_Lab0_DynamicPRMG/IntervalCounter4: FTDCPE port map (Lab0_DynamicPRMG/IntervalCounter(4),Lab0_DynamicPRMG/IntervalCounter_T(4),Clk,'0','0','1');
Lab0_DynamicPRMG/IntervalCounter_T(4) <= ((LD3 AND NOT Lab0_DynamicPRMG/IntervalCounter(4) AND 
	NOT N_PZ_1009)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND Lab0_DynamicPRMG/IntervalCounter(4) AND NOT N_PZ_1009)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND 
	NOT N_PZ_1009 AND Lab0_DynamicPRMG/IntervalCounter(0) AND 
	Lab0_DynamicPRMG/IntervalCounter(1) AND Lab0_DynamicPRMG/IntervalCounter(2) AND 
	Lab0_DynamicPRMG/IntervalCounter(3))
	OR (NOT LD3 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND 
	NOT N_PZ_1009 AND NOT Lab0_DynamicPRMG/IntervalCounter(0) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(1) AND NOT Lab0_DynamicPRMG/IntervalCounter(2) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(3)));

FDDCPE_Lab0_DynamicPRMG/IntervalCounter5: FDDCPE port map (Lab0_DynamicPRMG/IntervalCounter(5),Lab0_DynamicPRMG/IntervalCounter_D(5),Clk,'0','0','1');
Lab0_DynamicPRMG/IntervalCounter_D(5) <= ((LD3)
	OR (N_PZ_1009 AND Lab0_DynamicPRMG/IntervalCounter(5))
	OR (NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND 
	Lab0_DynamicPRMG/IntervalCounter(5) AND NOT N_PZ_968)
	OR (NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND 
	N_PZ_777 AND NOT Lab0_DynamicPRMG/IntervalCounter(5) AND N_PZ_968));

FTDCPE_Lab0_DynamicPRMG/IntervalCounter6: FTDCPE port map (Lab0_DynamicPRMG/IntervalCounter(6),Lab0_DynamicPRMG/IntervalCounter_T(6),Clk,'0','0','1');
Lab0_DynamicPRMG/IntervalCounter_T(6) <= ((LD3 AND NOT Lab0_DynamicPRMG/IntervalCounter(6))
	OR (Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	NOT N_PZ_1009 AND Lab0_DynamicPRMG/IntervalCounter(5) AND N_PZ_968 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(6))
	OR (NOT LD3 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND NOT N_PZ_1009 AND NOT Lab0_DynamicPRMG/IntervalCounter(5) AND 
	N_PZ_968 AND NOT Lab0_DynamicPRMG/IntervalCounter(3))
	OR (Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	NOT N_PZ_1009 AND N_PZ_777 AND Lab0_DynamicPRMG/IntervalCounter(5) AND 
	N_PZ_968 AND N_PZ_821));

FTDCPE_Lab0_DynamicPRMG/IntervalCounter7: FTDCPE port map (Lab0_DynamicPRMG/IntervalCounter(7),Lab0_DynamicPRMG/IntervalCounter_T(7),Clk,'0','0','1');
Lab0_DynamicPRMG/IntervalCounter_T(7) <= ((LD3 AND NOT Lab0_DynamicPRMG/IntervalCounter(7))
	OR (Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	NOT N_PZ_1009 AND Lab0_DynamicPRMG/IntervalCounter(5) AND N_PZ_968 AND 
	N_PZ_821 AND Lab0_DynamicPRMG/IntervalCounter(6))
	OR (NOT LD3 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 AND NOT N_PZ_1009 AND NOT Lab0_DynamicPRMG/IntervalCounter(5) AND 
	N_PZ_968 AND NOT Lab0_DynamicPRMG/IntervalCounter(3) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(6)));


Lab0_DynamicPRMG/IntervalCounter_Q_7_or00003 <= (NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(4) AND NOT Lab0_DynamicPRMG/IntervalCounter(5) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(0) AND NOT Lab0_DynamicPRMG/IntervalCounter(1) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(2) AND NOT Lab0_DynamicPRMG/IntervalCounter(3) AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND NOT Lab0_DynamicPRMG/IntervalCounter(6) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(7));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider0: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0),Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(0),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(0) <= NOT (((NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut)
	OR (NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(3) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(4) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(5) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(6))));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider1: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(1),Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(1),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(1) <= (Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut);

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider2: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(2),Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(2),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(2) <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut)
	OR (NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(2) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(3) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(4) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(5) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(6)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider3: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(3),Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(3),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(3) <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(2))
	OR (NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(2) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(3) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(4) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(5) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(6)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider4: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(4),Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(4),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(4) <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(2) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(3))
	OR (NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(2) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(3) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(4) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(5) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(6)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider5: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(5),Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(5),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(5) <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(2) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(3) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(4))
	OR (NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(2) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(3) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(4) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(5) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(6)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider6: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(6),Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(6),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider_T(6) <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(2) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(3) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(4) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(5))
	OR (NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(2) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(3) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(4) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(5) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(6)));

FDDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter0: FDDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0),Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_D(0),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_D(0) <= ((NOT N_PZ_836 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0))
	OR (
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND N_PZ_836 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter1: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1),Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(1),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(1) <= ((
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND N_PZ_836 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1))
	OR (
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND N_PZ_836 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter2: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2),Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(2),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(2) <= ((
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND N_PZ_836 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2))
	OR (
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND N_PZ_836 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter3: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(3),Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(3),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(3) <= ((
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(3) AND 
	N_PZ_836)
	OR (
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND N_PZ_836 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter4: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(4),Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(4),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(4) <= ((
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND N_PZ_836 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(4))
	OR (
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(3) AND 
	N_PZ_836 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter5: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(5),Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(5),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(5) <= ((
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND N_PZ_836 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(5))
	OR (
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(3) AND 
	N_PZ_836 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(4)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter6: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(6),Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(6),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(6) <= ((
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND N_PZ_836 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(6))
	OR (
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(3) AND 
	N_PZ_836 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(4) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(5)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter7: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(7),Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(7),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_T(7) <= ((
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND N_PZ_836 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(7))
	OR (
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(3) AND 
	N_PZ_836 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(4) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(6) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(5)));


Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1 AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(4) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(6) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(5) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(7))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1 AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(4) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(6) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(5) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(7))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(4) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(6) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(5) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(7))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(4) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(6) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(5) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(7)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider0: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0),Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider_T(0),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider_T(0) <= (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	NOT N_PZ_836);

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider1: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1),Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider_T(1),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider_T(1) <= (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider2: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2),Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider_T(2),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider_T(2) <= ((N_PZ_836 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	NOT N_PZ_836 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider3: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3),Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider_T(3),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider_T(3) <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider4: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4),Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider_T(4),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider_T(4) <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider0: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(0),'0',Clk,'0','0','1');

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider1: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(1),Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(0),Clk,'0','0','1');

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider2: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(2),Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(2),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(2) <= (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(1));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider3: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(3),Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(3),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(3) <= (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(2));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider4: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(4),Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(4),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(4) <= NOT ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(3) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(2)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider5: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(5),Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(5),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(5) <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(4))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(3) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(2)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider6: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(6),Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(6),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(6) <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(5) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(4))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(3) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(2) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(5)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider7: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(7),Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(7),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(7) <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(7) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8) AND 
	N_PZ_922 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9))
	OR (NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8) AND 
	N_PZ_922 AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9))
	OR (NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8) AND 
	NOT N_PZ_922 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(7) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8) AND NOT N_PZ_922 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9)));

FTDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider8: FTDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8),Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(8),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_T(8) <= NOT (((Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(7) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8) AND N_PZ_922)
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(7) AND 
	N_PZ_922 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9))
	OR (NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(7) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8) AND NOT N_PZ_922 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9))));

FDDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider9: FDDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9),Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_D(9),Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider_D(9) <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(7) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8) AND N_PZ_922 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9))
	OR (NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(7) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8) AND NOT N_PZ_922 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9)));

FDDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut: FDDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut,Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut_D,Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut_D <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(7) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9))
	OR (NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(7) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8) AND 
	N_PZ_922 AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9))
	OR (NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(8) AND 
	NOT N_PZ_922 AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(9)));

FDDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1: FDDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1,NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2,Clk,'0','0',Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000);

FDDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2: FDDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2,Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1,Clk,'0','0',Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000);

FDDCPE_Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6: FDDCPE port map (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6,Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6_D,Clk,'0','0','1');
Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6_D <= (NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDividerOut AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(2) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(3) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(4) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(5) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/AuxDivider(6));

FDDCPE_Lab0_DynamicPRMG/Strobe25Out: FDDCPE port map (Lab0_DynamicPRMG/Strobe25Out,Lab0_DynamicPRMG/Strobe25Out_D,Clk,'0','0','1');
Lab0_DynamicPRMG/Strobe25Out_D <= (
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter_and0000 AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2));


N_PZ_1001 <= (BTN1_Buf AND NOT BTN0_Buf);


N_PZ_1003 <= (ButtonTimeOutCounter(3) AND BTN0_Buf.COMB AND 
	ButtonTimeOutCounter(4));


N_PZ_1009 <= ((NOT LD3 AND NOT N_PZ_777)
	OR (Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	Lab0_DynamicPRMG/IntervalCounter(5) AND N_PZ_968 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND Lab0_DynamicPRMG/IntervalCounter(6) AND 
	Lab0_DynamicPRMG/IntervalCounter(7)));


N_PZ_1059 <= (StaticAmp2100Reg(0) AND StaticAmp2100Reg(1) AND 
	StaticAmp2100Reg(2) AND StaticAmp2100Reg(3));


N_PZ_1063 <= ((NOT DynamicAmp1300Bus(4) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	NOT DynamicAmp1300Bus(5) AND DynamicAmp1300Bus(6) AND NOT DynamicAmp1300Bus(7))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(0) AND NOT DynamicAmp2100Bus(1) AND 
	DynamicAmp2100Bus(2) AND NOT DynamicAmp2100Bus(3)));


N_PZ_1064 <= ((UserInterfaceAuxiliaryCounter(4) AND 
	NOT UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp1300Bus(0) AND NOT DynamicAmp1300Bus(1) AND 
	DynamicAmp1300Bus(2) AND NOT DynamicAmp1300Bus(3))
	OR (NOT UserInterfaceAuxiliaryCounter(4) AND 
	UserInterfaceAuxiliaryCounter(3) AND NOT DynamicAmp2100Bus(4) AND NOT DynamicAmp2100Bus(5) AND 
	DynamicAmp2100Bus(6) AND NOT DynamicAmp2100Bus(7)));


N_PZ_1092 <= ((LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND ButtonTimeOutCounter(7) AND N_PZ_1001 AND 
	NOT StaticAmp2100Reg(4))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND ButtonTimeOutCounter(7) AND N_PZ_1001 AND 
	NOT StaticAmp2100Reg(5))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND ButtonTimeOutCounter(7) AND N_PZ_1001 AND 
	NOT StaticAmp2100Reg(6))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND ButtonTimeOutCounter(7) AND N_PZ_1001 AND 
	NOT StaticAmp2100Reg(7)));


N_PZ_777 <= ((Strobe12p5)
	OR (NOT LD2 AND Lab0_DynamicPRMG/Strobe25Out));


N_PZ_800 <= ((SPITransmissionStateCounter(0))
	OR (NOT SPITransmissionStateCounter(3) AND 
	NOT SPITransmissionStateCounter(2) AND NOT SPITransmissionStateCounter(1) AND 
	NOT SPITransmissionStateCounter(4) AND NOT SPITransmissionStateCounter(5)));


N_PZ_819 <= (NOT StaticAmp2100Reg(4) AND NOT StaticAmp2100Reg(5) AND 
	NOT StaticAmp2100Reg(6) AND NOT StaticAmp2100Reg(7));


N_PZ_821 <= ((NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3)
	OR (NOT LD3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1));


N_PZ_836 <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4)));


N_PZ_847 <= ((Lab0_DynamicPRMG/Gate2100_Adjusted AND 
	Lab0_DynamicPRMG/Gate1300_Adjusted)
	OR (NOT Lab0_DynamicPRMG/Gate2100_Adjusted AND 
	NOT Lab0_DynamicPRMG/Gate1300_Adjusted)
	OR (Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd1 AND N_PZ_909));


N_PZ_881 <= ((SPITransmissionStateCounter(0) AND 
	NOT SPITransmissionStateCounter(3) AND NOT SPITransmissionStateCounter(2) AND 
	NOT SPITransmissionStateCounter(1) AND NOT SPITransmissionStateCounter(4) AND 
	SPITransmissionStateCounter(5))
	OR (NOT SPITransmissionStateCounter(0) AND 
	NOT SPITransmissionStateCounter(3) AND NOT SPITransmissionStateCounter(2) AND 
	NOT SPITransmissionStateCounter(1) AND NOT SPITransmissionStateCounter(4) AND 
	NOT SPITransmissionStateCounter(5)));


N_PZ_909 <= ((N_PZ_821 AND 
	Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2 AND NOT Lab0_DynamicPRMG/Gate1300_Adjusted)
	OR (N_PZ_821 AND 
	NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd2 AND Lab0_DynamicPRMG/Gate1300_Adjusted));


N_PZ_922 <= ((Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(5) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(4) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(6))
	OR (Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(1) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(3) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(2) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(5) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/FracDivider(6)));


N_PZ_968 <= ((Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	Lab0_DynamicPRMG/IntervalCounter(4) AND Lab0_DynamicPRMG/IntervalCounter(0) AND 
	Lab0_DynamicPRMG/IntervalCounter(1) AND Lab0_DynamicPRMG/IntervalCounter(2) AND 
	Lab0_DynamicPRMG/IntervalCounter(3))
	OR (NOT Lab0_DynamicPRMG/DynGeneration_State_FSM_FFd3 AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(4) AND NOT Lab0_DynamicPRMG/IntervalCounter(0) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(1) AND NOT Lab0_DynamicPRMG/IntervalCounter(2) AND 
	NOT Lab0_DynamicPRMG/IntervalCounter(3)));

FDDCPE_OSC_Sync_Copy: FDDCPE port map (OSC_Sync_Copy,Strobe12p5,Clk,'0','0',SyncSignal_or0000);

FDDCPE_OSC_Sync: FDDCPE port map (OSC_Sync,Strobe12p5,Clk,'0','0',SyncSignal_or0000);

FTDCPE_SPITransmissionStateCounter0: FTDCPE port map (SPITransmissionStateCounter(0),SPITransmissionStateCounter_T(0),Clk,'0','0','1');
SPITransmissionStateCounter_T(0) <= NOT ((NOT SPITransmissionStateCounter(0) AND 
	NOT SPITransmissionStateCounter(3) AND NOT SPITransmissionStateCounter(2) AND 
	NOT SPITransmissionStateCounter(1) AND NOT SPITransmissionStateCounter(4) AND 
	NOT SPITransmissionStateCounter(5) AND NOT Comparator));

FTDCPE_SPITransmissionStateCounter1: FTDCPE port map (SPITransmissionStateCounter(1),SPITransmissionStateCounter_T(1),Clk,'0','0','1');
SPITransmissionStateCounter_T(1) <= NOT (((NOT SPITransmissionStateCounter(0))
	OR (NOT SPITransmissionStateCounter(3) AND 
	NOT SPITransmissionStateCounter(2) AND NOT SPITransmissionStateCounter(1) AND 
	NOT SPITransmissionStateCounter(4) AND SPITransmissionStateCounter(5))));

FTDCPE_SPITransmissionStateCounter2: FTDCPE port map (SPITransmissionStateCounter(2),SPITransmissionStateCounter_T(2),Clk,'0','0','1');
SPITransmissionStateCounter_T(2) <= (SPITransmissionStateCounter(0) AND 
	SPITransmissionStateCounter(1));

FTDCPE_SPITransmissionStateCounter3: FTDCPE port map (SPITransmissionStateCounter(3),SPITransmissionStateCounter_T(3),Clk,'0','0','1');
SPITransmissionStateCounter_T(3) <= (SPITransmissionStateCounter(0) AND 
	SPITransmissionStateCounter(2) AND SPITransmissionStateCounter(1));

FTDCPE_SPITransmissionStateCounter4: FTDCPE port map (SPITransmissionStateCounter(4),SPITransmissionStateCounter_T(4),Clk,'0','0','1');
SPITransmissionStateCounter_T(4) <= (SPITransmissionStateCounter(0) AND 
	SPITransmissionStateCounter(3) AND SPITransmissionStateCounter(2) AND 
	SPITransmissionStateCounter(1));

FTDCPE_SPITransmissionStateCounter5: FTDCPE port map (SPITransmissionStateCounter(5),SPITransmissionStateCounter_T(5),Clk,'0','0','1');
SPITransmissionStateCounter_T(5) <= ((SPITransmissionStateCounter(0) AND 
	SPITransmissionStateCounter(3) AND SPITransmissionStateCounter(2) AND 
	SPITransmissionStateCounter(1) AND SPITransmissionStateCounter(4))
	OR (SPITransmissionStateCounter(0) AND 
	NOT SPITransmissionStateCounter(3) AND NOT SPITransmissionStateCounter(2) AND 
	NOT SPITransmissionStateCounter(1) AND NOT SPITransmissionStateCounter(4) AND 
	SPITransmissionStateCounter(5)));

FTDCPE_StaticAmp1300Reg0: FTDCPE port map (StaticAmp1300Reg(0),NOT StaticAmp1300Reg_or0002,Clk,'0','0','1');

FTDCPE_StaticAmp1300Reg1: FTDCPE port map (StaticAmp1300Reg(1),StaticAmp1300Reg_T(1),Clk,'0','0','1');
StaticAmp1300Reg_T(1) <= ((StaticAmp1300Reg(0) AND NOT StaticAmp1300Reg_or0002 AND 
	N_PZ_1001)
	OR (NOT StaticAmp1300Reg(0) AND NOT StaticAmp1300Reg_or0002 AND 
	NOT N_PZ_1001));

FTDCPE_StaticAmp1300Reg2: FTDCPE port map (StaticAmp1300Reg(2),StaticAmp1300Reg_T(2),Clk,'0','0','1');
StaticAmp1300Reg_T(2) <= ((StaticAmp1300Reg(0) AND NOT StaticAmp1300Reg_or0002 AND 
	StaticAmp1300Reg(1) AND N_PZ_1001)
	OR (NOT StaticAmp1300Reg(0) AND NOT StaticAmp1300Reg_or0002 AND 
	NOT StaticAmp1300Reg(1) AND NOT N_PZ_1001));

FTDCPE_StaticAmp1300Reg3: FTDCPE port map (StaticAmp1300Reg(3),StaticAmp1300Reg_T(3),Clk,'0','0','1');
StaticAmp1300Reg_T(3) <= ((StaticAmp1300Reg(0) AND NOT StaticAmp1300Reg_or0002 AND 
	StaticAmp1300Reg(1) AND N_PZ_1001 AND StaticAmp1300Reg(2))
	OR (NOT StaticAmp1300Reg(0) AND NOT StaticAmp1300Reg_or0002 AND 
	NOT StaticAmp1300Reg(1) AND NOT N_PZ_1001 AND NOT StaticAmp1300Reg(2)));

FTDCPE_StaticAmp1300Reg4: FTDCPE port map (StaticAmp1300Reg(4),StaticAmp1300Reg_T(4),Clk,'0','0','1');
StaticAmp1300Reg_T(4) <= ((StaticAmp1300Reg(0) AND NOT StaticAmp1300Reg_or0002 AND 
	StaticAmp1300Reg(1) AND N_PZ_1001 AND StaticAmp1300Reg(2) AND 
	StaticAmp1300Reg(3))
	OR (NOT StaticAmp1300Reg(0) AND NOT StaticAmp1300Reg_or0002 AND 
	NOT StaticAmp1300Reg(1) AND NOT N_PZ_1001 AND NOT StaticAmp1300Reg(2) AND 
	NOT StaticAmp1300Reg(3)));

FTDCPE_StaticAmp1300Reg5: FTDCPE port map (StaticAmp1300Reg(5),StaticAmp1300Reg_T(5),Clk,'0','0','1');
StaticAmp1300Reg_T(5) <= ((StaticAmp1300Reg(4) AND StaticAmp1300Reg(0) AND 
	NOT StaticAmp1300Reg_or0002 AND StaticAmp1300Reg(1) AND N_PZ_1001 AND 
	StaticAmp1300Reg(2) AND StaticAmp1300Reg(3))
	OR (NOT StaticAmp1300Reg(4) AND NOT StaticAmp1300Reg(0) AND 
	NOT StaticAmp1300Reg_or0002 AND NOT StaticAmp1300Reg(1) AND NOT N_PZ_1001 AND 
	NOT StaticAmp1300Reg(2) AND NOT StaticAmp1300Reg(3)));

FTDCPE_StaticAmp1300Reg6: FTDCPE port map (StaticAmp1300Reg(6),StaticAmp1300Reg_T(6),Clk,'0','0','1');
StaticAmp1300Reg_T(6) <= ((StaticAmp1300Reg(4) AND StaticAmp1300Reg(0) AND 
	NOT StaticAmp1300Reg_or0002 AND StaticAmp1300Reg(1) AND N_PZ_1001 AND 
	StaticAmp1300Reg(2) AND StaticAmp1300Reg(3) AND StaticAmp1300Reg(5))
	OR (NOT StaticAmp1300Reg(4) AND NOT StaticAmp1300Reg(0) AND 
	NOT StaticAmp1300Reg_or0002 AND NOT StaticAmp1300Reg(1) AND NOT N_PZ_1001 AND 
	NOT StaticAmp1300Reg(2) AND NOT StaticAmp1300Reg(3) AND NOT StaticAmp1300Reg(5)));

FTDCPE_StaticAmp1300Reg7: FTDCPE port map (StaticAmp1300Reg(7),StaticAmp1300Reg_T(7),Clk,'0','0','1');
StaticAmp1300Reg_T(7) <= ((StaticAmp1300Reg(4) AND StaticAmp1300Reg(0) AND 
	NOT StaticAmp1300Reg_or0002 AND StaticAmp1300Reg(1) AND N_PZ_1001 AND 
	StaticAmp1300Reg(2) AND StaticAmp1300Reg(3) AND StaticAmp1300Reg(5) AND 
	StaticAmp1300Reg(6))
	OR (NOT StaticAmp1300Reg(4) AND NOT StaticAmp1300Reg(0) AND 
	NOT StaticAmp1300Reg_or0002 AND NOT StaticAmp1300Reg(1) AND NOT N_PZ_1001 AND 
	NOT StaticAmp1300Reg(2) AND NOT StaticAmp1300Reg(3) AND NOT StaticAmp1300Reg(5) AND 
	NOT StaticAmp1300Reg(6)));


StaticAmp1300Reg_or0002 <= ((NOT LD3)
	OR (NOT LD2)
	OR (NOT ButtonTimeOutCounter(6))
	OR (NOT ButtonTimeOutCounter(5))
	OR (NOT N_PZ_1003)
	OR (NOT ButtonTimeOutCounter(7))
	OR (BTN1_Buf AND NOT N_PZ_1001)
	OR (NOT BTN0_Buf AND NOT N_PZ_1001)
	OR (StaticAmp1300Reg(4) AND StaticAmp1300Reg(0) AND 
	StaticAmp1300Reg(1) AND N_PZ_1001 AND StaticAmp1300Reg(2) AND 
	StaticAmp1300Reg(3) AND StaticAmp1300Reg(5) AND StaticAmp1300Reg(6) AND 
	StaticAmp1300Reg(7))
	OR (NOT StaticAmp1300Reg(4) AND NOT StaticAmp1300Reg(0) AND 
	NOT StaticAmp1300Reg(1) AND NOT N_PZ_1001 AND NOT StaticAmp1300Reg(2) AND 
	NOT StaticAmp1300Reg(3) AND NOT StaticAmp1300Reg(5) AND NOT StaticAmp1300Reg(6) AND 
	NOT StaticAmp1300Reg(7)));

FTDCPE_StaticAmp2100Reg0: FTDCPE port map (StaticAmp2100Reg(0),StaticAmp2100Reg_T(0),Clk,'0','0','1');
StaticAmp2100Reg_T(0) <= ((N_PZ_1092)
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND ButtonTimeOutCounter(7) AND N_PZ_1001 AND 
	NOT N_PZ_1059)
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	StaticAmp2100Reg(0))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	StaticAmp2100Reg(1))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	StaticAmp2100Reg(2))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	StaticAmp2100Reg(3))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT N_PZ_819));

FTDCPE_StaticAmp2100Reg1: FTDCPE port map (StaticAmp2100Reg(1),StaticAmp2100Reg_T(1),Clk,'0','0','1');
StaticAmp2100Reg_T(1) <= ((StaticAmp2100Reg(0) AND N_PZ_1092)
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND ButtonTimeOutCounter(7) AND N_PZ_1001 AND 
	StaticAmp2100Reg(0) AND NOT N_PZ_1059)
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT StaticAmp2100Reg(0) AND StaticAmp2100Reg(1))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT StaticAmp2100Reg(0) AND StaticAmp2100Reg(2))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT StaticAmp2100Reg(0) AND StaticAmp2100Reg(3))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT StaticAmp2100Reg(0) AND NOT N_PZ_819));

FTDCPE_StaticAmp2100Reg2: FTDCPE port map (StaticAmp2100Reg(2),StaticAmp2100Reg_T(2),Clk,'0','0','1');
StaticAmp2100Reg_T(2) <= ((StaticAmp2100Reg(0) AND StaticAmp2100Reg(1) AND 
	N_PZ_1092)
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND ButtonTimeOutCounter(7) AND N_PZ_1001 AND 
	StaticAmp2100Reg(0) AND StaticAmp2100Reg(1) AND NOT N_PZ_1059)
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT StaticAmp2100Reg(0) AND NOT StaticAmp2100Reg(1) AND StaticAmp2100Reg(2))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT StaticAmp2100Reg(0) AND NOT StaticAmp2100Reg(1) AND StaticAmp2100Reg(3))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT StaticAmp2100Reg(0) AND NOT StaticAmp2100Reg(1) AND NOT N_PZ_819));

FTDCPE_StaticAmp2100Reg3: FTDCPE port map (StaticAmp2100Reg(3),StaticAmp2100Reg_T(3),Clk,'0','0','1');
StaticAmp2100Reg_T(3) <= ((StaticAmp2100Reg(0) AND StaticAmp2100Reg(1) AND 
	StaticAmp2100Reg(2) AND N_PZ_1092)
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND ButtonTimeOutCounter(7) AND N_PZ_1001 AND 
	StaticAmp2100Reg(0) AND StaticAmp2100Reg(1) AND StaticAmp2100Reg(2) AND 
	NOT StaticAmp2100Reg(3))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT StaticAmp2100Reg(0) AND NOT StaticAmp2100Reg(1) AND NOT StaticAmp2100Reg(2) AND 
	StaticAmp2100Reg(3))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT StaticAmp2100Reg(0) AND NOT StaticAmp2100Reg(1) AND NOT StaticAmp2100Reg(2) AND 
	NOT N_PZ_819));

FTDCPE_StaticAmp2100Reg4: FTDCPE port map (StaticAmp2100Reg(4),StaticAmp2100Reg_T(4),Clk,'0','0','1');
StaticAmp2100Reg_T(4) <= ((N_PZ_1059 AND N_PZ_1092)
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT StaticAmp2100Reg(0) AND NOT StaticAmp2100Reg(1) AND NOT StaticAmp2100Reg(2) AND 
	NOT StaticAmp2100Reg(3) AND NOT N_PZ_819));

FTDCPE_StaticAmp2100Reg5: FTDCPE port map (StaticAmp2100Reg(5),StaticAmp2100Reg_T(5),Clk,'0','0','1');
StaticAmp2100Reg_T(5) <= ((N_PZ_819 AND StaticAmp2100Reg(5))
	OR (StaticAmp2100Reg(4) AND StaticAmp2100Reg(5) AND 
	N_PZ_1059 AND N_PZ_1092)
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND ButtonTimeOutCounter(7) AND N_PZ_1001 AND 
	StaticAmp2100Reg(4) AND NOT N_PZ_819 AND NOT StaticAmp2100Reg(5) AND N_PZ_1059)
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT StaticAmp2100Reg(4) AND NOT StaticAmp2100Reg(0) AND NOT StaticAmp2100Reg(1) AND 
	NOT StaticAmp2100Reg(2) AND NOT StaticAmp2100Reg(3) AND NOT N_PZ_819));

FTDCPE_StaticAmp2100Reg6: FTDCPE port map (StaticAmp2100Reg(6),StaticAmp2100Reg_T(6),Clk,'0','0','1');
StaticAmp2100Reg_T(6) <= ((StaticAmp2100Reg(4) AND StaticAmp2100Reg(5) AND 
	N_PZ_1059 AND N_PZ_1092)
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT StaticAmp2100Reg(4) AND NOT StaticAmp2100Reg(0) AND NOT StaticAmp2100Reg(1) AND 
	NOT StaticAmp2100Reg(2) AND NOT StaticAmp2100Reg(3) AND NOT N_PZ_819 AND 
	NOT StaticAmp2100Reg(5)));

FTDCPE_StaticAmp2100Reg7: FTDCPE port map (StaticAmp2100Reg(7),StaticAmp2100Reg_T(7),Clk,'0','0','1');
StaticAmp2100Reg_T(7) <= ((LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND ButtonTimeOutCounter(7) AND N_PZ_1001 AND 
	StaticAmp2100Reg(4) AND StaticAmp2100Reg(5) AND N_PZ_1059 AND 
	StaticAmp2100Reg(6) AND NOT StaticAmp2100Reg(7))
	OR (LD3 AND NOT LD2 AND ButtonTimeOutCounter(6) AND NOT BTN1_Buf AND 
	ButtonTimeOutCounter(5) AND N_PZ_1003 AND BTN0_Buf AND ButtonTimeOutCounter(7) AND 
	NOT StaticAmp2100Reg(4) AND NOT StaticAmp2100Reg(0) AND NOT StaticAmp2100Reg(1) AND 
	NOT StaticAmp2100Reg(2) AND NOT StaticAmp2100Reg(3) AND NOT StaticAmp2100Reg(5) AND 
	NOT StaticAmp2100Reg(6) AND StaticAmp2100Reg(7)));

FDDCPE_Strobe12p5: FDDCPE port map (Strobe12p5,Strobe12p5_D,Clk,'0','0','1');
Strobe12p5_D <= (Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6 AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd2 AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/SigGen_State_FSM_FFd1 AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(3) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(1) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(2) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/DualModeDivider(4) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(0) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(1) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(2) AND 
	Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(4) AND NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(6) AND 
	NOT Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(5) AND Lab0_DynamicPRMG/Lab0_PRMG_uCore/CycleCounter(7));

FDDCPE_Strobe54K6: FDDCPE port map (Strobe54K6,Lab0_DynamicPRMG/Lab0_PRMG_uCore/Strobe_54K6,Clk,'0','0','1');

FDDCPE_SyncCounter0: FDDCPE port map (SyncCounter(0),SyncCounter_D(0),Clk,'0','0','1');
SyncCounter_D(0) <= NOT (((NOT SyncSignal_or0000 AND SyncCounter(0))
	OR (NOT Strobe12p5 AND SyncSignal_or0000 AND NOT SyncCounter(0))));

FTDCPE_SyncCounter1: FTDCPE port map (SyncCounter(1),SyncCounter_T(1),Clk,'0','0','1');
SyncCounter_T(1) <= ((Strobe12p5 AND NOT SyncCounter(1))
	OR (NOT SyncSignal_or0000 AND NOT SyncCounter(0)));

FTDCPE_SyncCounter2: FTDCPE port map (SyncCounter(2),SyncCounter_T(2),Clk,'0','0','1');
SyncCounter_T(2) <= ((Strobe12p5 AND NOT SyncCounter(2))
	OR (NOT SyncSignal_or0000 AND NOT SyncCounter(0) AND 
	NOT SyncCounter(1)));

FTDCPE_SyncCounter3: FTDCPE port map (SyncCounter(3),SyncCounter_T(3),Clk,'0','0','1');
SyncCounter_T(3) <= ((Strobe12p5 AND NOT SyncCounter(3))
	OR (NOT SyncSignal_or0000 AND NOT SyncCounter(0) AND 
	NOT SyncCounter(1) AND NOT SyncCounter(2)));

FTDCPE_SyncCounter4: FTDCPE port map (SyncCounter(4),SyncCounter_T(4),Clk,'0','0','1');
SyncCounter_T(4) <= ((Strobe12p5 AND NOT SyncCounter(4))
	OR (NOT SyncSignal_or0000 AND NOT SyncCounter(0) AND 
	NOT SyncCounter(1) AND NOT SyncCounter(2) AND NOT SyncCounter(3)));

FTDCPE_SyncCounter5: FTDCPE port map (SyncCounter(5),SyncCounter_T(5),Clk,'0','0','1');
SyncCounter_T(5) <= ((Strobe12p5 AND NOT SyncCounter(5))
	OR (NOT SyncSignal_or0000 AND NOT SyncCounter(0) AND 
	NOT SyncCounter(1) AND NOT SyncCounter(2) AND NOT SyncCounter(3) AND NOT SyncCounter(4)));


SyncSignal_or0000 <= ((Strobe12p5)
	OR (NOT SyncCounter(0) AND NOT SyncCounter(1) AND NOT SyncCounter(2) AND 
	NOT SyncCounter(3) AND NOT SyncCounter(4) AND NOT SyncCounter(5)));

FDDCPE_TXBit_m1T: FDDCPE port map (TXBit_m1T,TXBit_m1T_D,Clk,'0','0','1');
TXBit_m1T_D <= ((SPITransmissionStateCounter(3) AND 
	SPITransmissionStateCounter(2) AND SPITransmissionStateCounter(1) AND 
	SPITransmissionStateCounter(4) AND NOT SPITransmissionStateCounter(5) AND DACBuffer(0))
	OR (SPITransmissionStateCounter(3) AND 
	SPITransmissionStateCounter(2) AND NOT SPITransmissionStateCounter(1) AND 
	SPITransmissionStateCounter(4) AND NOT SPITransmissionStateCounter(5) AND DACBuffer(1))
	OR (SPITransmissionStateCounter(3) AND 
	NOT SPITransmissionStateCounter(2) AND SPITransmissionStateCounter(1) AND 
	SPITransmissionStateCounter(4) AND NOT SPITransmissionStateCounter(5) AND DACBuffer(2))
	OR (SPITransmissionStateCounter(3) AND 
	NOT SPITransmissionStateCounter(2) AND NOT SPITransmissionStateCounter(1) AND 
	SPITransmissionStateCounter(4) AND NOT SPITransmissionStateCounter(5) AND DACBuffer(3))
	OR (NOT SPITransmissionStateCounter(3) AND 
	SPITransmissionStateCounter(2) AND SPITransmissionStateCounter(1) AND 
	SPITransmissionStateCounter(4) AND NOT SPITransmissionStateCounter(5) AND DACBuffer(4))
	OR (NOT SPITransmissionStateCounter(3) AND 
	SPITransmissionStateCounter(2) AND NOT SPITransmissionStateCounter(1) AND 
	SPITransmissionStateCounter(4) AND NOT SPITransmissionStateCounter(5) AND DACBuffer(5))
	OR (NOT SPITransmissionStateCounter(3) AND 
	NOT SPITransmissionStateCounter(2) AND SPITransmissionStateCounter(1) AND 
	SPITransmissionStateCounter(4) AND NOT SPITransmissionStateCounter(5) AND DACBuffer(6))
	OR (NOT SPITransmissionStateCounter(3) AND 
	NOT SPITransmissionStateCounter(2) AND NOT SPITransmissionStateCounter(1) AND 
	SPITransmissionStateCounter(4) AND NOT SPITransmissionStateCounter(5) AND DACBuffer(7)));

FTDCPE_UserInterfaceAuxiliaryCounter0: FTDCPE port map (UserInterfaceAuxiliaryCounter(0),Strobe54K6,Clk,'0','0','1');

FTDCPE_UserInterfaceAuxiliaryCounter1: FTDCPE port map (UserInterfaceAuxiliaryCounter(1),UserInterfaceAuxiliaryCounter_T(1),Clk,'0','0','1');
UserInterfaceAuxiliaryCounter_T(1) <= (Strobe54K6 AND UserInterfaceAuxiliaryCounter(0));

FTDCPE_UserInterfaceAuxiliaryCounter2: FTDCPE port map (UserInterfaceAuxiliaryCounter(2),UserInterfaceAuxiliaryCounter_T(2),Clk,'0','0','1');
UserInterfaceAuxiliaryCounter_T(2) <= (Strobe54K6 AND UserInterfaceAuxiliaryCounter(0) AND 
	UserInterfaceAuxiliaryCounter(1));

FTDCPE_UserInterfaceAuxiliaryCounter3: FTDCPE port map (UserInterfaceAuxiliaryCounter(3),UserInterfaceAuxiliaryCounter_T(3),Clk,'0','0','1');
UserInterfaceAuxiliaryCounter_T(3) <= (Strobe54K6 AND UserInterfaceAuxiliaryCounter(0) AND 
	UserInterfaceAuxiliaryCounter(1) AND UserInterfaceAuxiliaryCounter(2));

FTDCPE_UserInterfaceAuxiliaryCounter4: FTDCPE port map (UserInterfaceAuxiliaryCounter(4),UserInterfaceAuxiliaryCounter_T(4),Clk,'0','0','1');
UserInterfaceAuxiliaryCounter_T(4) <= (Strobe54K6 AND UserInterfaceAuxiliaryCounter(0) AND 
	UserInterfaceAuxiliaryCounter(3) AND UserInterfaceAuxiliaryCounter(1) AND 
	UserInterfaceAuxiliaryCounter(2));

FDDCPE_UserInterfaceAuxiliaryCounterOverflow: FDDCPE port map (UserInterfaceAuxiliaryCounterOverflow,UserInterfaceAuxiliaryCounterOverflow_D,Clk,'0','0','1');
UserInterfaceAuxiliaryCounterOverflow_D <= ((UserInterfaceAuxiliaryCounterOverflow AND 
	NOT Strobe54K6)
	OR (Strobe54K6 AND UserInterfaceAuxiliaryCounter(0) AND 
	UserInterfaceAuxiliaryCounter(4) AND UserInterfaceAuxiliaryCounter(3) AND 
	UserInterfaceAuxiliaryCounter(1) AND UserInterfaceAuxiliaryCounter(2)));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C256-7-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCCIO-3.3                     
  2 DAC12_Clk_Copy                   74 KPR                           
  3 DAC12_Clk                        75 KPR                           
  4 DAC2_Data_R_Copy                 76 KPR                           
  5 DAC2_Data_R                      77 KPR                           
  6 DAC1_Data_R_Copy                 78 KPR                           
  7 DAC1_Data_R                      79 KPR                           
  8 VCCAUX                           80 KPR                           
  9 DAC12_nLE_R_Copy                 81 KPR                           
 10 DAC12_nLE_R                      82 KPR                           
 11 KPR                              83 KPR                           
 12 KPR                              84 VCC                           
 13 KPR                              85 KPR                           
 14 KPR                              86 KPR                           
 15 KPR                              87 KPR                           
 16 KPR                              88 OSC_Sync_Copy                 
 17 KPR                              89 GND                           
 18 KPR                              90 GND                           
 19 KPR                              91 KPR                           
 20 KPR                              92 OSC_Sync                      
 21 KPR                              93 VCCIO-3.3                     
 22 KPR                              94 BTN1                          
 23 KPR                              95 KPR                           
 24 KPR                              96 DAC78_Clk_Copy                
 25 KPR                              97 DAC78_Clk                     
 26 KPR                              98 DAC8_Data_R_Copy              
 27 VCCIO-3.3                        99 GND                           
 28 KPR                             100 DAC8_Data_R                   
 29 GND                             101 DAC7_Data_R_Copy              
 30 KPR                             102 DAC7_Data_R                   
 31 KPR                             103 DAC78_nLE_R_Copy              
 32 KPR                             104 DAC78_nLE_R                   
 33 KPR                             105 KPR                           
 34 KPR                             106 KPR                           
 35 KPR                             107 KPR                           
 36 GND                             108 GND                           
 37 VCC                             109 VCCIO-3.3                     
 38 Clk                             110 KPR                           
 39 SW0                             111 KPR                           
 40 KPR                             112 DAC56_Clk_Copy                
 41 KPR                             113 DAC56_Clk                     
 42 KPR                             114 DAC6_Data_R_Copy              
 43 KPR                             115 DAC6_Data_R                   
 44 KPR                             116 DAC5_Data_R_Copy              
 45 KPR                             117 DAC5_Data_R                   
 46 KPR                             118 DAC56_nLE_R_Copy              
 47 GND                             119 DAC56_nLE_R                   
 48 KPR                             120 KPR                           
 49 KPR                             121 KPR                           
 50 KPR                             122 TDO                           
 51 KPR                             123 GND                           
 52 KPR                             124 SW1                           
 53 CB                              125 KPR                           
 54 CF                              126 Digit0                        
 55 VCCIO-3.3                       127 VCCIO-3.3                     
 56 CA                              128 Digit1                        
 57 CE                              129 Digit2                        
 58 CD                              130 Digit3                        
 59 DP                              131 KPR                           
 60 CC                              132 KPR                           
 61 CG                              133 DAC34_Clk_Copy                
 62 GND                             134 DAC34_Clk                     
 63 TDI                             135 DAC4_Data_R_Copy              
 64 LD3                             136 DAC4_Data_R                   
 65 TMS                             137 KPR                           
 66 LD2                             138 DAC3_Data_R_Copy              
 67 TCK                             139 DAC3_Data_R                   
 68 LD1                             140 DAC34_nLE_R_Copy              
 69 LD0                             141 VCCIO-3.3                     
 70 KPR                             142 DAC34_nLE_R                   
 71 KPR                             143 BTN0                          
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c256-7-TQ144
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : PULLUP
Default Voltage Standard for All Outputs    : LVCMOS33
Input Limit                                 : 32
Pterm Limit                                 : 28
