\hypertarget{stm32h7xx__hal__i2s_8h}{}\doxysection{C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.11.0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32h7xx\+\_\+hal\+\_\+i2s.h File Reference}
\label{stm32h7xx__hal__i2s_8h}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_i2s.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_i2s.h}}


Header file of I2S HAL module.  


{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_i2_s___init_type_def}{I2\+S\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em I2S Init structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_____i2_s___handle_type_def}{\+\_\+\+\_\+\+I2\+S\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em I2S handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_s___error_ga33ddce8f08b6679386cb5f119a4ec61f}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+NONE}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_ga996f26e56aef3496b7c490b119f1bcc6}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+TIMEOUT}}~(0x00000001\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_gad8e43b3c6ff9233ea7c233f414bd2201}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+OVR}}~(0x00000002\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_ga1c4ae6b04b16718ed666cf46d14bf19e}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+UDR}}~(0x00000004\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_ga35de5c864ec5a042193f271af1960195}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+DMA}}~(0x00000008\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_ga91f7af0ab1de664d48a467e524c223a3}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+PRESCALER}}~(0x00000010\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_ga17188c30af3f60023b4f60bcf7b9099b}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+FRE}}~(0x00000020\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_gaa291de3cfb149366858a2a0ee2945b14}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+NO\+\_\+\+OGT}}~(0x00000040\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_ga94857ad2c4325b7e05ef986b0c35951e}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+NOT\+\_\+\+SUPPORTED}}~(0x00000080\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_ga319dc7c9a746bb69bc8f0a2747b3ee0c}{I2\+S\+\_\+\+MODE\+\_\+\+SLAVE\+\_\+\+TX}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_ga0016b5776f96b393adf00ebcfec46eb7}{I2\+S\+\_\+\+MODE\+\_\+\+SLAVE\+\_\+\+RX}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_ga2d70b3c9f774250186aa08c193f06c0d}{I2\+S\+\_\+\+MODE\+\_\+\+MASTER\+\_\+\+TX}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_ga368748b1b6170fd660bfee81c83d1e3f}{I2\+S\+\_\+\+MODE\+\_\+\+MASTER\+\_\+\+RX}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_ga67f4ccb4b0ba001cd2d9e2fa9f244da9}{I2\+S\+\_\+\+MODE\+\_\+\+SLAVE\+\_\+\+FULLDUPLEX}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80a9810d156ca4242a7c0665d150dec}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_gaa6d5ede0ac6456e5b7f7f340a2e46962}{I2\+S\+\_\+\+MODE\+\_\+\+MASTER\+\_\+\+FULLDUPLEX}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80a9810d156ca4242a7c0665d150dec}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___i2_s___standard_ga58725c7158549d3852a3acdfe7ac83cc}{I2\+S\+\_\+\+STANDARD\+\_\+\+PHILIPS}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___standard_ga1d7e47055dc23008211ed60d0bd59bc3}{I2\+S\+\_\+\+STANDARD\+\_\+\+MSB}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___i2_s___standard_gaa71f6368c1113d02da713994fe735f37}{I2\+S\+\_\+\+STANDARD\+\_\+\+LSB}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___i2_s___standard_ga2d9b2e3bec0a61f345aed2698720facc}{I2\+S\+\_\+\+STANDARD\+\_\+\+PCM\+\_\+\+SHORT}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___i2_s___standard_gae0755adecb5f500d2dfc87f91bd0c9a9}{I2\+S\+\_\+\+STANDARD\+\_\+\+PCM\+\_\+\+LONG}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}})
\item 
\#define \mbox{\hyperlink{group___i2_s___data___format_ga84607e206fe566512a525b9f0e361142}{I2\+S\+\_\+\+DATAFORMAT\+\_\+16B}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___data___format_ga7d247401de428096b986a1c88e494d71}{I2\+S\+\_\+\+DATAFORMAT\+\_\+16\+B\+\_\+\+EXTENDED}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}})
\item 
\#define \mbox{\hyperlink{group___i2_s___data___format_ga32b56d268efb591d0dfd437c68e21819}{I2\+S\+\_\+\+DATAFORMAT\+\_\+24B}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___i2_s___data___format_gac37d00c83e0bfc6dd21261cf94ff14c6}{I2\+S\+\_\+\+DATAFORMAT\+\_\+32B}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___i2_s___m_c_l_k___output_gad02b0b79e2a7b8786228bbd902db6266}{I2\+S\+\_\+\+MCLKOUTPUT\+\_\+\+ENABLE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc14a03f240b4f9ea4f8885f21df80f2}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+MCKOE}})
\item 
\#define \mbox{\hyperlink{group___i2_s___m_c_l_k___output_gad751d9da31ef7b7b63b5a4028331f36d}{I2\+S\+\_\+\+MCLKOUTPUT\+\_\+\+DISABLE}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_ga835e684fdb326d62c1cfc8d4b8fde944}{I2\+S\+\_\+\+AUDIOFREQ\+\_\+192K}}~(192000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_ga0b51976937c47ce42db565ec053ce80b}{I2\+S\+\_\+\+AUDIOFREQ\+\_\+96K}}~(96000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_ga7e33aad8b5089783d2d73771c8bd8c30}{I2\+S\+\_\+\+AUDIOFREQ\+\_\+48K}}~(48000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_ga62c764ebc2037c6a394909a899e1d3c3}{I2\+S\+\_\+\+AUDIOFREQ\+\_\+44K}}~(44100\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_ga64bb1c92ca88c0cbf102bba816f796a5}{I2\+S\+\_\+\+AUDIOFREQ\+\_\+32K}}~(32000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_gaec6b3447020cbf5234ac36c53474c9b5}{I2\+S\+\_\+\+AUDIOFREQ\+\_\+22K}}~(22050\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_gac4a77b9683937fbab4b270814a280fab}{I2\+S\+\_\+\+AUDIOFREQ\+\_\+16K}}~(16000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_gad4123d406d056ee5412f2fefc4959813}{I2\+S\+\_\+\+AUDIOFREQ\+\_\+11K}}~(11025UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_ga111b7c5be04f5d91fbb2ef2bafe755de}{I2\+S\+\_\+\+AUDIOFREQ\+\_\+8K}}~(8000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_gaed7cf575d5cae24315f18b38ea83310e}{I2\+S\+\_\+\+AUDIOFREQ\+\_\+\+DEFAULT}}~(2UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___clock___polarity_gad930e30055218df3f34d9ab96d31a3f4}{I2\+S\+\_\+\+CPOL\+\_\+\+LOW}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___clock___polarity_gab86bbe2d41b941d9949868ca3578e607}{I2\+S\+\_\+\+CPOL\+\_\+\+HIGH}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}})
\item 
\#define \mbox{\hyperlink{group___i2_s___m_s_b___l_s_b___transmission_gae3af8baf27ff5e483fa2585e38011734}{I2\+S\+\_\+\+FIRSTBIT\+\_\+\+MSB}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___m_s_b___l_s_b___transmission_gae57de00d860ba3e240bb9734f25329ff}{I2\+S\+\_\+\+FIRSTBIT\+\_\+\+LSB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff6b7fae6de0289fd47beb27c3120b9}{SPI\+\_\+\+CFG2\+\_\+\+LSBFRST}}
\item 
\#define \mbox{\hyperlink{group___i2_s___w_s_inversion_ga5f181ff59d5c6b7eb667f480843901ab}{I2\+S\+\_\+\+WS\+\_\+\+INVERSION\+\_\+\+DISABLE}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___w_s_inversion_ga40f0f5ca961fbba47d961f1ecce394a0}{I2\+S\+\_\+\+WS\+\_\+\+INVERSION\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0abe5455caf68d999ee49491f5d196a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+WSINV}}
\item 
\#define \mbox{\hyperlink{group___i2_s___data__24_bit___alignment_gab058c571d4f18c52a9f587fbe972e134}{I2\+S\+\_\+\+DATA\+\_\+24\+BIT\+\_\+\+ALIGNMENT\+\_\+\+RIGHT}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___data__24_bit___alignment_ga878ae6839eea280b3a97048830aa3db1}{I2\+S\+\_\+\+DATA\+\_\+24\+BIT\+\_\+\+ALIGNMENT\+\_\+\+LEFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22143cbd7b9985dd4a7cf11e7c018d07}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATFMT}}
\item 
\#define \mbox{\hyperlink{group___i2_s___master___keep___i_o___state_gab193992b24a9cd5ffc14aa9bee5a0b34}{I2\+S\+\_\+\+MASTER\+\_\+\+KEEP\+\_\+\+IO\+\_\+\+STATE\+\_\+\+DISABLE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___i2_s___master___keep___i_o___state_gaa490419a9a131c364e2f040134dc8d22}{I2\+S\+\_\+\+MASTER\+\_\+\+KEEP\+\_\+\+IO\+\_\+\+STATE\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d90225cbbced8ab5c382605500e6b8}{SPI\+\_\+\+CFG2\+\_\+\+AFCNTR}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_gab8c1738dec1de93ea5b5b9c7e9cd3f75}{I2\+S\+\_\+\+IT\+\_\+\+RXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b292843107573ae82aa13d88916646}{SPI\+\_\+\+IER\+\_\+\+RXPIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_gac5a0263c7057167d4269709dd763e4b0}{I2\+S\+\_\+\+IT\+\_\+\+TXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40ad06dce5bd7f4f2d1db25e8ecd33a4}{SPI\+\_\+\+IER\+\_\+\+TXPIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_ga0da474b054deee559e34c2a3a21954ac}{I2\+S\+\_\+\+IT\+\_\+\+DXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fde811db0bae41847c2c56d20e1983b}{SPI\+\_\+\+IER\+\_\+\+DXPIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_ga54aba7dc06f97fb4839de5f42bd5a47d}{I2\+S\+\_\+\+IT\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d0436c4b553cc357b52b9ecaaf542f}{SPI\+\_\+\+IER\+\_\+\+UDRIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_ga933fcdd67c4df6d41543e33ac1bc9c79}{I2\+S\+\_\+\+IT\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ba53086c19a3260e0555ace5d700c42}{SPI\+\_\+\+IER\+\_\+\+OVRIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_ga99074a0dd886996031aa05c883003f2e}{I2\+S\+\_\+\+IT\+\_\+\+FRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f63f1611444f70daf6b08fc18490ee}{SPI\+\_\+\+IER\+\_\+\+TIFREIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_ga7dc89e4d9188a5b7122f9f6948c28a00}{I2\+S\+\_\+\+IT\+\_\+\+ERR}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d0436c4b553cc357b52b9ecaaf542f}{SPI\+\_\+\+IER\+\_\+\+UDRIE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ba53086c19a3260e0555ace5d700c42}{SPI\+\_\+\+IER\+\_\+\+OVRIE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f63f1611444f70daf6b08fc18490ee}{SPI\+\_\+\+IER\+\_\+\+TIFREIE}})
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_ga1373e54f6f92378cced5de0686ff3cb9}{I2\+S\+\_\+\+FLAG\+\_\+\+RXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95289b0733d92829f9f0189574dc1d54}{SPI\+\_\+\+SR\+\_\+\+RXP}}       /$\ast$ I2S status flag \+: Rx-\/Packet available flag                 $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_ga56ef8f6d8fca0360c5d588ec8c4bdfcd}{I2\+S\+\_\+\+FLAG\+\_\+\+TXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7199bbdd797f0238aaaf9cc42e4f64}{SPI\+\_\+\+SR\+\_\+\+TXP}}       /$\ast$ I2S status flag \+: Tx-\/Packet space available flag           $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_ga090eac259a84682c85d2408afb02acbb}{I2\+S\+\_\+\+FLAG\+\_\+\+DXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73f785111c63d6e951018ebc0fffacf6}{SPI\+\_\+\+SR\+\_\+\+DXP}}       /$\ast$ I2S status flag \+: Dx-\/Packet space available flag           $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_gaec08a8ad716bef1b87a8c8d992ab89ec}{I2\+S\+\_\+\+FLAG\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}       /$\ast$ I2S Error flag  \+: Underrun flag                            $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_ga02033ad3c8128ecbc74dcce213beaf0f}{I2\+S\+\_\+\+FLAG\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}       /$\ast$ I2S Error flag  \+: Overrun flag                             $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_ga8024182f5fa967ff82f10a822855f539}{I2\+S\+\_\+\+FLAG\+\_\+\+FRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e3c940fb46d8b32456c59819e615be}{SPI\+\_\+\+SR\+\_\+\+TIFRE}}     /$\ast$ I2S Error flag  \+: TI mode frame format error flag          $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_gaef433580f12aaa44221f7624c4349852}{I2\+S\+\_\+\+FLAG\+\_\+\+MASK}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95289b0733d92829f9f0189574dc1d54}{SPI\+\_\+\+SR\+\_\+\+RXP}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7199bbdd797f0238aaaf9cc42e4f64}{SPI\+\_\+\+SR\+\_\+\+TXP}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73f785111c63d6e951018ebc0fffacf6}{SPI\+\_\+\+SR\+\_\+\+DXP}} $\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e3c940fb46d8b32456c59819e615be}{SPI\+\_\+\+SR\+\_\+\+TIFRE}})
\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_ga6c4a9d76f38d834137575776a5b7f60f}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0a2b69279eb021ef38d711edcdc5c95054}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset I2S handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_ga4b5ca1e0e5bf616c99d38b8f0c5bdded}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}))
\begin{DoxyCompactList}\small\item\em Enable the specified SPI peripheral (in I2S mode). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gac4f398db7f68fb8354bff61a9a6372b9}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}))
\begin{DoxyCompactList}\small\item\em Disable the specified SPI peripheral (in I2S mode). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gad6f90125be5ad17065e5378c7580708a}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$IER $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified I2S interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gaa78db4341e43a5fb30c815b22137a9e7}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$IER \&= ($\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Disable the specified I2S interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_ga722512f6ff5e3bc5c6ef34ae2ab93f4e}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$IER \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) ? \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792}{SET}} \+: \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Check if the specified I2S interrupt source is enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gab4dcaccc00ab76a11c23a49e973df009}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified I2S flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gabe5bab581b9d997faeb0132672376444}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+CLEAR\+\_\+\+OVRFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$IFCR , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe909f94add018dc698a1057b6e174da}{SPI\+\_\+\+IFCR\+\_\+\+OVRC}})
\begin{DoxyCompactList}\small\item\em Clear the I2S OVR pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gafc275594559c5c1e26c23f3246260937}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+CLEAR\+\_\+\+UDRFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$IFCR , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b510c8ba08f0e130469ab6a94c844a}{SPI\+\_\+\+IFCR\+\_\+\+UDRC}})
\begin{DoxyCompactList}\small\item\em Clear the I2S UDR pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gab2e86cc59a20254219e10cb2920e09f3}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+CLEAR\+\_\+\+TIFREFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$IFCR , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadec3e1c72d5f45f6b9a2681d8275ffb5}{SPI\+\_\+\+IFCR\+\_\+\+TIFREC}})
\begin{DoxyCompactList}\small\item\em Clear the I2S FRE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_ga3964ad318e0958654fae2ff925456826}{I2\+S\+\_\+\+CHECK\+\_\+\+FLAG}}(\+\_\+\+\_\+\+SR\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+SR\+\_\+\+\_\+) \& ((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& \mbox{\hyperlink{group___i2_s___flags___definition_gaef433580f12aaa44221f7624c4349852}{I2\+S\+\_\+\+FLAG\+\_\+\+MASK}})) == ((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& \mbox{\hyperlink{group___i2_s___flags___definition_gaef433580f12aaa44221f7624c4349852}{I2\+S\+\_\+\+FLAG\+\_\+\+MASK}})) ? \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792}{SET}} \+: \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gac9ad0f7cee726499955dd03588b8eddb}{I2\+S\+\_\+\+CHECK\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+IER\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+IER\+\_\+\+\_\+) \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) ? \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792}{SET}} \+: \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI Interrupt is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gac8d5e0a3d900566959bb21b70d89a844}{IS\+\_\+\+I2\+S\+\_\+\+MODE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if I2S Mode parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_ga823948e457c60be8d3b2d1b11a3213fc}{IS\+\_\+\+I2\+S\+\_\+\+MASTER}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gae779da02848ccbb8e935ea4740d67e3a}{IS\+\_\+\+I2\+S\+\_\+\+SLAVE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_ga15ed5f76f031aa03ffae20433ad570b3}{IS\+\_\+\+I2\+S\+\_\+\+FULLDUPLEX}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_ga5ce493481e32d4aebc35711ce3675088}{IS\+\_\+\+I2\+S\+\_\+\+STANDARD}}(\+\_\+\+\_\+\+STANDARD\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gaf6ce0f7bc5f635244100c607e1ee61a7}{IS\+\_\+\+I2\+S\+\_\+\+DATA\+\_\+\+FORMAT}}(\+\_\+\+\_\+\+FORMAT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_ga453fe2a0e8ea3f72c329c11da9f8eb08}{IS\+\_\+\+I2\+S\+\_\+\+MCLK\+\_\+\+OUTPUT}}(\+\_\+\+\_\+\+OUTPUT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gab03caaf3320712797cd49e301027b172}{IS\+\_\+\+I2\+S\+\_\+\+AUDIO\+\_\+\+FREQ}}(\+\_\+\+\_\+\+FREQ\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gae30b8feee20548dd36022155251de35d}{IS\+\_\+\+I2\+S\+\_\+\+CPOL}}(\+\_\+\+\_\+\+CPOL\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gae6db60fdd1b62f86893a3c4d40b76198}{IS\+\_\+\+I2\+S\+\_\+\+FIRST\+\_\+\+BIT}}(\+\_\+\+\_\+\+BIT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_ga8e4022d33f979f7e5710d3377a18525d}{IS\+\_\+\+I2\+S\+\_\+\+WS\+\_\+\+INVERSION}}(\+\_\+\+\_\+\+WSINV\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gac4cac63e81214a71d0f07f97b35213bd}{IS\+\_\+\+I2\+S\+\_\+\+DATA\+\_\+24\+BIT\+\_\+\+ALIGNMENT}}(\+\_\+\+\_\+\+ALIGNMENT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gab51109aa250f728b7367b7f578fa4a4e}{IS\+\_\+\+I2\+S\+\_\+\+MASTER\+\_\+\+KEEP\+\_\+\+IO\+\_\+\+STATE}}(\+\_\+\+\_\+\+AFCNTR\+\_\+\+\_\+)
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_____i2_s___handle_type_def}{\+\_\+\+\_\+\+I2\+S\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em I2S handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___i2_s___exported___types_ga2588a0c71baf7cd6d2c1b9b11120bef0}{HAL\+\_\+\+I2\+S\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0a2b69279eb021ef38d711edcdc5c95054}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+RESET}} = 0x00\+UL
, \mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0afb3efb92ef3bcfce6f4d34570b31a602}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+READY}} = 0x01\+UL
, \mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0a0d9faadcd5b6010c6071905345a282e7}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+BUSY}} = 0x02\+UL
, \mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0ab8386636ae24469508b8312e7bfbc4b3}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX}} = 0x03\+UL
, \newline
\mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0a641d635762b2ebb2e8e16917efc13162}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX}} = 0x04\+UL
, \mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0a4135585ed147654154c0b7be15f3807e}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX\+\_\+\+RX}} = 0x05\+UL
, \mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0a95d3eabfe7ff5d52af473e7fc96f9536}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+TIMEOUT}} = 0x06\+UL
, \mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0a011e8568b5b81c7074f2cbfa38b8a2d8}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+ERROR}} = 0x07\+UL
 \}
\begin{DoxyCompactList}\small\item\em HAL State structures definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group1_ga605f23b9dc1f0979f4b59702fb8d058d}{HAL\+\_\+\+I2\+S\+\_\+\+Init}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group1_ga9119fe0f644a9f011415afaf8661232a}{HAL\+\_\+\+I2\+S\+\_\+\+De\+Init}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
void \mbox{\hyperlink{group___i2_s___exported___functions___group1_ga5033142a7bf0de4513782bbee1823a97}{HAL\+\_\+\+I2\+S\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
void \mbox{\hyperlink{group___i2_s___exported___functions___group1_ga7ef92677a8ff770f754d4dfc2aceb39b}{HAL\+\_\+\+I2\+S\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group2_gad53c7444525547c934ee322ca1197dfb}{HAL\+\_\+\+I2\+S\+\_\+\+Transmit}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s, uint16\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group2_ga41a95495dff412204cd4c5b631c061ea}{HAL\+\_\+\+I2\+S\+\_\+\+Receive}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s, uint16\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group2_gacaac4e4831691548ade7b5f76d6b5bce}{HAL\+\_\+\+I2\+SEx\+\_\+\+Transmit\+Receive}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s, uint16\+\_\+t $\ast$p\+Tx\+Data, uint16\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group2_ga476c3a3540e53c0905e80bfb5d309db2}{HAL\+\_\+\+I2\+S\+\_\+\+Transmit\+\_\+\+IT}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s, uint16\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group2_ga0018752e02b7221625aca82b532b5864}{HAL\+\_\+\+I2\+S\+\_\+\+Receive\+\_\+\+IT}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s, uint16\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group2_gabd9cee0d3571ee3341eb5eac33cb9a63}{HAL\+\_\+\+I2\+SEx\+\_\+\+Transmit\+Receive\+\_\+\+IT}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s, uint16\+\_\+t $\ast$p\+Tx\+Data, uint16\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
void \mbox{\hyperlink{group___i2_s___exported___functions___group2_gad5fe9157152a3c5baac47b877d534f4e}{HAL\+\_\+\+I2\+S\+\_\+\+IRQHandler}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group2_ga97fa0c086e3980597e1e3962b2dfc322}{HAL\+\_\+\+I2\+S\+\_\+\+Transmit\+\_\+\+DMA}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s, uint16\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group2_gaadf898fd8ef5c8349c3a61c2e3e7720e}{HAL\+\_\+\+I2\+S\+\_\+\+Receive\+\_\+\+DMA}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s, uint16\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group2_gaed32024956333befe14df26134440ba0}{HAL\+\_\+\+I2\+SEx\+\_\+\+Transmit\+Receive\+\_\+\+DMA}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s, uint16\+\_\+t $\ast$p\+Tx\+Data, uint16\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group2_ga374ecf3a61ff460938af93e9b788f09b}{HAL\+\_\+\+I2\+S\+\_\+\+DMAPause}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group2_gaa86501283bd6988e4106af51cda75945}{HAL\+\_\+\+I2\+S\+\_\+\+DMAResume}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group2_gae8d79cd1625530f161cd6651ef5135a3}{HAL\+\_\+\+I2\+S\+\_\+\+DMAStop}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
void \mbox{\hyperlink{group___i2_s___exported___functions___group2_ga5bef3c73683b81e822368c9029e495bc}{HAL\+\_\+\+I2\+S\+\_\+\+Tx\+Half\+Cplt\+Callback}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
void \mbox{\hyperlink{group___i2_s___exported___functions___group2_ga1ef4021384eddbd41ca60454a2483bf3}{HAL\+\_\+\+I2\+S\+\_\+\+Tx\+Cplt\+Callback}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
void \mbox{\hyperlink{group___i2_s___exported___functions___group2_ga6c4cd3b18c42c6de0c3f4fe7068a5b12}{HAL\+\_\+\+I2\+S\+\_\+\+Rx\+Half\+Cplt\+Callback}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
void \mbox{\hyperlink{group___i2_s___exported___functions___group2_ga18c33b2d429b06674ec30e5b2b81862c}{HAL\+\_\+\+I2\+S\+\_\+\+Rx\+Cplt\+Callback}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
void \mbox{\hyperlink{group___i2_s___exported___functions___group2_ga766fb1380b906e0a4bfb223b9de8a59e}{HAL\+\_\+\+I2\+SEx\+\_\+\+Tx\+Rx\+Half\+Cplt\+Callback}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
void \mbox{\hyperlink{group___i2_s___exported___functions___group2_gae95dbfd0aaf2e67035725dc342ec9235}{HAL\+\_\+\+I2\+SEx\+\_\+\+Tx\+Rx\+Cplt\+Callback}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
void \mbox{\hyperlink{group___i2_s___exported___functions___group2_ga8ca0ebeda8edc26d4201fe8657be294e}{HAL\+\_\+\+I2\+S\+\_\+\+Error\+Callback}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
\mbox{\hyperlink{group___i2_s___exported___types_ga2588a0c71baf7cd6d2c1b9b11120bef0}{HAL\+\_\+\+I2\+S\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{group___i2_s___exported___functions___group3_ga575e5ecf94a8a288b8a07e034dcb18c8}{HAL\+\_\+\+I2\+S\+\_\+\+Get\+State}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___i2_s___exported___functions___group3_ga222caea98be140449fc5c4a0f21efbd0}{HAL\+\_\+\+I2\+S\+\_\+\+Get\+Error}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of I2S HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 

Definition in file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

