#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct  1 19:05:42 2020
# Process ID: 21728
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.runs/design_2_axi_gpio_0_1_synth_1
# Command line: vivado.exe -log design_2_axi_gpio_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_axi_gpio_0_1.tcl
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.runs/design_2_axi_gpio_0_1_synth_1/design_2_axi_gpio_0_1.vds
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.runs/design_2_axi_gpio_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_axi_gpio_0_1.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_2_axi_gpio_0_1, cache-ID = f033bc57e6973033.
INFO: [Common 17-206] Exiting Vivado at Thu Oct  1 19:05:47 2020...
