// Seed: 1402716592
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_4 = id_3;
  assign id_1 = id_4;
  initial begin
    id_2 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(*) begin
    id_3[1==1'b0 : 1] = !(id_1);
  end
  tri1 id_5 = 1 ==? 1;
  assign id_3 = id_4;
  assign id_1 = id_5;
  assign id_5 = (1);
  wire id_6;
  initial assume (id_6);
  module_0(
      id_2, id_1, id_1
  );
endmodule
