===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 12.1699 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8569 ( 25.1%)    3.8569 ( 31.7%)  FIR Parser
    6.3804 ( 41.4%)    4.2520 ( 34.9%)  'firrtl.circuit' Pipeline
    1.4887 (  9.7%)    0.7456 (  6.1%)    'firrtl.module' Pipeline
    1.4860 (  9.7%)    0.7441 (  6.1%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0952 (  0.6%)    0.0952 (  0.8%)    InferWidths
    0.4813 (  3.1%)    0.4813 (  4.0%)    LowerBundleVector
    2.7100 ( 17.6%)    1.3595 ( 11.2%)    'firrtl.module' Pipeline
    1.3090 (  8.5%)    0.6856 (  5.6%)      ExpandWhens
    1.3966 (  9.1%)    0.7251 (  6.0%)      SimpleCanonicalizer
    1.5413 ( 10.0%)    1.5413 ( 12.7%)    IMConstProp
    0.0335 (  0.2%)    0.0335 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.0465 (  0.3%)    0.0233 (  0.2%)    'firrtl.module' Pipeline
    0.0431 (  0.3%)    0.0217 (  0.2%)      CheckWidths
    0.9995 (  6.5%)    0.9995 (  8.2%)  LowerFIRRTLToHW
    0.2309 (  1.5%)    0.2309 (  1.9%)  HWMemSimImpl
    1.9033 ( 12.4%)    0.9521 (  7.8%)  'hw.module' Pipeline
    0.0747 (  0.5%)    0.0384 (  0.3%)    HWCleanup
    0.7752 (  5.0%)    0.3996 (  3.3%)    CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.0458 (  6.8%)    0.5340 (  4.4%)    SimpleCanonicalizer
    0.3487 (  2.3%)    0.3487 (  2.9%)  HWLegalizeNames
    0.2926 (  1.9%)    0.1469 (  1.2%)  'hw.module' Pipeline
    0.2890 (  1.9%)    0.1451 (  1.2%)    PrettifyVerilog
    1.3740 (  8.9%)    1.3740 ( 11.3%)  Output
    0.0048 (  0.0%)    0.0048 (  0.0%)  Rest
   15.3952 (100.0%)   12.1699 (100.0%)  Total

{
  totalTime: 12.207,
  maxMemory: 787177472
}
