The purpose is to use Block Memory to perform data interaction or data sharing between PS and PL. 

Write data to BRAM through the Master GP0 ??port of zynq PS, and then read the data through Mater GP1 on PS side, 
and print the result to serial terminal display. 

It involves the use of IPs such as AXI BRAM Controller and Block Memery Generator.

The  development environment version: Vivado 2015.4 Xilinx SDK 2015.4.