

================================================================
== Vitis HLS Report for 'precompute_conv12_halo'
================================================================
* Date:           Tue Oct 28 14:00:55 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+---------+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |       Interval       | Pipeline|
    |   min   |     max    |    min    |     max    |   min   |     max    |   Type  |
    +---------+------------+-----------+------------+---------+------------+---------+
    |  1214479|  3258727903|  12.145 ms|  32.587 sec|  1214479|  3258727903|       no|
    +---------+------------+-----------+------------+---------+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                            |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242  |precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3  |      493|      493|  4.930 us|  4.930 us|  493|  493|       no|
        |grp_conv2_single_from_c1_fu_259                                             |conv2_single_from_c1                                             |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+------------+----------+-----------+-----------+------------+----------+
        |                                     |   Latency (cycles)   | Iteration|  Initiation Interval  |    Trip    |          |
        |              Loop Name              |   min   |     max    |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------------------------------+---------+------------+----------+-----------+-----------+------------+----------+
        |- VITIS_LOOP_141_1_VITIS_LOOP_143_2  |  1214475|  3258727899|     48579|          -|          -|  25 ~ 67081|        no|
        | + VITIS_LOOP_73_1                   |    31808|       31808|       497|          -|          -|          64|        no|
        | + VITIS_LOOP_151_3                  |    16768|       16768|       524|          -|          -|          32|        no|
        +-------------------------------------+---------+------------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     823|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|    2424|    1287|    -|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     222|    -|
|Register         |        -|     -|     299|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     2|    2723|    2332|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+-----+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+-----+-----+
    |grp_conv2_single_from_c1_fu_259                                             |conv2_single_from_c1                                             |        0|   0|  2260|  742|    0|
    |grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242  |precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3  |        0|   1|   164|  545|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                                       |                                                                 |        0|   1|  2424| 1287|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+----------------+
    |              Instance             |            Module            |   Expression   |
    +-----------------------------------+------------------------------+----------------+
    |am_addmul_8ns_3ns_9ns_18_4_1_U177  |am_addmul_8ns_3ns_9ns_18_4_1  |  (i0 + i1) * i2|
    +-----------------------------------+------------------------------+----------------+

    * Memory: 
    +----------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |c1_vec_U  |precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +----------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                             |        1|  0|   0|    0|    64|   32|     1|         2048|
    +----------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln141_1_fu_278_p2     |         +|   0|  0|  16|           9|           3|
    |add_ln141_3_fu_532_p2     |         +|   0|  0|  17|          10|           4|
    |add_ln141_4_fu_420_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln141_fu_429_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln142_1_fu_363_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln142_2_fu_468_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln142_fu_325_p2       |         +|   0|  0|  16|           9|           3|
    |add_ln143_fu_831_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln144_1_fu_546_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln144_fu_335_p2       |         +|   0|  0|  16|           9|           3|
    |add_ln151_fu_820_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln152_1_fu_769_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln152_2_fu_798_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln152_3_fu_804_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln152_fu_763_p2       |         +|   0|  0|  17|          13|          13|
    |add_ln26_1_fu_571_p2      |         +|   0|  0|  18|          10|          10|
    |add_ln26_4_fu_382_p2      |         +|   0|  0|  18|          10|           3|
    |add_ln26_5_fu_565_p2      |         +|   0|  0|  18|          10|           3|
    |add_ln26_6_fu_487_p2      |         +|   0|  0|  18|          10|           3|
    |add_ln26_7_fu_493_p2      |         +|   0|  0|  18|          10|          10|
    |add_ln26_fu_388_p2        |         +|   0|  0|  18|          10|          10|
    |add_ln73_fu_612_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln82_fu_639_p2        |         +|   0|  0|  18|          11|          11|
    |sub_ln77_fu_319_p2        |         -|   0|  0|  14|           3|           7|
    |and_ln18_fu_724_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_684_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln141_fu_415_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln143_fu_435_p2      |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln151_fu_814_p2      |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln18_fu_690_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln25_1_fu_678_p2     |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln25_fu_672_p2       |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln26_1_fu_376_p2     |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln26_3_fu_559_p2     |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln26_fu_481_p2       |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln73_fu_606_p2       |      icmp|   0|  0|  15|           7|           8|
    |ymaggreater_fu_702_p2     |      icmp|   0|  0|  39|          32|           1|
    |or_ln26_1_fu_592_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln26_3_fu_506_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln26_fu_401_p2         |        or|   0|  0|   2|           1|           1|
    |c1_vec_d0                 |    select|   0|  0|  32|           1|           1|
    |gxc_fu_598_p3             |    select|   0|  0|  10|           1|          10|
    |gyc_fu_407_p3             |    select|   0|  0|  10|           1|          10|
    |res_fu_708_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln141_1_fu_448_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln141_2_fu_520_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln141_fu_440_p3    |    select|   0|  0|   9|           1|           1|
    |select_ln25_fu_716_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln26_5_fu_512_p3   |    select|   0|  0|  10|           1|          10|
    |select_ln26_7_fu_498_p3   |    select|   0|  0|   8|           1|           1|
    |select_ln26_8_fu_584_p3   |    select|   0|  0|   8|           1|           1|
    |select_ln26_fu_393_p3     |    select|   0|  0|   8|           1|           1|
    |xor_ln18_fu_696_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 823|         414|         365|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  65|         12|    1|         12|
    |c1_reg_219              |   9|          2|    7|         14|
    |c1_vec_address0         |  14|          3|    6|         18|
    |c1_vec_ce0              |  14|          3|    1|          3|
    |grp_fu_1021_ce          |  14|          3|    1|          3|
    |grp_fu_1021_p0          |  14|          3|   32|         96|
    |grp_fu_1021_p1          |  14|          3|   32|         96|
    |grp_fu_1025_ce          |  14|          3|    1|          3|
    |grp_fu_1025_p0          |  14|          3|   32|         96|
    |grp_fu_1025_p1          |  14|          3|   32|         96|
    |indvar_flatten6_fu_146  |   9|          2|   17|         34|
    |n2_reg_231              |   9|          2|    6|         12|
    |xi_fu_138               |   9|          2|    9|         18|
    |yi_fu_142               |   9|          2|    9|         18|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 222|         46|  186|        519|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln141_1_reg_884                                                                      |   9|   0|    9|          0|
    |add_ln141_3_reg_959                                                                      |  10|   0|   10|          0|
    |add_ln141_4_reg_934                                                                      |  17|   0|   17|          0|
    |add_ln151_reg_1011                                                                       |   6|   0|    6|          0|
    |add_ln73_reg_978                                                                         |   7|   0|    7|          0|
    |add_ln82_reg_993                                                                         |  11|   0|   11|          0|
    |ap_CS_fsm                                                                                |  11|   0|   11|          0|
    |bound4_reg_926                                                                           |  18|   0|   18|          0|
    |c1_reg_219                                                                               |   7|   0|    7|          0|
    |conv2_buf_addr_reg_1003                                                                  |  18|   0|   18|          0|
    |grp_conv2_single_from_c1_fu_259_ap_start_reg                                             |   1|   0|    1|          0|
    |grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg  |   1|   0|    1|          0|
    |gxc_reg_969                                                                              |  10|   0|   10|          0|
    |h0_cast2_reg_904                                                                         |   9|   0|   10|          1|
    |indvar_flatten6_fu_146                                                                   |  17|   0|   17|          0|
    |n2_reg_231                                                                               |   6|   0|    6|          0|
    |select_ln141_1_reg_944                                                                   |   9|   0|    9|          0|
    |select_ln141_reg_939                                                                     |   9|   0|    9|          0|
    |sext_ln142_reg_915                                                                       |  11|   0|   11|          0|
    |sext_ln144_reg_921                                                                       |  10|   0|   10|          0|
    |sub_ln77_reg_910                                                                         |   7|   0|    7|          0|
    |trunc_ln141_reg_954                                                                      |   7|   0|    7|          0|
    |trunc_ln153_reg_1016                                                                     |   5|   0|    5|          0|
    |v_reg_998                                                                                |  32|   0|   32|          0|
    |w0_cast4_reg_899                                                                         |   8|   0|   10|          2|
    |xi_fu_138                                                                                |   9|   0|    9|          0|
    |yi_fu_142                                                                                |   9|   0|    9|          0|
    |zext_ln141_3_reg_949                                                                     |   9|   0|   13|          4|
    |zext_ln143_reg_964                                                                       |   9|   0|   18|          9|
    |zext_ln73_reg_983                                                                        |   7|   0|   64|         57|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 299|   0|  372|         73|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_293_p_din0       |  out|   32|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_293_p_din1       |  out|   32|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_293_p_opcode     |  out|    2|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_293_p_dout0      |   in|   32|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_293_p_ce         |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_297_p_din0       |  out|   32|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_297_p_din1       |  out|   32|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_297_p_dout0      |   in|   32|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_297_p_ce         |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|patch_address0          |  out|   13|   ap_memory|                   patch|         array|
|patch_ce0               |  out|    1|   ap_memory|                   patch|         array|
|patch_q0                |   in|   32|   ap_memory|                   patch|         array|
|h0                      |   in|    9|     ap_none|                      h0|        scalar|
|w0                      |   in|    8|     ap_none|                      w0|        scalar|
|th_eff                  |   in|    8|     ap_none|                  th_eff|        scalar|
|tw_eff                  |   in|    8|     ap_none|                  tw_eff|        scalar|
|conv1_weights_address0  |  out|   13|   ap_memory|           conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|           conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|           conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|            conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|            conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|            conv1_biases|         array|
|conv2_weights_address0  |  out|   11|   ap_memory|           conv2_weights|         array|
|conv2_weights_ce0       |  out|    1|   ap_memory|           conv2_weights|         array|
|conv2_weights_q0        |   in|   32|   ap_memory|           conv2_weights|         array|
|conv2_biases_address0   |  out|    5|   ap_memory|            conv2_biases|         array|
|conv2_biases_ce0        |  out|    1|   ap_memory|            conv2_biases|         array|
|conv2_biases_q0         |   in|   32|   ap_memory|            conv2_biases|         array|
|conv2_buf_address0      |  out|   18|   ap_memory|               conv2_buf|         array|
|conv2_buf_ce0           |  out|    1|   ap_memory|               conv2_buf|         array|
|conv2_buf_we0           |  out|    1|   ap_memory|               conv2_buf|         array|
|conv2_buf_d0            |  out|   32|   ap_memory|               conv2_buf|         array|
+------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 5 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xi = alloca i32 1"   --->   Operation 12 'alloca' 'xi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%yi = alloca i32 1"   --->   Operation 13 'alloca' 'yi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tw_eff_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tw_eff"   --->   Operation 15 'read' 'tw_eff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%th_eff_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %th_eff"   --->   Operation 16 'read' 'th_eff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v_2_loc = alloca i64 1"   --->   Operation 17 'alloca' 'v_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%th_eff_cast = zext i8 %th_eff_read"   --->   Operation 18 'zext' 'th_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tw_eff_cast = zext i8 %tw_eff_read"   --->   Operation 19 'zext' 'tw_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%c1_vec = alloca i64 1" [src/srcnn.cpp:136]   --->   Operation 20 'alloca' 'c1_vec' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 21 [1/1] (0.76ns)   --->   "%add_ln141_1 = add i9 %tw_eff_cast, i9 4" [src/srcnn.cpp:141]   --->   Operation 21 'add' 'add_ln141_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.39ns) (grouped into DSP with root node bound4)   --->   "%add_ln141_2 = add i9 %th_eff_cast, i9 4" [src/srcnn.cpp:141]   --->   Operation 22 'add' 'add_ln141_2' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into DSP with root node bound4)   --->   "%cast2 = zext i9 %add_ln141_2" [src/srcnn.cpp:141]   --->   Operation 23 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cast3 = zext i9 %add_ln141_1" [src/srcnn.cpp:141]   --->   Operation 24 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [4/4] (0.99ns) (root node of the DSP)   --->   "%bound4 = mul i18 %cast2, i18 %cast3" [src/srcnn.cpp:141]   --->   Operation 25 'mul' 'bound4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln141 = store i17 0, i17 %indvar_flatten6" [src/srcnn.cpp:141]   --->   Operation 26 'store' 'store_ln141' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln141 = store i9 0, i9 %yi" [src/srcnn.cpp:141]   --->   Operation 27 'store' 'store_ln141' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln141 = store i9 0, i9 %xi" [src/srcnn.cpp:141]   --->   Operation 28 'store' 'store_ln141' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 29 [3/4] (0.99ns) (root node of the DSP)   --->   "%bound4 = mul i18 %cast2, i18 %cast3" [src/srcnn.cpp:141]   --->   Operation 29 'mul' 'bound4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 30 [2/4] (0.99ns) (root node of the DSP)   --->   "%bound4 = mul i18 %cast2, i18 %cast3" [src/srcnn.cpp:141]   --->   Operation 30 'mul' 'bound4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.77>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 31 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 32 'read' 'h0_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%w0_cast6 = zext i8 %w0_read"   --->   Operation 33 'zext' 'w0_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%w0_cast4 = zext i8 %w0_read"   --->   Operation 34 'zext' 'w0_cast4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%h0_cast2 = zext i9 %h0_read"   --->   Operation 35 'zext' 'h0_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty = trunc i9 %h0_read"   --->   Operation 36 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.77ns)   --->   "%sub_ln77 = sub i7 6, i7 %empty" [src/srcnn.cpp:77->src/srcnn.cpp:147]   --->   Operation 41 'sub' 'sub_ln77' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.77ns)   --->   "%add_ln142 = add i9 %h0_read, i9 510" [src/srcnn.cpp:142]   --->   Operation 42 'add' 'add_ln142' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i9 %add_ln142" [src/srcnn.cpp:142]   --->   Operation 43 'sext' 'sext_ln142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.76ns)   --->   "%add_ln144 = add i9 %w0_cast6, i9 510" [src/srcnn.cpp:144]   --->   Operation 44 'add' 'add_ln144' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i9 %add_ln144" [src/srcnn.cpp:144]   --->   Operation 45 'sext' 'sext_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound4 = mul i18 %cast2, i18 %cast3" [src/srcnn.cpp:141]   --->   Operation 46 'mul' 'bound4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.body6" [src/srcnn.cpp:141]   --->   Operation 47 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.54>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%yi_1 = load i9 %yi" [src/srcnn.cpp:141]   --->   Operation 48 'load' 'yi_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i17 %indvar_flatten6" [src/srcnn.cpp:141]   --->   Operation 49 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i17 %indvar_flatten6_load" [src/srcnn.cpp:141]   --->   Operation 50 'zext' 'zext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i9 %yi_1" [src/srcnn.cpp:141]   --->   Operation 51 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i9 %yi_1" [src/srcnn.cpp:142]   --->   Operation 52 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.77ns)   --->   "%add_ln142_1 = add i11 %sext_ln142, i11 %zext_ln141" [src/srcnn.cpp:142]   --->   Operation 53 'add' 'add_ln142_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln142_1, i32 10" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 54 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.79ns)   --->   "%icmp_ln26_1 = icmp_sgt  i11 %add_ln142_1, i11 254" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 55 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_4 = add i10 %zext_ln142, i10 1022" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 56 'add' 'add_ln26_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln26 = add i10 %add_ln26_4, i10 %h0_cast2" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 57 'add' 'add_ln26' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node gyc)   --->   "%select_ln26 = select i1 %tmp_5, i10 0, i10 254" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 58 'select' 'select_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node gyc)   --->   "%or_ln26 = or i1 %tmp_5, i1 %icmp_ln26_1" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 59 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.40ns) (out node of the LUT)   --->   "%gyc = select i1 %or_ln26, i10 %select_ln26, i10 %add_ln26" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 60 'select' 'gyc' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.87ns)   --->   "%icmp_ln141 = icmp_eq  i18 %zext_ln141_1, i18 %bound4" [src/srcnn.cpp:141]   --->   Operation 61 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.86ns)   --->   "%add_ln141_4 = add i17 %indvar_flatten6_load, i17 1" [src/srcnn.cpp:141]   --->   Operation 62 'add' 'add_ln141_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc23.loopexit, void %for.end25.loopexit" [src/srcnn.cpp:141]   --->   Operation 63 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%xi_load = load i9 %xi" [src/srcnn.cpp:143]   --->   Operation 64 'load' 'xi_load' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.77ns)   --->   "%add_ln141 = add i9 %yi_1, i9 1" [src/srcnn.cpp:141]   --->   Operation 65 'add' 'add_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_141_1_VITIS_LOOP_143_2_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 67081, i64 0"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.77ns)   --->   "%icmp_ln143 = icmp_eq  i9 %xi_load, i9 %add_ln141_1" [src/srcnn.cpp:143]   --->   Operation 68 'icmp' 'icmp_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.39ns)   --->   "%select_ln141 = select i1 %icmp_ln143, i9 0, i9 %xi_load" [src/srcnn.cpp:141]   --->   Operation 69 'select' 'select_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.39ns)   --->   "%select_ln141_1 = select i1 %icmp_ln143, i9 %add_ln141, i9 %yi_1" [src/srcnn.cpp:141]   --->   Operation 70 'select' 'select_ln141_1' <Predicate = (!icmp_ln141)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln141_3 = zext i9 %select_ln141_1" [src/srcnn.cpp:141]   --->   Operation 71 'zext' 'zext_ln141_3' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i9 %add_ln141" [src/srcnn.cpp:141]   --->   Operation 72 'zext' 'zext_ln141_2' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i9 %add_ln141" [src/srcnn.cpp:142]   --->   Operation 73 'zext' 'zext_ln142_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.77ns)   --->   "%add_ln142_2 = add i11 %sext_ln142, i11 %zext_ln141_2" [src/srcnn.cpp:142]   --->   Operation 74 'add' 'add_ln142_2' <Predicate = (!icmp_ln141)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln142_2, i32 10" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 75 'bitselect' 'tmp_6' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.79ns)   --->   "%icmp_ln26 = icmp_sgt  i11 %add_ln142_2, i11 254" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 76 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln141)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_6 = add i10 %zext_ln142_1, i10 1022" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 77 'add' 'add_ln26_6' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 78 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln26_7 = add i10 %add_ln26_6, i10 %h0_cast2" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 78 'add' 'add_ln26_7' <Predicate = (!icmp_ln141)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln141_2)   --->   "%select_ln26_7 = select i1 %tmp_6, i10 0, i10 254" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 79 'select' 'select_ln26_7' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln141_2)   --->   "%or_ln26_3 = or i1 %tmp_6, i1 %icmp_ln26" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 80 'or' 'or_ln26_3' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln141_2)   --->   "%select_ln26_5 = select i1 %or_ln26_3, i10 %select_ln26_7, i10 %add_ln26_7" [src/srcnn.cpp:26->src/srcnn.cpp:142]   --->   Operation 81 'select' 'select_ln26_5' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln141_2 = select i1 %icmp_ln143, i10 %select_ln26_5, i10 %gyc" [src/srcnn.cpp:141]   --->   Operation 82 'select' 'select_ln141_2' <Predicate = (!icmp_ln141)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i10 %select_ln141_2" [src/srcnn.cpp:141]   --->   Operation 83 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.78ns)   --->   "%add_ln141_3 = add i10 %select_ln141_2, i10 1020" [src/srcnn.cpp:141]   --->   Operation 84 'add' 'add_ln141_3' <Predicate = (!icmp_ln141)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i9 %select_ln141" [src/srcnn.cpp:143]   --->   Operation 85 'zext' 'zext_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i9 %select_ln141" [src/srcnn.cpp:143]   --->   Operation 86 'zext' 'zext_ln143_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/srcnn.cpp:143]   --->   Operation 87 'specloopname' 'specloopname_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.77ns)   --->   "%add_ln144_1 = add i10 %sext_ln144, i10 %zext_ln143_1" [src/srcnn.cpp:144]   --->   Operation 88 'add' 'add_ln144_1' <Predicate = (!icmp_ln141)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node gxc)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln144_1, i32 9" [src/srcnn.cpp:26->src/srcnn.cpp:144]   --->   Operation 89 'bitselect' 'tmp_7' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.78ns)   --->   "%icmp_ln26_3 = icmp_sgt  i10 %add_ln144_1, i10 254" [src/srcnn.cpp:26->src/srcnn.cpp:144]   --->   Operation 90 'icmp' 'icmp_ln26_3' <Predicate = (!icmp_ln141)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_5 = add i10 %zext_ln143_1, i10 1022" [src/srcnn.cpp:26->src/srcnn.cpp:144]   --->   Operation 91 'add' 'add_ln26_5' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln26_1 = add i10 %add_ln26_5, i10 %w0_cast4" [src/srcnn.cpp:26->src/srcnn.cpp:144]   --->   Operation 92 'add' 'add_ln26_1' <Predicate = (!icmp_ln141)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node gxc)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln144_1, i32 9" [src/srcnn.cpp:26->src/srcnn.cpp:144]   --->   Operation 93 'bitselect' 'tmp_8' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node gxc)   --->   "%select_ln26_8 = select i1 %tmp_8, i10 0, i10 254" [src/srcnn.cpp:26->src/srcnn.cpp:144]   --->   Operation 94 'select' 'select_ln26_8' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node gxc)   --->   "%or_ln26_1 = or i1 %tmp_7, i1 %icmp_ln26_3" [src/srcnn.cpp:26->src/srcnn.cpp:144]   --->   Operation 95 'or' 'or_ln26_1' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.40ns) (out node of the LUT)   --->   "%gxc = select i1 %or_ln26_1, i10 %select_ln26_8, i10 %add_ln26_1" [src/srcnn.cpp:26->src/srcnn.cpp:144]   --->   Operation 96 'select' 'gxc' <Predicate = (!icmp_ln141)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln73 = br void %for.body.i" [src/srcnn.cpp:73->src/srcnn.cpp:147]   --->   Operation 97 'br' 'br_ln73' <Predicate = (!icmp_ln141)> <Delay = 0.42>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln157 = ret" [src/srcnn.cpp:157]   --->   Operation 98 'ret' 'ret_ln157' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%c1 = phi i7 0, void %for.inc23.loopexit, i7 %add_ln73, void %for.body.i.split" [src/srcnn.cpp:73->src/srcnn.cpp:147]   --->   Operation 99 'phi' 'c1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.77ns)   --->   "%icmp_ln73 = icmp_eq  i7 %c1, i7 64" [src/srcnn.cpp:73->src/srcnn.cpp:147]   --->   Operation 100 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.77ns)   --->   "%add_ln73 = add i7 %c1, i7 1" [src/srcnn.cpp:73->src/srcnn.cpp:147]   --->   Operation 101 'add' 'add_ln73' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.body.i.split, void %for.inc.preheader" [src/srcnn.cpp:73->src/srcnn.cpp:147]   --->   Operation 102 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i7 %c1" [src/srcnn.cpp:73->src/srcnn.cpp:147]   --->   Operation 103 'zext' 'zext_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln73" [src/srcnn.cpp:74->src/srcnn.cpp:147]   --->   Operation 104 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 105 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/srcnn.cpp:74->src/srcnn.cpp:147]   --->   Operation 105 'load' 'conv1_biases_load' <Predicate = (!icmp_ln73)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 106 [1/1] (0.42ns)   --->   "%br_ln152 = br void %for.inc" [src/srcnn.cpp:152]   --->   Operation 106 'br' 'br_ln152' <Predicate = (icmp_ln73)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 6.23>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i7 %c1" [src/srcnn.cpp:82->src/srcnn.cpp:147]   --->   Operation 107 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %c1, i3 0" [src/srcnn.cpp:82->src/srcnn.cpp:147]   --->   Operation 108 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln82_5 = zext i10 %tmp" [src/srcnn.cpp:82->src/srcnn.cpp:147]   --->   Operation 109 'zext' 'zext_ln82_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.78ns)   --->   "%add_ln82 = add i11 %zext_ln82_5, i11 %zext_ln82" [src/srcnn.cpp:82->src/srcnn.cpp:147]   --->   Operation 110 'add' 'add_ln82' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/srcnn.cpp:74->src/srcnn.cpp:147]   --->   Operation 111 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%v = bitcast i32 %conv1_biases_load" [src/srcnn.cpp:74->src/srcnn.cpp:147]   --->   Operation 112 'bitcast' 'v' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [2/2] (4.99ns)   --->   "%call_ln74 = call void @precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, i32 %v, i10 %add_ln141_3, i7 %trunc_ln141, i11 %add_ln82, i7 %sub_ln77, i32 %conv1_weights, i10 %gxc, i10 %gxc, i8 %w0_read, i32 %patch, i32 %v_2_loc" [src/srcnn.cpp:74->src/srcnn.cpp:147]   --->   Operation 113 'call' 'call_ln74' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln74 = call void @precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, i32 %v, i10 %add_ln141_3, i7 %trunc_ln141, i11 %add_ln82, i7 %sub_ln77, i32 %conv1_weights, i10 %gxc, i10 %gxc, i8 %w0_read, i32 %patch, i32 %v_2_loc" [src/srcnn.cpp:74->src/srcnn.cpp:147]   --->   Operation 114 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.15>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln73 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:73->src/srcnn.cpp:147]   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/srcnn.cpp:73->src/srcnn.cpp:147]   --->   Operation 116 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%v_2_loc_load = load i32 %v_2_loc"   --->   Operation 117 'load' 'v_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%data = bitcast i32 %v_2_loc_load" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 118 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%y_fp_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 119 'partselect' 'y_fp_exp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%y_fp_sig = trunc i32 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:325->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 120 'trunc' 'y_fp_sig' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.76ns)   --->   "%icmp_ln25 = icmp_eq  i8 %y_fp_exp, i8 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 121 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.92ns)   --->   "%icmp_ln25_1 = icmp_eq  i23 %y_fp_sig, i23 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 122 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 123 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.76ns)   --->   "%icmp_ln18 = icmp_eq  i8 %y_fp_exp, i8 255" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:28->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 124 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node res_1)   --->   "%xor_ln18 = xor i1 %icmp_ln25_1, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 125 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (1.01ns)   --->   "%ymaggreater = icmp_sgt  i32 %data, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 126 'icmp' 'ymaggreater' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%res = select i1 %ymaggreater, i32 %v_2_loc_load, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 127 'select' 'res' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %and_ln25, i32 %v_2_loc_load, i32 %res" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 128 'select' 'select_ln25' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node res_1)   --->   "%and_ln18 = and i1 %icmp_ln18, i1 %xor_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 129 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_1 = select i1 %and_ln18, i32 0, i32 %select_ln25" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 130 'select' 'res_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%c1_vec_addr = getelementptr i32 %c1_vec, i64 0, i64 %zext_ln73" [src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 131 'getelementptr' 'c1_vec_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln85 = store i32 %res_1, i6 %c1_vec_addr" [src/srcnn.cpp:85->src/srcnn.cpp:147]   --->   Operation 132 'store' 'store_ln85' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.body.i" [src/srcnn.cpp:73->src/srcnn.cpp:147]   --->   Operation 133 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 2.81>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%n2 = phi i6 %add_ln151, void %for.inc.split, i6 0, void %for.inc.preheader" [src/srcnn.cpp:151]   --->   Operation 134 'phi' 'n2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %n2, i6 0" [src/srcnn.cpp:152]   --->   Operation 135 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i12 %tmp_1" [src/srcnn.cpp:152]   --->   Operation 136 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %n2, i2 0" [src/srcnn.cpp:152]   --->   Operation 137 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln152_1 = zext i8 %tmp_2" [src/srcnn.cpp:152]   --->   Operation 138 'zext' 'zext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln152 = add i13 %zext_ln152, i13 %zext_ln152_1" [src/srcnn.cpp:152]   --->   Operation 139 'add' 'add_ln152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 140 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln152_1 = add i13 %add_ln152, i13 %zext_ln141_3" [src/srcnn.cpp:152]   --->   Operation 140 'add' 'add_ln152_1' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i13 %add_ln152_1" [src/srcnn.cpp:152]   --->   Operation 141 'trunc' 'trunc_ln152' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i6, i12 %trunc_ln152, i6 0" [src/srcnn.cpp:152]   --->   Operation 142 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln152_1, i2 0" [src/srcnn.cpp:152]   --->   Operation 143 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln152_2 = zext i15 %p_shl4" [src/srcnn.cpp:152]   --->   Operation 144 'zext' 'zext_ln152_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln152_2 = add i18 %p_shl3, i18 %zext_ln152_2" [src/srcnn.cpp:152]   --->   Operation 145 'add' 'add_ln152_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 146 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln152_3 = add i18 %add_ln152_2, i18 %zext_ln143" [src/srcnn.cpp:152]   --->   Operation 146 'add' 'add_ln152_3' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln152_3 = zext i18 %add_ln152_3" [src/srcnn.cpp:152]   --->   Operation 147 'zext' 'zext_ln152_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%conv2_buf_addr = getelementptr i32 %conv2_buf, i64 0, i64 %zext_ln152_3" [src/srcnn.cpp:152]   --->   Operation 148 'getelementptr' 'conv2_buf_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.78ns)   --->   "%icmp_ln151 = icmp_eq  i6 %n2, i6 32" [src/srcnn.cpp:151]   --->   Operation 149 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.78ns)   --->   "%add_ln151 = add i6 %n2, i6 1" [src/srcnn.cpp:151]   --->   Operation 150 'add' 'add_ln151' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %for.inc.split, void %for.inc20" [src/srcnn.cpp:151]   --->   Operation 151 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i6 %n2" [src/srcnn.cpp:153]   --->   Operation 152 'trunc' 'trunc_ln153' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_10 : Operation 153 [2/2] (2.03ns)   --->   "%tmp1 = call i32 @conv2_single_from_c1, i5 %trunc_ln153, i32 %conv2_weights, i32 %conv2_biases, i32 %c1_vec" [src/srcnn.cpp:153]   --->   Operation 153 'call' 'tmp1' <Predicate = (!icmp_ln151)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 154 [1/1] (0.77ns)   --->   "%add_ln143 = add i9 %select_ln141, i9 1" [src/srcnn.cpp:143]   --->   Operation 154 'add' 'add_ln143' <Predicate = (icmp_ln151)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln143 = store i17 %add_ln141_4, i17 %indvar_flatten6" [src/srcnn.cpp:143]   --->   Operation 155 'store' 'store_ln143' <Predicate = (icmp_ln151)> <Delay = 0.42>
ST_10 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln143 = store i9 %select_ln141_1, i9 %yi" [src/srcnn.cpp:143]   --->   Operation 156 'store' 'store_ln143' <Predicate = (icmp_ln151)> <Delay = 0.42>
ST_10 : Operation 157 [1/1] (0.42ns)   --->   "%store_ln143 = store i9 %add_ln143, i9 %xi" [src/srcnn.cpp:143]   --->   Operation 157 'store' 'store_ln143' <Predicate = (icmp_ln151)> <Delay = 0.42>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.body6" [src/srcnn.cpp:143]   --->   Operation 158 'br' 'br_ln143' <Predicate = (icmp_ln151)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 3.15>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%speclooptripcount_ln151 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/srcnn.cpp:151]   --->   Operation 159 'speclooptripcount' 'speclooptripcount_ln151' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/srcnn.cpp:151]   --->   Operation 160 'specloopname' 'specloopname_ln151' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/2] (1.91ns)   --->   "%tmp1 = call i32 @conv2_single_from_c1, i5 %trunc_ln153, i32 %conv2_weights, i32 %conv2_biases, i32 %c1_vec" [src/srcnn.cpp:153]   --->   Operation 161 'call' 'tmp1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln152 = store i32 %tmp1, i18 %conv2_buf_addr" [src/srcnn.cpp:152]   --->   Operation 162 'store' 'store_ln152' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 147968> <RAM>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln151 = br void %for.inc" [src/srcnn.cpp:151]   --->   Operation 163 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ patch]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ h0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ th_eff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tw_eff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
xi                      (alloca           ) [ 011111111111]
yi                      (alloca           ) [ 011111111111]
indvar_flatten6         (alloca           ) [ 011111111111]
tw_eff_read             (read             ) [ 000000000000]
th_eff_read             (read             ) [ 000000000000]
v_2_loc                 (alloca           ) [ 001111111111]
th_eff_cast             (zext             ) [ 000000000000]
tw_eff_cast             (zext             ) [ 000000000000]
c1_vec                  (alloca           ) [ 001111111111]
add_ln141_1             (add              ) [ 001111111111]
add_ln141_2             (add              ) [ 000000000000]
cast2                   (zext             ) [ 001110000000]
cast3                   (zext             ) [ 001110000000]
store_ln141             (store            ) [ 000000000000]
store_ln141             (store            ) [ 000000000000]
store_ln141             (store            ) [ 000000000000]
w0_read                 (read             ) [ 000001111111]
h0_read                 (read             ) [ 000000000000]
w0_cast6                (zext             ) [ 000000000000]
w0_cast4                (zext             ) [ 000001111111]
h0_cast2                (zext             ) [ 000001111111]
empty                   (trunc            ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
sub_ln77                (sub              ) [ 000001111111]
add_ln142               (add              ) [ 000000000000]
sext_ln142              (sext             ) [ 000001111111]
add_ln144               (add              ) [ 000000000000]
sext_ln144              (sext             ) [ 000001111111]
bound4                  (mul              ) [ 000001111111]
br_ln141                (br               ) [ 000000000000]
yi_1                    (load             ) [ 000000000000]
indvar_flatten6_load    (load             ) [ 000000000000]
zext_ln141_1            (zext             ) [ 000000000000]
zext_ln141              (zext             ) [ 000000000000]
zext_ln142              (zext             ) [ 000000000000]
add_ln142_1             (add              ) [ 000000000000]
tmp_5                   (bitselect        ) [ 000000000000]
icmp_ln26_1             (icmp             ) [ 000000000000]
add_ln26_4              (add              ) [ 000000000000]
add_ln26                (add              ) [ 000000000000]
select_ln26             (select           ) [ 000000000000]
or_ln26                 (or               ) [ 000000000000]
gyc                     (select           ) [ 000000000000]
icmp_ln141              (icmp             ) [ 000001111111]
add_ln141_4             (add              ) [ 000000111111]
br_ln141                (br               ) [ 000000000000]
xi_load                 (load             ) [ 000000000000]
add_ln141               (add              ) [ 000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000]
icmp_ln143              (icmp             ) [ 000000000000]
select_ln141            (select           ) [ 000000111111]
select_ln141_1          (select           ) [ 000000111111]
zext_ln141_3            (zext             ) [ 000000111111]
zext_ln141_2            (zext             ) [ 000000000000]
zext_ln142_1            (zext             ) [ 000000000000]
add_ln142_2             (add              ) [ 000000000000]
tmp_6                   (bitselect        ) [ 000000000000]
icmp_ln26               (icmp             ) [ 000000000000]
add_ln26_6              (add              ) [ 000000000000]
add_ln26_7              (add              ) [ 000000000000]
select_ln26_7           (select           ) [ 000000000000]
or_ln26_3               (or               ) [ 000000000000]
select_ln26_5           (select           ) [ 000000000000]
select_ln141_2          (select           ) [ 000000000000]
trunc_ln141             (trunc            ) [ 000000111100]
add_ln141_3             (add              ) [ 000000111100]
zext_ln143              (zext             ) [ 000000111111]
zext_ln143_1            (zext             ) [ 000000000000]
specloopname_ln143      (specloopname     ) [ 000000000000]
add_ln144_1             (add              ) [ 000000000000]
tmp_7                   (bitselect        ) [ 000000000000]
icmp_ln26_3             (icmp             ) [ 000000000000]
add_ln26_5              (add              ) [ 000000000000]
add_ln26_1              (add              ) [ 000000000000]
tmp_8                   (bitselect        ) [ 000000000000]
select_ln26_8           (select           ) [ 000000000000]
or_ln26_1               (or               ) [ 000000000000]
gxc                     (select           ) [ 000000111100]
br_ln73                 (br               ) [ 000001111111]
ret_ln157               (ret              ) [ 000000000000]
c1                      (phi              ) [ 000000110000]
icmp_ln73               (icmp             ) [ 000001111111]
add_ln73                (add              ) [ 000001111111]
br_ln73                 (br               ) [ 000000000000]
zext_ln73               (zext             ) [ 000000011100]
conv1_biases_addr       (getelementptr    ) [ 000000010000]
br_ln152                (br               ) [ 000001111111]
zext_ln82               (zext             ) [ 000000000000]
tmp                     (bitconcatenate   ) [ 000000000000]
zext_ln82_5             (zext             ) [ 000000000000]
add_ln82                (add              ) [ 000000001000]
conv1_biases_load       (load             ) [ 000000000000]
v                       (bitcast          ) [ 000000001000]
call_ln74               (call             ) [ 000000000000]
speclooptripcount_ln73  (speclooptripcount) [ 000000000000]
specloopname_ln73       (specloopname     ) [ 000000000000]
v_2_loc_load            (load             ) [ 000000000000]
data                    (bitcast          ) [ 000000000000]
y_fp_exp                (partselect       ) [ 000000000000]
y_fp_sig                (trunc            ) [ 000000000000]
icmp_ln25               (icmp             ) [ 000000000000]
icmp_ln25_1             (icmp             ) [ 000000000000]
and_ln25                (and              ) [ 000000000000]
icmp_ln18               (icmp             ) [ 000000000000]
xor_ln18                (xor              ) [ 000000000000]
ymaggreater             (icmp             ) [ 000000000000]
res                     (select           ) [ 000000000000]
select_ln25             (select           ) [ 000000000000]
and_ln18                (and              ) [ 000000000000]
res_1                   (select           ) [ 000000000000]
c1_vec_addr             (getelementptr    ) [ 000000000000]
store_ln85              (store            ) [ 000000000000]
br_ln73                 (br               ) [ 000001111111]
n2                      (phi              ) [ 000000000010]
tmp_1                   (bitconcatenate   ) [ 000000000000]
zext_ln152              (zext             ) [ 000000000000]
tmp_2                   (bitconcatenate   ) [ 000000000000]
zext_ln152_1            (zext             ) [ 000000000000]
add_ln152               (add              ) [ 000000000000]
add_ln152_1             (add              ) [ 000000000000]
trunc_ln152             (trunc            ) [ 000000000000]
p_shl3                  (bitconcatenate   ) [ 000000000000]
p_shl4                  (bitconcatenate   ) [ 000000000000]
zext_ln152_2            (zext             ) [ 000000000000]
add_ln152_2             (add              ) [ 000000000000]
add_ln152_3             (add              ) [ 000000000000]
zext_ln152_3            (zext             ) [ 000000000000]
conv2_buf_addr          (getelementptr    ) [ 000000000001]
icmp_ln151              (icmp             ) [ 000001111111]
add_ln151               (add              ) [ 000001111111]
br_ln151                (br               ) [ 000000000000]
trunc_ln153             (trunc            ) [ 000000000001]
add_ln143               (add              ) [ 000000000000]
store_ln143             (store            ) [ 000000000000]
store_ln143             (store            ) [ 000000000000]
store_ln143             (store            ) [ 000000000000]
br_ln143                (br               ) [ 000000000000]
speclooptripcount_ln151 (speclooptripcount) [ 000000000000]
specloopname_ln151      (specloopname     ) [ 000000000000]
tmp1                    (call             ) [ 000000000000]
store_ln152             (store            ) [ 000000000000]
br_ln151                (br               ) [ 000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="patch">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="h0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="th_eff">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="th_eff"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tw_eff">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tw_eff"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_biases">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_weights">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_biases">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_buf">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_141_1_VITIS_LOOP_143_2_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_single_from_c1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="xi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xi/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="yi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="yi/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten6_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="v_2_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_2_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="c1_vec_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c1_vec/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tw_eff_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tw_eff_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="th_eff_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="th_eff_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="w0_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_read/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="h0_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="0"/>
<pin id="178" dir="0" index="1" bw="9" slack="0"/>
<pin id="179" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_read/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="conv1_biases_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="7" slack="0"/>
<pin id="186" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="c1_vec_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="7" slack="3"/>
<pin id="199" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c1_vec_addr/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln85_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="conv2_buf_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="18" slack="0"/>
<pin id="211" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_buf_addr/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln152_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="18" slack="1"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/11 "/>
</bind>
</comp>

<comp id="219" class="1005" name="c1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="1"/>
<pin id="221" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c1 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="c1_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="7" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1/6 "/>
</bind>
</comp>

<comp id="231" class="1005" name="n2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="n2 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="n2_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n2/10 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="10" slack="2"/>
<pin id="246" dir="0" index="3" bw="7" slack="2"/>
<pin id="247" dir="0" index="4" bw="11" slack="0"/>
<pin id="248" dir="0" index="5" bw="7" slack="3"/>
<pin id="249" dir="0" index="6" bw="32" slack="0"/>
<pin id="250" dir="0" index="7" bw="10" slack="2"/>
<pin id="251" dir="0" index="8" bw="10" slack="2"/>
<pin id="252" dir="0" index="9" bw="8" slack="3"/>
<pin id="253" dir="0" index="10" bw="32" slack="0"/>
<pin id="254" dir="0" index="11" bw="32" slack="6"/>
<pin id="255" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_conv2_single_from_c1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="0" index="3" bw="32" slack="0"/>
<pin id="264" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="265" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp1/10 "/>
</bind>
</comp>

<comp id="270" class="1004" name="th_eff_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="th_eff_cast/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tw_eff_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tw_eff_cast/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln141_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="cast3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln141_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="17" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln141_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="9" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln141_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="9" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="w0_cast6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w0_cast6/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="w0_cast4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w0_cast4/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="h0_cast2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="0"/>
<pin id="313" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h0_cast2/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="empty_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="0"/>
<pin id="317" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sub_ln77_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="7" slack="0"/>
<pin id="322" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln77/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln142_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="0"/>
<pin id="327" dir="0" index="1" bw="2" slack="0"/>
<pin id="328" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln142_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln144_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="0"/>
<pin id="338" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sext_ln144_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="0"/>
<pin id="343" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="yi_1_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="4"/>
<pin id="347" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yi_1/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="indvar_flatten6_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="17" slack="4"/>
<pin id="350" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln141_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="17" slack="0"/>
<pin id="353" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_1/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln141_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln142_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln142_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="1"/>
<pin id="365" dir="0" index="1" bw="9" slack="0"/>
<pin id="366" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142_1/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="11" slack="0"/>
<pin id="371" dir="0" index="2" bw="5" slack="0"/>
<pin id="372" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln26_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="0"/>
<pin id="378" dir="0" index="1" bw="11" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_1/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln26_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="0" index="1" bw="2" slack="0"/>
<pin id="385" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln26_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="9" slack="1"/>
<pin id="391" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln26_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="10" slack="0"/>
<pin id="396" dir="0" index="2" bw="10" slack="0"/>
<pin id="397" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="or_ln26_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="gyc_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="10" slack="0"/>
<pin id="410" dir="0" index="2" bw="10" slack="0"/>
<pin id="411" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gyc/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln141_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="18" slack="0"/>
<pin id="417" dir="0" index="1" bw="18" slack="1"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln141_4_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="17" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_4/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="xi_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="4"/>
<pin id="428" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xi_load/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln141_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln143_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="0" index="1" bw="9" slack="4"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln141_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="9" slack="0"/>
<pin id="443" dir="0" index="2" bw="9" slack="0"/>
<pin id="444" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln141/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln141_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="9" slack="0"/>
<pin id="451" dir="0" index="2" bw="9" slack="0"/>
<pin id="452" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln141_1/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln141_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_3/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln141_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_2/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln142_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_1/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln142_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="1"/>
<pin id="470" dir="0" index="1" bw="9" slack="0"/>
<pin id="471" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142_2/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_6_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="11" slack="0"/>
<pin id="476" dir="0" index="2" bw="5" slack="0"/>
<pin id="477" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln26_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="0" index="1" bw="11" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln26_6_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="9" slack="0"/>
<pin id="489" dir="0" index="1" bw="2" slack="0"/>
<pin id="490" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln26_7_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="0"/>
<pin id="495" dir="0" index="1" bw="9" slack="1"/>
<pin id="496" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="select_ln26_7_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="10" slack="0"/>
<pin id="501" dir="0" index="2" bw="10" slack="0"/>
<pin id="502" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_7/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_ln26_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_3/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln26_5_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="10" slack="0"/>
<pin id="515" dir="0" index="2" bw="10" slack="0"/>
<pin id="516" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_5/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln141_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="10" slack="0"/>
<pin id="523" dir="0" index="2" bw="10" slack="0"/>
<pin id="524" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln141_2/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="trunc_ln141_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln141_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="0" index="1" bw="3" slack="0"/>
<pin id="535" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_3/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln143_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="9" slack="0"/>
<pin id="540" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln143_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="0"/>
<pin id="544" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_1/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln144_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="9" slack="1"/>
<pin id="548" dir="0" index="1" bw="9" slack="0"/>
<pin id="549" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_1/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_7_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="10" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln26_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="0"/>
<pin id="561" dir="0" index="1" bw="10" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_3/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln26_5_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="0"/>
<pin id="567" dir="0" index="1" bw="2" slack="0"/>
<pin id="568" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln26_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="1"/>
<pin id="574" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_8_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="10" slack="0"/>
<pin id="579" dir="0" index="2" bw="5" slack="0"/>
<pin id="580" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln26_8_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="10" slack="0"/>
<pin id="587" dir="0" index="2" bw="10" slack="0"/>
<pin id="588" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_8/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="or_ln26_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="gxc_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="10" slack="0"/>
<pin id="601" dir="0" index="2" bw="10" slack="0"/>
<pin id="602" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gxc/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln73_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="0"/>
<pin id="608" dir="0" index="1" bw="7" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln73_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="7" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln73_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="0"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln82_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="1"/>
<pin id="625" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="0" index="1" bw="7" slack="1"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln82_5_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="0"/>
<pin id="637" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_5/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln82_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="0" index="1" bw="7" slack="0"/>
<pin id="642" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="v_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="v_2_loc_load_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="8"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_2_loc_load/9 "/>
</bind>
</comp>

<comp id="654" class="1004" name="data_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="y_fp_exp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="6" slack="0"/>
<pin id="662" dir="0" index="3" bw="6" slack="0"/>
<pin id="663" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_fp_exp/9 "/>
</bind>
</comp>

<comp id="668" class="1004" name="y_fp_sig_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="y_fp_sig/9 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln25_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/9 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln25_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="23" slack="0"/>
<pin id="680" dir="0" index="1" bw="23" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="and_ln25_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/9 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln18_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/9 "/>
</bind>
</comp>

<comp id="696" class="1004" name="xor_ln18_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="ymaggreater_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ymaggreater/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="res_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="0" index="2" bw="32" slack="0"/>
<pin id="712" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="select_ln25_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="0" index="2" bw="32" slack="0"/>
<pin id="720" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="and_ln18_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/9 "/>
</bind>
</comp>

<comp id="730" class="1004" name="res_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="0" index="2" bw="32" slack="0"/>
<pin id="734" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_1/9 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="12" slack="0"/>
<pin id="741" dir="0" index="1" bw="6" slack="0"/>
<pin id="742" dir="0" index="2" bw="1" slack="0"/>
<pin id="743" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln152_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="12" slack="0"/>
<pin id="749" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/10 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="0" index="1" bw="6" slack="0"/>
<pin id="754" dir="0" index="2" bw="1" slack="0"/>
<pin id="755" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln152_1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152_1/10 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln152_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="12" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="0"/>
<pin id="766" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152/10 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln152_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="13" slack="0"/>
<pin id="771" dir="0" index="1" bw="9" slack="2"/>
<pin id="772" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152_1/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln152_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="13" slack="0"/>
<pin id="776" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln152/10 "/>
</bind>
</comp>

<comp id="778" class="1004" name="p_shl3_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="18" slack="0"/>
<pin id="780" dir="0" index="1" bw="12" slack="0"/>
<pin id="781" dir="0" index="2" bw="1" slack="0"/>
<pin id="782" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/10 "/>
</bind>
</comp>

<comp id="786" class="1004" name="p_shl4_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="15" slack="0"/>
<pin id="788" dir="0" index="1" bw="13" slack="0"/>
<pin id="789" dir="0" index="2" bw="1" slack="0"/>
<pin id="790" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln152_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="15" slack="0"/>
<pin id="796" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152_2/10 "/>
</bind>
</comp>

<comp id="798" class="1004" name="add_ln152_2_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="18" slack="0"/>
<pin id="800" dir="0" index="1" bw="15" slack="0"/>
<pin id="801" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152_2/10 "/>
</bind>
</comp>

<comp id="804" class="1004" name="add_ln152_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="18" slack="0"/>
<pin id="806" dir="0" index="1" bw="9" slack="2"/>
<pin id="807" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152_3/10 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zext_ln152_3_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="18" slack="0"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152_3/10 "/>
</bind>
</comp>

<comp id="814" class="1004" name="icmp_ln151_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="0"/>
<pin id="816" dir="0" index="1" bw="6" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/10 "/>
</bind>
</comp>

<comp id="820" class="1004" name="add_ln151_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="6" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/10 "/>
</bind>
</comp>

<comp id="826" class="1004" name="trunc_ln153_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="6" slack="0"/>
<pin id="828" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln153/10 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln143_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="9" slack="2"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/10 "/>
</bind>
</comp>

<comp id="836" class="1004" name="store_ln143_store_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="17" slack="2"/>
<pin id="838" dir="0" index="1" bw="17" slack="6"/>
<pin id="839" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/10 "/>
</bind>
</comp>

<comp id="840" class="1004" name="store_ln143_store_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="9" slack="2"/>
<pin id="842" dir="0" index="1" bw="9" slack="6"/>
<pin id="843" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="store_ln143_store_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="9" slack="0"/>
<pin id="846" dir="0" index="1" bw="9" slack="6"/>
<pin id="847" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/10 "/>
</bind>
</comp>

<comp id="849" class="1007" name="grp_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="3" slack="0"/>
<pin id="852" dir="0" index="2" bw="9" slack="0"/>
<pin id="853" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln141_2/1 cast2/1 bound4/1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="xi_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="9" slack="0"/>
<pin id="859" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="864" class="1005" name="yi_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="9" slack="0"/>
<pin id="866" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="yi "/>
</bind>
</comp>

<comp id="871" class="1005" name="indvar_flatten6_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="17" slack="0"/>
<pin id="873" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="878" class="1005" name="v_2_loc_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="6"/>
<pin id="880" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="v_2_loc "/>
</bind>
</comp>

<comp id="884" class="1005" name="add_ln141_1_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="9" slack="4"/>
<pin id="886" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="add_ln141_1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="cast3_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="18" slack="1"/>
<pin id="891" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="cast3 "/>
</bind>
</comp>

<comp id="894" class="1005" name="w0_read_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="3"/>
<pin id="896" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="w0_read "/>
</bind>
</comp>

<comp id="899" class="1005" name="w0_cast4_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="10" slack="1"/>
<pin id="901" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w0_cast4 "/>
</bind>
</comp>

<comp id="904" class="1005" name="h0_cast2_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="10" slack="1"/>
<pin id="906" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="h0_cast2 "/>
</bind>
</comp>

<comp id="910" class="1005" name="sub_ln77_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="7" slack="3"/>
<pin id="912" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln77 "/>
</bind>
</comp>

<comp id="915" class="1005" name="sext_ln142_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="11" slack="1"/>
<pin id="917" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln142 "/>
</bind>
</comp>

<comp id="921" class="1005" name="sext_ln144_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="1"/>
<pin id="923" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln144 "/>
</bind>
</comp>

<comp id="926" class="1005" name="bound4_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="18" slack="1"/>
<pin id="928" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="934" class="1005" name="add_ln141_4_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="17" slack="2"/>
<pin id="936" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="add_ln141_4 "/>
</bind>
</comp>

<comp id="939" class="1005" name="select_ln141_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="9" slack="2"/>
<pin id="941" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln141 "/>
</bind>
</comp>

<comp id="944" class="1005" name="select_ln141_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="9" slack="2"/>
<pin id="946" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln141_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="zext_ln141_3_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="13" slack="2"/>
<pin id="951" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln141_3 "/>
</bind>
</comp>

<comp id="954" class="1005" name="trunc_ln141_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="7" slack="2"/>
<pin id="956" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln141 "/>
</bind>
</comp>

<comp id="959" class="1005" name="add_ln141_3_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="10" slack="2"/>
<pin id="961" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln141_3 "/>
</bind>
</comp>

<comp id="964" class="1005" name="zext_ln143_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="18" slack="2"/>
<pin id="966" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln143 "/>
</bind>
</comp>

<comp id="969" class="1005" name="gxc_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="10" slack="2"/>
<pin id="971" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="gxc "/>
</bind>
</comp>

<comp id="978" class="1005" name="add_ln73_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="7" slack="0"/>
<pin id="980" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln73 "/>
</bind>
</comp>

<comp id="983" class="1005" name="zext_ln73_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="64" slack="3"/>
<pin id="985" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln73 "/>
</bind>
</comp>

<comp id="988" class="1005" name="conv1_biases_addr_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="6" slack="1"/>
<pin id="990" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="993" class="1005" name="add_ln82_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="11" slack="1"/>
<pin id="995" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="998" class="1005" name="v_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="1003" class="1005" name="conv2_buf_addr_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="18" slack="1"/>
<pin id="1005" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="conv2_buf_addr "/>
</bind>
</comp>

<comp id="1011" class="1005" name="add_ln151_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="6" slack="0"/>
<pin id="1013" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln151 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="trunc_ln153_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="5" slack="1"/>
<pin id="1018" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln153 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="grp_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1023" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1024" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v_1/9 acc_2/6 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="grp_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1027" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1028" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="p/6 p/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="74" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="74" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="222"><net_src comp="84" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="116" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="256"><net_src comp="94" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="242" pin=6"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="242" pin=10"/></net>

<net id="266"><net_src comp="259" pin="5"/><net_sink comp="214" pin=1"/></net>

<net id="267"><net_src comp="132" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="273"><net_src comp="164" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="158" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="170" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="170" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="176" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="176" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="315" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="176" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="303" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="345" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="345" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="355" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="50" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="363" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="52" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="359" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="368" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="56" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="58" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="368" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="376" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="393" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="388" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="351" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="348" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="60" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="433"><net_src comp="345" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="62" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="426" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="435" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="30" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="426" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="435" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="429" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="345" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="429" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="429" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="460" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="50" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="468" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="52" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="464" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="54" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="473" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="56" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="58" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="473" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="481" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="498" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="493" pin="2"/><net_sink comp="512" pin=2"/></net>

<net id="525"><net_src comp="435" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="512" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="407" pin="3"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="520" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="520" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="76" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="440" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="440" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="80" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="82" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="546" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="58" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="542" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="54" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="80" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="546" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="82" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="589"><net_src comp="576" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="56" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="58" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="551" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="559" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="584" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="571" pin="2"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="223" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="86" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="223" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="88" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="223" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="626"><net_src comp="219" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="90" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="219" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="92" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="638"><net_src comp="627" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="623" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="645"><net_src comp="639" pin="2"/><net_sink comp="242" pin=4"/></net>

<net id="649"><net_src comp="189" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="664"><net_src comp="100" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="102" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="104" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="671"><net_src comp="654" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="658" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="106" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="668" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="108" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="672" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="678" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="658" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="110" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="678" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="112" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="654" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="38" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="713"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="651" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="114" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="721"><net_src comp="684" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="651" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="708" pin="3"/><net_sink comp="716" pin=2"/></net>

<net id="728"><net_src comp="690" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="696" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="735"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="114" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="716" pin="3"/><net_sink comp="730" pin=2"/></net>

<net id="738"><net_src comp="730" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="744"><net_src comp="118" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="235" pin="4"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="116" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="750"><net_src comp="739" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="756"><net_src comp="120" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="235" pin="4"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="122" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="762"><net_src comp="751" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="747" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="759" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="769" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="124" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="774" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="116" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="791"><net_src comp="126" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="769" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="122" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="797"><net_src comp="786" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="778" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="794" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="804" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="818"><net_src comp="235" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="128" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="235" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="130" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="235" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="835"><net_src comp="62" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="848"><net_src comp="831" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="854"><net_src comp="270" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="26" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="284" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="860"><net_src comp="138" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="867"><net_src comp="142" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="874"><net_src comp="146" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="881"><net_src comp="150" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="242" pin=11"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="887"><net_src comp="278" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="892"><net_src comp="284" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="897"><net_src comp="170" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="242" pin=9"/></net>

<net id="902"><net_src comp="307" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="907"><net_src comp="311" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="913"><net_src comp="319" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="242" pin=5"/></net>

<net id="918"><net_src comp="331" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="924"><net_src comp="341" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="929"><net_src comp="849" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="937"><net_src comp="420" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="942"><net_src comp="440" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="947"><net_src comp="448" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="952"><net_src comp="456" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="957"><net_src comp="528" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="962"><net_src comp="532" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="967"><net_src comp="538" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="972"><net_src comp="598" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="242" pin=7"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="242" pin=8"/></net>

<net id="981"><net_src comp="612" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="986"><net_src comp="618" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="991"><net_src comp="182" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="996"><net_src comp="639" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="1001"><net_src comp="646" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1006"><net_src comp="207" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1014"><net_src comp="820" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1019"><net_src comp="826" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="259" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_weights | {}
	Port: conv1_biases | {}
	Port: conv2_weights | {}
	Port: conv2_biases | {}
	Port: conv2_buf | {11 }
 - Input state : 
	Port: precompute_conv12_halo : patch | {7 8 }
	Port: precompute_conv12_halo : h0 | {4 }
	Port: precompute_conv12_halo : w0 | {4 }
	Port: precompute_conv12_halo : th_eff | {1 }
	Port: precompute_conv12_halo : tw_eff | {1 }
	Port: precompute_conv12_halo : conv1_weights | {7 8 }
	Port: precompute_conv12_halo : conv1_biases | {6 7 }
	Port: precompute_conv12_halo : conv2_weights | {10 11 }
	Port: precompute_conv12_halo : conv2_biases | {10 11 }
  - Chain level:
	State 1
		add_ln141_1 : 1
		add_ln141_2 : 1
		cast2 : 2
		cast3 : 2
		bound4 : 3
		store_ln141 : 1
		store_ln141 : 1
		store_ln141 : 1
	State 2
	State 3
	State 4
		sub_ln77 : 1
		sext_ln142 : 1
		add_ln144 : 1
		sext_ln144 : 2
	State 5
		zext_ln141_1 : 1
		zext_ln141 : 1
		zext_ln142 : 1
		add_ln142_1 : 2
		tmp_5 : 3
		icmp_ln26_1 : 3
		add_ln26_4 : 2
		add_ln26 : 3
		select_ln26 : 4
		or_ln26 : 4
		gyc : 4
		icmp_ln141 : 2
		add_ln141_4 : 1
		br_ln141 : 3
		add_ln141 : 1
		icmp_ln143 : 1
		select_ln141 : 2
		select_ln141_1 : 2
		zext_ln141_3 : 3
		zext_ln141_2 : 2
		zext_ln142_1 : 2
		add_ln142_2 : 3
		tmp_6 : 4
		icmp_ln26 : 4
		add_ln26_6 : 3
		add_ln26_7 : 4
		select_ln26_7 : 5
		or_ln26_3 : 5
		select_ln26_5 : 5
		select_ln141_2 : 6
		trunc_ln141 : 7
		add_ln141_3 : 7
		zext_ln143 : 3
		zext_ln143_1 : 3
		add_ln144_1 : 4
		tmp_7 : 5
		icmp_ln26_3 : 5
		add_ln26_5 : 4
		add_ln26_1 : 5
		tmp_8 : 5
		select_ln26_8 : 6
		or_ln26_1 : 6
		gxc : 7
	State 6
		icmp_ln73 : 1
		add_ln73 : 1
		br_ln73 : 2
		zext_ln73 : 1
		conv1_biases_addr : 2
		conv1_biases_load : 3
	State 7
		zext_ln82_5 : 1
		add_ln82 : 2
		v : 1
		call_ln74 : 3
	State 8
	State 9
		data : 1
		y_fp_exp : 2
		y_fp_sig : 2
		icmp_ln25 : 3
		icmp_ln25_1 : 3
		and_ln25 : 4
		icmp_ln18 : 3
		xor_ln18 : 4
		ymaggreater : 2
		res : 3
		select_ln25 : 4
		and_ln18 : 4
		res_1 : 4
		store_ln85 : 5
	State 10
		tmp_1 : 1
		zext_ln152 : 2
		tmp_2 : 1
		zext_ln152_1 : 2
		add_ln152 : 3
		add_ln152_1 : 4
		trunc_ln152 : 5
		p_shl3 : 6
		p_shl4 : 5
		zext_ln152_2 : 6
		add_ln152_2 : 7
		add_ln152_3 : 8
		zext_ln152_3 : 9
		conv2_buf_addr : 10
		icmp_ln151 : 1
		add_ln151 : 1
		br_ln151 : 2
		trunc_ln153 : 1
		tmp1 : 2
		store_ln143 : 1
	State 11
		store_ln152 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242 |    6    |  2.562  |   645   |   824   |
|          |                       grp_conv2_single_from_c1_fu_259                      |    10   |  2.989  |   5128  |   1309  |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                                 grp_fu_1021                                |    2    |    0    |   227   |   214   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             add_ln141_1_fu_278                             |    0    |    0    |    0    |    15   |
|          |                              add_ln142_fu_325                              |    0    |    0    |    0    |    16   |
|          |                              add_ln144_fu_335                              |    0    |    0    |    0    |    15   |
|          |                             add_ln142_1_fu_363                             |    0    |    0    |    0    |    16   |
|          |                              add_ln26_4_fu_382                             |    0    |    0    |    0    |    18   |
|          |                               add_ln26_fu_388                              |    0    |    0    |    0    |    18   |
|          |                             add_ln141_4_fu_420                             |    0    |    0    |    0    |    24   |
|          |                              add_ln141_fu_429                              |    0    |    0    |    0    |    16   |
|          |                             add_ln142_2_fu_468                             |    0    |    0    |    0    |    16   |
|          |                              add_ln26_6_fu_487                             |    0    |    0    |    0    |    18   |
|          |                              add_ln26_7_fu_493                             |    0    |    0    |    0    |    18   |
|    add   |                             add_ln141_3_fu_532                             |    0    |    0    |    0    |    17   |
|          |                             add_ln144_1_fu_546                             |    0    |    0    |    0    |    16   |
|          |                              add_ln26_5_fu_565                             |    0    |    0    |    0    |    18   |
|          |                              add_ln26_1_fu_571                             |    0    |    0    |    0    |    18   |
|          |                               add_ln73_fu_612                              |    0    |    0    |    0    |    14   |
|          |                               add_ln82_fu_639                              |    0    |    0    |    0    |    17   |
|          |                              add_ln152_fu_763                              |    0    |    0    |    0    |    17   |
|          |                             add_ln152_1_fu_769                             |    0    |    0    |    0    |    17   |
|          |                             add_ln152_2_fu_798                             |    0    |    0    |    0    |    18   |
|          |                             add_ln152_3_fu_804                             |    0    |    0    |    0    |    18   |
|          |                              add_ln151_fu_820                              |    0    |    0    |    0    |    13   |
|          |                              add_ln143_fu_831                              |    0    |    0    |    0    |    16   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                                 grp_fu_1025                                |    3    |    0    |   128   |   135   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             icmp_ln26_1_fu_376                             |    0    |    0    |    0    |    18   |
|          |                              icmp_ln141_fu_415                             |    0    |    0    |    0    |    25   |
|          |                              icmp_ln143_fu_435                             |    0    |    0    |    0    |    16   |
|          |                              icmp_ln26_fu_481                              |    0    |    0    |    0    |    18   |
|          |                             icmp_ln26_3_fu_559                             |    0    |    0    |    0    |    17   |
|   icmp   |                              icmp_ln73_fu_606                              |    0    |    0    |    0    |    14   |
|          |                              icmp_ln25_fu_672                              |    0    |    0    |    0    |    15   |
|          |                             icmp_ln25_1_fu_678                             |    0    |    0    |    0    |    30   |
|          |                              icmp_ln18_fu_690                              |    0    |    0    |    0    |    15   |
|          |                             ymaggreater_fu_702                             |    0    |    0    |    0    |    39   |
|          |                              icmp_ln151_fu_814                             |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             select_ln26_fu_393                             |    0    |    0    |    0    |    10   |
|          |                                 gyc_fu_407                                 |    0    |    0    |    0    |    10   |
|          |                             select_ln141_fu_440                            |    0    |    0    |    0    |    9    |
|          |                            select_ln141_1_fu_448                           |    0    |    0    |    0    |    9    |
|          |                            select_ln26_7_fu_498                            |    0    |    0    |    0    |    10   |
|  select  |                            select_ln26_5_fu_512                            |    0    |    0    |    0    |    10   |
|          |                            select_ln141_2_fu_520                           |    0    |    0    |    0    |    10   |
|          |                            select_ln26_8_fu_584                            |    0    |    0    |    0    |    10   |
|          |                                 gxc_fu_598                                 |    0    |    0    |    0    |    10   |
|          |                                 res_fu_708                                 |    0    |    0    |    0    |    32   |
|          |                             select_ln25_fu_716                             |    0    |    0    |    0    |    32   |
|          |                                res_1_fu_730                                |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                               sub_ln77_fu_319                              |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               or_ln26_fu_401                               |    0    |    0    |    0    |    2    |
|    or    |                              or_ln26_3_fu_506                              |    0    |    0    |    0    |    2    |
|          |                              or_ln26_1_fu_592                              |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                               and_ln25_fu_684                              |    0    |    0    |    0    |    2    |
|          |                               and_ln18_fu_724                              |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                               xor_ln18_fu_696                              |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|  addmul  |                                 grp_fu_849                                 |    1    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           tw_eff_read_read_fu_158                          |    0    |    0    |    0    |    0    |
|   read   |                           th_eff_read_read_fu_164                          |    0    |    0    |    0    |    0    |
|          |                             w0_read_read_fu_170                            |    0    |    0    |    0    |    0    |
|          |                             h0_read_read_fu_176                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             th_eff_cast_fu_270                             |    0    |    0    |    0    |    0    |
|          |                             tw_eff_cast_fu_274                             |    0    |    0    |    0    |    0    |
|          |                                cast3_fu_284                                |    0    |    0    |    0    |    0    |
|          |                               w0_cast6_fu_303                              |    0    |    0    |    0    |    0    |
|          |                               w0_cast4_fu_307                              |    0    |    0    |    0    |    0    |
|          |                               h0_cast2_fu_311                              |    0    |    0    |    0    |    0    |
|          |                             zext_ln141_1_fu_351                            |    0    |    0    |    0    |    0    |
|          |                              zext_ln141_fu_355                             |    0    |    0    |    0    |    0    |
|          |                              zext_ln142_fu_359                             |    0    |    0    |    0    |    0    |
|          |                             zext_ln141_3_fu_456                            |    0    |    0    |    0    |    0    |
|   zext   |                             zext_ln141_2_fu_460                            |    0    |    0    |    0    |    0    |
|          |                             zext_ln142_1_fu_464                            |    0    |    0    |    0    |    0    |
|          |                              zext_ln143_fu_538                             |    0    |    0    |    0    |    0    |
|          |                             zext_ln143_1_fu_542                            |    0    |    0    |    0    |    0    |
|          |                              zext_ln73_fu_618                              |    0    |    0    |    0    |    0    |
|          |                              zext_ln82_fu_623                              |    0    |    0    |    0    |    0    |
|          |                             zext_ln82_5_fu_635                             |    0    |    0    |    0    |    0    |
|          |                              zext_ln152_fu_747                             |    0    |    0    |    0    |    0    |
|          |                             zext_ln152_1_fu_759                            |    0    |    0    |    0    |    0    |
|          |                             zext_ln152_2_fu_794                            |    0    |    0    |    0    |    0    |
|          |                             zext_ln152_3_fu_809                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                empty_fu_315                                |    0    |    0    |    0    |    0    |
|          |                             trunc_ln141_fu_528                             |    0    |    0    |    0    |    0    |
|   trunc  |                               y_fp_sig_fu_668                              |    0    |    0    |    0    |    0    |
|          |                             trunc_ln152_fu_774                             |    0    |    0    |    0    |    0    |
|          |                             trunc_ln153_fu_826                             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                              sext_ln142_fu_331                             |    0    |    0    |    0    |    0    |
|          |                              sext_ln144_fu_341                             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                tmp_5_fu_368                                |    0    |    0    |    0    |    0    |
| bitselect|                                tmp_6_fu_473                                |    0    |    0    |    0    |    0    |
|          |                                tmp_7_fu_551                                |    0    |    0    |    0    |    0    |
|          |                                tmp_8_fu_576                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 tmp_fu_627                                 |    0    |    0    |    0    |    0    |
|          |                                tmp_1_fu_739                                |    0    |    0    |    0    |    0    |
|bitconcatenate|                                tmp_2_fu_751                                |    0    |    0    |    0    |    0    |
|          |                                p_shl3_fu_778                               |    0    |    0    |    0    |    0    |
|          |                                p_shl4_fu_786                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                               y_fp_exp_fu_658                              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                            |    22   |  5.551  |   6128  |   3301  |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|c1_vec|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln141_1_reg_884   |    9   |
|   add_ln141_3_reg_959   |   10   |
|   add_ln141_4_reg_934   |   17   |
|    add_ln151_reg_1011   |    6   |
|     add_ln73_reg_978    |    7   |
|     add_ln82_reg_993    |   11   |
|      bound4_reg_926     |   18   |
|        c1_reg_219       |    7   |
|      cast3_reg_889      |   18   |
|conv1_biases_addr_reg_988|    6   |
| conv2_buf_addr_reg_1003 |   18   |
|       gxc_reg_969       |   10   |
|     h0_cast2_reg_904    |   10   |
| indvar_flatten6_reg_871 |   17   |
|        n2_reg_231       |    6   |
|  select_ln141_1_reg_944 |    9   |
|   select_ln141_reg_939  |    9   |
|    sext_ln142_reg_915   |   11   |
|    sext_ln144_reg_921   |   10   |
|     sub_ln77_reg_910    |    7   |
|   trunc_ln141_reg_954   |    7   |
|   trunc_ln153_reg_1016  |    5   |
|     v_2_loc_reg_878     |   32   |
|        v_reg_998        |   32   |
|     w0_cast4_reg_899    |   10   |
|     w0_read_reg_894     |    8   |
|        xi_reg_857       |    9   |
|        yi_reg_864       |    9   |
|   zext_ln141_3_reg_949  |   13   |
|    zext_ln143_reg_964   |   18   |
|    zext_ln73_reg_983    |   64   |
+-------------------------+--------+
|          Total          |   423  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Comp                                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              grp_access_fu_189                             |  p0  |   2  |   6  |   12   ||    9    |
|                                 c1_reg_219                                 |  p0  |   2  |   7  |   14   ||    9    |
| grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242 |  p1  |   2  |  32  |   64   ||    9    |
| grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242 |  p4  |   2  |  11  |   22   ||    9    |
|                       grp_conv2_single_from_c1_fu_259                      |  p1  |   2  |   5  |   10   ||    9    |
|                                 grp_fu_849                                 |  p1  |   2  |   3  |    6   ||    9    |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Total                                   |      |      |      |   128  ||  2.562  ||    54   |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   22   |    5   |  6128  |  3301  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   423  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |   22   |    8   |  6551  |  3355  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
