
l152re_I2C_Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c10  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08003d50  08003d50  00013d50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003ef0  08003ef0  00013ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003ef4  08003ef4  00013ef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  08003ef8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  2000006c  08003f64  0002006c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000088  08003f64  00020088  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000e812  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002828  00000000  00000000  0002e8a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000450  00000000  00000000  000310d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002f8  00000000  00000000  00031520  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000401c  00000000  00000000  00031818  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001008  00000000  00000000  00035834  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003683c  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000010b8  00000000  00000000  000368b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00037970  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000006c 	.word	0x2000006c
 800015c:	00000000 	.word	0x00000000
 8000160:	08003d38 	.word	0x08003d38

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000070 	.word	0x20000070
 800017c:	08003d38 	.word	0x08003d38

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002be:	f1a4 0401 	sub.w	r4, r4, #1
 80002c2:	d1e9      	bne.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f092 0f00 	teq	r2, #0
 800046a:	bf14      	ite	ne
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	4770      	bxeq	lr
 8000472:	b530      	push	{r4, r5, lr}
 8000474:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000480:	e720      	b.n	80002c4 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_ul2d>:
 8000484:	ea50 0201 	orrs.w	r2, r0, r1
 8000488:	bf08      	it	eq
 800048a:	4770      	bxeq	lr
 800048c:	b530      	push	{r4, r5, lr}
 800048e:	f04f 0500 	mov.w	r5, #0
 8000492:	e00a      	b.n	80004aa <__aeabi_l2d+0x16>

08000494 <__aeabi_l2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004a2:	d502      	bpl.n	80004aa <__aeabi_l2d+0x16>
 80004a4:	4240      	negs	r0, r0
 80004a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b6:	f43f aedc 	beq.w	8000272 <__adddf3+0xe6>
 80004ba:	f04f 0203 	mov.w	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004d2:	f1c2 0320 	rsb	r3, r2, #32
 80004d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004da:	fa20 f002 	lsr.w	r0, r0, r2
 80004de:	fa01 fe03 	lsl.w	lr, r1, r3
 80004e2:	ea40 000e 	orr.w	r0, r0, lr
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	4414      	add	r4, r2
 80004ec:	e6c1      	b.n	8000272 <__adddf3+0xe6>
 80004ee:	bf00      	nop

080004f0 <__aeabi_dmul>:
 80004f0:	b570      	push	{r4, r5, r6, lr}
 80004f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fe:	bf1d      	ittte	ne
 8000500:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000504:	ea94 0f0c 	teqne	r4, ip
 8000508:	ea95 0f0c 	teqne	r5, ip
 800050c:	f000 f8de 	bleq	80006cc <__aeabi_dmul+0x1dc>
 8000510:	442c      	add	r4, r5
 8000512:	ea81 0603 	eor.w	r6, r1, r3
 8000516:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800051a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000522:	bf18      	it	ne
 8000524:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000528:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800052c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000530:	d038      	beq.n	80005a4 <__aeabi_dmul+0xb4>
 8000532:	fba0 ce02 	umull	ip, lr, r0, r2
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000542:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000546:	f04f 0600 	mov.w	r6, #0
 800054a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054e:	f09c 0f00 	teq	ip, #0
 8000552:	bf18      	it	ne
 8000554:	f04e 0e01 	orrne.w	lr, lr, #1
 8000558:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800055c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000560:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000564:	d204      	bcs.n	8000570 <__aeabi_dmul+0x80>
 8000566:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800056a:	416d      	adcs	r5, r5
 800056c:	eb46 0606 	adc.w	r6, r6, r6
 8000570:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000574:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000578:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800057c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000580:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000584:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000588:	bf88      	it	hi
 800058a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058e:	d81e      	bhi.n	80005ce <__aeabi_dmul+0xde>
 8000590:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000594:	bf08      	it	eq
 8000596:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800059a:	f150 0000 	adcs.w	r0, r0, #0
 800059e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a8:	ea46 0101 	orr.w	r1, r6, r1
 80005ac:	ea40 0002 	orr.w	r0, r0, r2
 80005b0:	ea81 0103 	eor.w	r1, r1, r3
 80005b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b8:	bfc2      	ittt	gt
 80005ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005c2:	bd70      	popgt	{r4, r5, r6, pc}
 80005c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c8:	f04f 0e00 	mov.w	lr, #0
 80005cc:	3c01      	subs	r4, #1
 80005ce:	f300 80ab 	bgt.w	8000728 <__aeabi_dmul+0x238>
 80005d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d6:	bfde      	ittt	le
 80005d8:	2000      	movle	r0, #0
 80005da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd70      	pople	{r4, r5, r6, pc}
 80005e0:	f1c4 0400 	rsb	r4, r4, #0
 80005e4:	3c20      	subs	r4, #32
 80005e6:	da35      	bge.n	8000654 <__aeabi_dmul+0x164>
 80005e8:	340c      	adds	r4, #12
 80005ea:	dc1b      	bgt.n	8000624 <__aeabi_dmul+0x134>
 80005ec:	f104 0414 	add.w	r4, r4, #20
 80005f0:	f1c4 0520 	rsb	r5, r4, #32
 80005f4:	fa00 f305 	lsl.w	r3, r0, r5
 80005f8:	fa20 f004 	lsr.w	r0, r0, r4
 80005fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000600:	ea40 0002 	orr.w	r0, r0, r2
 8000604:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000608:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800060c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000610:	fa21 f604 	lsr.w	r6, r1, r4
 8000614:	eb42 0106 	adc.w	r1, r2, r6
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 040c 	rsb	r4, r4, #12
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f304 	lsl.w	r3, r0, r4
 8000630:	fa20 f005 	lsr.w	r0, r0, r5
 8000634:	fa01 f204 	lsl.w	r2, r1, r4
 8000638:	ea40 0002 	orr.w	r0, r0, r2
 800063c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000640:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000644:	f141 0100 	adc.w	r1, r1, #0
 8000648:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800064c:	bf08      	it	eq
 800064e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f205 	lsl.w	r2, r0, r5
 800065c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000660:	fa20 f304 	lsr.w	r3, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea43 0302 	orr.w	r3, r3, r2
 800066c:	fa21 f004 	lsr.w	r0, r1, r4
 8000670:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000674:	fa21 f204 	lsr.w	r2, r1, r4
 8000678:	ea20 0002 	bic.w	r0, r0, r2
 800067c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f094 0f00 	teq	r4, #0
 8000690:	d10f      	bne.n	80006b2 <__aeabi_dmul+0x1c2>
 8000692:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000696:	0040      	lsls	r0, r0, #1
 8000698:	eb41 0101 	adc.w	r1, r1, r1
 800069c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3c01      	subeq	r4, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1a6>
 80006a6:	ea41 0106 	orr.w	r1, r1, r6
 80006aa:	f095 0f00 	teq	r5, #0
 80006ae:	bf18      	it	ne
 80006b0:	4770      	bxne	lr
 80006b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b6:	0052      	lsls	r2, r2, #1
 80006b8:	eb43 0303 	adc.w	r3, r3, r3
 80006bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c0:	bf08      	it	eq
 80006c2:	3d01      	subeq	r5, #1
 80006c4:	d0f7      	beq.n	80006b6 <__aeabi_dmul+0x1c6>
 80006c6:	ea43 0306 	orr.w	r3, r3, r6
 80006ca:	4770      	bx	lr
 80006cc:	ea94 0f0c 	teq	r4, ip
 80006d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d4:	bf18      	it	ne
 80006d6:	ea95 0f0c 	teqne	r5, ip
 80006da:	d00c      	beq.n	80006f6 <__aeabi_dmul+0x206>
 80006dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e0:	bf18      	it	ne
 80006e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e6:	d1d1      	bne.n	800068c <__aeabi_dmul+0x19c>
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	f04f 0000 	mov.w	r0, #0
 80006f4:	bd70      	pop	{r4, r5, r6, pc}
 80006f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006fa:	bf06      	itte	eq
 80006fc:	4610      	moveq	r0, r2
 80006fe:	4619      	moveq	r1, r3
 8000700:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000704:	d019      	beq.n	800073a <__aeabi_dmul+0x24a>
 8000706:	ea94 0f0c 	teq	r4, ip
 800070a:	d102      	bne.n	8000712 <__aeabi_dmul+0x222>
 800070c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000710:	d113      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000712:	ea95 0f0c 	teq	r5, ip
 8000716:	d105      	bne.n	8000724 <__aeabi_dmul+0x234>
 8000718:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800071c:	bf1c      	itt	ne
 800071e:	4610      	movne	r0, r2
 8000720:	4619      	movne	r1, r3
 8000722:	d10a      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000724:	ea81 0103 	eor.w	r1, r1, r3
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000730:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000734:	f04f 0000 	mov.w	r0, #0
 8000738:	bd70      	pop	{r4, r5, r6, pc}
 800073a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000742:	bd70      	pop	{r4, r5, r6, pc}

08000744 <__aeabi_ddiv>:
 8000744:	b570      	push	{r4, r5, r6, lr}
 8000746:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800074a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000752:	bf1d      	ittte	ne
 8000754:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000758:	ea94 0f0c 	teqne	r4, ip
 800075c:	ea95 0f0c 	teqne	r5, ip
 8000760:	f000 f8a7 	bleq	80008b2 <__aeabi_ddiv+0x16e>
 8000764:	eba4 0405 	sub.w	r4, r4, r5
 8000768:	ea81 0e03 	eor.w	lr, r1, r3
 800076c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000770:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000774:	f000 8088 	beq.w	8000888 <__aeabi_ddiv+0x144>
 8000778:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800077c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000780:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000784:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000788:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800078c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000790:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000794:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000798:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800079c:	429d      	cmp	r5, r3
 800079e:	bf08      	it	eq
 80007a0:	4296      	cmpeq	r6, r2
 80007a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007aa:	d202      	bcs.n	80007b2 <__aeabi_ddiv+0x6e>
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	1ab6      	subs	r6, r6, r2
 80007b4:	eb65 0503 	sbc.w	r5, r5, r3
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000820:	ea55 0e06 	orrs.w	lr, r5, r6
 8000824:	d018      	beq.n	8000858 <__aeabi_ddiv+0x114>
 8000826:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800082a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000832:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000836:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800083a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000842:	d1c0      	bne.n	80007c6 <__aeabi_ddiv+0x82>
 8000844:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000848:	d10b      	bne.n	8000862 <__aeabi_ddiv+0x11e>
 800084a:	ea41 0100 	orr.w	r1, r1, r0
 800084e:	f04f 0000 	mov.w	r0, #0
 8000852:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000856:	e7b6      	b.n	80007c6 <__aeabi_ddiv+0x82>
 8000858:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800085c:	bf04      	itt	eq
 800085e:	4301      	orreq	r1, r0
 8000860:	2000      	moveq	r0, #0
 8000862:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000866:	bf88      	it	hi
 8000868:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800086c:	f63f aeaf 	bhi.w	80005ce <__aeabi_dmul+0xde>
 8000870:	ebb5 0c03 	subs.w	ip, r5, r3
 8000874:	bf04      	itt	eq
 8000876:	ebb6 0c02 	subseq.w	ip, r6, r2
 800087a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087e:	f150 0000 	adcs.w	r0, r0, #0
 8000882:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000886:	bd70      	pop	{r4, r5, r6, pc}
 8000888:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800088c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000890:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000894:	bfc2      	ittt	gt
 8000896:	ebd4 050c 	rsbsgt	r5, r4, ip
 800089a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089e:	bd70      	popgt	{r4, r5, r6, pc}
 80008a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a4:	f04f 0e00 	mov.w	lr, #0
 80008a8:	3c01      	subs	r4, #1
 80008aa:	e690      	b.n	80005ce <__aeabi_dmul+0xde>
 80008ac:	ea45 0e06 	orr.w	lr, r5, r6
 80008b0:	e68d      	b.n	80005ce <__aeabi_dmul+0xde>
 80008b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b6:	ea94 0f0c 	teq	r4, ip
 80008ba:	bf08      	it	eq
 80008bc:	ea95 0f0c 	teqeq	r5, ip
 80008c0:	f43f af3b 	beq.w	800073a <__aeabi_dmul+0x24a>
 80008c4:	ea94 0f0c 	teq	r4, ip
 80008c8:	d10a      	bne.n	80008e0 <__aeabi_ddiv+0x19c>
 80008ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ce:	f47f af34 	bne.w	800073a <__aeabi_dmul+0x24a>
 80008d2:	ea95 0f0c 	teq	r5, ip
 80008d6:	f47f af25 	bne.w	8000724 <__aeabi_dmul+0x234>
 80008da:	4610      	mov	r0, r2
 80008dc:	4619      	mov	r1, r3
 80008de:	e72c      	b.n	800073a <__aeabi_dmul+0x24a>
 80008e0:	ea95 0f0c 	teq	r5, ip
 80008e4:	d106      	bne.n	80008f4 <__aeabi_ddiv+0x1b0>
 80008e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ea:	f43f aefd 	beq.w	80006e8 <__aeabi_dmul+0x1f8>
 80008ee:	4610      	mov	r0, r2
 80008f0:	4619      	mov	r1, r3
 80008f2:	e722      	b.n	800073a <__aeabi_dmul+0x24a>
 80008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f8:	bf18      	it	ne
 80008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fe:	f47f aec5 	bne.w	800068c <__aeabi_dmul+0x19c>
 8000902:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000906:	f47f af0d 	bne.w	8000724 <__aeabi_dmul+0x234>
 800090a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090e:	f47f aeeb 	bne.w	80006e8 <__aeabi_dmul+0x1f8>
 8000912:	e712      	b.n	800073a <__aeabi_dmul+0x24a>

08000914 <__gedf2>:
 8000914:	f04f 3cff 	mov.w	ip, #4294967295
 8000918:	e006      	b.n	8000928 <__cmpdf2+0x4>
 800091a:	bf00      	nop

0800091c <__ledf2>:
 800091c:	f04f 0c01 	mov.w	ip, #1
 8000920:	e002      	b.n	8000928 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__cmpdf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	f84d cd04 	str.w	ip, [sp, #-4]!
 800092c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000930:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000934:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000938:	bf18      	it	ne
 800093a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093e:	d01b      	beq.n	8000978 <__cmpdf2+0x54>
 8000940:	b001      	add	sp, #4
 8000942:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000946:	bf0c      	ite	eq
 8000948:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800094c:	ea91 0f03 	teqne	r1, r3
 8000950:	bf02      	ittt	eq
 8000952:	ea90 0f02 	teqeq	r0, r2
 8000956:	2000      	moveq	r0, #0
 8000958:	4770      	bxeq	lr
 800095a:	f110 0f00 	cmn.w	r0, #0
 800095e:	ea91 0f03 	teq	r1, r3
 8000962:	bf58      	it	pl
 8000964:	4299      	cmppl	r1, r3
 8000966:	bf08      	it	eq
 8000968:	4290      	cmpeq	r0, r2
 800096a:	bf2c      	ite	cs
 800096c:	17d8      	asrcs	r0, r3, #31
 800096e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000972:	f040 0001 	orr.w	r0, r0, #1
 8000976:	4770      	bx	lr
 8000978:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800097c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000980:	d102      	bne.n	8000988 <__cmpdf2+0x64>
 8000982:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000986:	d107      	bne.n	8000998 <__cmpdf2+0x74>
 8000988:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800098c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000990:	d1d6      	bne.n	8000940 <__cmpdf2+0x1c>
 8000992:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000996:	d0d3      	beq.n	8000940 <__cmpdf2+0x1c>
 8000998:	f85d 0b04 	ldr.w	r0, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop

080009a0 <__aeabi_cdrcmple>:
 80009a0:	4684      	mov	ip, r0
 80009a2:	4610      	mov	r0, r2
 80009a4:	4662      	mov	r2, ip
 80009a6:	468c      	mov	ip, r1
 80009a8:	4619      	mov	r1, r3
 80009aa:	4663      	mov	r3, ip
 80009ac:	e000      	b.n	80009b0 <__aeabi_cdcmpeq>
 80009ae:	bf00      	nop

080009b0 <__aeabi_cdcmpeq>:
 80009b0:	b501      	push	{r0, lr}
 80009b2:	f7ff ffb7 	bl	8000924 <__cmpdf2>
 80009b6:	2800      	cmp	r0, #0
 80009b8:	bf48      	it	mi
 80009ba:	f110 0f00 	cmnmi.w	r0, #0
 80009be:	bd01      	pop	{r0, pc}

080009c0 <__aeabi_dcmpeq>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff fff4 	bl	80009b0 <__aeabi_cdcmpeq>
 80009c8:	bf0c      	ite	eq
 80009ca:	2001      	moveq	r0, #1
 80009cc:	2000      	movne	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmplt>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffea 	bl	80009b0 <__aeabi_cdcmpeq>
 80009dc:	bf34      	ite	cc
 80009de:	2001      	movcc	r0, #1
 80009e0:	2000      	movcs	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmple>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffe0 	bl	80009b0 <__aeabi_cdcmpeq>
 80009f0:	bf94      	ite	ls
 80009f2:	2001      	movls	r0, #1
 80009f4:	2000      	movhi	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpge>:
 80009fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a00:	f7ff ffce 	bl	80009a0 <__aeabi_cdrcmple>
 8000a04:	bf94      	ite	ls
 8000a06:	2001      	movls	r0, #1
 8000a08:	2000      	movhi	r0, #0
 8000a0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0e:	bf00      	nop

08000a10 <__aeabi_dcmpgt>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff ffc4 	bl	80009a0 <__aeabi_cdrcmple>
 8000a18:	bf34      	ite	cc
 8000a1a:	2001      	movcc	r0, #1
 8000a1c:	2000      	movcs	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmpun>:
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	d102      	bne.n	8000a34 <__aeabi_dcmpun+0x10>
 8000a2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a32:	d10a      	bne.n	8000a4a <__aeabi_dcmpun+0x26>
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	d102      	bne.n	8000a44 <__aeabi_dcmpun+0x20>
 8000a3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a42:	d102      	bne.n	8000a4a <__aeabi_dcmpun+0x26>
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	f04f 0001 	mov.w	r0, #1
 8000a4e:	4770      	bx	lr

08000a50 <__aeabi_d2iz>:
 8000a50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a58:	d215      	bcs.n	8000a86 <__aeabi_d2iz+0x36>
 8000a5a:	d511      	bpl.n	8000a80 <__aeabi_d2iz+0x30>
 8000a5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a64:	d912      	bls.n	8000a8c <__aeabi_d2iz+0x3c>
 8000a66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a76:	fa23 f002 	lsr.w	r0, r3, r2
 8000a7a:	bf18      	it	ne
 8000a7c:	4240      	negne	r0, r0
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8a:	d105      	bne.n	8000a98 <__aeabi_d2iz+0x48>
 8000a8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a90:	bf08      	it	eq
 8000a92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_fmul>:
 8000b40:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b48:	bf1e      	ittt	ne
 8000b4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b4e:	ea92 0f0c 	teqne	r2, ip
 8000b52:	ea93 0f0c 	teqne	r3, ip
 8000b56:	d06f      	beq.n	8000c38 <__aeabi_fmul+0xf8>
 8000b58:	441a      	add	r2, r3
 8000b5a:	ea80 0c01 	eor.w	ip, r0, r1
 8000b5e:	0240      	lsls	r0, r0, #9
 8000b60:	bf18      	it	ne
 8000b62:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b66:	d01e      	beq.n	8000ba6 <__aeabi_fmul+0x66>
 8000b68:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b6c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b70:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b74:	fba0 3101 	umull	r3, r1, r0, r1
 8000b78:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b7c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000b80:	bf3e      	ittt	cc
 8000b82:	0049      	lslcc	r1, r1, #1
 8000b84:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b88:	005b      	lslcc	r3, r3, #1
 8000b8a:	ea40 0001 	orr.w	r0, r0, r1
 8000b8e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000b92:	2afd      	cmp	r2, #253	; 0xfd
 8000b94:	d81d      	bhi.n	8000bd2 <__aeabi_fmul+0x92>
 8000b96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000b9a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b9e:	bf08      	it	eq
 8000ba0:	f020 0001 	biceq.w	r0, r0, #1
 8000ba4:	4770      	bx	lr
 8000ba6:	f090 0f00 	teq	r0, #0
 8000baa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000bae:	bf08      	it	eq
 8000bb0:	0249      	lsleq	r1, r1, #9
 8000bb2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bb6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000bba:	3a7f      	subs	r2, #127	; 0x7f
 8000bbc:	bfc2      	ittt	gt
 8000bbe:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000bc2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bc6:	4770      	bxgt	lr
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bcc:	f04f 0300 	mov.w	r3, #0
 8000bd0:	3a01      	subs	r2, #1
 8000bd2:	dc5d      	bgt.n	8000c90 <__aeabi_fmul+0x150>
 8000bd4:	f112 0f19 	cmn.w	r2, #25
 8000bd8:	bfdc      	itt	le
 8000bda:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000bde:	4770      	bxle	lr
 8000be0:	f1c2 0200 	rsb	r2, r2, #0
 8000be4:	0041      	lsls	r1, r0, #1
 8000be6:	fa21 f102 	lsr.w	r1, r1, r2
 8000bea:	f1c2 0220 	rsb	r2, r2, #32
 8000bee:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bf2:	ea5f 0031 	movs.w	r0, r1, rrx
 8000bf6:	f140 0000 	adc.w	r0, r0, #0
 8000bfa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000bfe:	bf08      	it	eq
 8000c00:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c04:	4770      	bx	lr
 8000c06:	f092 0f00 	teq	r2, #0
 8000c0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c0e:	bf02      	ittt	eq
 8000c10:	0040      	lsleq	r0, r0, #1
 8000c12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c16:	3a01      	subeq	r2, #1
 8000c18:	d0f9      	beq.n	8000c0e <__aeabi_fmul+0xce>
 8000c1a:	ea40 000c 	orr.w	r0, r0, ip
 8000c1e:	f093 0f00 	teq	r3, #0
 8000c22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c26:	bf02      	ittt	eq
 8000c28:	0049      	lsleq	r1, r1, #1
 8000c2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c2e:	3b01      	subeq	r3, #1
 8000c30:	d0f9      	beq.n	8000c26 <__aeabi_fmul+0xe6>
 8000c32:	ea41 010c 	orr.w	r1, r1, ip
 8000c36:	e78f      	b.n	8000b58 <__aeabi_fmul+0x18>
 8000c38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c3c:	ea92 0f0c 	teq	r2, ip
 8000c40:	bf18      	it	ne
 8000c42:	ea93 0f0c 	teqne	r3, ip
 8000c46:	d00a      	beq.n	8000c5e <__aeabi_fmul+0x11e>
 8000c48:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c4c:	bf18      	it	ne
 8000c4e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c52:	d1d8      	bne.n	8000c06 <__aeabi_fmul+0xc6>
 8000c54:	ea80 0001 	eor.w	r0, r0, r1
 8000c58:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c5c:	4770      	bx	lr
 8000c5e:	f090 0f00 	teq	r0, #0
 8000c62:	bf17      	itett	ne
 8000c64:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000c68:	4608      	moveq	r0, r1
 8000c6a:	f091 0f00 	teqne	r1, #0
 8000c6e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000c72:	d014      	beq.n	8000c9e <__aeabi_fmul+0x15e>
 8000c74:	ea92 0f0c 	teq	r2, ip
 8000c78:	d101      	bne.n	8000c7e <__aeabi_fmul+0x13e>
 8000c7a:	0242      	lsls	r2, r0, #9
 8000c7c:	d10f      	bne.n	8000c9e <__aeabi_fmul+0x15e>
 8000c7e:	ea93 0f0c 	teq	r3, ip
 8000c82:	d103      	bne.n	8000c8c <__aeabi_fmul+0x14c>
 8000c84:	024b      	lsls	r3, r1, #9
 8000c86:	bf18      	it	ne
 8000c88:	4608      	movne	r0, r1
 8000c8a:	d108      	bne.n	8000c9e <__aeabi_fmul+0x15e>
 8000c8c:	ea80 0001 	eor.w	r0, r0, r1
 8000c90:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9c:	4770      	bx	lr
 8000c9e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_fdiv>:
 8000ca8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cb0:	bf1e      	ittt	ne
 8000cb2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb6:	ea92 0f0c 	teqne	r2, ip
 8000cba:	ea93 0f0c 	teqne	r3, ip
 8000cbe:	d069      	beq.n	8000d94 <__aeabi_fdiv+0xec>
 8000cc0:	eba2 0203 	sub.w	r2, r2, r3
 8000cc4:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc8:	0249      	lsls	r1, r1, #9
 8000cca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cce:	d037      	beq.n	8000d40 <__aeabi_fdiv+0x98>
 8000cd0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000cd4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000cd8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	428b      	cmp	r3, r1
 8000ce2:	bf38      	it	cc
 8000ce4:	005b      	lslcc	r3, r3, #1
 8000ce6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000cea:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	bf24      	itt	cs
 8000cf2:	1a5b      	subcs	r3, r3, r1
 8000cf4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000cf8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000cfc:	bf24      	itt	cs
 8000cfe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d02:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d06:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d0a:	bf24      	itt	cs
 8000d0c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d10:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d14:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d18:	bf24      	itt	cs
 8000d1a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d1e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d22:	011b      	lsls	r3, r3, #4
 8000d24:	bf18      	it	ne
 8000d26:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d2a:	d1e0      	bne.n	8000cee <__aeabi_fdiv+0x46>
 8000d2c:	2afd      	cmp	r2, #253	; 0xfd
 8000d2e:	f63f af50 	bhi.w	8000bd2 <__aeabi_fmul+0x92>
 8000d32:	428b      	cmp	r3, r1
 8000d34:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d38:	bf08      	it	eq
 8000d3a:	f020 0001 	biceq.w	r0, r0, #1
 8000d3e:	4770      	bx	lr
 8000d40:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d44:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d48:	327f      	adds	r2, #127	; 0x7f
 8000d4a:	bfc2      	ittt	gt
 8000d4c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d50:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d54:	4770      	bxgt	lr
 8000d56:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d5a:	f04f 0300 	mov.w	r3, #0
 8000d5e:	3a01      	subs	r2, #1
 8000d60:	e737      	b.n	8000bd2 <__aeabi_fmul+0x92>
 8000d62:	f092 0f00 	teq	r2, #0
 8000d66:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d6a:	bf02      	ittt	eq
 8000d6c:	0040      	lsleq	r0, r0, #1
 8000d6e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d72:	3a01      	subeq	r2, #1
 8000d74:	d0f9      	beq.n	8000d6a <__aeabi_fdiv+0xc2>
 8000d76:	ea40 000c 	orr.w	r0, r0, ip
 8000d7a:	f093 0f00 	teq	r3, #0
 8000d7e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d82:	bf02      	ittt	eq
 8000d84:	0049      	lsleq	r1, r1, #1
 8000d86:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d8a:	3b01      	subeq	r3, #1
 8000d8c:	d0f9      	beq.n	8000d82 <__aeabi_fdiv+0xda>
 8000d8e:	ea41 010c 	orr.w	r1, r1, ip
 8000d92:	e795      	b.n	8000cc0 <__aeabi_fdiv+0x18>
 8000d94:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d98:	ea92 0f0c 	teq	r2, ip
 8000d9c:	d108      	bne.n	8000db0 <__aeabi_fdiv+0x108>
 8000d9e:	0242      	lsls	r2, r0, #9
 8000da0:	f47f af7d 	bne.w	8000c9e <__aeabi_fmul+0x15e>
 8000da4:	ea93 0f0c 	teq	r3, ip
 8000da8:	f47f af70 	bne.w	8000c8c <__aeabi_fmul+0x14c>
 8000dac:	4608      	mov	r0, r1
 8000dae:	e776      	b.n	8000c9e <__aeabi_fmul+0x15e>
 8000db0:	ea93 0f0c 	teq	r3, ip
 8000db4:	d104      	bne.n	8000dc0 <__aeabi_fdiv+0x118>
 8000db6:	024b      	lsls	r3, r1, #9
 8000db8:	f43f af4c 	beq.w	8000c54 <__aeabi_fmul+0x114>
 8000dbc:	4608      	mov	r0, r1
 8000dbe:	e76e      	b.n	8000c9e <__aeabi_fmul+0x15e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	d1ca      	bne.n	8000d62 <__aeabi_fdiv+0xba>
 8000dcc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000dd0:	f47f af5c 	bne.w	8000c8c <__aeabi_fmul+0x14c>
 8000dd4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000dd8:	f47f af3c 	bne.w	8000c54 <__aeabi_fmul+0x114>
 8000ddc:	e75f      	b.n	8000c9e <__aeabi_fmul+0x15e>
 8000dde:	bf00      	nop

08000de0 <__aeabi_f2iz>:
 8000de0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000de4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000de8:	d30f      	bcc.n	8000e0a <__aeabi_f2iz+0x2a>
 8000dea:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000dee:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000df2:	d90d      	bls.n	8000e10 <__aeabi_f2iz+0x30>
 8000df4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000df8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000dfc:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000e00:	fa23 f002 	lsr.w	r0, r3, r2
 8000e04:	bf18      	it	ne
 8000e06:	4240      	negne	r0, r0
 8000e08:	4770      	bx	lr
 8000e0a:	f04f 0000 	mov.w	r0, #0
 8000e0e:	4770      	bx	lr
 8000e10:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e14:	d101      	bne.n	8000e1a <__aeabi_f2iz+0x3a>
 8000e16:	0242      	lsls	r2, r0, #9
 8000e18:	d105      	bne.n	8000e26 <__aeabi_f2iz+0x46>
 8000e1a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000e1e:	bf08      	it	eq
 8000e20:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e24:	4770      	bx	lr
 8000e26:	f04f 0000 	mov.w	r0, #0
 8000e2a:	4770      	bx	lr

08000e2c <I2C_Start>:
#include "i2c.h"
/*----------v1.1----------*/
/*Register-Level I2C Functions*/
int I2C_Start() {
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_START;
 8000e30:	4a08      	ldr	r2, [pc, #32]	; (8000e54 <I2C_Start+0x28>)
 8000e32:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <I2C_Start+0x28>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e3a:	6013      	str	r3, [r2, #0]
    while(!(I2C1->SR1 & I2C_SR1_SB));	//SB: Start bit (Master mode) p690
 8000e3c:	bf00      	nop
 8000e3e:	4b05      	ldr	r3, [pc, #20]	; (8000e54 <I2C_Start+0x28>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	f003 0301 	and.w	r3, r3, #1
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d0f9      	beq.n	8000e3e <I2C_Start+0x12>
    return DONE;
 8000e4a:	2300      	movs	r3, #0
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	40005400 	.word	0x40005400

08000e58 <I2C_Write_Addr>:
/*page 671/911 */
int I2C_Write_Addr(uint8_t addr) {
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	71fb      	strb	r3, [r7, #7]
    I2C1->DR = addr;
 8000e62:	4a0b      	ldr	r2, [pc, #44]	; (8000e90 <I2C_Write_Addr+0x38>)
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	6113      	str	r3, [r2, #16]
    while(I2C1->SR1 & I2C_SR1_AF){}	//BTF: Byte transfer finished p690
 8000e68:	bf00      	nop
 8000e6a:	4b09      	ldr	r3, [pc, #36]	; (8000e90 <I2C_Write_Addr+0x38>)
 8000e6c:	695b      	ldr	r3, [r3, #20]
 8000e6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d1f9      	bne.n	8000e6a <I2C_Write_Addr+0x12>
    while(!(I2C1->SR1 & I2C_SR1_ADDR));	//ADDR: Address sent (master mode) p690
 8000e76:	bf00      	nop
 8000e78:	4b05      	ldr	r3, [pc, #20]	; (8000e90 <I2C_Write_Addr+0x38>)
 8000e7a:	695b      	ldr	r3, [r3, #20]
 8000e7c:	f003 0302 	and.w	r3, r3, #2
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d0f9      	beq.n	8000e78 <I2C_Write_Addr+0x20>
    return DONE;
 8000e84:	2300      	movs	r3, #0
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	370c      	adds	r7, #12
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bc80      	pop	{r7}
 8000e8e:	4770      	bx	lr
 8000e90:	40005400 	.word	0x40005400

08000e94 <I2C_WriteData>:

void I2C_WriteData(uint8_t data)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	71fb      	strb	r3, [r7, #7]
	while(!(I2C1->SR1 & I2C_SR1_TXE)){} //TXE p689
 8000e9e:	bf00      	nop
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	; (8000ecc <I2C_WriteData+0x38>)
 8000ea2:	695b      	ldr	r3, [r3, #20]
 8000ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d0f9      	beq.n	8000ea0 <I2C_WriteData+0xc>
	I2C1->DR = data;
 8000eac:	4a07      	ldr	r2, [pc, #28]	; (8000ecc <I2C_WriteData+0x38>)
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	6113      	str	r3, [r2, #16]
	while(I2C1->SR1 & I2C_SR1_AF){}
 8000eb2:	bf00      	nop
 8000eb4:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <I2C_WriteData+0x38>)
 8000eb6:	695b      	ldr	r3, [r3, #20]
 8000eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d1f9      	bne.n	8000eb4 <I2C_WriteData+0x20>
}
 8000ec0:	bf00      	nop
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bc80      	pop	{r7}
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	40005400 	.word	0x40005400

08000ed0 <I2C_StopRead>:
	while(!(I2C1->SR1 & I2C_SR1_RXNE)){}	//RxNE: Data register not empty (receivers)  p689
	*data++ = I2C1->DR;
	return DONE;
}

int I2C_StopRead() {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
	while(!(I2C1->SR1 & I2C_SR1_RXNE)){}
 8000ed4:	bf00      	nop
 8000ed6:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <I2C_StopRead+0x28>)
 8000ed8:	695b      	ldr	r3, [r3, #20]
 8000eda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d0f9      	beq.n	8000ed6 <I2C_StopRead+0x6>
	I2C_DI_ACK();
 8000ee2:	f000 f86b 	bl	8000fbc <I2C_DI_ACK>
    I2C1->CR1 |= I2C_CR1_STOP;
 8000ee6:	4a04      	ldr	r2, [pc, #16]	; (8000ef8 <I2C_StopRead+0x28>)
 8000ee8:	4b03      	ldr	r3, [pc, #12]	; (8000ef8 <I2C_StopRead+0x28>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ef0:	6013      	str	r3, [r2, #0]
    return DONE;
 8000ef2:	2300      	movs	r3, #0
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	40005400 	.word	0x40005400

08000efc <I2C_StopWrite>:
int I2C_StopWrite() {
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
	while(!(I2C1->SR1 & I2C_SR1_TXE)){}
 8000f00:	bf00      	nop
 8000f02:	4b0c      	ldr	r3, [pc, #48]	; (8000f34 <I2C_StopWrite+0x38>)
 8000f04:	695b      	ldr	r3, [r3, #20]
 8000f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d0f9      	beq.n	8000f02 <I2C_StopWrite+0x6>
	while(!(I2C1->SR1 & I2C_SR1_BTF)){}
 8000f0e:	bf00      	nop
 8000f10:	4b08      	ldr	r3, [pc, #32]	; (8000f34 <I2C_StopWrite+0x38>)
 8000f12:	695b      	ldr	r3, [r3, #20]
 8000f14:	f003 0304 	and.w	r3, r3, #4
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d0f9      	beq.n	8000f10 <I2C_StopWrite+0x14>
    I2C1->CR1 |= I2C_CR1_STOP;
 8000f1c:	4a05      	ldr	r2, [pc, #20]	; (8000f34 <I2C_StopWrite+0x38>)
 8000f1e:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <I2C_StopWrite+0x38>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f26:	6013      	str	r3, [r2, #0]
    return DONE;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bc80      	pop	{r7}
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	40005400 	.word	0x40005400

08000f38 <I2C1_Bus_Test>:

int I2C1_Bus_Test() {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
    // Check for bus errors before I2C enable
    if(I2C1->SR1 & I2C_SR1_BERR) {
 8000f3c:	4b16      	ldr	r3, [pc, #88]	; (8000f98 <I2C1_Bus_Test+0x60>)
 8000f3e:	695b      	ldr	r3, [r3, #20]
 8000f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d007      	beq.n	8000f58 <I2C1_Bus_Test+0x20>
    	I2C1->SR1 &= ~I2C_SR1_BERR;  // Clear flag
 8000f48:	4a13      	ldr	r2, [pc, #76]	; (8000f98 <I2C1_Bus_Test+0x60>)
 8000f4a:	4b13      	ldr	r3, [pc, #76]	; (8000f98 <I2C1_Bus_Test+0x60>)
 8000f4c:	695b      	ldr	r3, [r3, #20]
 8000f4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f52:	6153      	str	r3, [r2, #20]
    	return FAIL;
 8000f54:	2301      	movs	r3, #1
 8000f56:	e01d      	b.n	8000f94 <I2C1_Bus_Test+0x5c>
    }

    // Check BUSY flag - should be clear initially
    if(I2C1->SR2 & I2C_SR2_BUSY) {
 8000f58:	4b0f      	ldr	r3, [pc, #60]	; (8000f98 <I2C1_Bus_Test+0x60>)
 8000f5a:	699b      	ldr	r3, [r3, #24]
 8000f5c:	f003 0302 	and.w	r3, r3, #2
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d016      	beq.n	8000f92 <I2C1_Bus_Test+0x5a>
        // Attempt bus recovery
        I2C1->CR1 |= I2C_CR1_SWRST;
 8000f64:	4a0c      	ldr	r2, [pc, #48]	; (8000f98 <I2C1_Bus_Test+0x60>)
 8000f66:	4b0c      	ldr	r3, [pc, #48]	; (8000f98 <I2C1_Bus_Test+0x60>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f6e:	6013      	str	r3, [r2, #0]
        systickDelayMs(1);
 8000f70:	2001      	movs	r0, #1
 8000f72:	f001 fad5 	bl	8002520 <systickDelayMs>
        I2C1->CR1 &= ~I2C_CR1_SWRST;
 8000f76:	4a08      	ldr	r2, [pc, #32]	; (8000f98 <I2C1_Bus_Test+0x60>)
 8000f78:	4b07      	ldr	r3, [pc, #28]	; (8000f98 <I2C1_Bus_Test+0x60>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000f80:	6013      	str	r3, [r2, #0]

        if(I2C1->SR2 & I2C_SR2_BUSY) return FAIL;
 8000f82:	4b05      	ldr	r3, [pc, #20]	; (8000f98 <I2C1_Bus_Test+0x60>)
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	f003 0302 	and.w	r3, r3, #2
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <I2C1_Bus_Test+0x5a>
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e000      	b.n	8000f94 <I2C1_Bus_Test+0x5c>
    }

    return PASS;
 8000f92:	2302      	movs	r3, #2
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40005400 	.word	0x40005400

08000f9c <I2C_EN_ACK>:

int I2C_POS_Read(){
	I2C1->CR1 |= I2C_CR1_POS;			//POS: Acknowledge/PEC Position (only for data reception) p.682
	return DONE;
}
int I2C_EN_ACK(){
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
	I2C1->CR1 |= I2C_CR1_ACK;
 8000fa0:	4a05      	ldr	r2, [pc, #20]	; (8000fb8 <I2C_EN_ACK+0x1c>)
 8000fa2:	4b05      	ldr	r3, [pc, #20]	; (8000fb8 <I2C_EN_ACK+0x1c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000faa:	6013      	str	r3, [r2, #0]
	return DONE;
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	40005400 	.word	0x40005400

08000fbc <I2C_DI_ACK>:
int I2C_DI_ACK(){
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
	I2C1->CR1 &= ~I2C_CR1_ACK;	//No ACK
 8000fc0:	4a05      	ldr	r2, [pc, #20]	; (8000fd8 <I2C_DI_ACK+0x1c>)
 8000fc2:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <I2C_DI_ACK+0x1c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000fca:	6013      	str	r3, [r2, #0]
	return DONE;
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	40005400 	.word	0x40005400

08000fdc <I2C_Clear_AddrFlag>:
        I2C1->SR1 &= ~I2C_SR1_OVR;  // Clear flag
        return FAIL;
    }
    return PASS;
}
int I2C_Clear_AddrFlag(){
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
    volatile uint32_t temp = I2C1->SR2;  // Clear ADDR p691
 8000fe2:	4b04      	ldr	r3, [pc, #16]	; (8000ff4 <I2C_Clear_AddrFlag+0x18>)
 8000fe4:	699b      	ldr	r3, [r3, #24]
 8000fe6:	607b      	str	r3, [r7, #4]
	return DONE;
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr
 8000ff4:	40005400 	.word	0x40005400

08000ff8 <I2C1_GPIO_Init>:
/*END -----------v1.0-----------*/

/*-----------v1.1-----------*/

/*1. I2C GPIO Configuration PB8 PB9*/
int I2C1_GPIO_Init() {
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;							//Bus clk AHB + GPIOB
 8000ffc:	4a14      	ldr	r2, [pc, #80]	; (8001050 <I2C1_GPIO_Init+0x58>)
 8000ffe:	4b14      	ldr	r3, [pc, #80]	; (8001050 <I2C1_GPIO_Init+0x58>)
 8001000:	69db      	ldr	r3, [r3, #28]
 8001002:	f043 0302 	orr.w	r3, r3, #2
 8001006:	61d3      	str	r3, [r2, #28]

	GPIOB->MODER |= GPIO_MODER_MODER8_1 | GPIO_MODER_MODER9_1;	//AF mode
 8001008:	4a12      	ldr	r2, [pc, #72]	; (8001054 <I2C1_GPIO_Init+0x5c>)
 800100a:	4b12      	ldr	r3, [pc, #72]	; (8001054 <I2C1_GPIO_Init+0x5c>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 8001012:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER |= GPIO_OTYPER_OT_8 | GPIO_OTYPER_OT_9;		//Open drain
 8001014:	4a0f      	ldr	r2, [pc, #60]	; (8001054 <I2C1_GPIO_Init+0x5c>)
 8001016:	4b0f      	ldr	r3, [pc, #60]	; (8001054 <I2C1_GPIO_Init+0x5c>)
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800101e:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR8_0 | GPIO_OSPEEDER_OSPEEDR9_0;//Normal speed
 8001020:	4a0c      	ldr	r2, [pc, #48]	; (8001054 <I2C1_GPIO_Init+0x5c>)
 8001022:	4b0c      	ldr	r3, [pc, #48]	; (8001054 <I2C1_GPIO_Init+0x5c>)
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 800102a:	6093      	str	r3, [r2, #8]
	//GPIOB->PUPDR &= (~GPIO_PUPDR_PUPDR8_0) & (~GPIO_PUPDR_PUPDR9_0); 	//No Pull-up
	GPIOB->PUPDR |= GPIO_PUPDR_PUPDR8_1 | GPIO_PUPDR_PUPDR9_1; 	//Pull-up
 800102c:	4a09      	ldr	r2, [pc, #36]	; (8001054 <I2C1_GPIO_Init+0x5c>)
 800102e:	4b09      	ldr	r3, [pc, #36]	; (8001054 <I2C1_GPIO_Init+0x5c>)
 8001030:	68db      	ldr	r3, [r3, #12]
 8001032:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 8001036:	60d3      	str	r3, [r2, #12]
	GPIOB->AFR[1] |= (4U<<GPIO_AFRH_AFRH0_Pos) | (4U<<GPIO_AFRH_AFRH1_Pos); //AF4 = I2C1
 8001038:	4a06      	ldr	r2, [pc, #24]	; (8001054 <I2C1_GPIO_Init+0x5c>)
 800103a:	4b06      	ldr	r3, [pc, #24]	; (8001054 <I2C1_GPIO_Init+0x5c>)
 800103c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800103e:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8001042:	6253      	str	r3, [r2, #36]	; 0x24

	return DONE;
 8001044:	2300      	movs	r3, #0
}
 8001046:	4618      	mov	r0, r3
 8001048:	46bd      	mov	sp, r7
 800104a:	bc80      	pop	{r7}
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	40023800 	.word	0x40023800
 8001054:	40020400 	.word	0x40020400

08001058 <I2C1_Init>:

/*2. I2C1 Configuration*/
int I2C1_Init() {
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;	// Bus clk APB1 + I2C1
 800105c:	4a14      	ldr	r2, [pc, #80]	; (80010b0 <I2C1_Init+0x58>)
 800105e:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <I2C1_Init+0x58>)
 8001060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001062:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001066:	6253      	str	r3, [r2, #36]	; 0x24

    I2C1->CR1 |= I2C_CR1_SWRST;           // Reset
 8001068:	4a12      	ldr	r2, [pc, #72]	; (80010b4 <I2C1_Init+0x5c>)
 800106a:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <I2C1_Init+0x5c>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001072:	6013      	str	r3, [r2, #0]
    I2C1->CR1 &= ~I2C_CR1_SWRST;
 8001074:	4a0f      	ldr	r2, [pc, #60]	; (80010b4 <I2C1_Init+0x5c>)
 8001076:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <I2C1_Init+0x5c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800107e:	6013      	str	r3, [r2, #0]

    I2C1->CR2 = I2C1->CR2 = I2C_CR2_FREQ_5;	// 32MHz PCLK1
 8001080:	4a0c      	ldr	r2, [pc, #48]	; (80010b4 <I2C1_Init+0x5c>)
 8001082:	490c      	ldr	r1, [pc, #48]	; (80010b4 <I2C1_Init+0x5c>)
 8001084:	2320      	movs	r3, #32
 8001086:	604b      	str	r3, [r1, #4]
 8001088:	6053      	str	r3, [r2, #4]
    I2C1->CCR = 160;                       // 100kHz SCL
 800108a:	4b0a      	ldr	r3, [pc, #40]	; (80010b4 <I2C1_Init+0x5c>)
 800108c:	22a0      	movs	r2, #160	; 0xa0
 800108e:	61da      	str	r2, [r3, #28]
    I2C1->TRISE = I2C1->TRISE = 33;        // Max rise time
 8001090:	4a08      	ldr	r2, [pc, #32]	; (80010b4 <I2C1_Init+0x5c>)
 8001092:	4908      	ldr	r1, [pc, #32]	; (80010b4 <I2C1_Init+0x5c>)
 8001094:	2321      	movs	r3, #33	; 0x21
 8001096:	620b      	str	r3, [r1, #32]
 8001098:	6213      	str	r3, [r2, #32]

    I2C1->CR1 |= I2C_CR1_PE;              // Enable I2C
 800109a:	4a06      	ldr	r2, [pc, #24]	; (80010b4 <I2C1_Init+0x5c>)
 800109c:	4b05      	ldr	r3, [pc, #20]	; (80010b4 <I2C1_Init+0x5c>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	6013      	str	r3, [r2, #0]

    return DONE;
 80010a6:	2300      	movs	r3, #0
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc80      	pop	{r7}
 80010ae:	4770      	bx	lr
 80010b0:	40023800 	.word	0x40023800
 80010b4:	40005400 	.word	0x40005400

080010b8 <I2C_Read_nData>:
#include "i2c.h"
//
int I2C_Read_nData(uint8_t *data, uint8_t len, uint8_t addr) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	460b      	mov	r3, r1
 80010c2:	70fb      	strb	r3, [r7, #3]
 80010c4:	4613      	mov	r3, r2
 80010c6:	70bb      	strb	r3, [r7, #2]
	I2C_Start();//check_pass(I2C_Start(),"---I2C_Start");
 80010c8:	f7ff feb0 	bl	8000e2c <I2C_Start>

	I2C_Write_Addr((addr << 1) | 1);//check_pass(I2C_Write_Addr((SGP30_ADDR << 1) | 1),"---I2C_Write_Addr + R");
 80010cc:	78bb      	ldrb	r3, [r7, #2]
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	b25b      	sxtb	r3, r3
 80010d2:	f043 0301 	orr.w	r3, r3, #1
 80010d6:	b25b      	sxtb	r3, r3
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff febc 	bl	8000e58 <I2C_Write_Addr>

	I2C_EN_ACK();//check_pass(I2C_EN_ACK(),"---I2C_EN_ACK");
 80010e0:	f7ff ff5c 	bl	8000f9c <I2C_EN_ACK>

	I2C_Clear_AddrFlag();//check_pass(I2C_Clear_AddrFlag(),"I2C_Clear_AddrFlag");
 80010e4:	f7ff ff7a 	bl	8000fdc <I2C_Clear_AddrFlag>

	for(int i=0; i<len;i++)
 80010e8:	2300      	movs	r3, #0
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	e019      	b.n	8001122 <I2C_Read_nData+0x6a>
	{
		//Handle last byte - send NACK and STOP before read
		if(i==len-1){
 80010ee:	78fb      	ldrb	r3, [r7, #3]
 80010f0:	1e5a      	subs	r2, r3, #1
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d103      	bne.n	8001100 <I2C_Read_nData+0x48>
			I2C_DI_ACK();//check_pass(I2C_DI_ACK(),"---I2C_DI_ACK");
 80010f8:	f7ff ff60 	bl	8000fbc <I2C_DI_ACK>
			I2C_StopRead();//check_pass(I2C_Stop(),"---I2C_Stop");
 80010fc:	f7ff fee8 	bl	8000ed0 <I2C_StopRead>
		}

		while(!(I2C1->SR1 & I2C_SR1_RXNE)){}
 8001100:	bf00      	nop
 8001102:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <I2C_Read_nData+0x7c>)
 8001104:	695b      	ldr	r3, [r3, #20]
 8001106:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800110a:	2b00      	cmp	r3, #0
 800110c:	d0f9      	beq.n	8001102 <I2C_Read_nData+0x4a>
		data[i] = I2C1->DR;
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	4413      	add	r3, r2
 8001114:	4a07      	ldr	r2, [pc, #28]	; (8001134 <I2C_Read_nData+0x7c>)
 8001116:	6912      	ldr	r2, [r2, #16]
 8001118:	b2d2      	uxtb	r2, r2
 800111a:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<len;i++)
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	3301      	adds	r3, #1
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	78fa      	ldrb	r2, [r7, #3]
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	429a      	cmp	r2, r3
 8001128:	dce1      	bgt.n	80010ee <I2C_Read_nData+0x36>
	}

    return DONE;
 800112a:	2300      	movs	r3, #0
}
 800112c:	4618      	mov	r0, r3
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	40005400 	.word	0x40005400

08001138 <I2C_Write_Cmd>:
#include "i2c.h"


int I2C_Write_Cmd(uint8_t* cmd,uint8_t ncmd, uint8_t stop, uint8_t addr) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	4608      	mov	r0, r1
 8001142:	4611      	mov	r1, r2
 8001144:	461a      	mov	r2, r3
 8001146:	4603      	mov	r3, r0
 8001148:	70fb      	strb	r3, [r7, #3]
 800114a:	460b      	mov	r3, r1
 800114c:	70bb      	strb	r3, [r7, #2]
 800114e:	4613      	mov	r3, r2
 8001150:	707b      	strb	r3, [r7, #1]
    I2C_Start();//check_pass(I2C_Start(),"---I2C_Start");
 8001152:	f7ff fe6b 	bl	8000e2c <I2C_Start>
    I2C_Write_Addr(addr << 1);//check_pass(I2C_Write_Addr(SGP30_ADDR << 1),"---I2C_Write_Addr + W");
 8001156:	787b      	ldrb	r3, [r7, #1]
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	b2db      	uxtb	r3, r3
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff fe7b 	bl	8000e58 <I2C_Write_Addr>
    I2C_Clear_AddrFlag();//check_pass(I2C_Clear_AddrFlag(),"I2C_Clear_AddrFlag");
 8001162:	f7ff ff3b 	bl	8000fdc <I2C_Clear_AddrFlag>
    while(ncmd--){
 8001166:	e006      	b.n	8001176 <I2C_Write_Cmd+0x3e>
    	I2C_WriteData(*cmd++);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	1c5a      	adds	r2, r3, #1
 800116c:	607a      	str	r2, [r7, #4]
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff fe8f 	bl	8000e94 <I2C_WriteData>
    while(ncmd--){
 8001176:	78fb      	ldrb	r3, [r7, #3]
 8001178:	1e5a      	subs	r2, r3, #1
 800117a:	70fa      	strb	r2, [r7, #3]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d1f3      	bne.n	8001168 <I2C_Write_Cmd+0x30>
    }
    if(stop) I2C_StopWrite();//check_pass(I2C_Stop(),"---I2C_Stop");
 8001180:	78bb      	ldrb	r3, [r7, #2]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <I2C_Write_Cmd+0x52>
 8001186:	f7ff feb9 	bl	8000efc <I2C_StopWrite>

    return DONE;
 800118a:	2300      	movs	r3, #0
}
 800118c:	4618      	mov	r0, r3
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <main>:
*/
int Initial();
int LED_Toggle();

int main(void)
{
 8001194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001196:	b0b5      	sub	sp, #212	; 0xd4
 8001198:	af04      	add	r7, sp, #16
	char buf[LOG_LENGH]={0};
 800119a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800119e:	2264      	movs	r2, #100	; 0x64
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f001 fbc0 	bl	8002928 <memset>
	Initial();//check_pass(Initial(),"Initial");
 80011a8:	f000 f9d8 	bl	800155c <Initial>

	LCD_Init();
 80011ac:	f000 fe04 	bl	8001db8 <LCD_Init>
	LCD_ClearAll();
 80011b0:	f000 fea1 	bl	8001ef6 <LCD_ClearAll>
	LCD_GoToXY(0,0);
 80011b4:	2100      	movs	r1, #0
 80011b6:	2000      	movs	r0, #0
 80011b8:	f000 fe78 	bl	8001eac <LCD_GoToXY>
	LCD_SendString("Temperature");
 80011bc:	48d1      	ldr	r0, [pc, #836]	; (8001504 <main+0x370>)
 80011be:	f000 fe61 	bl	8001e84 <LCD_SendString>

	Tem_Hum_Data_t am2302;
	Tem_Hum_Data_t ds1621;

	SGP30_Data_t sgp30;
	SGP30_Init();//check_pass(SGP30_Init(),"SGP30_Init");
 80011c2:	f000 fedd 	bl	8001f80 <SGP30_Init>


	bmp085_calibration_param cal;
	bmp085_get_cal_param(&cal);
 80011c6:	f107 030c 	add.w	r3, r7, #12
 80011ca:	4618      	mov	r0, r3
 80011cc:	f000 fc7e 	bl	8001acc <bmp085_get_cal_param>

  /* Infinite loop */
  while (1)
  {
	  uart2_write_string("---------------------\n\r");
 80011d0:	48cd      	ldr	r0, [pc, #820]	; (8001508 <main+0x374>)
 80011d2:	f001 fb67 	bl	80028a4 <uart2_write_string>
	  LED_Toggle();//check_pass(LED_Toggle(),"LED_Toggle");
 80011d6:	f000 f9d1 	bl	800157c <LED_Toggle>

	  am2302Request(am2302.data);//check_pass(am2302Request(am2302.data),"am2302Request");
 80011da:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011de:	3308      	adds	r3, #8
 80011e0:	4618      	mov	r0, r3
 80011e2:	f000 f9e9 	bl	80015b8 <am2302Request>
//	check_pass(am2302ShowUart2(am2302.data),"am2302ShowUart2");
	  AM2302_Read_Data(&am2302.hum,&am2302.tem,am2302.data);//check_pass(AM2302_Read_Data(&am2302.hum,&am2302.tem,am2302.data),"AM2302_Read_Data");
 80011e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011ea:	f103 0208 	add.w	r2, r3, #8
 80011ee:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80011f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011f6:	3304      	adds	r3, #4
 80011f8:	4618      	mov	r0, r3
 80011fa:	f000 fa97 	bl	800172c <AM2302_Read_Data>

	sprintf(buf,"AM2302> oC: %d.%d - RH: %d.%d\n\r",
			(int)am2302.tem,
 80011fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	sprintf(buf,"AM2302> oC: %d.%d - RH: %d.%d\n\r",
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff fded 	bl	8000de0 <__aeabi_f2iz>
 8001206:	4606      	mov	r6, r0
			(int)(am2302.tem*10)%10,
 8001208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800120a:	49c0      	ldr	r1, [pc, #768]	; (800150c <main+0x378>)
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff fc97 	bl	8000b40 <__aeabi_fmul>
 8001212:	4603      	mov	r3, r0
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff fde3 	bl	8000de0 <__aeabi_f2iz>
 800121a:	4602      	mov	r2, r0
	sprintf(buf,"AM2302> oC: %d.%d - RH: %d.%d\n\r",
 800121c:	4bbc      	ldr	r3, [pc, #752]	; (8001510 <main+0x37c>)
 800121e:	fb83 1302 	smull	r1, r3, r3, r2
 8001222:	1099      	asrs	r1, r3, #2
 8001224:	17d3      	asrs	r3, r2, #31
 8001226:	1acc      	subs	r4, r1, r3
 8001228:	4623      	mov	r3, r4
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4423      	add	r3, r4
 800122e:	005b      	lsls	r3, r3, #1
 8001230:	1ad4      	subs	r4, r2, r3
			(int)am2302.hum,
 8001232:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	sprintf(buf,"AM2302> oC: %d.%d - RH: %d.%d\n\r",
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff fdd3 	bl	8000de0 <__aeabi_f2iz>
 800123a:	4605      	mov	r5, r0
			(int)(am2302.hum*10)%10);
 800123c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800123e:	49b3      	ldr	r1, [pc, #716]	; (800150c <main+0x378>)
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff fc7d 	bl	8000b40 <__aeabi_fmul>
 8001246:	4603      	mov	r3, r0
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff fdc9 	bl	8000de0 <__aeabi_f2iz>
 800124e:	4601      	mov	r1, r0
	sprintf(buf,"AM2302> oC: %d.%d - RH: %d.%d\n\r",
 8001250:	4baf      	ldr	r3, [pc, #700]	; (8001510 <main+0x37c>)
 8001252:	fb83 2301 	smull	r2, r3, r3, r1
 8001256:	109a      	asrs	r2, r3, #2
 8001258:	17cb      	asrs	r3, r1, #31
 800125a:	1ad2      	subs	r2, r2, r3
 800125c:	4613      	mov	r3, r2
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	4413      	add	r3, r2
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	1aca      	subs	r2, r1, r3
 8001266:	f107 0044 	add.w	r0, r7, #68	; 0x44
 800126a:	9201      	str	r2, [sp, #4]
 800126c:	9500      	str	r5, [sp, #0]
 800126e:	4623      	mov	r3, r4
 8001270:	4632      	mov	r2, r6
 8001272:	49a8      	ldr	r1, [pc, #672]	; (8001514 <main+0x380>)
 8001274:	f001 fa85 	bl	8002782 <siprintf>
	uart2_write_string(buf);
 8001278:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800127c:	4618      	mov	r0, r3
 800127e:	f001 fb11 	bl	80028a4 <uart2_write_string>


	ds1621_start();//check_pass(ds1621_start(),"ds1621_start");
 8001282:	f000 fd35 	bl	8001cf0 <ds1621_start>
	ds1621_read_temperature(ds1621.data,2);//check_pass(ds1621_read_temperature(ds1621.data,2),"ds1621_read_temperature");
 8001286:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800128a:	3308      	adds	r3, #8
 800128c:	2102      	movs	r1, #2
 800128e:	4618      	mov	r0, r3
 8001290:	f000 fd42 	bl	8001d18 <ds1621_read_temperature>
	ds1621.tem = ds1621.data[0]+ds1621.data[1]/10.0;
 8001294:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff f8c3 	bl	8000424 <__aeabi_i2d>
 800129e:	4604      	mov	r4, r0
 80012a0:	460d      	mov	r5, r1
 80012a2:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff f8bc 	bl	8000424 <__aeabi_i2d>
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	4b99      	ldr	r3, [pc, #612]	; (8001518 <main+0x384>)
 80012b2:	f7ff fa47 	bl	8000744 <__aeabi_ddiv>
 80012b6:	4602      	mov	r2, r0
 80012b8:	460b      	mov	r3, r1
 80012ba:	4620      	mov	r0, r4
 80012bc:	4629      	mov	r1, r5
 80012be:	f7fe ff65 	bl	800018c <__adddf3>
 80012c2:	4603      	mov	r3, r0
 80012c4:	460c      	mov	r4, r1
 80012c6:	4618      	mov	r0, r3
 80012c8:	4621      	mov	r1, r4
 80012ca:	f7ff fbe9 	bl	8000aa0 <__aeabi_d2f>
 80012ce:	4603      	mov	r3, r0
 80012d0:	62fb      	str	r3, [r7, #44]	; 0x2c

	sprintf(buf,"DS1621> oC: %d.%d\n\r",
			(int)ds1621.data[0],
 80012d2:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
	sprintf(buf,"DS1621> oC: %d.%d\n\r",
 80012d6:	461a      	mov	r2, r3
			(int)ds1621.data[1]);
 80012d8:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
	sprintf(buf,"DS1621> oC: %d.%d\n\r",
 80012dc:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80012e0:	498e      	ldr	r1, [pc, #568]	; (800151c <main+0x388>)
 80012e2:	f001 fa4e 	bl	8002782 <siprintf>
	uart2_write_string(buf);
 80012e6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80012ea:	4618      	mov	r0, r3
 80012ec:	f001 fada 	bl	80028a4 <uart2_write_string>


	SGP30_SET_AH(am2302.hum,ds1621.tem,&sgp30.ah);//check_pass(SGP30_SET_AH(am2302.hum,am2302.tem,&sgp30.ah),"SGP30_SET_AH");
 80012f0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80012f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80012f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f8:	3304      	adds	r3, #4
 80012fa:	461a      	mov	r2, r3
 80012fc:	f000 feb8 	bl	8002070 <SGP30_SET_AH>
	SGP30_Measure(&sgp30.co2,&sgp30.tvoc);//check_pass(SGP30_Measure(&sgp30.co2,&sgp30.tvoc),"SGP30_Measure");
 8001300:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001304:	1c9a      	adds	r2, r3, #2
 8001306:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800130a:	4611      	mov	r1, r2
 800130c:	4618      	mov	r0, r3
 800130e:	f000 fe4f 	bl	8001fb0 <SGP30_Measure>
//
	sprintf(buf,"SGP30> CO2: %u - TVOC: %u - AH: %d.%d\n\r",
			sgp30.co2,sgp30.tvoc,
 8001312:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
	sprintf(buf,"SGP30> CO2: %u - TVOC: %u - AH: %d.%d\n\r",
 8001314:	461d      	mov	r5, r3
			sgp30.co2,sgp30.tvoc,
 8001316:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
	sprintf(buf,"SGP30> CO2: %u - TVOC: %u - AH: %d.%d\n\r",
 8001318:	461e      	mov	r6, r3
			(int)sgp30.ah,
 800131a:	6abb      	ldr	r3, [r7, #40]	; 0x28
	sprintf(buf,"SGP30> CO2: %u - TVOC: %u - AH: %d.%d\n\r",
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff fd5f 	bl	8000de0 <__aeabi_f2iz>
 8001322:	4604      	mov	r4, r0
			(int)(sgp30.ah*10)%10);
 8001324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001326:	4979      	ldr	r1, [pc, #484]	; (800150c <main+0x378>)
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff fc09 	bl	8000b40 <__aeabi_fmul>
 800132e:	4603      	mov	r3, r0
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fd55 	bl	8000de0 <__aeabi_f2iz>
 8001336:	4601      	mov	r1, r0
	sprintf(buf,"SGP30> CO2: %u - TVOC: %u - AH: %d.%d\n\r",
 8001338:	4b75      	ldr	r3, [pc, #468]	; (8001510 <main+0x37c>)
 800133a:	fb83 2301 	smull	r2, r3, r3, r1
 800133e:	109a      	asrs	r2, r3, #2
 8001340:	17cb      	asrs	r3, r1, #31
 8001342:	1ad2      	subs	r2, r2, r3
 8001344:	4613      	mov	r3, r2
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	4413      	add	r3, r2
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	1aca      	subs	r2, r1, r3
 800134e:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8001352:	9201      	str	r2, [sp, #4]
 8001354:	9400      	str	r4, [sp, #0]
 8001356:	4633      	mov	r3, r6
 8001358:	462a      	mov	r2, r5
 800135a:	4971      	ldr	r1, [pc, #452]	; (8001520 <main+0x38c>)
 800135c:	f001 fa11 	bl	8002782 <siprintf>
	uart2_write_string(buf);
 8001360:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001364:	4618      	mov	r0, r3
 8001366:	f001 fa9d 	bl	80028a4 <uart2_write_string>


	uint16_t ut = bmp085_get_ut();
 800136a:	f000 fc95 	bl	8001c98 <bmp085_get_ut>
 800136e:	4603      	mov	r3, r0
 8001370:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
	uint32_t up = bmp085_get_up(3);
 8001374:	2003      	movs	r0, #3
 8001376:	f000 fc2f 	bl	8001bd8 <bmp085_get_up>
 800137a:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
	int32_t temperature = bmp085_calculate_temperature(ut, &cal);
 800137e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8001382:	f107 020c 	add.w	r2, r7, #12
 8001386:	4611      	mov	r1, r2
 8001388:	4618      	mov	r0, r3
 800138a:	f000 fb8c 	bl	8001aa6 <bmp085_calculate_temperature>
 800138e:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
	uint32_t true_pressure = bmp085_calculate_pressure(up, ut, 3, &cal);
 8001392:	f8b7 10be 	ldrh.w	r1, [r7, #190]	; 0xbe
 8001396:	f107 030c 	add.w	r3, r7, #12
 800139a:	2203      	movs	r2, #3
 800139c:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 80013a0:	f000 fac0 	bl	8001924 <bmp085_calculate_pressure>
 80013a4:	4603      	mov	r3, r0
 80013a6:	60bb      	str	r3, [r7, #8]
	double true_altitude = bmp085_calculate_altitude(&true_pressure);
 80013a8:	f107 0308 	add.w	r3, r7, #8
 80013ac:	4618      	mov	r0, r3
 80013ae:	f000 fa27 	bl	8001800 <bmp085_calculate_altitude>
 80013b2:	e9c7 012a 	strd	r0, r1, [r7, #168]	; 0xa8
	sprintf(buf,"BMP085> oC: %d.%d - Pa: %d - m: %d.%d\n\r",
 80013b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80013ba:	4a55      	ldr	r2, [pc, #340]	; (8001510 <main+0x37c>)
 80013bc:	fb82 1203 	smull	r1, r2, r2, r3
 80013c0:	1092      	asrs	r2, r2, #2
 80013c2:	17db      	asrs	r3, r3, #31
 80013c4:	1ad5      	subs	r5, r2, r3
 80013c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80013ca:	4b51      	ldr	r3, [pc, #324]	; (8001510 <main+0x37c>)
 80013cc:	fb83 1302 	smull	r1, r3, r3, r2
 80013d0:	1099      	asrs	r1, r3, #2
 80013d2:	17d3      	asrs	r3, r2, #31
 80013d4:	1acc      	subs	r4, r1, r3
 80013d6:	4623      	mov	r3, r4
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	4423      	add	r3, r4
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	1ad4      	subs	r4, r2, r3
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	461e      	mov	r6, r3
 80013e4:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80013e8:	f7ff fb32 	bl	8000a50 <__aeabi_d2iz>
 80013ec:	6078      	str	r0, [r7, #4]
			(int)temperature/10,
			(int)temperature%10,
			(int)true_pressure,
			(int)true_altitude,
			(int)true_altitude%10);
 80013ee:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80013f2:	f7ff fb2d 	bl	8000a50 <__aeabi_d2iz>
 80013f6:	4601      	mov	r1, r0
	sprintf(buf,"BMP085> oC: %d.%d - Pa: %d - m: %d.%d\n\r",
 80013f8:	4b45      	ldr	r3, [pc, #276]	; (8001510 <main+0x37c>)
 80013fa:	fb83 2301 	smull	r2, r3, r3, r1
 80013fe:	109a      	asrs	r2, r3, #2
 8001400:	17cb      	asrs	r3, r1, #31
 8001402:	1ad2      	subs	r2, r2, r3
 8001404:	4613      	mov	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	4413      	add	r3, r2
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	1aca      	subs	r2, r1, r3
 800140e:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8001412:	9202      	str	r2, [sp, #8]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	9301      	str	r3, [sp, #4]
 8001418:	9600      	str	r6, [sp, #0]
 800141a:	4623      	mov	r3, r4
 800141c:	462a      	mov	r2, r5
 800141e:	4941      	ldr	r1, [pc, #260]	; (8001524 <main+0x390>)
 8001420:	f001 f9af 	bl	8002782 <siprintf>
	uart2_write_string(buf);
 8001424:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001428:	4618      	mov	r0, r3
 800142a:	f001 fa3b 	bl	80028a4 <uart2_write_string>


	/*LCD*/
	sprintf(buf,"%d.%d C - %d.%d RH",
				(int)am2302.tem,
 800142e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	sprintf(buf,"%d.%d C - %d.%d RH",
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff fcd5 	bl	8000de0 <__aeabi_f2iz>
 8001436:	4606      	mov	r6, r0
				(int)(am2302.tem*10)%10,
 8001438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800143a:	4934      	ldr	r1, [pc, #208]	; (800150c <main+0x378>)
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff fb7f 	bl	8000b40 <__aeabi_fmul>
 8001442:	4603      	mov	r3, r0
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff fccb 	bl	8000de0 <__aeabi_f2iz>
 800144a:	4602      	mov	r2, r0
	sprintf(buf,"%d.%d C - %d.%d RH",
 800144c:	4b30      	ldr	r3, [pc, #192]	; (8001510 <main+0x37c>)
 800144e:	fb83 1302 	smull	r1, r3, r3, r2
 8001452:	1099      	asrs	r1, r3, #2
 8001454:	17d3      	asrs	r3, r2, #31
 8001456:	1acc      	subs	r4, r1, r3
 8001458:	4623      	mov	r3, r4
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	4423      	add	r3, r4
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	1ad4      	subs	r4, r2, r3
				(int)am2302.hum,
 8001462:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	sprintf(buf,"%d.%d C - %d.%d RH",
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff fcbb 	bl	8000de0 <__aeabi_f2iz>
 800146a:	4605      	mov	r5, r0
				(int)(am2302.hum*10)%10);
 800146c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800146e:	4927      	ldr	r1, [pc, #156]	; (800150c <main+0x378>)
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff fb65 	bl	8000b40 <__aeabi_fmul>
 8001476:	4603      	mov	r3, r0
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff fcb1 	bl	8000de0 <__aeabi_f2iz>
 800147e:	4601      	mov	r1, r0
	sprintf(buf,"%d.%d C - %d.%d RH",
 8001480:	4b23      	ldr	r3, [pc, #140]	; (8001510 <main+0x37c>)
 8001482:	fb83 2301 	smull	r2, r3, r3, r1
 8001486:	109a      	asrs	r2, r3, #2
 8001488:	17cb      	asrs	r3, r1, #31
 800148a:	1ad2      	subs	r2, r2, r3
 800148c:	4613      	mov	r3, r2
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	4413      	add	r3, r2
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	1aca      	subs	r2, r1, r3
 8001496:	f107 0044 	add.w	r0, r7, #68	; 0x44
 800149a:	9201      	str	r2, [sp, #4]
 800149c:	9500      	str	r5, [sp, #0]
 800149e:	4623      	mov	r3, r4
 80014a0:	4632      	mov	r2, r6
 80014a2:	4921      	ldr	r1, [pc, #132]	; (8001528 <main+0x394>)
 80014a4:	f001 f96d 	bl	8002782 <siprintf>
	LCD_GoToXY(0,0);
 80014a8:	2100      	movs	r1, #0
 80014aa:	2000      	movs	r0, #0
 80014ac:	f000 fcfe 	bl	8001eac <LCD_GoToXY>
	LCD_SendString(buf);
 80014b0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80014b4:	4618      	mov	r0, r3
 80014b6:	f000 fce5 	bl	8001e84 <LCD_SendString>

	sprintf(buf,"%u %u %d.%d",sgp30.co2,sgp30.tvoc,(int)sgp30.ah,(int)(sgp30.ah*10)%10);
 80014ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80014bc:	461d      	mov	r5, r3
 80014be:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014c0:	461e      	mov	r6, r3
 80014c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fc8b 	bl	8000de0 <__aeabi_f2iz>
 80014ca:	4604      	mov	r4, r0
 80014cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ce:	490f      	ldr	r1, [pc, #60]	; (800150c <main+0x378>)
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff fb35 	bl	8000b40 <__aeabi_fmul>
 80014d6:	4603      	mov	r3, r0
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff fc81 	bl	8000de0 <__aeabi_f2iz>
 80014de:	4601      	mov	r1, r0
 80014e0:	4b0b      	ldr	r3, [pc, #44]	; (8001510 <main+0x37c>)
 80014e2:	fb83 2301 	smull	r2, r3, r3, r1
 80014e6:	109a      	asrs	r2, r3, #2
 80014e8:	17cb      	asrs	r3, r1, #31
 80014ea:	1ad2      	subs	r2, r2, r3
 80014ec:	4613      	mov	r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	1aca      	subs	r2, r1, r3
 80014f6:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80014fa:	9201      	str	r2, [sp, #4]
 80014fc:	9400      	str	r4, [sp, #0]
 80014fe:	4633      	mov	r3, r6
 8001500:	462a      	mov	r2, r5
 8001502:	e013      	b.n	800152c <main+0x398>
 8001504:	08003d50 	.word	0x08003d50
 8001508:	08003d5c 	.word	0x08003d5c
 800150c:	41200000 	.word	0x41200000
 8001510:	66666667 	.word	0x66666667
 8001514:	08003d74 	.word	0x08003d74
 8001518:	40240000 	.word	0x40240000
 800151c:	08003d94 	.word	0x08003d94
 8001520:	08003da8 	.word	0x08003da8
 8001524:	08003dd0 	.word	0x08003dd0
 8001528:	08003df8 	.word	0x08003df8
 800152c:	4909      	ldr	r1, [pc, #36]	; (8001554 <main+0x3c0>)
 800152e:	f001 f928 	bl	8002782 <siprintf>
	LCD_GoToXY(0,1);
 8001532:	2101      	movs	r1, #1
 8001534:	2000      	movs	r0, #0
 8001536:	f000 fcb9 	bl	8001eac <LCD_GoToXY>
	LCD_SendString(buf);
 800153a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800153e:	4618      	mov	r0, r3
 8001540:	f000 fca0 	bl	8001e84 <LCD_SendString>



	/*LED Toggle*/
	GPIOA->ODR = GPIO_ODR_ODR_5;
 8001544:	4b04      	ldr	r3, [pc, #16]	; (8001558 <main+0x3c4>)
 8001546:	2220      	movs	r2, #32
 8001548:	615a      	str	r2, [r3, #20]
	systickDelayMs(3000);
 800154a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800154e:	f000 ffe7 	bl	8002520 <systickDelayMs>
  {
 8001552:	e63d      	b.n	80011d0 <main+0x3c>
 8001554:	08003e0c 	.word	0x08003e0c
 8001558:	40020000 	.word	0x40020000

0800155c <Initial>:
  }
  return 0;
}

int Initial(){
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
	SetSysClk(); //32MHz
 8001560:	f000 fe7c 	bl	800225c <SetSysClk>
	SystemCoreClockUpdate();
 8001564:	f000 ff34 	bl	80023d0 <SystemCoreClockUpdate>
	uart2_init();
 8001568:	f001 f946 	bl	80027f8 <uart2_init>
	I2C1_GPIO_Init();
 800156c:	f7ff fd44 	bl	8000ff8 <I2C1_GPIO_Init>
	I2C1_Init();
 8001570:	f7ff fd72 	bl	8001058 <I2C1_Init>
	return DONE;
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	bd80      	pop	{r7, pc}
	...

0800157c <LED_Toggle>:

/*Pull-up LED*/
int LED_Toggle(){
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8001580:	4a0b      	ldr	r2, [pc, #44]	; (80015b0 <LED_Toggle+0x34>)
 8001582:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <LED_Toggle+0x34>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	f043 0301 	orr.w	r3, r3, #1
 800158a:	61d3      	str	r3, [r2, #28]
	GPIOA->MODER |= GPIO_MODER_MODER5_0;
 800158c:	4a09      	ldr	r2, [pc, #36]	; (80015b4 <LED_Toggle+0x38>)
 800158e:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <LED_Toggle+0x38>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001596:	6013      	str	r3, [r2, #0]
	GPIOA->ODR &= ~GPIO_ODR_ODR_5;
 8001598:	4a06      	ldr	r2, [pc, #24]	; (80015b4 <LED_Toggle+0x38>)
 800159a:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <LED_Toggle+0x38>)
 800159c:	695b      	ldr	r3, [r3, #20]
 800159e:	f023 0320 	bic.w	r3, r3, #32
 80015a2:	6153      	str	r3, [r2, #20]
	return DONE;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40020000 	.word	0x40020000

080015b8 <am2302Request>:
 *	//7. Calculate CRC
 *			//Checksum=(Byte 0 + Byte 1 + Byte 2 + Byte 3) &0xFF
 *	//8. Check CRC if correct then return data
 * */

int am2302Request(uint8_t *array){
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
//1. Initial GPIO mode Output
	//1. Enable Clock bus for GPIO pin PA6
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 80015c0:	4a58      	ldr	r2, [pc, #352]	; (8001724 <am2302Request+0x16c>)
 80015c2:	4b58      	ldr	r3, [pc, #352]	; (8001724 <am2302Request+0x16c>)
 80015c4:	69db      	ldr	r3, [r3, #28]
 80015c6:	f043 0301 	orr.w	r3, r3, #1
 80015ca:	61d3      	str	r3, [r2, #28]

	//2. Config GPIO pin mode output
	GPIOA->MODER |= GPIO_MODER_MODER6_0;
 80015cc:	4a56      	ldr	r2, [pc, #344]	; (8001728 <am2302Request+0x170>)
 80015ce:	4b56      	ldr	r3, [pc, #344]	; (8001728 <am2302Request+0x170>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015d6:	6013      	str	r3, [r2, #0]
//2. Start communication
	 //1. Set Pin 6 HIGH
	GPIOA->ODR |= GPIO_ODR_ODR_6;
 80015d8:	4a53      	ldr	r2, [pc, #332]	; (8001728 <am2302Request+0x170>)
 80015da:	4b53      	ldr	r3, [pc, #332]	; (8001728 <am2302Request+0x170>)
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015e2:	6153      	str	r3, [r2, #20]
	//	2. Delay 1 ms
	systickDelayMs(1);
 80015e4:	2001      	movs	r0, #1
 80015e6:	f000 ff9b 	bl	8002520 <systickDelayMs>

	 //3. Set pin LOW
	GPIOA->ODR &= ~GPIO_ODR_ODR_6;
 80015ea:	4a4f      	ldr	r2, [pc, #316]	; (8001728 <am2302Request+0x170>)
 80015ec:	4b4e      	ldr	r3, [pc, #312]	; (8001728 <am2302Request+0x170>)
 80015ee:	695b      	ldr	r3, [r3, #20]
 80015f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80015f4:	6153      	str	r3, [r2, #20]
	//4. Delay 1 ms
	systickDelayMs(1);
 80015f6:	2001      	movs	r0, #1
 80015f8:	f000 ff92 	bl	8002520 <systickDelayMs>
//3. Request data
	 //1. Set pin HIGH
	GPIOA->ODR |= GPIO_ODR_ODR_6;
 80015fc:	4a4a      	ldr	r2, [pc, #296]	; (8001728 <am2302Request+0x170>)
 80015fe:	4b4a      	ldr	r3, [pc, #296]	; (8001728 <am2302Request+0x170>)
 8001600:	695b      	ldr	r3, [r3, #20]
 8001602:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001606:	6153      	str	r3, [r2, #20]
	 //2. Delay 40 us
	systickDelayUs(40);
 8001608:	2028      	movs	r0, #40	; 0x28
 800160a:	f000 ffb3 	bl	8002574 <systickDelayUs>
//4. Change GPIO mode Input
	GPIOA->MODER &= ~GPIO_MODER_MODER6;
 800160e:	4a46      	ldr	r2, [pc, #280]	; (8001728 <am2302Request+0x170>)
 8001610:	4b45      	ldr	r3, [pc, #276]	; (8001728 <am2302Request+0x170>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001618:	6013      	str	r3, [r2, #0]
//5. Wait for am2302 respond
	 //1. Wait forever until Input Data Register Pin LOW
	while((GPIOA->IDR & GPIO_IDR_IDR_6)){}
 800161a:	bf00      	nop
 800161c:	4b42      	ldr	r3, [pc, #264]	; (8001728 <am2302Request+0x170>)
 800161e:	691b      	ldr	r3, [r3, #16]
 8001620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001624:	2b00      	cmp	r3, #0
 8001626:	d1f9      	bne.n	800161c <am2302Request+0x64>
	//2. Wait forever until Input Data Register Pin HIGH
	while(!(GPIOA->IDR & GPIO_IDR_IDR_6)){}
 8001628:	bf00      	nop
 800162a:	4b3f      	ldr	r3, [pc, #252]	; (8001728 <am2302Request+0x170>)
 800162c:	691b      	ldr	r3, [r3, #16]
 800162e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001632:	2b00      	cmp	r3, #0
 8001634:	d0f9      	beq.n	800162a <am2302Request+0x72>
	 //3. Wait forever until Input Data Register Pin LOW
	while((GPIOA->IDR & GPIO_IDR_IDR_6)){}
 8001636:	bf00      	nop
 8001638:	4b3b      	ldr	r3, [pc, #236]	; (8001728 <am2302Request+0x170>)
 800163a:	691b      	ldr	r3, [r3, #16]
 800163c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001640:	2b00      	cmp	r3, #0
 8001642:	d1f9      	bne.n	8001638 <am2302Request+0x80>
//6. Get data
	//1. User provide pointer array uint8 array[5] to save data.
	uint8_t ar[5]={0x00};
 8001644:	f107 0308 	add.w	r3, r7, #8
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	711a      	strb	r2, [r3, #4]
	//2. Read 40 bits and add each 8 bits to array
	uint8_t i = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	73fb      	strb	r3, [r7, #15]
	while(i<40){
 8001652:	e032      	b.n	80016ba <am2302Request+0x102>
		//2.1 Wait until Input Data Register Pin HIGH
		while(!(GPIOA->IDR & GPIO_IDR_IDR_6)){}
 8001654:	bf00      	nop
 8001656:	4b34      	ldr	r3, [pc, #208]	; (8001728 <am2302Request+0x170>)
 8001658:	691b      	ldr	r3, [r3, #16]
 800165a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800165e:	2b00      	cmp	r3, #0
 8001660:	d0f9      	beq.n	8001656 <am2302Request+0x9e>
		//2.2 Delay 50 us
		systickDelayUs(45);
 8001662:	202d      	movs	r0, #45	; 0x2d
 8001664:	f000 ff86 	bl	8002574 <systickDelayUs>
		//2.3 If PIN still HIGH over 45us, the vol-lengh mean data "1" else mean "0".
		//Then add each 8bits to array.
		if(GPIOA->IDR & GPIO_IDR_IDR_6){
 8001668:	4b2f      	ldr	r3, [pc, #188]	; (8001728 <am2302Request+0x170>)
 800166a:	691b      	ldr	r3, [r3, #16]
 800166c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001670:	2b00      	cmp	r3, #0
 8001672:	d018      	beq.n	80016a6 <am2302Request+0xee>
			ar[i/8] |= 0x80 >> (i%8);//(i/8): i increase every 8bit, (i%8): reset counting from 0->7
 8001674:	7bfb      	ldrb	r3, [r7, #15]
 8001676:	08db      	lsrs	r3, r3, #3
 8001678:	b2db      	uxtb	r3, r3
 800167a:	4618      	mov	r0, r3
 800167c:	f107 0210 	add.w	r2, r7, #16
 8001680:	4413      	add	r3, r2
 8001682:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8001686:	b25a      	sxtb	r2, r3
 8001688:	7bfb      	ldrb	r3, [r7, #15]
 800168a:	f003 0307 	and.w	r3, r3, #7
 800168e:	2180      	movs	r1, #128	; 0x80
 8001690:	fa41 f303 	asr.w	r3, r1, r3
 8001694:	b25b      	sxtb	r3, r3
 8001696:	4313      	orrs	r3, r2
 8001698:	b25b      	sxtb	r3, r3
 800169a:	b2da      	uxtb	r2, r3
 800169c:	f107 0310 	add.w	r3, r7, #16
 80016a0:	4403      	add	r3, r0
 80016a2:	f803 2c08 	strb.w	r2, [r3, #-8]
		}
		//2.4 i++;
		i++;
 80016a6:	7bfb      	ldrb	r3, [r7, #15]
 80016a8:	3301      	adds	r3, #1
 80016aa:	73fb      	strb	r3, [r7, #15]
		//2.5 wait pin change HIGH to LOW to finish this bit
		while(GPIOA->IDR & GPIO_IDR_IDR_6){}
 80016ac:	bf00      	nop
 80016ae:	4b1e      	ldr	r3, [pc, #120]	; (8001728 <am2302Request+0x170>)
 80016b0:	691b      	ldr	r3, [r3, #16]
 80016b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d1f9      	bne.n	80016ae <am2302Request+0xf6>
	while(i<40){
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	2b27      	cmp	r3, #39	; 0x27
 80016be:	d9c9      	bls.n	8001654 <am2302Request+0x9c>
	}
//7. Calculate CRC
	//Checksum=(Byte 0 + Byte 1 + Byte 2 + Byte 3) &0xFF
	uint8_t crc = 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	73bb      	strb	r3, [r7, #14]
	for(i=0;i<4;i++){
 80016c4:	2300      	movs	r3, #0
 80016c6:	73fb      	strb	r3, [r7, #15]
 80016c8:	e00b      	b.n	80016e2 <am2302Request+0x12a>
		crc += ar[i];
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
 80016cc:	f107 0210 	add.w	r2, r7, #16
 80016d0:	4413      	add	r3, r2
 80016d2:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80016d6:	7bbb      	ldrb	r3, [r7, #14]
 80016d8:	4413      	add	r3, r2
 80016da:	73bb      	strb	r3, [r7, #14]
	for(i=0;i<4;i++){
 80016dc:	7bfb      	ldrb	r3, [r7, #15]
 80016de:	3301      	adds	r3, #1
 80016e0:	73fb      	strb	r3, [r7, #15]
 80016e2:	7bfb      	ldrb	r3, [r7, #15]
 80016e4:	2b03      	cmp	r3, #3
 80016e6:	d9f0      	bls.n	80016ca <am2302Request+0x112>
	}
	crc &= 0xFF;
//8. Check CRC if correct then return data
	if(crc==ar[4]){
 80016e8:	7b3b      	ldrb	r3, [r7, #12]
 80016ea:	7bba      	ldrb	r2, [r7, #14]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d114      	bne.n	800171a <am2302Request+0x162>
		for(i=0;i<4;i++){
 80016f0:	2300      	movs	r3, #0
 80016f2:	73fb      	strb	r3, [r7, #15]
 80016f4:	e00c      	b.n	8001710 <am2302Request+0x158>
			array[i]=ar[i];
 80016f6:	7bfb      	ldrb	r3, [r7, #15]
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	4413      	add	r3, r2
 80016fc:	7bfa      	ldrb	r2, [r7, #15]
 80016fe:	f107 0110 	add.w	r1, r7, #16
 8001702:	440a      	add	r2, r1
 8001704:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8001708:	701a      	strb	r2, [r3, #0]
		for(i=0;i<4;i++){
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	3301      	adds	r3, #1
 800170e:	73fb      	strb	r3, [r7, #15]
 8001710:	7bfb      	ldrb	r3, [r7, #15]
 8001712:	2b03      	cmp	r3, #3
 8001714:	d9ef      	bls.n	80016f6 <am2302Request+0x13e>
		}
		return DONE;
 8001716:	2300      	movs	r3, #0
 8001718:	e000      	b.n	800171c <am2302Request+0x164>
	}
	else
		return FAIL;
 800171a:	2301      	movs	r3, #1
}
 800171c:	4618      	mov	r0, r3
 800171e:	3710      	adds	r7, #16
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40023800 	.word	0x40023800
 8001728:	40020000 	.word	0x40020000

0800172c <AM2302_Read_Data>:
  sprintf(buffer, "%d,%d %%RH  %c%d,%d C\n\r", h/10,h%10,minus,t/10,t%10);
  uart2_write_string(buffer);

  return DONE;
}
int AM2302_Read_Data(float* humidity, float* temperature, uint8_t* data){
 800172c:	b5b0      	push	{r4, r5, r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	60f8      	str	r0, [r7, #12]
 8001734:	60b9      	str	r1, [r7, #8]
 8001736:	607a      	str	r2, [r7, #4]
	uint16_t h = 0x0000, t = 0x0000;
 8001738:	2300      	movs	r3, #0
 800173a:	82fb      	strh	r3, [r7, #22]
 800173c:	2300      	movs	r3, #0
 800173e:	82bb      	strh	r3, [r7, #20]
	//Read humidity
	  h = ((data[0]&0xFFFF)<<8) | (data[1]&0xFFFF);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	021b      	lsls	r3, r3, #8
 8001746:	b21a      	sxth	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	3301      	adds	r3, #1
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	b21b      	sxth	r3, r3
 8001750:	4313      	orrs	r3, r2
 8001752:	b21b      	sxth	r3, r3
 8001754:	82fb      	strh	r3, [r7, #22]

	  //Check minus template
	  int minus = (data[2]>>7)? -1 : 1;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	3302      	adds	r3, #2
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	b25b      	sxtb	r3, r3
 800175e:	2b00      	cmp	r3, #0
 8001760:	da02      	bge.n	8001768 <AM2302_Read_Data+0x3c>
 8001762:	f04f 33ff 	mov.w	r3, #4294967295
 8001766:	e000      	b.n	800176a <AM2302_Read_Data+0x3e>
 8001768:	2301      	movs	r3, #1
 800176a:	613b      	str	r3, [r7, #16]
	  //Read temperature
	  t = ((data[2]&0xFF7F)<<8) | (data[3]&0xFFFF); //&0xFF7F to remove minus
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	3302      	adds	r3, #2
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	021b      	lsls	r3, r3, #8
 8001774:	b21b      	sxth	r3, r3
 8001776:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800177a:	b21a      	sxth	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	3303      	adds	r3, #3
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	b21b      	sxth	r3, r3
 8001784:	4313      	orrs	r3, r2
 8001786:	b21b      	sxth	r3, r3
 8001788:	82bb      	strh	r3, [r7, #20]

	  *humidity = h/10.0;
 800178a:	8afb      	ldrh	r3, [r7, #22]
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe fe49 	bl	8000424 <__aeabi_i2d>
 8001792:	f04f 0200 	mov.w	r2, #0
 8001796:	4b18      	ldr	r3, [pc, #96]	; (80017f8 <AM2302_Read_Data+0xcc>)
 8001798:	f7fe ffd4 	bl	8000744 <__aeabi_ddiv>
 800179c:	4603      	mov	r3, r0
 800179e:	460c      	mov	r4, r1
 80017a0:	4618      	mov	r0, r3
 80017a2:	4621      	mov	r1, r4
 80017a4:	f7ff f97c 	bl	8000aa0 <__aeabi_d2f>
 80017a8:	4602      	mov	r2, r0
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	601a      	str	r2, [r3, #0]
	  *temperature = (t/10.0) * minus;
 80017ae:	8abb      	ldrh	r3, [r7, #20]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7fe fe37 	bl	8000424 <__aeabi_i2d>
 80017b6:	f04f 0200 	mov.w	r2, #0
 80017ba:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <AM2302_Read_Data+0xcc>)
 80017bc:	f7fe ffc2 	bl	8000744 <__aeabi_ddiv>
 80017c0:	4603      	mov	r3, r0
 80017c2:	460c      	mov	r4, r1
 80017c4:	4625      	mov	r5, r4
 80017c6:	461c      	mov	r4, r3
 80017c8:	6938      	ldr	r0, [r7, #16]
 80017ca:	f7fe fe2b 	bl	8000424 <__aeabi_i2d>
 80017ce:	4602      	mov	r2, r0
 80017d0:	460b      	mov	r3, r1
 80017d2:	4620      	mov	r0, r4
 80017d4:	4629      	mov	r1, r5
 80017d6:	f7fe fe8b 	bl	80004f0 <__aeabi_dmul>
 80017da:	4603      	mov	r3, r0
 80017dc:	460c      	mov	r4, r1
 80017de:	4618      	mov	r0, r3
 80017e0:	4621      	mov	r1, r4
 80017e2:	f7ff f95d 	bl	8000aa0 <__aeabi_d2f>
 80017e6:	4602      	mov	r2, r0
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	601a      	str	r2, [r3, #0]

	  return DONE;
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3718      	adds	r7, #24
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bdb0      	pop	{r4, r5, r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40240000 	.word	0x40240000
 80017fc:	00000000 	.word	0x00000000

08001800 <bmp085_calculate_altitude>:
#include "bmp085.h"

double bmp085_calculate_altitude(uint32_t* pressure){
 8001800:	b5b0      	push	{r4, r5, r7, lr}
 8001802:	b096      	sub	sp, #88	; 0x58
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
	double h = 0; //altitude above sea level (m)
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	f04f 0400 	mov.w	r4, #0
 8001810:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	double T0 = 288.15; // standard temperature at sea level (288.15K)
 8001814:	a436      	add	r4, pc, #216	; (adr r4, 80018f0 <bmp085_calculate_altitude+0xf0>)
 8001816:	cc18      	ldmia	r4, {r3, r4}
 8001818:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	double L = 0.0065; //L: temperature lapse rate (0.0065K/m)
 800181c:	a436      	add	r4, pc, #216	; (adr r4, 80018f8 <bmp085_calculate_altitude+0xf8>)
 800181e:	cc18      	ldmia	r4, {r3, r4}
 8001820:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	double p = (double)(*pressure); //p: measured pressure (Pa)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4618      	mov	r0, r3
 800182a:	f7fe fdeb 	bl	8000404 <__aeabi_ui2d>
 800182e:	4603      	mov	r3, r0
 8001830:	460c      	mov	r4, r1
 8001832:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	double p0 = 101325.0;//p0 : standard pressure at sea level (101325Pa)
 8001836:	a432      	add	r4, pc, #200	; (adr r4, 8001900 <bmp085_calculate_altitude+0x100>)
 8001838:	cc18      	ldmia	r4, {r3, r4}
 800183a:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	double R = 8.31447;//R: universal gas constant (8.31447J/(molK))
 800183e:	a432      	add	r4, pc, #200	; (adr r4, 8001908 <bmp085_calculate_altitude+0x108>)
 8001840:	cc18      	ldmia	r4, {r3, r4}
 8001842:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	double M =  0.0289644;//M: molar mass of dry air (0.0289644kg/mol)
 8001846:	a432      	add	r4, pc, #200	; (adr r4, 8001910 <bmp085_calculate_altitude+0x110>)
 8001848:	cc18      	ldmia	r4, {r3, r4}
 800184a:	e9c7 3408 	strd	r3, r4, [r7, #32]
	double g = 9.80665; //g: gravity (9.80665m/s)
 800184e:	a432      	add	r4, pc, #200	; (adr r4, 8001918 <bmp085_calculate_altitude+0x118>)
 8001850:	cc18      	ldmia	r4, {r3, r4}
 8001852:	e9c7 3406 	strd	r3, r4, [r7, #24]

	double exponent = (R * L) / (g * M);
 8001856:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800185a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800185e:	f7fe fe47 	bl	80004f0 <__aeabi_dmul>
 8001862:	4603      	mov	r3, r0
 8001864:	460c      	mov	r4, r1
 8001866:	4625      	mov	r5, r4
 8001868:	461c      	mov	r4, r3
 800186a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800186e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001872:	f7fe fe3d 	bl	80004f0 <__aeabi_dmul>
 8001876:	4602      	mov	r2, r0
 8001878:	460b      	mov	r3, r1
 800187a:	4620      	mov	r0, r4
 800187c:	4629      	mov	r1, r5
 800187e:	f7fe ff61 	bl	8000744 <__aeabi_ddiv>
 8001882:	4603      	mov	r3, r0
 8001884:	460c      	mov	r4, r1
 8001886:	e9c7 3404 	strd	r3, r4, [r7, #16]
	double ratio = pow((p / p0) , exponent);
 800188a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800188e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001892:	f7fe ff57 	bl	8000744 <__aeabi_ddiv>
 8001896:	4603      	mov	r3, r0
 8001898:	460c      	mov	r4, r1
 800189a:	4618      	mov	r0, r3
 800189c:	4621      	mov	r1, r4
 800189e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018a2:	f001 f8c1 	bl	8002a28 <pow>
 80018a6:	e9c7 0102 	strd	r0, r1, [r7, #8]
	h = (T0 / L) * (1.0 - ratio);
 80018aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80018ae:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80018b2:	f7fe ff47 	bl	8000744 <__aeabi_ddiv>
 80018b6:	4603      	mov	r3, r0
 80018b8:	460c      	mov	r4, r1
 80018ba:	4625      	mov	r5, r4
 80018bc:	461c      	mov	r4, r3
 80018be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80018c2:	f04f 0000 	mov.w	r0, #0
 80018c6:	4916      	ldr	r1, [pc, #88]	; (8001920 <bmp085_calculate_altitude+0x120>)
 80018c8:	f7fe fc5e 	bl	8000188 <__aeabi_dsub>
 80018cc:	4602      	mov	r2, r0
 80018ce:	460b      	mov	r3, r1
 80018d0:	4620      	mov	r0, r4
 80018d2:	4629      	mov	r1, r5
 80018d4:	f7fe fe0c 	bl	80004f0 <__aeabi_dmul>
 80018d8:	4603      	mov	r3, r0
 80018da:	460c      	mov	r4, r1
 80018dc:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50

	return h;
 80018e0:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50

}
 80018e4:	4618      	mov	r0, r3
 80018e6:	4621      	mov	r1, r4
 80018e8:	3758      	adds	r7, #88	; 0x58
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bdb0      	pop	{r4, r5, r7, pc}
 80018ee:	bf00      	nop
 80018f0:	66666666 	.word	0x66666666
 80018f4:	40720266 	.word	0x40720266
 80018f8:	76c8b439 	.word	0x76c8b439
 80018fc:	3f7a9fbe 	.word	0x3f7a9fbe
 8001900:	00000000 	.word	0x00000000
 8001904:	40f8bcd0 	.word	0x40f8bcd0
 8001908:	363b2570 	.word	0x363b2570
 800190c:	4020a102 	.word	0x4020a102
 8001910:	fafe3880 	.word	0xfafe3880
 8001914:	3f9da8d7 	.word	0x3f9da8d7
 8001918:	3a92a305 	.word	0x3a92a305
 800191c:	40239d01 	.word	0x40239d01
 8001920:	3ff00000 	.word	0x3ff00000

08001924 <bmp085_calculate_pressure>:
#include "bmp085.h"

// Function to calculate true pressure (in Pa)
int32_t bmp085_calculate_pressure(uint32_t up, int32_t ut, uint8_t oss, const  bmp085_calibration_param *cal) {
 8001924:	b580      	push	{r7, lr}
 8001926:	b08e      	sub	sp, #56	; 0x38
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	603b      	str	r3, [r7, #0]
 8001930:	4613      	mov	r3, r2
 8001932:	71fb      	strb	r3, [r7, #7]
    int32_t B5 = bmp085_calculate_B5(ut, cal);
 8001934:	6839      	ldr	r1, [r7, #0]
 8001936:	68b8      	ldr	r0, [r7, #8]
 8001938:	f000 f890 	bl	8001a5c <bmp085_calculate_B5>
 800193c:	6338      	str	r0, [r7, #48]	; 0x30
    int32_t B6 = B5 - 4000;
 800193e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001940:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 8001944:	62fb      	str	r3, [r7, #44]	; 0x2c

    int32_t X1 = (cal->b2 * ((B6 * B6) >> 12)) >> 11;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800194c:	4619      	mov	r1, r3
 800194e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001950:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001952:	fb02 f303 	mul.w	r3, r2, r3
 8001956:	131b      	asrs	r3, r3, #12
 8001958:	fb03 f301 	mul.w	r3, r3, r1
 800195c:	12db      	asrs	r3, r3, #11
 800195e:	62bb      	str	r3, [r7, #40]	; 0x28
    int32_t X2 = (cal->ac2 * B6) >> 11;
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001966:	461a      	mov	r2, r3
 8001968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800196a:	fb03 f302 	mul.w	r3, r3, r2
 800196e:	12db      	asrs	r3, r3, #11
 8001970:	627b      	str	r3, [r7, #36]	; 0x24
    int32_t X3 = X1 + X2;
 8001972:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001976:	4413      	add	r3, r2
 8001978:	623b      	str	r3, [r7, #32]

    int32_t B3 = ((((int32_t)cal->ac1 * 4 + X3) << oss) + 2) >> 2;
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001980:	009a      	lsls	r2, r3, #2
 8001982:	6a3b      	ldr	r3, [r7, #32]
 8001984:	441a      	add	r2, r3
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	3302      	adds	r3, #2
 800198e:	109b      	asrs	r3, r3, #2
 8001990:	61fb      	str	r3, [r7, #28]

    X1 = (cal->ac3 * B6) >> 13;
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001998:	461a      	mov	r2, r3
 800199a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800199c:	fb03 f302 	mul.w	r3, r3, r2
 80019a0:	135b      	asrs	r3, r3, #13
 80019a2:	62bb      	str	r3, [r7, #40]	; 0x28
    X2 = (cal->b1 * ((B6 * B6) >> 12)) >> 16;
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80019aa:	4619      	mov	r1, r3
 80019ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019b0:	fb02 f303 	mul.w	r3, r2, r3
 80019b4:	131b      	asrs	r3, r3, #12
 80019b6:	fb03 f301 	mul.w	r3, r3, r1
 80019ba:	141b      	asrs	r3, r3, #16
 80019bc:	627b      	str	r3, [r7, #36]	; 0x24
    X3 = ((X1 + X2) + 2) >> 2;
 80019be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80019c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c2:	4413      	add	r3, r2
 80019c4:	3302      	adds	r3, #2
 80019c6:	109b      	asrs	r3, r3, #2
 80019c8:	623b      	str	r3, [r7, #32]

    uint32_t B4 = (cal->ac4 * (uint32_t)(X3 + 32768)) >> 15;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	88db      	ldrh	r3, [r3, #6]
 80019ce:	461a      	mov	r2, r3
 80019d0:	6a3b      	ldr	r3, [r7, #32]
 80019d2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80019d6:	fb03 f302 	mul.w	r3, r3, r2
 80019da:	0bdb      	lsrs	r3, r3, #15
 80019dc:	61bb      	str	r3, [r7, #24]

    uint32_t B7 = ((uint32_t)up - B3) * (50000 >> oss);
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	68fa      	ldr	r2, [r7, #12]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	79fa      	ldrb	r2, [r7, #7]
 80019e6:	f24c 3150 	movw	r1, #50000	; 0xc350
 80019ea:	fa41 f202 	asr.w	r2, r1, r2
 80019ee:	fb02 f303 	mul.w	r3, r2, r3
 80019f2:	617b      	str	r3, [r7, #20]

    int32_t p;
    if (B7 < 0x80000000) {
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	db06      	blt.n	8001a08 <bmp085_calculate_pressure+0xe4>
        p = (B7 << 1) / B4;
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	005a      	lsls	r2, r3, #1
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a04:	637b      	str	r3, [r7, #52]	; 0x34
 8001a06:	e005      	b.n	8001a14 <bmp085_calculate_pressure+0xf0>
    } else {
        p = (B7 / B4) << 1;
 8001a08:	697a      	ldr	r2, [r7, #20]
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	637b      	str	r3, [r7, #52]	; 0x34
    }

    X1 = (p >> 8) * (p >> 8);
 8001a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a16:	121b      	asrs	r3, r3, #8
 8001a18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a1a:	1212      	asrs	r2, r2, #8
 8001a1c:	fb02 f303 	mul.w	r3, r2, r3
 8001a20:	62bb      	str	r3, [r7, #40]	; 0x28
    X1 = (X1 * 3038) >> 16;
 8001a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a24:	f640 32de 	movw	r2, #3038	; 0xbde
 8001a28:	fb02 f303 	mul.w	r3, r2, r3
 8001a2c:	141b      	asrs	r3, r3, #16
 8001a2e:	62bb      	str	r3, [r7, #40]	; 0x28
    X2 = (-7357 * p) >> 16;
 8001a30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a32:	4a09      	ldr	r2, [pc, #36]	; (8001a58 <bmp085_calculate_pressure+0x134>)
 8001a34:	fb02 f303 	mul.w	r3, r2, r3
 8001a38:	141b      	asrs	r3, r3, #16
 8001a3a:	627b      	str	r3, [r7, #36]	; 0x24

    p = p + ((X1 + X2 + 3791) >> 4);
 8001a3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a40:	4413      	add	r3, r2
 8001a42:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8001a46:	111b      	asrs	r3, r3, #4
 8001a48:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a4a:	4413      	add	r3, r2
 8001a4c:	637b      	str	r3, [r7, #52]	; 0x34

    return p;  // Pressure in Pa
 8001a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3738      	adds	r7, #56	; 0x38
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	ffffe343 	.word	0xffffe343

08001a5c <bmp085_calculate_B5>:
#include "bmp085.h"

// Function to calculate B5 and temperature in 0.1 C
int32_t bmp085_calculate_B5(int32_t ut, const bmp085_calibration_param *cal) {
 8001a5c:	b480      	push	{r7}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	6039      	str	r1, [r7, #0]
    int32_t X1 = ((ut - cal->ac6) * cal->ac5) >> 15;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	895b      	ldrh	r3, [r3, #10]
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	1a9b      	subs	r3, r3, r2
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	8912      	ldrh	r2, [r2, #8]
 8001a74:	fb02 f303 	mul.w	r3, r2, r3
 8001a78:	13db      	asrs	r3, r3, #15
 8001a7a:	60fb      	str	r3, [r7, #12]
    int32_t X2 = (cal->mc << 11) / (X1 + cal->md);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001a82:	02da      	lsls	r2, r3, #11
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	440b      	add	r3, r1
 8001a90:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a94:	60bb      	str	r3, [r7, #8]
    return X1 + X2;
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	4413      	add	r3, r2
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3714      	adds	r7, #20
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bc80      	pop	{r7}
 8001aa4:	4770      	bx	lr

08001aa6 <bmp085_calculate_temperature>:

// Returns temperature in 0.1 degrees Celsius
int32_t bmp085_calculate_temperature(int32_t ut, const bmp085_calibration_param *cal) {
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b084      	sub	sp, #16
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
 8001aae:	6039      	str	r1, [r7, #0]
    int32_t B5 = bmp085_calculate_B5(ut, cal);
 8001ab0:	6839      	ldr	r1, [r7, #0]
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff ffd2 	bl	8001a5c <bmp085_calculate_B5>
 8001ab8:	60f8      	str	r0, [r7, #12]
    int32_t temp = (B5 + 8) >> 4;  // same as dividing by 16
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	3308      	adds	r3, #8
 8001abe:	111b      	asrs	r3, r3, #4
 8001ac0:	60bb      	str	r3, [r7, #8]
    return temp;  // temperature in 0.1C
 8001ac2:	68bb      	ldr	r3, [r7, #8]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3710      	adds	r7, #16
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <bmp085_get_cal_param>:
#include "bmp085.h"
// Function to get calibration parameters
void bmp085_get_cal_param(bmp085_calibration_param *cal) {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
	cal->ac1 = bmp085_readS16(0xAA);
 8001ad4:	20aa      	movs	r0, #170	; 0xaa
 8001ad6:	f000 f86f 	bl	8001bb8 <bmp085_readS16>
 8001ada:	4603      	mov	r3, r0
 8001adc:	461a      	mov	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	801a      	strh	r2, [r3, #0]
	cal->ac2 = bmp085_readS16(0xAC);
 8001ae2:	20ac      	movs	r0, #172	; 0xac
 8001ae4:	f000 f868 	bl	8001bb8 <bmp085_readS16>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	461a      	mov	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	805a      	strh	r2, [r3, #2]
	cal->ac3 = bmp085_readS16(0xAE);
 8001af0:	20ae      	movs	r0, #174	; 0xae
 8001af2:	f000 f861 	bl	8001bb8 <bmp085_readS16>
 8001af6:	4603      	mov	r3, r0
 8001af8:	461a      	mov	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	809a      	strh	r2, [r3, #4]
	cal->ac4 = bmp085_read_16(0xB0);
 8001afe:	20b0      	movs	r0, #176	; 0xb0
 8001b00:	f000 f839 	bl	8001b76 <bmp085_read_16>
 8001b04:	4603      	mov	r3, r0
 8001b06:	461a      	mov	r2, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	80da      	strh	r2, [r3, #6]
	cal->ac5 = bmp085_read_16(0xB2);
 8001b0c:	20b2      	movs	r0, #178	; 0xb2
 8001b0e:	f000 f832 	bl	8001b76 <bmp085_read_16>
 8001b12:	4603      	mov	r3, r0
 8001b14:	461a      	mov	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	811a      	strh	r2, [r3, #8]
	cal->ac6 = bmp085_read_16(0xB4);
 8001b1a:	20b4      	movs	r0, #180	; 0xb4
 8001b1c:	f000 f82b 	bl	8001b76 <bmp085_read_16>
 8001b20:	4603      	mov	r3, r0
 8001b22:	461a      	mov	r2, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	815a      	strh	r2, [r3, #10]
	cal->b1  = bmp085_readS16(0xB6);
 8001b28:	20b6      	movs	r0, #182	; 0xb6
 8001b2a:	f000 f845 	bl	8001bb8 <bmp085_readS16>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	461a      	mov	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	819a      	strh	r2, [r3, #12]
	cal->b2  = bmp085_readS16(0xB8);
 8001b36:	20b8      	movs	r0, #184	; 0xb8
 8001b38:	f000 f83e 	bl	8001bb8 <bmp085_readS16>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	461a      	mov	r2, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	81da      	strh	r2, [r3, #14]
	cal->mb  = bmp085_readS16(0xBA);
 8001b44:	20ba      	movs	r0, #186	; 0xba
 8001b46:	f000 f837 	bl	8001bb8 <bmp085_readS16>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	821a      	strh	r2, [r3, #16]
	cal->mc  = bmp085_readS16(0xBC);
 8001b52:	20bc      	movs	r0, #188	; 0xbc
 8001b54:	f000 f830 	bl	8001bb8 <bmp085_readS16>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	825a      	strh	r2, [r3, #18]
	cal->md  = bmp085_readS16(0xBE);
 8001b60:	20be      	movs	r0, #190	; 0xbe
 8001b62:	f000 f829 	bl	8001bb8 <bmp085_readS16>
 8001b66:	4603      	mov	r3, r0
 8001b68:	461a      	mov	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	829a      	strh	r2, [r3, #20]
}
 8001b6e:	bf00      	nop
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <bmp085_read_16>:

// Reads an unsigned 16-bit integer from the BMP085
uint16_t bmp085_read_16(uint8_t reg) {
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b084      	sub	sp, #16
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd[1] = {reg};
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	733b      	strb	r3, [r7, #12]
	I2C_Write_Cmd(cmd,1,STOP,BMP085_ADDR_DEF);
 8001b84:	f107 000c 	add.w	r0, r7, #12
 8001b88:	2377      	movs	r3, #119	; 0x77
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	f7ff fad3 	bl	8001138 <I2C_Write_Cmd>

    uint8_t data[2];
    I2C_Read_nData(data,2,BMP085_ADDR_DEF);
 8001b92:	f107 0308 	add.w	r3, r7, #8
 8001b96:	2277      	movs	r2, #119	; 0x77
 8001b98:	2102      	movs	r1, #2
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff fa8c 	bl	80010b8 <I2C_Read_nData>
    return ((uint16_t)data[0] << 8) | data[1];
 8001ba0:	7a3b      	ldrb	r3, [r7, #8]
 8001ba2:	021b      	lsls	r3, r3, #8
 8001ba4:	b21a      	sxth	r2, r3
 8001ba6:	7a7b      	ldrb	r3, [r7, #9]
 8001ba8:	b21b      	sxth	r3, r3
 8001baa:	4313      	orrs	r3, r2
 8001bac:	b21b      	sxth	r3, r3
 8001bae:	b29b      	uxth	r3, r3
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3710      	adds	r7, #16
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <bmp085_readS16>:

// Reads a signed 16-bit integer from the BMP085
int16_t bmp085_readS16(uint8_t reg) {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	71fb      	strb	r3, [r7, #7]
    return (int16_t)bmp085_read_16(reg);
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff ffd6 	bl	8001b76 <bmp085_read_16>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	b21b      	sxth	r3, r3
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
	...

08001bd8 <bmp085_get_up>:
#include "bmp085.h"


// Reads uncompensated pressure value
uint32_t bmp085_get_up(uint8_t oss) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	71fb      	strb	r3, [r7, #7]
    // 1. Write temperature measurement command to control register
	uint8_t cmd[2] = {BMP085_REG_CONTROL, BMP085_CMD_PRES + (oss << 6)};
 8001be2:	23f4      	movs	r3, #244	; 0xf4
 8001be4:	743b      	strb	r3, [r7, #16]
 8001be6:	79fb      	ldrb	r3, [r7, #7]
 8001be8:	019b      	lsls	r3, r3, #6
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	3334      	adds	r3, #52	; 0x34
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	747b      	strb	r3, [r7, #17]
	I2C_Write_Cmd(cmd,2,STOP,BMP085_ADDR_DEF);
 8001bf2:	f107 0010 	add.w	r0, r7, #16
 8001bf6:	2377      	movs	r3, #119	; 0x77
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	2102      	movs	r1, #2
 8001bfc:	f7ff fa9c 	bl	8001138 <I2C_Write_Cmd>

    // 2. Wait for conversion time based on OSS, per datasheet:
    switch (oss) {
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	2b03      	cmp	r3, #3
 8001c04:	d81a      	bhi.n	8001c3c <bmp085_get_up+0x64>
 8001c06:	a201      	add	r2, pc, #4	; (adr r2, 8001c0c <bmp085_get_up+0x34>)
 8001c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c0c:	08001c1d 	.word	0x08001c1d
 8001c10:	08001c25 	.word	0x08001c25
 8001c14:	08001c2d 	.word	0x08001c2d
 8001c18:	08001c35 	.word	0x08001c35
        case 0: systickDelayMs(5);    break;  // 4.5 ms typical
 8001c1c:	2005      	movs	r0, #5
 8001c1e:	f000 fc7f 	bl	8002520 <systickDelayMs>
 8001c22:	e00f      	b.n	8001c44 <bmp085_get_up+0x6c>
        case 1: systickDelayMs(8);    break;  // 7.5 ms typical
 8001c24:	2008      	movs	r0, #8
 8001c26:	f000 fc7b 	bl	8002520 <systickDelayMs>
 8001c2a:	e00b      	b.n	8001c44 <bmp085_get_up+0x6c>
        case 2: systickDelayMs(14);   break;  // 13.5 ms typical
 8001c2c:	200e      	movs	r0, #14
 8001c2e:	f000 fc77 	bl	8002520 <systickDelayMs>
 8001c32:	e007      	b.n	8001c44 <bmp085_get_up+0x6c>
        case 3: systickDelayMs(26);   break;  // 25.5 ms typical
 8001c34:	201a      	movs	r0, #26
 8001c36:	f000 fc73 	bl	8002520 <systickDelayMs>
 8001c3a:	e003      	b.n	8001c44 <bmp085_get_up+0x6c>
        default: systickDelayMs(26);  break;
 8001c3c:	201a      	movs	r0, #26
 8001c3e:	f000 fc6f 	bl	8002520 <systickDelayMs>
 8001c42:	bf00      	nop
    }

    // 3. Read raw uncompensated temperature from registers 0xF6 (MSB) and 0xF7 (LSB)
	uint8_t data[3]={0};
 8001c44:	f107 030c 	add.w	r3, r7, #12
 8001c48:	2100      	movs	r1, #0
 8001c4a:	460a      	mov	r2, r1
 8001c4c:	801a      	strh	r2, [r3, #0]
 8001c4e:	460a      	mov	r2, r1
 8001c50:	709a      	strb	r2, [r3, #2]
	cmd[0] = BMP085_REG_MSB;
 8001c52:	23f6      	movs	r3, #246	; 0xf6
 8001c54:	743b      	strb	r3, [r7, #16]
	I2C_Write_Cmd(cmd,1,NSTOP,BMP085_ADDR_DEF);
 8001c56:	f107 0010 	add.w	r0, r7, #16
 8001c5a:	2377      	movs	r3, #119	; 0x77
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	2101      	movs	r1, #1
 8001c60:	f7ff fa6a 	bl	8001138 <I2C_Write_Cmd>

	I2C_Read_nData(data,3,BMP085_ADDR_DEF);
 8001c64:	f107 030c 	add.w	r3, r7, #12
 8001c68:	2277      	movs	r2, #119	; 0x77
 8001c6a:	2103      	movs	r1, #3
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fa23 	bl	80010b8 <I2C_Read_nData>
	uint32_t up = ((((uint32_t)data[0] << 16) |((uint32_t)data[1] << 8) | (uint32_t)data[2])) >> (8-oss);
 8001c72:	7b3b      	ldrb	r3, [r7, #12]
 8001c74:	041a      	lsls	r2, r3, #16
 8001c76:	7b7b      	ldrb	r3, [r7, #13]
 8001c78:	021b      	lsls	r3, r3, #8
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	7bba      	ldrb	r2, [r7, #14]
 8001c7e:	431a      	orrs	r2, r3
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	f1c3 0308 	rsb	r3, r3, #8
 8001c86:	fa22 f303 	lsr.w	r3, r2, r3
 8001c8a:	617b      	str	r3, [r7, #20]
    return up; //p14 bmp datasheet
 8001c8c:	697b      	ldr	r3, [r7, #20]
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3718      	adds	r7, #24
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop

08001c98 <bmp085_get_ut>:
#include "bmp085.h"

// Function to get uncompensated temperature (UT)
uint16_t bmp085_get_ut() {
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
    // 1. Write temperature measurement command to control register
	uint8_t cmd[2] = {BMP085_REG_CONTROL, BMP085_CMD_TEMP};
 8001c9e:	4b13      	ldr	r3, [pc, #76]	; (8001cec <bmp085_get_ut+0x54>)
 8001ca0:	881b      	ldrh	r3, [r3, #0]
 8001ca2:	80bb      	strh	r3, [r7, #4]
	I2C_Write_Cmd(cmd,2,STOP,BMP085_ADDR_DEF);
 8001ca4:	1d38      	adds	r0, r7, #4
 8001ca6:	2377      	movs	r3, #119	; 0x77
 8001ca8:	2201      	movs	r2, #1
 8001caa:	2102      	movs	r1, #2
 8001cac:	f7ff fa44 	bl	8001138 <I2C_Write_Cmd>

    // 2. Wait at least 4.5 ms for measurement to complete (datasheet)
    systickDelayMs(5);
 8001cb0:	2005      	movs	r0, #5
 8001cb2:	f000 fc35 	bl	8002520 <systickDelayMs>

    // 3. Read raw uncompensated temperature from registers 0xF6 (MSB) and 0xF7 (LSB)
	uint8_t data[2];
	cmd[0] = BMP085_REG_MSB;
 8001cb6:	23f6      	movs	r3, #246	; 0xf6
 8001cb8:	713b      	strb	r3, [r7, #4]
	I2C_Write_Cmd(cmd,1,NSTOP,BMP085_ADDR_DEF);
 8001cba:	1d38      	adds	r0, r7, #4
 8001cbc:	2377      	movs	r3, #119	; 0x77
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	2101      	movs	r1, #1
 8001cc2:	f7ff fa39 	bl	8001138 <I2C_Write_Cmd>

	I2C_Read_nData(data,2,BMP085_ADDR_DEF);
 8001cc6:	463b      	mov	r3, r7
 8001cc8:	2277      	movs	r2, #119	; 0x77
 8001cca:	2102      	movs	r1, #2
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff f9f3 	bl	80010b8 <I2C_Read_nData>
    return ((uint16_t)data[0] << 8) | data[1];
 8001cd2:	783b      	ldrb	r3, [r7, #0]
 8001cd4:	021b      	lsls	r3, r3, #8
 8001cd6:	b21a      	sxth	r2, r3
 8001cd8:	787b      	ldrb	r3, [r7, #1]
 8001cda:	b21b      	sxth	r3, r3
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	b21b      	sxth	r3, r3
 8001ce0:	b29b      	uxth	r3, r3
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	08003e18 	.word	0x08003e18

08001cf0 <ds1621_start>:
#include "ds1621.h"



int ds1621_start(){
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
	//Send start conversion command to DS1621 sensor via I2C.
	I2C_Start();//check_pass(I2C_Start(),"---I2C_Start");
 8001cf4:	f7ff f89a 	bl	8000e2c <I2C_Start>
	I2C_Write_Addr(DS1621_ADDR << 1);//check_pass(I2C_Write_Addr(DS1621_ADDR << 1),"---I2C_Write_Addr + W");
 8001cf8:	2090      	movs	r0, #144	; 0x90
 8001cfa:	f7ff f8ad 	bl	8000e58 <I2C_Write_Addr>
	I2C_Clear_AddrFlag();//check_pass(I2C_Clear_AddrFlag(),"I2C_Clear_AddrFlag");
 8001cfe:	f7ff f96d 	bl	8000fdc <I2C_Clear_AddrFlag>
	I2C_WriteData(CMD_START_CONVERSATION);//check_pass(I2C_Write_Data(CMD_START_CONVERSATION),"---CMD_START_CONVERSATION");
 8001d02:	20ee      	movs	r0, #238	; 0xee
 8001d04:	f7ff f8c6 	bl	8000e94 <I2C_WriteData>
	I2C_StopWrite();//check_pass(I2C_Stop(),"---I2C_Stop");
 8001d08:	f7ff f8f8 	bl	8000efc <I2C_StopWrite>
	systickDelayMs(100);
 8001d0c:	2064      	movs	r0, #100	; 0x64
 8001d0e:	f000 fc07 	bl	8002520 <systickDelayMs>
	return DONE;
 8001d12:	2300      	movs	r3, #0
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <ds1621_read_temperature>:

int ds1621_read_temperature(uint8_t *data, uint8_t nbyte){
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	460b      	mov	r3, r1
 8001d22:	70fb      	strb	r3, [r7, #3]
	I2C_Start();//check_pass(I2C_Start(),"---I2C_Start");
 8001d24:	f7ff f882 	bl	8000e2c <I2C_Start>
	I2C_Write_Addr(DS1621_ADDR << 1);//check_pass(I2C_Write_Addr(DS1621_ADDR << 1),"---I2C_Write_Addr + W");
 8001d28:	2090      	movs	r0, #144	; 0x90
 8001d2a:	f7ff f895 	bl	8000e58 <I2C_Write_Addr>
	I2C_Clear_AddrFlag();//check_pass(I2C_Clear_AddrFlag(),"I2C_Clear_AddrFlag");
 8001d2e:	f7ff f955 	bl	8000fdc <I2C_Clear_AddrFlag>
	I2C_WriteData(CMD_READ_LAST_RESULT);//check_pass(I2C_Write_Data(CMD_READ_LAST_RESULT),"---CMD_START_CONVERSATION");
 8001d32:	20aa      	movs	r0, #170	; 0xaa
 8001d34:	f7ff f8ae 	bl	8000e94 <I2C_WriteData>
	systickDelayMs(10);
 8001d38:	200a      	movs	r0, #10
 8001d3a:	f000 fbf1 	bl	8002520 <systickDelayMs>

	I2C_Start();//check_pass(I2C_Start(),"---I2C_Start");
 8001d3e:	f7ff f875 	bl	8000e2c <I2C_Start>
	I2C_Write_Addr((DS1621_ADDR << 1) | 1);//check_pass(I2C_Write_Addr((DS1621_ADDR << 1) | 1),"---I2C_Write_Addr + R");
 8001d42:	2091      	movs	r0, #145	; 0x91
 8001d44:	f7ff f888 	bl	8000e58 <I2C_Write_Addr>
	I2C_EN_ACK();//check_pass(I2C_EN_ACK(),"---I2C_EN_ACK");
 8001d48:	f7ff f928 	bl	8000f9c <I2C_EN_ACK>
	I2C_Clear_AddrFlag();//check_pass(I2C_Clear_AddrFlag(),"I2C_Clear_AddrFlag");
 8001d4c:	f7ff f946 	bl	8000fdc <I2C_Clear_AddrFlag>
	for(int i=0; i<nbyte;i++)
 8001d50:	2300      	movs	r3, #0
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	e019      	b.n	8001d8a <ds1621_read_temperature+0x72>
	{
		//Handle last byte - send NACK and STOP before read
		if(i==nbyte-1){
 8001d56:	78fb      	ldrb	r3, [r7, #3]
 8001d58:	1e5a      	subs	r2, r3, #1
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d103      	bne.n	8001d68 <ds1621_read_temperature+0x50>
			I2C_DI_ACK();//check_pass(I2C_DI_ACK(),"---I2C_DI_ACK");
 8001d60:	f7ff f92c 	bl	8000fbc <I2C_DI_ACK>
			I2C_StopRead();//check_pass(I2C_Stop(),"---I2C_Stop");
 8001d64:	f7ff f8b4 	bl	8000ed0 <I2C_StopRead>
		}
		while(!(I2C1->SR1 & I2C_SR1_RXNE)){}
 8001d68:	bf00      	nop
 8001d6a:	4b12      	ldr	r3, [pc, #72]	; (8001db4 <ds1621_read_temperature+0x9c>)
 8001d6c:	695b      	ldr	r3, [r3, #20]
 8001d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d0f9      	beq.n	8001d6a <ds1621_read_temperature+0x52>
		data[i] = I2C1->DR;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	4a0d      	ldr	r2, [pc, #52]	; (8001db4 <ds1621_read_temperature+0x9c>)
 8001d7e:	6912      	ldr	r2, [r2, #16]
 8001d80:	b2d2      	uxtb	r2, r2
 8001d82:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<nbyte;i++)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	3301      	adds	r3, #1
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	78fa      	ldrb	r2, [r7, #3]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	dce1      	bgt.n	8001d56 <ds1621_read_temperature+0x3e>
	}

	  data[1] = data[1]==128 ? 5:0 ;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	3301      	adds	r3, #1
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	3201      	adds	r2, #1
 8001d9a:	7812      	ldrb	r2, [r2, #0]
 8001d9c:	2a80      	cmp	r2, #128	; 0x80
 8001d9e:	d101      	bne.n	8001da4 <ds1621_read_temperature+0x8c>
 8001da0:	2205      	movs	r2, #5
 8001da2:	e000      	b.n	8001da6 <ds1621_read_temperature+0x8e>
 8001da4:	2200      	movs	r2, #0
 8001da6:	701a      	strb	r2, [r3, #0]


	return DONE;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3710      	adds	r7, #16
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	40005400 	.word	0x40005400

08001db8 <LCD_Init>:

#include "lcd1602.h"
void LCD_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
	write to 0x27 ack data: 0x2C 0x28 0x8C 0x88
	write to 0x27 ack data: 0x0C 0x08 0xCC 0xC8
	write to 0x27 ack data: 0x8C 0x88 0x0C 0x08
	*/

	LCD_SendCommand(0x02);	// set the LCD in 4-bit mode (D4-D7)
 8001dbc:	2002      	movs	r0, #2
 8001dbe:	f000 f836 	bl	8001e2e <LCD_SendCommand>
	LCD_SendCommand(0x28);	// 2 lines, 5x8 matrix, 4-bit mode
 8001dc2:	2028      	movs	r0, #40	; 0x28
 8001dc4:	f000 f833 	bl	8001e2e <LCD_SendCommand>
	LCD_SendCommand(0x0C);	// Display ON, cursor off
 8001dc8:	200c      	movs	r0, #12
 8001dca:	f000 f830 	bl	8001e2e <LCD_SendCommand>
	LCD_SendCommand(0x80);	// Force the cursor to position (0,0)
 8001dce:	2080      	movs	r0, #128	; 0x80
 8001dd0:	f000 f82d 	bl	8001e2e <LCD_SendCommand>
}
 8001dd4:	bf00      	nop
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <LCD_SendChar>:
void LCD_SendChar(uint8_t c)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	4603      	mov	r3, r0
 8001de0:	71fb      	strb	r3, [r7, #7]
	uint8_t nibble_r, nibble_l;
	uint8_t data[4];
	nibble_l = c & 0xf0;
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	f023 030f 	bic.w	r3, r3, #15
 8001de8:	73fb      	strb	r3, [r7, #15]
	nibble_r = (c << 4) & 0xf0;
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	011b      	lsls	r3, r3, #4
 8001dee:	73bb      	strb	r3, [r7, #14]
	data[0] = nibble_l | 0x0D;
 8001df0:	7bfb      	ldrb	r3, [r7, #15]
 8001df2:	f043 030d 	orr.w	r3, r3, #13
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	723b      	strb	r3, [r7, #8]
	data[1] = nibble_l | 0x09;
 8001dfa:	7bfb      	ldrb	r3, [r7, #15]
 8001dfc:	f043 0309 	orr.w	r3, r3, #9
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	727b      	strb	r3, [r7, #9]
	data[2] = nibble_r | 0x0D;
 8001e04:	7bbb      	ldrb	r3, [r7, #14]
 8001e06:	f043 030d 	orr.w	r3, r3, #13
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	72bb      	strb	r3, [r7, #10]
	data[3] = nibble_r | 0x09;
 8001e0e:	7bbb      	ldrb	r3, [r7, #14]
 8001e10:	f043 0309 	orr.w	r3, r3, #9
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	72fb      	strb	r3, [r7, #11]
	LCD_I2C1_Write(LCD_ADDR, 4,(uint8_t *)data);
 8001e18:	f107 0308 	add.w	r3, r7, #8
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	2104      	movs	r1, #4
 8001e20:	2027      	movs	r0, #39	; 0x27
 8001e22:	f000 f86f 	bl	8001f04 <LCD_I2C1_Write>
}
 8001e26:	bf00      	nop
 8001e28:	3710      	adds	r7, #16
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <LCD_SendCommand>:
void LCD_SendCommand(uint8_t cmd)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b084      	sub	sp, #16
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	4603      	mov	r3, r0
 8001e36:	71fb      	strb	r3, [r7, #7]
	uint8_t nibble_r, nibble_l;
	uint8_t data[4]; //IC using a 4-bit communication protocol
	nibble_l = cmd & 0xf0;
 8001e38:	79fb      	ldrb	r3, [r7, #7]
 8001e3a:	f023 030f 	bic.w	r3, r3, #15
 8001e3e:	73fb      	strb	r3, [r7, #15]
	nibble_r = (cmd << 4) & 0xf0;
 8001e40:	79fb      	ldrb	r3, [r7, #7]
 8001e42:	011b      	lsls	r3, r3, #4
 8001e44:	73bb      	strb	r3, [r7, #14]
	data[0] = nibble_l | 0x0C;	//0x0C: Typically, E=1, RS=0 (command mode), and backlight on
 8001e46:	7bfb      	ldrb	r3, [r7, #15]
 8001e48:	f043 030c 	orr.w	r3, r3, #12
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	723b      	strb	r3, [r7, #8]
	data[1] = nibble_l | 0x08;	//0x08: E=0, RS=0, backlight on
 8001e50:	7bfb      	ldrb	r3, [r7, #15]
 8001e52:	f043 0308 	orr.w	r3, r3, #8
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	727b      	strb	r3, [r7, #9]
	data[2] = nibble_r | 0x0C;
 8001e5a:	7bbb      	ldrb	r3, [r7, #14]
 8001e5c:	f043 030c 	orr.w	r3, r3, #12
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	72bb      	strb	r3, [r7, #10]
	data[3] = nibble_r | 0x08;
 8001e64:	7bbb      	ldrb	r3, [r7, #14]
 8001e66:	f043 0308 	orr.w	r3, r3, #8
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	72fb      	strb	r3, [r7, #11]
	LCD_I2C1_Write(LCD_ADDR, 4,(uint8_t *)data);
 8001e6e:	f107 0308 	add.w	r3, r7, #8
 8001e72:	461a      	mov	r2, r3
 8001e74:	2104      	movs	r1, #4
 8001e76:	2027      	movs	r0, #39	; 0x27
 8001e78:	f000 f844 	bl	8001f04 <LCD_I2C1_Write>
}
 8001e7c:	bf00      	nop
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <LCD_SendString>:

/**/
void LCD_SendString(char *str)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
	while (*str)
 8001e8c:	e006      	b.n	8001e9c <LCD_SendString+0x18>
		LCD_SendChar(*str++);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	1c5a      	adds	r2, r3, #1
 8001e92:	607a      	str	r2, [r7, #4]
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff ff9e 	bl	8001dd8 <LCD_SendChar>
	while (*str)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d1f4      	bne.n	8001e8e <LCD_SendString+0xa>
}
 8001ea4:	bf00      	nop
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <LCD_GoToXY>:
	LCD_SendString(data_line2);
}

/*write to 0x27 ack data: 0x8C 0x88 0x0C 0x08 */
void LCD_GoToXY(uint8_t x, uint8_t y)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	460a      	mov	r2, r1
 8001eb6:	71fb      	strb	r3, [r7, #7]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	71bb      	strb	r3, [r7, #6]
	uint8_t LCD_DDRAM_ADDR = 0x80;
 8001ebc:	2380      	movs	r3, #128	; 0x80
 8001ebe:	73fb      	strb	r3, [r7, #15]

	if (y == 0)
 8001ec0:	79bb      	ldrb	r3, [r7, #6]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d107      	bne.n	8001ed6 <LCD_GoToXY+0x2a>
		LCD_SendCommand(LCD_DDRAM_ADDR | (LCD_LINE_1 + x));
 8001ec6:	7bfa      	ldrb	r2, [r7, #15]
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff ffad 	bl	8001e2e <LCD_SendCommand>
	else
		LCD_SendCommand(LCD_DDRAM_ADDR | (LCD_LINE_2 + x));
}
 8001ed4:	e00b      	b.n	8001eee <LCD_GoToXY+0x42>
		LCD_SendCommand(LCD_DDRAM_ADDR | (LCD_LINE_2 + x));
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	3340      	adds	r3, #64	; 0x40
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	b25a      	sxtb	r2, r3
 8001ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	b25b      	sxtb	r3, r3
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff ffa0 	bl	8001e2e <LCD_SendCommand>
}
 8001eee:	bf00      	nop
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <LCD_ClearAll>:

/*write to 0x27 ack data: 0x0C 0x08 0x1C 0x18 */
void LCD_ClearAll(void)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	af00      	add	r7, sp, #0
	LCD_SendCommand(0x01); // 0x01 is the command to clear the LCD display
 8001efa:	2001      	movs	r0, #1
 8001efc:	f7ff ff97 	bl	8001e2e <LCD_SendCommand>
}
 8001f00:	bf00      	nop
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <LCD_I2C1_Write>:
	char str[32] = "";
	LCD_GoToXY(x, y);
	LCD_SendString(str);
}
void LCD_I2C1_Write(uint8_t address, int n, uint8_t* data)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
 8001f10:	73fb      	strb	r3, [r7, #15]
	I2C1_Bus_Test();//check_pass(I2C1_Bus_Test(),"I2C1_Bus_Test");
 8001f12:	f7ff f811 	bl	8000f38 <I2C1_Bus_Test>

	I2C_DI_ACK();//check_pass(I2C_DI_ACK(),"I2C_DI_ACK");
 8001f16:	f7ff f851 	bl	8000fbc <I2C_DI_ACK>

	I2C_Start();//check_pass(I2C_Start(),"I2C_Start");
 8001f1a:	f7fe ff87 	bl	8000e2c <I2C_Start>

	I2C_Write_Addr(address<<1);//check_pass(I2C_Write_Addr(address<<1),"I2C_Write_Addr");
 8001f1e:	7bfb      	ldrb	r3, [r7, #15]
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7fe ff97 	bl	8000e58 <I2C_Write_Addr>

	I2C_Clear_AddrFlag();//check_pass(I2C_Clear_AddrFlag(),"I2C_Clear_AddrFlag");
 8001f2a:	f7ff f857 	bl	8000fdc <I2C_Clear_AddrFlag>

	//write data
	for(int i=0;i<n;i++)
 8001f2e:	2300      	movs	r3, #0
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	e00f      	b.n	8001f54 <LCD_I2C1_Write+0x50>
	{
		while(!(I2C1->SR1 & 0x80)){}	//wait until data register empty p.689
 8001f34:	bf00      	nop
 8001f36:	4b11      	ldr	r3, [pc, #68]	; (8001f7c <LCD_I2C1_Write+0x78>)
 8001f38:	695b      	ldr	r3, [r3, #20]
 8001f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d0f9      	beq.n	8001f36 <LCD_I2C1_Write+0x32>
		I2C1->DR=*data++;				//send command
 8001f42:	490e      	ldr	r1, [pc, #56]	; (8001f7c <LCD_I2C1_Write+0x78>)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	1c5a      	adds	r2, r3, #1
 8001f48:	607a      	str	r2, [r7, #4]
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	610b      	str	r3, [r1, #16]
	for(int i=0;i<n;i++)
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	3301      	adds	r3, #1
 8001f52:	617b      	str	r3, [r7, #20]
 8001f54:	697a      	ldr	r2, [r7, #20]
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	dbeb      	blt.n	8001f34 <LCD_I2C1_Write+0x30>
	}
	while(!(I2C1->SR1 & 4)){}		//wait until byte transfer finished p.690
 8001f5c:	bf00      	nop
 8001f5e:	4b07      	ldr	r3, [pc, #28]	; (8001f7c <LCD_I2C1_Write+0x78>)
 8001f60:	695b      	ldr	r3, [r3, #20]
 8001f62:	f003 0304 	and.w	r3, r3, #4
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d0f9      	beq.n	8001f5e <LCD_I2C1_Write+0x5a>
	I2C_StopWrite();//check_pass(I2C_Stop(),"I2C_Stop");
 8001f6a:	f7fe ffc7 	bl	8000efc <I2C_StopWrite>
	systickDelayMs(2);
 8001f6e:	2002      	movs	r0, #2
 8001f70:	f000 fad6 	bl	8002520 <systickDelayMs>
}
 8001f74:	bf00      	nop
 8001f76:	3718      	adds	r7, #24
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40005400 	.word	0x40005400

08001f80 <SGP30_Init>:
#include "sgp30.h"

/*write to 0x58 ack data: 0x20 0x03 */
int SGP30_Init() {
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
	uint8_t cmd[2] = {CMD_INIT>>8, CMD_INIT&0xFF};
 8001f86:	4b09      	ldr	r3, [pc, #36]	; (8001fac <SGP30_Init+0x2c>)
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	80bb      	strh	r3, [r7, #4]
	I2C1_Bus_Test();//check_pass(I2C1_Bus_Test(),"-I2C1_Bus_Test");
 8001f8c:	f7fe ffd4 	bl	8000f38 <I2C1_Bus_Test>
	I2C_Write_Cmd(cmd,2,STOP,SGP30_ADDR);//check_pass(SGP30_Write_Cmd(CMD_INIT,STOP),"-SEND_CMD_INIT");
 8001f90:	1d38      	adds	r0, r7, #4
 8001f92:	2358      	movs	r3, #88	; 0x58
 8001f94:	2201      	movs	r2, #1
 8001f96:	2102      	movs	r1, #2
 8001f98:	f7ff f8ce 	bl	8001138 <I2C_Write_Cmd>
    systickDelayMs(5);
 8001f9c:	2005      	movs	r0, #5
 8001f9e:	f000 fabf 	bl	8002520 <systickDelayMs>
    return DONE;
 8001fa2:	2300      	movs	r3, #0
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	08003e1c 	.word	0x08003e1c

08001fb0 <SGP30_Measure>:

int SGP30_Measure(uint16_t *co2, uint16_t *tvoc) {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b086      	sub	sp, #24
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
	uint8_t cmd[2] = {CMD_MEASURE>>8, CMD_MEASURE&0xFF};
 8001fba:	4b29      	ldr	r3, [pc, #164]	; (8002060 <SGP30_Measure+0xb0>)
 8001fbc:	881b      	ldrh	r3, [r3, #0]
 8001fbe:	82bb      	strh	r3, [r7, #20]
    uint8_t data[6]={0};
 8001fc0:	f107 030c 	add.w	r3, r7, #12
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	809a      	strh	r2, [r3, #4]

    I2C_Write_Cmd(cmd,2,NSTOP,SGP30_ADDR);//check_pass(SGP30_Write_Cmd(CMD_MEASURE,NSTOP),"-SEND_CMD_MEASURE");
 8001fca:	f107 0014 	add.w	r0, r7, #20
 8001fce:	2358      	movs	r3, #88	; 0x58
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	2102      	movs	r1, #2
 8001fd4:	f7ff f8b0 	bl	8001138 <I2C_Write_Cmd>

    systickDelayMs(10);
 8001fd8:	200a      	movs	r0, #10
 8001fda:	f000 faa1 	bl	8002520 <systickDelayMs>

    I2C_Read_nData(data, 6,SGP30_ADDR);//check_pass(SGP30_Read_Data(data, 6),"-READ_CMD_MEASURE");
 8001fde:	f107 030c 	add.w	r3, r7, #12
 8001fe2:	2258      	movs	r2, #88	; 0x58
 8001fe4:	2106      	movs	r1, #6
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff f866 	bl	80010b8 <I2C_Read_nData>

    // CRC checks
     if (sgp30_crc(&data[0], 2) != data[2]) {
 8001fec:	f107 030c 	add.w	r3, r7, #12
 8001ff0:	2102      	movs	r1, #2
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f000 f8d4 	bl	80021a0 <sgp30_crc>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	7bbb      	ldrb	r3, [r7, #14]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d005      	beq.n	800200c <SGP30_Measure+0x5c>
     	 uart2_write_string("CO2 CRC check failed\n\r");
 8002000:	4818      	ldr	r0, [pc, #96]	; (8002064 <SGP30_Measure+0xb4>)
 8002002:	f000 fc4f 	bl	80028a4 <uart2_write_string>

     	 return -1; // CO2 CRC fail
 8002006:	f04f 33ff 	mov.w	r3, #4294967295
 800200a:	e025      	b.n	8002058 <SGP30_Measure+0xa8>
     }
     if (sgp30_crc(&data[3], 2) != data[5]){
 800200c:	f107 030c 	add.w	r3, r7, #12
 8002010:	3303      	adds	r3, #3
 8002012:	2102      	movs	r1, #2
 8002014:	4618      	mov	r0, r3
 8002016:	f000 f8c3 	bl	80021a0 <sgp30_crc>
 800201a:	4602      	mov	r2, r0
 800201c:	7c7b      	ldrb	r3, [r7, #17]
 800201e:	429a      	cmp	r2, r3
 8002020:	d005      	beq.n	800202e <SGP30_Measure+0x7e>
     	uart2_write_string("TVOC CRC check failed\n\r");
 8002022:	4811      	ldr	r0, [pc, #68]	; (8002068 <SGP30_Measure+0xb8>)
 8002024:	f000 fc3e 	bl	80028a4 <uart2_write_string>
     	return -2; // TVOC CRC fail
 8002028:	f06f 0301 	mvn.w	r3, #1
 800202c:	e014      	b.n	8002058 <SGP30_Measure+0xa8>
     }

    *co2 = (data[0] << 8) | data[1];   // Skip CRC data[2]
 800202e:	7b3b      	ldrb	r3, [r7, #12]
 8002030:	021b      	lsls	r3, r3, #8
 8002032:	b21a      	sxth	r2, r3
 8002034:	7b7b      	ldrb	r3, [r7, #13]
 8002036:	b21b      	sxth	r3, r3
 8002038:	4313      	orrs	r3, r2
 800203a:	b21b      	sxth	r3, r3
 800203c:	b29a      	uxth	r2, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	801a      	strh	r2, [r3, #0]
    *tvoc = (data[3] << 8) | data[4];  // Skip CRC data[5]
 8002042:	7bfb      	ldrb	r3, [r7, #15]
 8002044:	021b      	lsls	r3, r3, #8
 8002046:	b21a      	sxth	r2, r3
 8002048:	7c3b      	ldrb	r3, [r7, #16]
 800204a:	b21b      	sxth	r3, r3
 800204c:	4313      	orrs	r3, r2
 800204e:	b21b      	sxth	r3, r3
 8002050:	b29a      	uxth	r2, r3
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	801a      	strh	r2, [r3, #0]

    return DONE;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	08003e50 	.word	0x08003e50
 8002064:	08003e20 	.word	0x08003e20
 8002068:	08003e38 	.word	0x08003e38
 800206c:	00000000 	.word	0x00000000

08002070 <SGP30_SET_AH>:
int SGP30_SET_AH(float humidity, float temperature, float* ah){
 8002070:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002074:	b086      	sub	sp, #24
 8002076:	af00      	add	r7, sp, #0
 8002078:	60f8      	str	r0, [r7, #12]
 800207a:	60b9      	str	r1, [r7, #8]
 800207c:	607a      	str	r2, [r7, #4]
	uint8_t cmd[2] = {CMD_SET_ABSOLUTE_HUMIDITY>>8, CMD_SET_ABSOLUTE_HUMIDITY&0xFF};
 800207e:	4b46      	ldr	r3, [pc, #280]	; (8002198 <SGP30_SET_AH+0x128>)
 8002080:	881b      	ldrh	r3, [r3, #0]
 8002082:	82bb      	strh	r3, [r7, #20]
	*ah = 216.7 * (((humidity/100)*6.112*exp((17.62*temperature)/(243.12+temperature)))/(273.15+ temperature)); //page 10/19
 8002084:	4945      	ldr	r1, [pc, #276]	; (800219c <SGP30_SET_AH+0x12c>)
 8002086:	68f8      	ldr	r0, [r7, #12]
 8002088:	f7fe fe0e 	bl	8000ca8 <__aeabi_fdiv>
 800208c:	4603      	mov	r3, r0
 800208e:	4618      	mov	r0, r3
 8002090:	f7fe f9da 	bl	8000448 <__aeabi_f2d>
 8002094:	a336      	add	r3, pc, #216	; (adr r3, 8002170 <SGP30_SET_AH+0x100>)
 8002096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800209a:	f7fe fa29 	bl	80004f0 <__aeabi_dmul>
 800209e:	4603      	mov	r3, r0
 80020a0:	460c      	mov	r4, r1
 80020a2:	4625      	mov	r5, r4
 80020a4:	461c      	mov	r4, r3
 80020a6:	68b8      	ldr	r0, [r7, #8]
 80020a8:	f7fe f9ce 	bl	8000448 <__aeabi_f2d>
 80020ac:	a332      	add	r3, pc, #200	; (adr r3, 8002178 <SGP30_SET_AH+0x108>)
 80020ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b2:	f7fe fa1d 	bl	80004f0 <__aeabi_dmul>
 80020b6:	4602      	mov	r2, r0
 80020b8:	460b      	mov	r3, r1
 80020ba:	4690      	mov	r8, r2
 80020bc:	4699      	mov	r9, r3
 80020be:	68b8      	ldr	r0, [r7, #8]
 80020c0:	f7fe f9c2 	bl	8000448 <__aeabi_f2d>
 80020c4:	a32e      	add	r3, pc, #184	; (adr r3, 8002180 <SGP30_SET_AH+0x110>)
 80020c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ca:	f7fe f85f 	bl	800018c <__adddf3>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	4640      	mov	r0, r8
 80020d4:	4649      	mov	r1, r9
 80020d6:	f7fe fb35 	bl	8000744 <__aeabi_ddiv>
 80020da:	4602      	mov	r2, r0
 80020dc:	460b      	mov	r3, r1
 80020de:	4610      	mov	r0, r2
 80020e0:	4619      	mov	r1, r3
 80020e2:	f000 fc29 	bl	8002938 <exp>
 80020e6:	4602      	mov	r2, r0
 80020e8:	460b      	mov	r3, r1
 80020ea:	4620      	mov	r0, r4
 80020ec:	4629      	mov	r1, r5
 80020ee:	f7fe f9ff 	bl	80004f0 <__aeabi_dmul>
 80020f2:	4603      	mov	r3, r0
 80020f4:	460c      	mov	r4, r1
 80020f6:	4625      	mov	r5, r4
 80020f8:	461c      	mov	r4, r3
 80020fa:	68b8      	ldr	r0, [r7, #8]
 80020fc:	f7fe f9a4 	bl	8000448 <__aeabi_f2d>
 8002100:	a321      	add	r3, pc, #132	; (adr r3, 8002188 <SGP30_SET_AH+0x118>)
 8002102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002106:	f7fe f841 	bl	800018c <__adddf3>
 800210a:	4602      	mov	r2, r0
 800210c:	460b      	mov	r3, r1
 800210e:	4620      	mov	r0, r4
 8002110:	4629      	mov	r1, r5
 8002112:	f7fe fb17 	bl	8000744 <__aeabi_ddiv>
 8002116:	4603      	mov	r3, r0
 8002118:	460c      	mov	r4, r1
 800211a:	4618      	mov	r0, r3
 800211c:	4621      	mov	r1, r4
 800211e:	a31c      	add	r3, pc, #112	; (adr r3, 8002190 <SGP30_SET_AH+0x120>)
 8002120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002124:	f7fe f9e4 	bl	80004f0 <__aeabi_dmul>
 8002128:	4603      	mov	r3, r0
 800212a:	460c      	mov	r4, r1
 800212c:	4618      	mov	r0, r3
 800212e:	4621      	mov	r1, r4
 8002130:	f7fe fcb6 	bl	8000aa0 <__aeabi_d2f>
 8002134:	4602      	mov	r2, r0
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	601a      	str	r2, [r3, #0]
	I2C_Write_Cmd(cmd,2,NSTOP,SGP30_ADDR);//check_pass(SGP30_Write_Cmd(CMD_SET_ABSOLUTE_HUMIDITY,NSTOP),"-CMD_SET_ABSOLUTE_HUMIDITY");
 800213a:	f107 0014 	add.w	r0, r7, #20
 800213e:	2358      	movs	r3, #88	; 0x58
 8002140:	2200      	movs	r2, #0
 8002142:	2102      	movs	r1, #2
 8002144:	f7fe fff8 	bl	8001138 <I2C_Write_Cmd>
	systickDelayMs(10);
 8002148:	200a      	movs	r0, #10
 800214a:	f000 f9e9 	bl	8002520 <systickDelayMs>
	I2C_WriteData(CMD_MEASURE >> 8);//check_pass(I2C_Write_Data(cmd >> 8),"---I2C_Write_Data");
 800214e:	2020      	movs	r0, #32
 8002150:	f7fe fea0 	bl	8000e94 <I2C_WriteData>
	I2C_WriteData(CMD_MEASURE & 0xFF);//check_pass(I2C_Write_Data(cmd & 0xFF),"---I2C_Write_Data");
 8002154:	2008      	movs	r0, #8
 8002156:	f7fe fe9d 	bl	8000e94 <I2C_WriteData>
	I2C_StopWrite();//check_pass(I2C_Stop(),"---I2C_Stop");
 800215a:	f7fe fecf 	bl	8000efc <I2C_StopWrite>

	return DONE;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3718      	adds	r7, #24
 8002164:	46bd      	mov	sp, r7
 8002166:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800216a:	bf00      	nop
 800216c:	f3af 8000 	nop.w
 8002170:	20c49ba6 	.word	0x20c49ba6
 8002174:	401872b0 	.word	0x401872b0
 8002178:	51eb851f 	.word	0x51eb851f
 800217c:	40319eb8 	.word	0x40319eb8
 8002180:	0a3d70a4 	.word	0x0a3d70a4
 8002184:	406e63d7 	.word	0x406e63d7
 8002188:	66666666 	.word	0x66666666
 800218c:	40711266 	.word	0x40711266
 8002190:	66666666 	.word	0x66666666
 8002194:	406b1666 	.word	0x406b1666
 8002198:	08003e54 	.word	0x08003e54
 800219c:	42c80000 	.word	0x42c80000

080021a0 <sgp30_crc>:

//
// SGP30 I2C 7-bit address (from datasheet)

// CRC8 algorithm for SGP30 (Polynomial 0x31, init 0xFF)
int sgp30_crc(uint8_t *data, int count) {
 80021a0:	b480      	push	{r7}
 80021a2:	b087      	sub	sp, #28
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xFF;
 80021aa:	23ff      	movs	r3, #255	; 0xff
 80021ac:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < count; i++) {
 80021ae:	2300      	movs	r3, #0
 80021b0:	613b      	str	r3, [r7, #16]
 80021b2:	e022      	b.n	80021fa <sgp30_crc+0x5a>
        crc ^= data[i];
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	4413      	add	r3, r2
 80021ba:	781a      	ldrb	r2, [r3, #0]
 80021bc:	7dfb      	ldrb	r3, [r7, #23]
 80021be:	4053      	eors	r3, r2
 80021c0:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++)
 80021c2:	2300      	movs	r3, #0
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	e012      	b.n	80021ee <sgp30_crc+0x4e>
            crc = (crc & 0x80) ? (crc << 1) ^ 0x31 : (crc << 1);
 80021c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	da07      	bge.n	80021e0 <sgp30_crc+0x40>
 80021d0:	7dfb      	ldrb	r3, [r7, #23]
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	b25b      	sxtb	r3, r3
 80021d6:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 80021da:	b25b      	sxtb	r3, r3
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	e002      	b.n	80021e6 <sgp30_crc+0x46>
 80021e0:	7dfb      	ldrb	r3, [r7, #23]
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	3301      	adds	r3, #1
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2b07      	cmp	r3, #7
 80021f2:	dde9      	ble.n	80021c8 <sgp30_crc+0x28>
    for (int i = 0; i < count; i++) {
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	3301      	adds	r3, #1
 80021f8:	613b      	str	r3, [r7, #16]
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	429a      	cmp	r2, r3
 8002200:	dbd8      	blt.n	80021b4 <sgp30_crc+0x14>
    }
    return crc;
 8002202:	7dfb      	ldrb	r3, [r7, #23]
}
 8002204:	4618      	mov	r0, r3
 8002206:	371c      	adds	r7, #28
 8002208:	46bd      	mov	sp, r7
 800220a:	bc80      	pop	{r7}
 800220c:	4770      	bx	lr
	...

08002210 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002210:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002212:	e003      	b.n	800221c <LoopCopyDataInit>

08002214 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002214:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002216:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002218:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800221a:	3104      	adds	r1, #4

0800221c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800221c:	480a      	ldr	r0, [pc, #40]	; (8002248 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800221e:	4b0b      	ldr	r3, [pc, #44]	; (800224c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002220:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002222:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002224:	d3f6      	bcc.n	8002214 <CopyDataInit>
  ldr r2, =_sbss
 8002226:	4a0a      	ldr	r2, [pc, #40]	; (8002250 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002228:	e002      	b.n	8002230 <LoopFillZerobss>

0800222a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800222a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800222c:	f842 3b04 	str.w	r3, [r2], #4

08002230 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002230:	4b08      	ldr	r3, [pc, #32]	; (8002254 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002232:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002234:	d3f9      	bcc.n	800222a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002236:	f000 f897 	bl	8002368 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800223a:	f000 fb51 	bl	80028e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800223e:	f7fe ffa9 	bl	8001194 <main>
  bx lr
 8002242:	4770      	bx	lr
  ldr r3, =_sidata
 8002244:	08003ef8 	.word	0x08003ef8
  ldr r0, =_sdata
 8002248:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800224c:	2000006c 	.word	0x2000006c
  ldr r2, =_sbss
 8002250:	2000006c 	.word	0x2000006c
  ldr r3, = _ebss
 8002254:	20000088 	.word	0x20000088

08002258 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002258:	e7fe      	b.n	8002258 <ADC1_IRQHandler>
	...

0800225c <SetSysClk>:
 * */

#include "sysclk.h"

void SetSysClk(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
	uint32_t status = 0;
 8002262:	2300      	movs	r3, #0
 8002264:	607b      	str	r3, [r7, #4]

  /*1. Enable HSI High speed internal clock*/
  RCC->CR |= RCC_CR_HSION;
 8002266:	4a3d      	ldr	r2, [pc, #244]	; (800235c <SetSysClk+0x100>)
 8002268:	4b3c      	ldr	r3, [pc, #240]	; (800235c <SetSysClk+0x100>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	6013      	str	r3, [r2, #0]

  /*2. Waits for the HSI to stabilize. */
 while(!(RCC->CR & RCC_CR_HSIRDY)){} //CR bit 1 HSIRDY sets when HSI oscillator is stable. p141
 8002272:	bf00      	nop
 8002274:	4b39      	ldr	r3, [pc, #228]	; (800235c <SetSysClk+0x100>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d0f9      	beq.n	8002274 <SetSysClk+0x18>
 status = (RCC->CR & RCC_CR_HSIRDY) ? 1 : 0; //if CR bit 1 HSIDRY high when oscillator is stable.
 8002280:	4b36      	ldr	r3, [pc, #216]	; (800235c <SetSysClk+0x100>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b00      	cmp	r3, #0
 800228a:	bf14      	ite	ne
 800228c:	2301      	movne	r3, #1
 800228e:	2300      	moveq	r3, #0
 8002290:	b2db      	uxtb	r3, r3
 8002292:	607b      	str	r3, [r7, #4]

 if (status == 1) //If HSI ready
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d10b      	bne.n	80022b2 <SetSysClk+0x56>
  {
    /*3.  PLL (Phase-Locked Loop)configuration to generate 32MHz*/
	  //PLLSCR bit 16, PLLMUL bits 18-21, PLLDIV bits 22,23.
	  //0000 0000 1111 1101 0000 0000 0000 0000 corresponding bits
	  //these bits PLLSRC, PLLMUL and PLLDIV cleared
	  RCC->CFGR &= ~(0x00FD0000);
 800229a:	4a30      	ldr	r2, [pc, #192]	; (800235c <SetSysClk+0x100>)
 800229c:	4b2f      	ldr	r3, [pc, #188]	; (800235c <SetSysClk+0x100>)
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80022a4:	6093      	str	r3, [r2, #8]

	  //PLLMUL must be 0001 when multiplication=4 and PLLDIV must be 01 when division=2
	  //PLLCLK = (HSI * 4)/2 = 32 MHz p144/911
	  //PLLSCR bit 16 must be 1 --> HSE oscillator clock selected as PLL input clock (done in previous line)
	  //0000 0000 0100 0100 0000 0000 0000 0000
	  RCC->CFGR |= 0x00440000;
 80022a6:	4a2d      	ldr	r2, [pc, #180]	; (800235c <SetSysClk+0x100>)
 80022a8:	4b2c      	ldr	r3, [pc, #176]	; (800235c <SetSysClk+0x100>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f443 0388 	orr.w	r3, r3, #4456448	; 0x440000
 80022b0:	6093      	str	r3, [r2, #8]
  {
    /* If HSI fails to start-up, the application will have wrong clock configuration. EX: toggle LED*/
  }

 /*4. Configures the Flash memory for optimal performance at 32 MHz by enabling 64-bit access, prefetch, and setting one wait state. */
   FLASH->ACR |= FLASH_ACR_ACC64; //ACC64 bit 2, 64-bit access. 64-bit access is used to improve the performance. p84
 80022b2:	4a2b      	ldr	r2, [pc, #172]	; (8002360 <SetSysClk+0x104>)
 80022b4:	4b2a      	ldr	r3, [pc, #168]	; (8002360 <SetSysClk+0x104>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f043 0304 	orr.w	r3, r3, #4
 80022bc:	6013      	str	r3, [r2, #0]
     /*Prefetch is enabled by setting the PRFTEN bit in the FLASH_ACR register.
     *This feature is useful if at least one wait state is needed to access the Flash memory.
 	*Figure 5 shows the execution of sequential 32-bit instructions*/
   FLASH->ACR |= FLASH_ACR_PRFTEN; //PRFTEN bit 1, prefetch enable. p84
 80022be:	4a28      	ldr	r2, [pc, #160]	; (8002360 <SetSysClk+0x104>)
 80022c0:	4b27      	ldr	r3, [pc, #156]	; (8002360 <SetSysClk+0x104>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f043 0302 	orr.w	r3, r3, #2
 80022c8:	6013      	str	r3, [r2, #0]
   FLASH->ACR |= FLASH_ACR_LATENCY; //LATENCY one wait state bit 0. One wait state enabled. p84. p59
 80022ca:	4a25      	ldr	r2, [pc, #148]	; (8002360 <SetSysClk+0x104>)
 80022cc:	4b24      	ldr	r3, [pc, #144]	; (8002360 <SetSysClk+0x104>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f043 0301 	orr.w	r3, r3, #1
 80022d4:	6013      	str	r3, [r2, #0]

	/*5. Enables the power interface clock and configures the voltage regulator to supply 1.8V, waiting for it to stabilize.*/
	 RCC->APB1ENR |= RCC_APB1ENR_PWREN; //bit 28 PWREN: Power interface clock enable. p158. p101
 80022d6:	4a21      	ldr	r2, [pc, #132]	; (800235c <SetSysClk+0x100>)
 80022d8:	4b20      	ldr	r3, [pc, #128]	; (800235c <SetSysClk+0x100>)
 80022da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022e0:	6253      	str	r3, [r2, #36]	; 0x24
	 PWR->CR = PWR_CR_VOS_0; //Bits 12:11 VOS[1:0]: Voltage scaling range selection, 01: 1.8 V (range 1). p121
 80022e2:	4b20      	ldr	r3, [pc, #128]	; (8002364 <SetSysClk+0x108>)
 80022e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80022e8:	601a      	str	r2, [r3, #0]
	of PWR_CR register. p102 1.8V needed for 32 MHz clock and lower voltages to save power.

	0: Regulator is ready in the selected voltage range
	1: Regulator voltage output is changing to the required VOS level.
	*/
	 while((PWR->CSR & PWR_CSR_VOSF)){} //bit 4 VOSF: Voltage Scaling select flag. p125
 80022ea:	bf00      	nop
 80022ec:	4b1d      	ldr	r3, [pc, #116]	; (8002364 <SetSysClk+0x108>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f003 0310 	and.w	r3, r3, #16
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d1f9      	bne.n	80022ec <SetSysClk+0x90>

	/*6. No-prescalers for the AHB, APB1, and APB2 buses, effectively setting them to run at the same frequency as the system clock.*/
	RCC->CFGR &= ~RCC_CFGR_HPRE_3; //Bits 7:4 HPRE[3:0]: AHB prescaler. 0xxx: SYSCLK not divided. p144
 80022f8:	4a18      	ldr	r2, [pc, #96]	; (800235c <SetSysClk+0x100>)
 80022fa:	4b18      	ldr	r3, [pc, #96]	; (800235c <SetSysClk+0x100>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002302:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE2_2; //Bits 13:11 PPRE2[2:0]: APB high-speed prescaler (APB2). p144
 8002304:	4a15      	ldr	r2, [pc, #84]	; (800235c <SetSysClk+0x100>)
 8002306:	4b15      	ldr	r3, [pc, #84]	; (800235c <SetSysClk+0x100>)
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800230e:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE1_2; //Bits 10:8 PPRE1[2:0]: APB low-speed prescaler (APB1)p. 144
 8002310:	4a12      	ldr	r2, [pc, #72]	; (800235c <SetSysClk+0x100>)
 8002312:	4b12      	ldr	r3, [pc, #72]	; (800235c <SetSysClk+0x100>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800231a:	6093      	str	r3, [r2, #8]

	/*7. Enables the PLL.*/
	RCC->CR |= RCC_CR_PLLON; //Bit 24 PLLON: PLL enable. p140
 800231c:	4a0f      	ldr	r2, [pc, #60]	; (800235c <SetSysClk+0x100>)
 800231e:	4b0f      	ldr	r3, [pc, #60]	; (800235c <SetSysClk+0x100>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002326:	6013      	str	r3, [r2, #0]

	/*8. Waits for the PLL to stabilize. */
	while(!(RCC->CR & RCC_CR_PLLRDY)){} //Bit 25 PLLRDY: PLL clock ready flag. p140
 8002328:	bf00      	nop
 800232a:	4b0c      	ldr	r3, [pc, #48]	; (800235c <SetSysClk+0x100>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d0f9      	beq.n	800232a <SetSysClk+0xce>

	/*9. Switches the system clock source to the configured PLL output (32 MHz).*/
	RCC->CFGR |= 0x3U; //Bits 1:0 SW[1:0]: System clock switch, 11: PLL used as system clock
 8002336:	4a09      	ldr	r2, [pc, #36]	; (800235c <SetSysClk+0x100>)
 8002338:	4b08      	ldr	r3, [pc, #32]	; (800235c <SetSysClk+0x100>)
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f043 0303 	orr.w	r3, r3, #3
 8002340:	6093      	str	r3, [r2, #8]

	/*Bits 3:2 SWS[1:0]: System clock switch status, 11: PLL used as system clock.
	 * These bits are set and cleared by hardware to indicate which clock source is used as
	system clock. 11: PLL used as system clock. p145.
	 Waits for the system clock to confirm it's using the PLL. */
	while (!(RCC->CFGR & RCC_CFGR_SWS)){}
 8002342:	bf00      	nop
 8002344:	4b05      	ldr	r3, [pc, #20]	; (800235c <SetSysClk+0x100>)
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	f003 030c 	and.w	r3, r3, #12
 800234c:	2b00      	cmp	r3, #0
 800234e:	d0f9      	beq.n	8002344 <SetSysClk+0xe8>

	//Update system clock after config.
	SystemCoreClockUpdate();
 8002350:	f000 f83e 	bl	80023d0 <SystemCoreClockUpdate>
}
 8002354:	bf00      	nop
 8002356:	3708      	adds	r7, #8
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40023800 	.word	0x40023800
 8002360:	40023c00 	.word	0x40023c00
 8002364:	40007000 	.word	0x40007000

08002368 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 800236c:	4a15      	ldr	r2, [pc, #84]	; (80023c4 <SystemInit+0x5c>)
 800236e:	4b15      	ldr	r3, [pc, #84]	; (80023c4 <SystemInit+0x5c>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002376:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8002378:	4912      	ldr	r1, [pc, #72]	; (80023c4 <SystemInit+0x5c>)
 800237a:	4b12      	ldr	r3, [pc, #72]	; (80023c4 <SystemInit+0x5c>)
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	4b12      	ldr	r3, [pc, #72]	; (80023c8 <SystemInit+0x60>)
 8002380:	4013      	ands	r3, r2
 8002382:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8002384:	4a0f      	ldr	r2, [pc, #60]	; (80023c4 <SystemInit+0x5c>)
 8002386:	4b0f      	ldr	r3, [pc, #60]	; (80023c4 <SystemInit+0x5c>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800238e:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8002392:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002394:	4a0b      	ldr	r2, [pc, #44]	; (80023c4 <SystemInit+0x5c>)
 8002396:	4b0b      	ldr	r3, [pc, #44]	; (80023c4 <SystemInit+0x5c>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800239e:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80023a0:	4a08      	ldr	r2, [pc, #32]	; (80023c4 <SystemInit+0x5c>)
 80023a2:	4b08      	ldr	r3, [pc, #32]	; (80023c4 <SystemInit+0x5c>)
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80023aa:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80023ac:	4b05      	ldr	r3, [pc, #20]	; (80023c4 <SystemInit+0x5c>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80023b2:	4b06      	ldr	r3, [pc, #24]	; (80023cc <SystemInit+0x64>)
 80023b4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80023b8:	609a      	str	r2, [r3, #8]
#endif
}
 80023ba:	bf00      	nop
 80023bc:	46bd      	mov	sp, r7
 80023be:	bc80      	pop	{r7}
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	40023800 	.word	0x40023800
 80023c8:	88ffc00c 	.word	0x88ffc00c
 80023cc:	e000ed00 	.word	0xe000ed00

080023d0 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b087      	sub	sp, #28
 80023d4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	617b      	str	r3, [r7, #20]
 80023da:	2300      	movs	r3, #0
 80023dc:	613b      	str	r3, [r7, #16]
 80023de:	2300      	movs	r3, #0
 80023e0:	60fb      	str	r3, [r7, #12]
 80023e2:	2300      	movs	r3, #0
 80023e4:	60bb      	str	r3, [r7, #8]
 80023e6:	2300      	movs	r3, #0
 80023e8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80023ea:	4b48      	ldr	r3, [pc, #288]	; (800250c <SystemCoreClockUpdate+0x13c>)
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f003 030c 	and.w	r3, r3, #12
 80023f2:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	2b0c      	cmp	r3, #12
 80023f8:	d863      	bhi.n	80024c2 <SystemCoreClockUpdate+0xf2>
 80023fa:	a201      	add	r2, pc, #4	; (adr r2, 8002400 <SystemCoreClockUpdate+0x30>)
 80023fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002400:	08002435 	.word	0x08002435
 8002404:	080024c3 	.word	0x080024c3
 8002408:	080024c3 	.word	0x080024c3
 800240c:	080024c3 	.word	0x080024c3
 8002410:	08002455 	.word	0x08002455
 8002414:	080024c3 	.word	0x080024c3
 8002418:	080024c3 	.word	0x080024c3
 800241c:	080024c3 	.word	0x080024c3
 8002420:	0800245d 	.word	0x0800245d
 8002424:	080024c3 	.word	0x080024c3
 8002428:	080024c3 	.word	0x080024c3
 800242c:	080024c3 	.word	0x080024c3
 8002430:	08002465 	.word	0x08002465
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8002434:	4b35      	ldr	r3, [pc, #212]	; (800250c <SystemCoreClockUpdate+0x13c>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	0b5b      	lsrs	r3, r3, #13
 800243a:	f003 0307 	and.w	r3, r3, #7
 800243e:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	3301      	adds	r3, #1
 8002444:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	461a      	mov	r2, r3
 800244e:	4b30      	ldr	r3, [pc, #192]	; (8002510 <SystemCoreClockUpdate+0x140>)
 8002450:	601a      	str	r2, [r3, #0]
      break;
 8002452:	e046      	b.n	80024e2 <SystemCoreClockUpdate+0x112>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002454:	4b2e      	ldr	r3, [pc, #184]	; (8002510 <SystemCoreClockUpdate+0x140>)
 8002456:	4a2f      	ldr	r2, [pc, #188]	; (8002514 <SystemCoreClockUpdate+0x144>)
 8002458:	601a      	str	r2, [r3, #0]
      break;
 800245a:	e042      	b.n	80024e2 <SystemCoreClockUpdate+0x112>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800245c:	4b2c      	ldr	r3, [pc, #176]	; (8002510 <SystemCoreClockUpdate+0x140>)
 800245e:	4a2d      	ldr	r2, [pc, #180]	; (8002514 <SystemCoreClockUpdate+0x144>)
 8002460:	601a      	str	r2, [r3, #0]
      break;
 8002462:	e03e      	b.n	80024e2 <SystemCoreClockUpdate+0x112>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8002464:	4b29      	ldr	r3, [pc, #164]	; (800250c <SystemCoreClockUpdate+0x13c>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800246c:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 800246e:	4b27      	ldr	r3, [pc, #156]	; (800250c <SystemCoreClockUpdate+0x13c>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002476:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	0c9b      	lsrs	r3, r3, #18
 800247c:	4a26      	ldr	r2, [pc, #152]	; (8002518 <SystemCoreClockUpdate+0x148>)
 800247e:	5cd3      	ldrb	r3, [r2, r3]
 8002480:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	0d9b      	lsrs	r3, r3, #22
 8002486:	3301      	adds	r3, #1
 8002488:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800248a:	4b20      	ldr	r3, [pc, #128]	; (800250c <SystemCoreClockUpdate+0x13c>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002492:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d109      	bne.n	80024ae <SystemCoreClockUpdate+0xde>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	4a1d      	ldr	r2, [pc, #116]	; (8002514 <SystemCoreClockUpdate+0x144>)
 800249e:	fb02 f203 	mul.w	r2, r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024a8:	4a19      	ldr	r2, [pc, #100]	; (8002510 <SystemCoreClockUpdate+0x140>)
 80024aa:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 80024ac:	e019      	b.n	80024e2 <SystemCoreClockUpdate+0x112>
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	4a18      	ldr	r2, [pc, #96]	; (8002514 <SystemCoreClockUpdate+0x144>)
 80024b2:	fb02 f203 	mul.w	r2, r2, r3
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024bc:	4a14      	ldr	r2, [pc, #80]	; (8002510 <SystemCoreClockUpdate+0x140>)
 80024be:	6013      	str	r3, [r2, #0]
      break;
 80024c0:	e00f      	b.n	80024e2 <SystemCoreClockUpdate+0x112>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 80024c2:	4b12      	ldr	r3, [pc, #72]	; (800250c <SystemCoreClockUpdate+0x13c>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	0b5b      	lsrs	r3, r3, #13
 80024c8:	f003 0307 	and.w	r3, r3, #7
 80024cc:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	3301      	adds	r3, #1
 80024d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	461a      	mov	r2, r3
 80024dc:	4b0c      	ldr	r3, [pc, #48]	; (8002510 <SystemCoreClockUpdate+0x140>)
 80024de:	601a      	str	r2, [r3, #0]
      break;
 80024e0:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80024e2:	4b0a      	ldr	r3, [pc, #40]	; (800250c <SystemCoreClockUpdate+0x13c>)
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	091b      	lsrs	r3, r3, #4
 80024e8:	f003 030f 	and.w	r3, r3, #15
 80024ec:	4a0b      	ldr	r2, [pc, #44]	; (800251c <SystemCoreClockUpdate+0x14c>)
 80024ee:	5cd3      	ldrb	r3, [r2, r3]
 80024f0:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80024f2:	4b07      	ldr	r3, [pc, #28]	; (8002510 <SystemCoreClockUpdate+0x140>)
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	fa22 f303 	lsr.w	r3, r2, r3
 80024fc:	4a04      	ldr	r2, [pc, #16]	; (8002510 <SystemCoreClockUpdate+0x140>)
 80024fe:	6013      	str	r3, [r2, #0]
}
 8002500:	bf00      	nop
 8002502:	371c      	adds	r7, #28
 8002504:	46bd      	mov	sp, r7
 8002506:	bc80      	pop	{r7}
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	40023800 	.word	0x40023800
 8002510:	20000000 	.word	0x20000000
 8002514:	007a1200 	.word	0x007a1200
 8002518:	08003e58 	.word	0x08003e58
 800251c:	08003e64 	.word	0x08003e64

08002520 <systickDelayMs>:
#include "timer.h"

//#include "include.h"
void systickDelayMs(uint32_t delay){
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
	//Systick
		SysTick->LOAD = 32000; //Reload with number of clocks per 1 ms (1x10^-3 x 32x10^6)
 8002528:	4b11      	ldr	r3, [pc, #68]	; (8002570 <systickDelayMs+0x50>)
 800252a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 800252e:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;//Clear systick current value
 8002530:	4b0f      	ldr	r3, [pc, #60]	; (8002570 <systickDelayMs+0x50>)
 8002532:	2200      	movs	r2, #0
 8002534:	609a      	str	r2, [r3, #8]
		SysTick->CTRL = SysTick_CTRL_ENABLE | SysTick_CTRL_CLKSOURCE;//Enable systick and select internal clk src
 8002536:	4b0e      	ldr	r3, [pc, #56]	; (8002570 <systickDelayMs+0x50>)
 8002538:	2205      	movs	r2, #5
 800253a:	601a      	str	r2, [r3, #0]

		for(uint32_t i = 0; i<delay;i++){
 800253c:	2300      	movs	r3, #0
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	e009      	b.n	8002556 <systickDelayMs+0x36>
			//Wait until the COUNTFLAG is set
			while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG)){}
 8002542:	bf00      	nop
 8002544:	4b0a      	ldr	r3, [pc, #40]	; (8002570 <systickDelayMs+0x50>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d0f9      	beq.n	8002544 <systickDelayMs+0x24>
		for(uint32_t i = 0; i<delay;i++){
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	3301      	adds	r3, #1
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	68fa      	ldr	r2, [r7, #12]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	429a      	cmp	r2, r3
 800255c:	d3f1      	bcc.n	8002542 <systickDelayMs+0x22>
		}
		SysTick->CTRL = 0;
 800255e:	4b04      	ldr	r3, [pc, #16]	; (8002570 <systickDelayMs+0x50>)
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
}
 8002564:	bf00      	nop
 8002566:	3714      	adds	r7, #20
 8002568:	46bd      	mov	sp, r7
 800256a:	bc80      	pop	{r7}
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	e000e010 	.word	0xe000e010

08002574 <systickDelayUs>:
void systickDelayUs(uint32_t delay){
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
	//Systick Us
	//Reload with number of clocks per 1 us (1x10^-6 x 32x10^6). But by measure osciloscope it should be 20
		SysTick->LOAD = 32;
 800257c:	4b10      	ldr	r3, [pc, #64]	; (80025c0 <systickDelayUs+0x4c>)
 800257e:	2220      	movs	r2, #32
 8002580:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;//Clear systick current value
 8002582:	4b0f      	ldr	r3, [pc, #60]	; (80025c0 <systickDelayUs+0x4c>)
 8002584:	2200      	movs	r2, #0
 8002586:	609a      	str	r2, [r3, #8]
		SysTick->CTRL = SysTick_CTRL_ENABLE | SysTick_CTRL_CLKSOURCE;//Enable systick and select internal clk src
 8002588:	4b0d      	ldr	r3, [pc, #52]	; (80025c0 <systickDelayUs+0x4c>)
 800258a:	2205      	movs	r2, #5
 800258c:	601a      	str	r2, [r3, #0]

		for(uint32_t i = 0; i<delay;i++){
 800258e:	2300      	movs	r3, #0
 8002590:	60fb      	str	r3, [r7, #12]
 8002592:	e009      	b.n	80025a8 <systickDelayUs+0x34>
			//Wait until the COUNTFLAG is set
			while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG)){}
 8002594:	bf00      	nop
 8002596:	4b0a      	ldr	r3, [pc, #40]	; (80025c0 <systickDelayUs+0x4c>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d0f9      	beq.n	8002596 <systickDelayUs+0x22>
		for(uint32_t i = 0; i<delay;i++){
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	3301      	adds	r3, #1
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	68fa      	ldr	r2, [r7, #12]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d3f1      	bcc.n	8002594 <systickDelayUs+0x20>
		}
		SysTick->CTRL = 0;
 80025b0:	4b03      	ldr	r3, [pc, #12]	; (80025c0 <systickDelayUs+0x4c>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]
}
 80025b6:	bf00      	nop
 80025b8:	3714      	adds	r7, #20
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr
 80025c0:	e000e010 	.word	0xe000e010

080025c4 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b087      	sub	sp, #28
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
	int div = 1;
 80025d0:	2301      	movs	r3, #1
 80025d2:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80025d4:	e004      	b.n	80025e0 <ts_itoa+0x1c>
		div *= base;
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	fb02 f303 	mul.w	r3, r2, r3
 80025de:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	68ba      	ldr	r2, [r7, #8]
 80025e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d2f3      	bcs.n	80025d6 <ts_itoa+0x12>

	while (div != 0)
 80025ee:	e029      	b.n	8002644 <ts_itoa+0x80>
	{
		int num = d/div;
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	68ba      	ldr	r2, [r7, #8]
 80025f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f8:	613b      	str	r3, [r7, #16]
		d = d%div;
 80025fa:	697a      	ldr	r2, [r7, #20]
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	fbb3 f1f2 	udiv	r1, r3, r2
 8002602:	fb02 f201 	mul.w	r2, r2, r1
 8002606:	1a9b      	subs	r3, r3, r2
 8002608:	60bb      	str	r3, [r7, #8]
		div /= base;
 800260a:	697a      	ldr	r2, [r7, #20]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002612:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	2b09      	cmp	r3, #9
 8002618:	dd0a      	ble.n	8002630 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	1c59      	adds	r1, r3, #1
 8002620:	68fa      	ldr	r2, [r7, #12]
 8002622:	6011      	str	r1, [r2, #0]
 8002624:	693a      	ldr	r2, [r7, #16]
 8002626:	b2d2      	uxtb	r2, r2
 8002628:	3237      	adds	r2, #55	; 0x37
 800262a:	b2d2      	uxtb	r2, r2
 800262c:	701a      	strb	r2, [r3, #0]
 800262e:	e009      	b.n	8002644 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	1c59      	adds	r1, r3, #1
 8002636:	68fa      	ldr	r2, [r7, #12]
 8002638:	6011      	str	r1, [r2, #0]
 800263a:	693a      	ldr	r2, [r7, #16]
 800263c:	b2d2      	uxtb	r2, r2
 800263e:	3230      	adds	r2, #48	; 0x30
 8002640:	b2d2      	uxtb	r2, r2
 8002642:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1d2      	bne.n	80025f0 <ts_itoa+0x2c>
	}
}
 800264a:	bf00      	nop
 800264c:	371c      	adds	r7, #28
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr

08002654 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b088      	sub	sp, #32
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8002664:	e07d      	b.n	8002762 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	2b25      	cmp	r3, #37	; 0x25
 800266c:	d171      	bne.n	8002752 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	3301      	adds	r3, #1
 8002672:	60bb      	str	r3, [r7, #8]
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b64      	cmp	r3, #100	; 0x64
 800267a:	d01e      	beq.n	80026ba <ts_formatstring+0x66>
 800267c:	2b64      	cmp	r3, #100	; 0x64
 800267e:	dc06      	bgt.n	800268e <ts_formatstring+0x3a>
 8002680:	2b58      	cmp	r3, #88	; 0x58
 8002682:	d050      	beq.n	8002726 <ts_formatstring+0xd2>
 8002684:	2b63      	cmp	r3, #99	; 0x63
 8002686:	d00e      	beq.n	80026a6 <ts_formatstring+0x52>
 8002688:	2b25      	cmp	r3, #37	; 0x25
 800268a:	d058      	beq.n	800273e <ts_formatstring+0xea>
 800268c:	e05d      	b.n	800274a <ts_formatstring+0xf6>
 800268e:	2b73      	cmp	r3, #115	; 0x73
 8002690:	d02b      	beq.n	80026ea <ts_formatstring+0x96>
 8002692:	2b73      	cmp	r3, #115	; 0x73
 8002694:	dc02      	bgt.n	800269c <ts_formatstring+0x48>
 8002696:	2b69      	cmp	r3, #105	; 0x69
 8002698:	d00f      	beq.n	80026ba <ts_formatstring+0x66>
 800269a:	e056      	b.n	800274a <ts_formatstring+0xf6>
 800269c:	2b75      	cmp	r3, #117	; 0x75
 800269e:	d037      	beq.n	8002710 <ts_formatstring+0xbc>
 80026a0:	2b78      	cmp	r3, #120	; 0x78
 80026a2:	d040      	beq.n	8002726 <ts_formatstring+0xd2>
 80026a4:	e051      	b.n	800274a <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	1c5a      	adds	r2, r3, #1
 80026aa:	60fa      	str	r2, [r7, #12]
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	1d11      	adds	r1, r2, #4
 80026b0:	6079      	str	r1, [r7, #4]
 80026b2:	6812      	ldr	r2, [r2, #0]
 80026b4:	b2d2      	uxtb	r2, r2
 80026b6:	701a      	strb	r2, [r3, #0]
				break;
 80026b8:	e047      	b.n	800274a <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	1d1a      	adds	r2, r3, #4
 80026be:	607a      	str	r2, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	da07      	bge.n	80026da <ts_formatstring+0x86>
					{
						val *= -1;
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	425b      	negs	r3, r3
 80026ce:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	1c5a      	adds	r2, r3, #1
 80026d4:	60fa      	str	r2, [r7, #12]
 80026d6:	222d      	movs	r2, #45	; 0x2d
 80026d8:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 80026da:	69f9      	ldr	r1, [r7, #28]
 80026dc:	f107 030c 	add.w	r3, r7, #12
 80026e0:	220a      	movs	r2, #10
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff ff6e 	bl	80025c4 <ts_itoa>
				}
				break;
 80026e8:	e02f      	b.n	800274a <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	1d1a      	adds	r2, r3, #4
 80026ee:	607a      	str	r2, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	61bb      	str	r3, [r7, #24]
					while (*arg)
 80026f4:	e007      	b.n	8002706 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	1c5a      	adds	r2, r3, #1
 80026fa:	60fa      	str	r2, [r7, #12]
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	1c51      	adds	r1, r2, #1
 8002700:	61b9      	str	r1, [r7, #24]
 8002702:	7812      	ldrb	r2, [r2, #0]
 8002704:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1f3      	bne.n	80026f6 <ts_formatstring+0xa2>
					}
				}
				break;
 800270e:	e01c      	b.n	800274a <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	1d1a      	adds	r2, r3, #4
 8002714:	607a      	str	r2, [r7, #4]
 8002716:	6819      	ldr	r1, [r3, #0]
 8002718:	f107 030c 	add.w	r3, r7, #12
 800271c:	220a      	movs	r2, #10
 800271e:	4618      	mov	r0, r3
 8002720:	f7ff ff50 	bl	80025c4 <ts_itoa>
				break;
 8002724:	e011      	b.n	800274a <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	1d1a      	adds	r2, r3, #4
 800272a:	607a      	str	r2, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4619      	mov	r1, r3
 8002730:	f107 030c 	add.w	r3, r7, #12
 8002734:	2210      	movs	r2, #16
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff ff44 	bl	80025c4 <ts_itoa>
				break;
 800273c:	e005      	b.n	800274a <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	1c5a      	adds	r2, r3, #1
 8002742:	60fa      	str	r2, [r7, #12]
 8002744:	2225      	movs	r2, #37	; 0x25
 8002746:	701a      	strb	r2, [r3, #0]
				  break;
 8002748:	bf00      	nop
			}
			fmt++;
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	3301      	adds	r3, #1
 800274e:	60bb      	str	r3, [r7, #8]
 8002750:	e007      	b.n	8002762 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	1c5a      	adds	r2, r3, #1
 8002756:	60fa      	str	r2, [r7, #12]
 8002758:	68ba      	ldr	r2, [r7, #8]
 800275a:	1c51      	adds	r1, r2, #1
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	7812      	ldrb	r2, [r2, #0]
 8002760:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	2b00      	cmp	r3, #0
 8002768:	f47f af7d 	bne.w	8002666 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2200      	movs	r2, #0
 8002770:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	461a      	mov	r2, r3
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	1ad3      	subs	r3, r2, r3
}
 800277a:	4618      	mov	r0, r3
 800277c:	3720      	adds	r7, #32
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8002782:	b40e      	push	{r1, r2, r3}
 8002784:	b580      	push	{r7, lr}
 8002786:	b085      	sub	sp, #20
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 800278c:	f107 0320 	add.w	r3, r7, #32
 8002790:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8002792:	68ba      	ldr	r2, [r7, #8]
 8002794:	69f9      	ldr	r1, [r7, #28]
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f7ff ff5c 	bl	8002654 <ts_formatstring>
 800279c:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 800279e:	68fb      	ldr	r3, [r7, #12]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80027aa:	b003      	add	sp, #12
 80027ac:	4770      	bx	lr

080027ae <compute_uart_bd>:

#include <uart2/uart2.h>


uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 80027ae:	b480      	push	{r7}
 80027b0:	b083      	sub	sp, #12
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
 80027b6:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2))/BaudRate);
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	085a      	lsrs	r2, r3, #1
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	441a      	add	r2, r3
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c6:	b29b      	uxth	r3, r3
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bc80      	pop	{r7}
 80027d0:	4770      	bx	lr

080027d2 <uart_set_baudrate>:
void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b084      	sub	sp, #16
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	60f8      	str	r0, [r7, #12]
 80027da:	60b9      	str	r1, [r7, #8]
 80027dc:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk,BaudRate);
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	68b8      	ldr	r0, [r7, #8]
 80027e2:	f7ff ffe4 	bl	80027ae <compute_uart_bd>
 80027e6:	4603      	mov	r3, r0
 80027e8:	461a      	mov	r2, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	609a      	str	r2, [r3, #8]
}
 80027ee:	bf00      	nop
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
	...

080027f8 <uart2_init>:
void uart2_init()
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
	//Enable clock access to gpioA
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 80027fc:	4a1a      	ldr	r2, [pc, #104]	; (8002868 <uart2_init+0x70>)
 80027fe:	4b1a      	ldr	r3, [pc, #104]	; (8002868 <uart2_init+0x70>)
 8002800:	69db      	ldr	r3, [r3, #28]
 8002802:	f043 0301 	orr.w	r3, r3, #1
 8002806:	61d3      	str	r3, [r2, #28]
	//Set gpio PA2 mode alternate function
	GPIOA->MODER |= GPIO_MODER_MODER2_1;
 8002808:	4a18      	ldr	r2, [pc, #96]	; (800286c <uart2_init+0x74>)
 800280a:	4b18      	ldr	r3, [pc, #96]	; (800286c <uart2_init+0x74>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f043 0320 	orr.w	r3, r3, #32
 8002812:	6013      	str	r3, [r2, #0]
	//Set gpio PA2 type UART_TX (AF07)
	GPIOA->AFR[0] |= 0x7U<<GPIO_AFRL_AFRL2_Pos; //0:AFRL 1:AFRH
 8002814:	4a15      	ldr	r2, [pc, #84]	; (800286c <uart2_init+0x74>)
 8002816:	4b15      	ldr	r3, [pc, #84]	; (800286c <uart2_init+0x74>)
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800281e:	6213      	str	r3, [r2, #32]

	//Set gpio PA3 mode alternate function
	GPIOA->MODER |= GPIO_MODER_MODER3_1;
 8002820:	4a12      	ldr	r2, [pc, #72]	; (800286c <uart2_init+0x74>)
 8002822:	4b12      	ldr	r3, [pc, #72]	; (800286c <uart2_init+0x74>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800282a:	6013      	str	r3, [r2, #0]
	//Set gpio PA3 type UART_RX (AF07)
	GPIOA->AFR[0] |= 0x7U<<GPIO_AFRL_AFRL3_Pos; //0:AFRL 1:AFRH
 800282c:	4a0f      	ldr	r2, [pc, #60]	; (800286c <uart2_init+0x74>)
 800282e:	4b0f      	ldr	r3, [pc, #60]	; (800286c <uart2_init+0x74>)
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8002836:	6213      	str	r3, [r2, #32]

	//Enable clock access uart2
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN; //STM32L152_reference_manual.pdf p158/911
 8002838:	4a0b      	ldr	r2, [pc, #44]	; (8002868 <uart2_init+0x70>)
 800283a:	4b0b      	ldr	r3, [pc, #44]	; (8002868 <uart2_init+0x70>)
 800283c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002842:	6253      	str	r3, [r2, #36]	; 0x24
	//Configure baudrate
	uart_set_baudrate(USART2,SYS_FREQ,UART_BAUDRATE);
 8002844:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002848:	4909      	ldr	r1, [pc, #36]	; (8002870 <uart2_init+0x78>)
 800284a:	480a      	ldr	r0, [pc, #40]	; (8002874 <uart2_init+0x7c>)
 800284c:	f7ff ffc1 	bl	80027d2 <uart_set_baudrate>

	//Config transfer direction
	USART2->CR1 = USART_CR1_TE | USART_CR1_RE; //TE:Transmit Enable, RE:Receive Enable
 8002850:	4b08      	ldr	r3, [pc, #32]	; (8002874 <uart2_init+0x7c>)
 8002852:	220c      	movs	r2, #12
 8002854:	60da      	str	r2, [r3, #12]


	//Enable uart module
	USART2->CR1 |= USART_CR1_UE; //UE: UART Enable
 8002856:	4a07      	ldr	r2, [pc, #28]	; (8002874 <uart2_init+0x7c>)
 8002858:	4b06      	ldr	r3, [pc, #24]	; (8002874 <uart2_init+0x7c>)
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002860:	60d3      	str	r3, [r2, #12]

}
 8002862:	bf00      	nop
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	40023800 	.word	0x40023800
 800286c:	40020000 	.word	0x40020000
 8002870:	01e84800 	.word	0x01e84800
 8002874:	40004400 	.word	0x40004400

08002878 <uart2_write>:
void uart2_write(unsigned char ch)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	4603      	mov	r3, r0
 8002880:	71fb      	strb	r3, [r7, #7]
	//Make sure the transmit data register is empty
	while(!(USART2->SR & USART_SR_TXE)){}
 8002882:	bf00      	nop
 8002884:	4b06      	ldr	r3, [pc, #24]	; (80028a0 <uart2_write+0x28>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800288c:	2b00      	cmp	r3, #0
 800288e:	d0f9      	beq.n	8002884 <uart2_write+0xc>

	//Write to transmit data register
	USART2->DR = ch;
 8002890:	4a03      	ldr	r2, [pc, #12]	; (80028a0 <uart2_write+0x28>)
 8002892:	79fb      	ldrb	r3, [r7, #7]
 8002894:	6053      	str	r3, [r2, #4]
}
 8002896:	bf00      	nop
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr
 80028a0:	40004400 	.word	0x40004400

080028a4 <uart2_write_string>:
void uart2_write_string(char* ch)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 80028ac:	2300      	movs	r3, #0
 80028ae:	73fb      	strb	r3, [r7, #15]
	while(ch[i]!='\0'){
 80028b0:	e009      	b.n	80028c6 <uart2_write_string+0x22>
		uart2_write(ch[i]);
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	4413      	add	r3, r2
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7ff ffdc 	bl	8002878 <uart2_write>
		i++;
 80028c0:	7bfb      	ldrb	r3, [r7, #15]
 80028c2:	3301      	adds	r3, #1
 80028c4:	73fb      	strb	r3, [r7, #15]
	while(ch[i]!='\0'){
 80028c6:	7bfb      	ldrb	r3, [r7, #15]
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	4413      	add	r3, r2
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d1ef      	bne.n	80028b2 <uart2_write_string+0xe>
	}
	i=0;
 80028d2:	2300      	movs	r3, #0
 80028d4:	73fb      	strb	r3, [r7, #15]
}
 80028d6:	bf00      	nop
 80028d8:	3710      	adds	r7, #16
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
	...

080028e0 <__libc_init_array>:
 80028e0:	b570      	push	{r4, r5, r6, lr}
 80028e2:	2500      	movs	r5, #0
 80028e4:	4e0c      	ldr	r6, [pc, #48]	; (8002918 <__libc_init_array+0x38>)
 80028e6:	4c0d      	ldr	r4, [pc, #52]	; (800291c <__libc_init_array+0x3c>)
 80028e8:	1ba4      	subs	r4, r4, r6
 80028ea:	10a4      	asrs	r4, r4, #2
 80028ec:	42a5      	cmp	r5, r4
 80028ee:	d109      	bne.n	8002904 <__libc_init_array+0x24>
 80028f0:	f001 fa22 	bl	8003d38 <_init>
 80028f4:	2500      	movs	r5, #0
 80028f6:	4e0a      	ldr	r6, [pc, #40]	; (8002920 <__libc_init_array+0x40>)
 80028f8:	4c0a      	ldr	r4, [pc, #40]	; (8002924 <__libc_init_array+0x44>)
 80028fa:	1ba4      	subs	r4, r4, r6
 80028fc:	10a4      	asrs	r4, r4, #2
 80028fe:	42a5      	cmp	r5, r4
 8002900:	d105      	bne.n	800290e <__libc_init_array+0x2e>
 8002902:	bd70      	pop	{r4, r5, r6, pc}
 8002904:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002908:	4798      	blx	r3
 800290a:	3501      	adds	r5, #1
 800290c:	e7ee      	b.n	80028ec <__libc_init_array+0xc>
 800290e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002912:	4798      	blx	r3
 8002914:	3501      	adds	r5, #1
 8002916:	e7f2      	b.n	80028fe <__libc_init_array+0x1e>
 8002918:	08003ef0 	.word	0x08003ef0
 800291c:	08003ef0 	.word	0x08003ef0
 8002920:	08003ef0 	.word	0x08003ef0
 8002924:	08003ef4 	.word	0x08003ef4

08002928 <memset>:
 8002928:	4603      	mov	r3, r0
 800292a:	4402      	add	r2, r0
 800292c:	4293      	cmp	r3, r2
 800292e:	d100      	bne.n	8002932 <memset+0xa>
 8002930:	4770      	bx	lr
 8002932:	f803 1b01 	strb.w	r1, [r3], #1
 8002936:	e7f9      	b.n	800292c <memset+0x4>

08002938 <exp>:
 8002938:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800293c:	b08b      	sub	sp, #44	; 0x2c
 800293e:	4604      	mov	r4, r0
 8002940:	460d      	mov	r5, r1
 8002942:	f000 f9d5 	bl	8002cf0 <__ieee754_exp>
 8002946:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 8002a24 <exp+0xec>
 800294a:	4606      	mov	r6, r0
 800294c:	f998 3000 	ldrsb.w	r3, [r8]
 8002950:	460f      	mov	r7, r1
 8002952:	3301      	adds	r3, #1
 8002954:	d02c      	beq.n	80029b0 <exp+0x78>
 8002956:	4620      	mov	r0, r4
 8002958:	4629      	mov	r1, r5
 800295a:	f001 f8da 	bl	8003b12 <finite>
 800295e:	b338      	cbz	r0, 80029b0 <exp+0x78>
 8002960:	a329      	add	r3, pc, #164	; (adr r3, 8002a08 <exp+0xd0>)
 8002962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002966:	4620      	mov	r0, r4
 8002968:	4629      	mov	r1, r5
 800296a:	f7fe f851 	bl	8000a10 <__aeabi_dcmpgt>
 800296e:	4681      	mov	r9, r0
 8002970:	2800      	cmp	r0, #0
 8002972:	d02d      	beq.n	80029d0 <exp+0x98>
 8002974:	2303      	movs	r3, #3
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	4b27      	ldr	r3, [pc, #156]	; (8002a18 <exp+0xe0>)
 800297a:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800297e:	9301      	str	r3, [sp, #4]
 8002980:	2300      	movs	r3, #0
 8002982:	9308      	str	r3, [sp, #32]
 8002984:	f998 3000 	ldrsb.w	r3, [r8]
 8002988:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800298c:	b9ab      	cbnz	r3, 80029ba <exp+0x82>
 800298e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002992:	4b22      	ldr	r3, [pc, #136]	; (8002a1c <exp+0xe4>)
 8002994:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002998:	4668      	mov	r0, sp
 800299a:	f001 f8c0 	bl	8003b1e <matherr>
 800299e:	b190      	cbz	r0, 80029c6 <exp+0x8e>
 80029a0:	9b08      	ldr	r3, [sp, #32]
 80029a2:	b11b      	cbz	r3, 80029ac <exp+0x74>
 80029a4:	f001 f9c2 	bl	8003d2c <__errno>
 80029a8:	9b08      	ldr	r3, [sp, #32]
 80029aa:	6003      	str	r3, [r0, #0]
 80029ac:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 80029b0:	4630      	mov	r0, r6
 80029b2:	4639      	mov	r1, r7
 80029b4:	b00b      	add	sp, #44	; 0x2c
 80029b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80029ba:	2000      	movs	r0, #0
 80029bc:	4918      	ldr	r1, [pc, #96]	; (8002a20 <exp+0xe8>)
 80029be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d1e8      	bne.n	8002998 <exp+0x60>
 80029c6:	f001 f9b1 	bl	8003d2c <__errno>
 80029ca:	2322      	movs	r3, #34	; 0x22
 80029cc:	6003      	str	r3, [r0, #0]
 80029ce:	e7e7      	b.n	80029a0 <exp+0x68>
 80029d0:	a30f      	add	r3, pc, #60	; (adr r3, 8002a10 <exp+0xd8>)
 80029d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d6:	4620      	mov	r0, r4
 80029d8:	4629      	mov	r1, r5
 80029da:	f7fd fffb 	bl	80009d4 <__aeabi_dcmplt>
 80029de:	2800      	cmp	r0, #0
 80029e0:	d0e6      	beq.n	80029b0 <exp+0x78>
 80029e2:	2304      	movs	r3, #4
 80029e4:	9300      	str	r3, [sp, #0]
 80029e6:	4b0c      	ldr	r3, [pc, #48]	; (8002a18 <exp+0xe0>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	9301      	str	r3, [sp, #4]
 80029ec:	2300      	movs	r3, #0
 80029ee:	f8cd 9020 	str.w	r9, [sp, #32]
 80029f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80029f6:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80029fa:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80029fe:	f998 3000 	ldrsb.w	r3, [r8]
 8002a02:	e7de      	b.n	80029c2 <exp+0x8a>
 8002a04:	f3af 8000 	nop.w
 8002a08:	fefa39ef 	.word	0xfefa39ef
 8002a0c:	40862e42 	.word	0x40862e42
 8002a10:	d52d3051 	.word	0xd52d3051
 8002a14:	c0874910 	.word	0xc0874910
 8002a18:	08003e74 	.word	0x08003e74
 8002a1c:	47efffff 	.word	0x47efffff
 8002a20:	7ff00000 	.word	0x7ff00000
 8002a24:	20000004 	.word	0x20000004

08002a28 <pow>:
 8002a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a2c:	b08f      	sub	sp, #60	; 0x3c
 8002a2e:	461d      	mov	r5, r3
 8002a30:	4680      	mov	r8, r0
 8002a32:	4689      	mov	r9, r1
 8002a34:	4614      	mov	r4, r2
 8002a36:	f000 facb 	bl	8002fd0 <__ieee754_pow>
 8002a3a:	4fa5      	ldr	r7, [pc, #660]	; (8002cd0 <pow+0x2a8>)
 8002a3c:	e9cd 0100 	strd	r0, r1, [sp]
 8002a40:	f997 3000 	ldrsb.w	r3, [r7]
 8002a44:	463e      	mov	r6, r7
 8002a46:	9302      	str	r3, [sp, #8]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	d05f      	beq.n	8002b0c <pow+0xe4>
 8002a4c:	4622      	mov	r2, r4
 8002a4e:	462b      	mov	r3, r5
 8002a50:	4620      	mov	r0, r4
 8002a52:	4629      	mov	r1, r5
 8002a54:	f7fd ffe6 	bl	8000a24 <__aeabi_dcmpun>
 8002a58:	4682      	mov	sl, r0
 8002a5a:	2800      	cmp	r0, #0
 8002a5c:	d156      	bne.n	8002b0c <pow+0xe4>
 8002a5e:	4642      	mov	r2, r8
 8002a60:	464b      	mov	r3, r9
 8002a62:	4640      	mov	r0, r8
 8002a64:	4649      	mov	r1, r9
 8002a66:	f7fd ffdd 	bl	8000a24 <__aeabi_dcmpun>
 8002a6a:	9003      	str	r0, [sp, #12]
 8002a6c:	b1e8      	cbz	r0, 8002aaa <pow+0x82>
 8002a6e:	2200      	movs	r2, #0
 8002a70:	2300      	movs	r3, #0
 8002a72:	4620      	mov	r0, r4
 8002a74:	4629      	mov	r1, r5
 8002a76:	f7fd ffa3 	bl	80009c0 <__aeabi_dcmpeq>
 8002a7a:	2800      	cmp	r0, #0
 8002a7c:	d046      	beq.n	8002b0c <pow+0xe4>
 8002a7e:	2301      	movs	r3, #1
 8002a80:	2200      	movs	r2, #0
 8002a82:	9304      	str	r3, [sp, #16]
 8002a84:	4b93      	ldr	r3, [pc, #588]	; (8002cd4 <pow+0x2ac>)
 8002a86:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8002a8a:	9305      	str	r3, [sp, #20]
 8002a8c:	4b92      	ldr	r3, [pc, #584]	; (8002cd8 <pow+0x2b0>)
 8002a8e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8002a92:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002a96:	9b02      	ldr	r3, [sp, #8]
 8002a98:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d031      	beq.n	8002b04 <pow+0xdc>
 8002aa0:	a804      	add	r0, sp, #16
 8002aa2:	f001 f83c 	bl	8003b1e <matherr>
 8002aa6:	bb38      	cbnz	r0, 8002af8 <pow+0xd0>
 8002aa8:	e058      	b.n	8002b5c <pow+0x134>
 8002aaa:	f04f 0a00 	mov.w	sl, #0
 8002aae:	f04f 0b00 	mov.w	fp, #0
 8002ab2:	4652      	mov	r2, sl
 8002ab4:	465b      	mov	r3, fp
 8002ab6:	4640      	mov	r0, r8
 8002ab8:	4649      	mov	r1, r9
 8002aba:	f7fd ff81 	bl	80009c0 <__aeabi_dcmpeq>
 8002abe:	2800      	cmp	r0, #0
 8002ac0:	d051      	beq.n	8002b66 <pow+0x13e>
 8002ac2:	4652      	mov	r2, sl
 8002ac4:	465b      	mov	r3, fp
 8002ac6:	4620      	mov	r0, r4
 8002ac8:	4629      	mov	r1, r5
 8002aca:	f7fd ff79 	bl	80009c0 <__aeabi_dcmpeq>
 8002ace:	4606      	mov	r6, r0
 8002ad0:	b308      	cbz	r0, 8002b16 <pow+0xee>
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	9304      	str	r3, [sp, #16]
 8002ad6:	4b7f      	ldr	r3, [pc, #508]	; (8002cd4 <pow+0x2ac>)
 8002ad8:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8002adc:	9305      	str	r3, [sp, #20]
 8002ade:	9b03      	ldr	r3, [sp, #12]
 8002ae0:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8002ae4:	930c      	str	r3, [sp, #48]	; 0x30
 8002ae6:	9b02      	ldr	r3, [sp, #8]
 8002ae8:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d0d7      	beq.n	8002aa0 <pow+0x78>
 8002af0:	2200      	movs	r2, #0
 8002af2:	4b79      	ldr	r3, [pc, #484]	; (8002cd8 <pow+0x2b0>)
 8002af4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002af8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002afa:	b11b      	cbz	r3, 8002b04 <pow+0xdc>
 8002afc:	f001 f916 	bl	8003d2c <__errno>
 8002b00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002b02:	6003      	str	r3, [r0, #0]
 8002b04:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8002b08:	e88d 0018 	stmia.w	sp, {r3, r4}
 8002b0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002b10:	b00f      	add	sp, #60	; 0x3c
 8002b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b16:	4620      	mov	r0, r4
 8002b18:	4629      	mov	r1, r5
 8002b1a:	f000 fffa 	bl	8003b12 <finite>
 8002b1e:	2800      	cmp	r0, #0
 8002b20:	d0f4      	beq.n	8002b0c <pow+0xe4>
 8002b22:	4652      	mov	r2, sl
 8002b24:	465b      	mov	r3, fp
 8002b26:	4620      	mov	r0, r4
 8002b28:	4629      	mov	r1, r5
 8002b2a:	f7fd ff53 	bl	80009d4 <__aeabi_dcmplt>
 8002b2e:	2800      	cmp	r0, #0
 8002b30:	d0ec      	beq.n	8002b0c <pow+0xe4>
 8002b32:	2301      	movs	r3, #1
 8002b34:	9304      	str	r3, [sp, #16]
 8002b36:	4b67      	ldr	r3, [pc, #412]	; (8002cd4 <pow+0x2ac>)
 8002b38:	960c      	str	r6, [sp, #48]	; 0x30
 8002b3a:	9305      	str	r3, [sp, #20]
 8002b3c:	f997 3000 	ldrsb.w	r3, [r7]
 8002b40:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8002b44:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8002b48:	b913      	cbnz	r3, 8002b50 <pow+0x128>
 8002b4a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8002b4e:	e7a7      	b.n	8002aa0 <pow+0x78>
 8002b50:	2000      	movs	r0, #0
 8002b52:	4962      	ldr	r1, [pc, #392]	; (8002cdc <pow+0x2b4>)
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002b5a:	d1a1      	bne.n	8002aa0 <pow+0x78>
 8002b5c:	f001 f8e6 	bl	8003d2c <__errno>
 8002b60:	2321      	movs	r3, #33	; 0x21
 8002b62:	6003      	str	r3, [r0, #0]
 8002b64:	e7c8      	b.n	8002af8 <pow+0xd0>
 8002b66:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002b6a:	f000 ffd2 	bl	8003b12 <finite>
 8002b6e:	9002      	str	r0, [sp, #8]
 8002b70:	2800      	cmp	r0, #0
 8002b72:	d17f      	bne.n	8002c74 <pow+0x24c>
 8002b74:	4640      	mov	r0, r8
 8002b76:	4649      	mov	r1, r9
 8002b78:	f000 ffcb 	bl	8003b12 <finite>
 8002b7c:	2800      	cmp	r0, #0
 8002b7e:	d079      	beq.n	8002c74 <pow+0x24c>
 8002b80:	4620      	mov	r0, r4
 8002b82:	4629      	mov	r1, r5
 8002b84:	f000 ffc5 	bl	8003b12 <finite>
 8002b88:	2800      	cmp	r0, #0
 8002b8a:	d073      	beq.n	8002c74 <pow+0x24c>
 8002b8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002b90:	4619      	mov	r1, r3
 8002b92:	4610      	mov	r0, r2
 8002b94:	f7fd ff46 	bl	8000a24 <__aeabi_dcmpun>
 8002b98:	f997 7000 	ldrsb.w	r7, [r7]
 8002b9c:	4b4d      	ldr	r3, [pc, #308]	; (8002cd4 <pow+0x2ac>)
 8002b9e:	b1a0      	cbz	r0, 8002bca <pow+0x1a2>
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	9305      	str	r3, [sp, #20]
 8002ba4:	9b02      	ldr	r3, [sp, #8]
 8002ba6:	9204      	str	r2, [sp, #16]
 8002ba8:	930c      	str	r3, [sp, #48]	; 0x30
 8002baa:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8002bae:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8002bb2:	2f00      	cmp	r7, #0
 8002bb4:	d0c9      	beq.n	8002b4a <pow+0x122>
 8002bb6:	4652      	mov	r2, sl
 8002bb8:	465b      	mov	r3, fp
 8002bba:	4650      	mov	r0, sl
 8002bbc:	4659      	mov	r1, fp
 8002bbe:	f7fd fdc1 	bl	8000744 <__aeabi_ddiv>
 8002bc2:	2f02      	cmp	r7, #2
 8002bc4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002bc8:	e7c7      	b.n	8002b5a <pow+0x132>
 8002bca:	2203      	movs	r2, #3
 8002bcc:	9305      	str	r3, [sp, #20]
 8002bce:	9204      	str	r2, [sp, #16]
 8002bd0:	900c      	str	r0, [sp, #48]	; 0x30
 8002bd2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8002bd6:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8002bda:	bb57      	cbnz	r7, 8002c32 <pow+0x20a>
 8002bdc:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002be0:	4b3f      	ldr	r3, [pc, #252]	; (8002ce0 <pow+0x2b8>)
 8002be2:	4640      	mov	r0, r8
 8002be4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002be8:	4649      	mov	r1, r9
 8002bea:	4652      	mov	r2, sl
 8002bec:	465b      	mov	r3, fp
 8002bee:	f7fd fef1 	bl	80009d4 <__aeabi_dcmplt>
 8002bf2:	2800      	cmp	r0, #0
 8002bf4:	d064      	beq.n	8002cc0 <pow+0x298>
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	4b3a      	ldr	r3, [pc, #232]	; (8002ce4 <pow+0x2bc>)
 8002bfa:	4620      	mov	r0, r4
 8002bfc:	4629      	mov	r1, r5
 8002bfe:	f7fd fc77 	bl	80004f0 <__aeabi_dmul>
 8002c02:	4604      	mov	r4, r0
 8002c04:	460d      	mov	r5, r1
 8002c06:	f000 ff93 	bl	8003b30 <rint>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	4620      	mov	r0, r4
 8002c10:	4629      	mov	r1, r5
 8002c12:	f7fd fed5 	bl	80009c0 <__aeabi_dcmpeq>
 8002c16:	b920      	cbnz	r0, 8002c22 <pow+0x1fa>
 8002c18:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002c1c:	4b32      	ldr	r3, [pc, #200]	; (8002ce8 <pow+0x2c0>)
 8002c1e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002c22:	f996 3000 	ldrsb.w	r3, [r6]
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d14a      	bne.n	8002cc0 <pow+0x298>
 8002c2a:	f001 f87f 	bl	8003d2c <__errno>
 8002c2e:	2322      	movs	r3, #34	; 0x22
 8002c30:	e797      	b.n	8002b62 <pow+0x13a>
 8002c32:	2200      	movs	r2, #0
 8002c34:	4b2d      	ldr	r3, [pc, #180]	; (8002cec <pow+0x2c4>)
 8002c36:	4640      	mov	r0, r8
 8002c38:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002c3c:	4649      	mov	r1, r9
 8002c3e:	4652      	mov	r2, sl
 8002c40:	465b      	mov	r3, fp
 8002c42:	f7fd fec7 	bl	80009d4 <__aeabi_dcmplt>
 8002c46:	2800      	cmp	r0, #0
 8002c48:	d0eb      	beq.n	8002c22 <pow+0x1fa>
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	4b25      	ldr	r3, [pc, #148]	; (8002ce4 <pow+0x2bc>)
 8002c4e:	4620      	mov	r0, r4
 8002c50:	4629      	mov	r1, r5
 8002c52:	f7fd fc4d 	bl	80004f0 <__aeabi_dmul>
 8002c56:	4604      	mov	r4, r0
 8002c58:	460d      	mov	r5, r1
 8002c5a:	f000 ff69 	bl	8003b30 <rint>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	460b      	mov	r3, r1
 8002c62:	4620      	mov	r0, r4
 8002c64:	4629      	mov	r1, r5
 8002c66:	f7fd feab 	bl	80009c0 <__aeabi_dcmpeq>
 8002c6a:	2800      	cmp	r0, #0
 8002c6c:	d1d9      	bne.n	8002c22 <pow+0x1fa>
 8002c6e:	2200      	movs	r2, #0
 8002c70:	4b1a      	ldr	r3, [pc, #104]	; (8002cdc <pow+0x2b4>)
 8002c72:	e7d4      	b.n	8002c1e <pow+0x1f6>
 8002c74:	2200      	movs	r2, #0
 8002c76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	f7fd fea0 	bl	80009c0 <__aeabi_dcmpeq>
 8002c80:	2800      	cmp	r0, #0
 8002c82:	f43f af43 	beq.w	8002b0c <pow+0xe4>
 8002c86:	4640      	mov	r0, r8
 8002c88:	4649      	mov	r1, r9
 8002c8a:	f000 ff42 	bl	8003b12 <finite>
 8002c8e:	2800      	cmp	r0, #0
 8002c90:	f43f af3c 	beq.w	8002b0c <pow+0xe4>
 8002c94:	4620      	mov	r0, r4
 8002c96:	4629      	mov	r1, r5
 8002c98:	f000 ff3b 	bl	8003b12 <finite>
 8002c9c:	2800      	cmp	r0, #0
 8002c9e:	f43f af35 	beq.w	8002b0c <pow+0xe4>
 8002ca2:	2304      	movs	r3, #4
 8002ca4:	9304      	str	r3, [sp, #16]
 8002ca6:	4b0b      	ldr	r3, [pc, #44]	; (8002cd4 <pow+0x2ac>)
 8002ca8:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8002cac:	9305      	str	r3, [sp, #20]
 8002cae:	2300      	movs	r3, #0
 8002cb0:	2400      	movs	r4, #0
 8002cb2:	930c      	str	r3, [sp, #48]	; 0x30
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8002cba:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8002cbe:	e7b0      	b.n	8002c22 <pow+0x1fa>
 8002cc0:	a804      	add	r0, sp, #16
 8002cc2:	f000 ff2c 	bl	8003b1e <matherr>
 8002cc6:	2800      	cmp	r0, #0
 8002cc8:	f47f af16 	bne.w	8002af8 <pow+0xd0>
 8002ccc:	e7ad      	b.n	8002c2a <pow+0x202>
 8002cce:	bf00      	nop
 8002cd0:	20000004 	.word	0x20000004
 8002cd4:	08003e78 	.word	0x08003e78
 8002cd8:	3ff00000 	.word	0x3ff00000
 8002cdc:	fff00000 	.word	0xfff00000
 8002ce0:	47efffff 	.word	0x47efffff
 8002ce4:	3fe00000 	.word	0x3fe00000
 8002ce8:	c7efffff 	.word	0xc7efffff
 8002cec:	7ff00000 	.word	0x7ff00000

08002cf0 <__ieee754_exp>:
 8002cf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cf4:	4aac      	ldr	r2, [pc, #688]	; (8002fa8 <__ieee754_exp+0x2b8>)
 8002cf6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8002cfa:	4296      	cmp	r6, r2
 8002cfc:	4605      	mov	r5, r0
 8002cfe:	460c      	mov	r4, r1
 8002d00:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8002d04:	f240 80ab 	bls.w	8002e5e <__ieee754_exp+0x16e>
 8002d08:	4aa8      	ldr	r2, [pc, #672]	; (8002fac <__ieee754_exp+0x2bc>)
 8002d0a:	4296      	cmp	r6, r2
 8002d0c:	d912      	bls.n	8002d34 <__ieee754_exp+0x44>
 8002d0e:	f3c1 0313 	ubfx	r3, r1, #0, #20
 8002d12:	4303      	orrs	r3, r0
 8002d14:	d006      	beq.n	8002d24 <__ieee754_exp+0x34>
 8002d16:	4602      	mov	r2, r0
 8002d18:	460b      	mov	r3, r1
 8002d1a:	f7fd fa37 	bl	800018c <__adddf3>
 8002d1e:	4605      	mov	r5, r0
 8002d20:	460c      	mov	r4, r1
 8002d22:	e002      	b.n	8002d2a <__ieee754_exp+0x3a>
 8002d24:	b10f      	cbz	r7, 8002d2a <__ieee754_exp+0x3a>
 8002d26:	2500      	movs	r5, #0
 8002d28:	462c      	mov	r4, r5
 8002d2a:	4628      	mov	r0, r5
 8002d2c:	4621      	mov	r1, r4
 8002d2e:	b003      	add	sp, #12
 8002d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d34:	a386      	add	r3, pc, #536	; (adr r3, 8002f50 <__ieee754_exp+0x260>)
 8002d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d3a:	f7fd fe69 	bl	8000a10 <__aeabi_dcmpgt>
 8002d3e:	b138      	cbz	r0, 8002d50 <__ieee754_exp+0x60>
 8002d40:	a385      	add	r3, pc, #532	; (adr r3, 8002f58 <__ieee754_exp+0x268>)
 8002d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d46:	4610      	mov	r0, r2
 8002d48:	4619      	mov	r1, r3
 8002d4a:	f7fd fbd1 	bl	80004f0 <__aeabi_dmul>
 8002d4e:	e7e6      	b.n	8002d1e <__ieee754_exp+0x2e>
 8002d50:	a383      	add	r3, pc, #524	; (adr r3, 8002f60 <__ieee754_exp+0x270>)
 8002d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d56:	4628      	mov	r0, r5
 8002d58:	4621      	mov	r1, r4
 8002d5a:	f7fd fe3b 	bl	80009d4 <__aeabi_dcmplt>
 8002d5e:	2800      	cmp	r0, #0
 8002d60:	d1e1      	bne.n	8002d26 <__ieee754_exp+0x36>
 8002d62:	4b93      	ldr	r3, [pc, #588]	; (8002fb0 <__ieee754_exp+0x2c0>)
 8002d64:	ea4f 08c7 	mov.w	r8, r7, lsl #3
 8002d68:	429e      	cmp	r6, r3
 8002d6a:	f200 808e 	bhi.w	8002e8a <__ieee754_exp+0x19a>
 8002d6e:	4b91      	ldr	r3, [pc, #580]	; (8002fb4 <__ieee754_exp+0x2c4>)
 8002d70:	4621      	mov	r1, r4
 8002d72:	4443      	add	r3, r8
 8002d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d78:	4628      	mov	r0, r5
 8002d7a:	f7fd fa05 	bl	8000188 <__aeabi_dsub>
 8002d7e:	4682      	mov	sl, r0
 8002d80:	468b      	mov	fp, r1
 8002d82:	4e8d      	ldr	r6, [pc, #564]	; (8002fb8 <__ieee754_exp+0x2c8>)
 8002d84:	4446      	add	r6, r8
 8002d86:	e896 0018 	ldmia.w	r6, {r3, r4}
 8002d8a:	e88d 0018 	stmia.w	sp, {r3, r4}
 8002d8e:	f1c7 0801 	rsb	r8, r7, #1
 8002d92:	eba8 0807 	sub.w	r8, r8, r7
 8002d96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002d9a:	4650      	mov	r0, sl
 8002d9c:	4659      	mov	r1, fp
 8002d9e:	f7fd f9f3 	bl	8000188 <__aeabi_dsub>
 8002da2:	4605      	mov	r5, r0
 8002da4:	460c      	mov	r4, r1
 8002da6:	462a      	mov	r2, r5
 8002da8:	4623      	mov	r3, r4
 8002daa:	4628      	mov	r0, r5
 8002dac:	4621      	mov	r1, r4
 8002dae:	f7fd fb9f 	bl	80004f0 <__aeabi_dmul>
 8002db2:	a36d      	add	r3, pc, #436	; (adr r3, 8002f68 <__ieee754_exp+0x278>)
 8002db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db8:	4606      	mov	r6, r0
 8002dba:	460f      	mov	r7, r1
 8002dbc:	f7fd fb98 	bl	80004f0 <__aeabi_dmul>
 8002dc0:	a36b      	add	r3, pc, #428	; (adr r3, 8002f70 <__ieee754_exp+0x280>)
 8002dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dc6:	f7fd f9df 	bl	8000188 <__aeabi_dsub>
 8002dca:	4632      	mov	r2, r6
 8002dcc:	463b      	mov	r3, r7
 8002dce:	f7fd fb8f 	bl	80004f0 <__aeabi_dmul>
 8002dd2:	a369      	add	r3, pc, #420	; (adr r3, 8002f78 <__ieee754_exp+0x288>)
 8002dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd8:	f7fd f9d8 	bl	800018c <__adddf3>
 8002ddc:	4632      	mov	r2, r6
 8002dde:	463b      	mov	r3, r7
 8002de0:	f7fd fb86 	bl	80004f0 <__aeabi_dmul>
 8002de4:	a366      	add	r3, pc, #408	; (adr r3, 8002f80 <__ieee754_exp+0x290>)
 8002de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dea:	f7fd f9cd 	bl	8000188 <__aeabi_dsub>
 8002dee:	4632      	mov	r2, r6
 8002df0:	463b      	mov	r3, r7
 8002df2:	f7fd fb7d 	bl	80004f0 <__aeabi_dmul>
 8002df6:	a364      	add	r3, pc, #400	; (adr r3, 8002f88 <__ieee754_exp+0x298>)
 8002df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dfc:	f7fd f9c6 	bl	800018c <__adddf3>
 8002e00:	4632      	mov	r2, r6
 8002e02:	463b      	mov	r3, r7
 8002e04:	f7fd fb74 	bl	80004f0 <__aeabi_dmul>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	4628      	mov	r0, r5
 8002e0e:	4621      	mov	r1, r4
 8002e10:	f7fd f9ba 	bl	8000188 <__aeabi_dsub>
 8002e14:	4606      	mov	r6, r0
 8002e16:	460f      	mov	r7, r1
 8002e18:	4602      	mov	r2, r0
 8002e1a:	460b      	mov	r3, r1
 8002e1c:	4628      	mov	r0, r5
 8002e1e:	4621      	mov	r1, r4
 8002e20:	f1b8 0f00 	cmp.w	r8, #0
 8002e24:	d161      	bne.n	8002eea <__ieee754_exp+0x1fa>
 8002e26:	f7fd fb63 	bl	80004f0 <__aeabi_dmul>
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	4680      	mov	r8, r0
 8002e2e:	4689      	mov	r9, r1
 8002e30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e34:	4630      	mov	r0, r6
 8002e36:	4639      	mov	r1, r7
 8002e38:	f7fd f9a6 	bl	8000188 <__aeabi_dsub>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	4640      	mov	r0, r8
 8002e42:	4649      	mov	r1, r9
 8002e44:	f7fd fc7e 	bl	8000744 <__aeabi_ddiv>
 8002e48:	462a      	mov	r2, r5
 8002e4a:	4623      	mov	r3, r4
 8002e4c:	f7fd f99c 	bl	8000188 <__aeabi_dsub>
 8002e50:	4602      	mov	r2, r0
 8002e52:	460b      	mov	r3, r1
 8002e54:	2000      	movs	r0, #0
 8002e56:	4959      	ldr	r1, [pc, #356]	; (8002fbc <__ieee754_exp+0x2cc>)
 8002e58:	f7fd f996 	bl	8000188 <__aeabi_dsub>
 8002e5c:	e75f      	b.n	8002d1e <__ieee754_exp+0x2e>
 8002e5e:	4b58      	ldr	r3, [pc, #352]	; (8002fc0 <__ieee754_exp+0x2d0>)
 8002e60:	429e      	cmp	r6, r3
 8002e62:	f63f af7e 	bhi.w	8002d62 <__ieee754_exp+0x72>
 8002e66:	4b57      	ldr	r3, [pc, #348]	; (8002fc4 <__ieee754_exp+0x2d4>)
 8002e68:	429e      	cmp	r6, r3
 8002e6a:	d839      	bhi.n	8002ee0 <__ieee754_exp+0x1f0>
 8002e6c:	a33a      	add	r3, pc, #232	; (adr r3, 8002f58 <__ieee754_exp+0x268>)
 8002e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e72:	f7fd f98b 	bl	800018c <__adddf3>
 8002e76:	2200      	movs	r2, #0
 8002e78:	4b50      	ldr	r3, [pc, #320]	; (8002fbc <__ieee754_exp+0x2cc>)
 8002e7a:	f7fd fdc9 	bl	8000a10 <__aeabi_dcmpgt>
 8002e7e:	b390      	cbz	r0, 8002ee6 <__ieee754_exp+0x1f6>
 8002e80:	2200      	movs	r2, #0
 8002e82:	4b4e      	ldr	r3, [pc, #312]	; (8002fbc <__ieee754_exp+0x2cc>)
 8002e84:	4628      	mov	r0, r5
 8002e86:	4621      	mov	r1, r4
 8002e88:	e747      	b.n	8002d1a <__ieee754_exp+0x2a>
 8002e8a:	4e4f      	ldr	r6, [pc, #316]	; (8002fc8 <__ieee754_exp+0x2d8>)
 8002e8c:	a340      	add	r3, pc, #256	; (adr r3, 8002f90 <__ieee754_exp+0x2a0>)
 8002e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e92:	4446      	add	r6, r8
 8002e94:	4628      	mov	r0, r5
 8002e96:	4621      	mov	r1, r4
 8002e98:	f7fd fb2a 	bl	80004f0 <__aeabi_dmul>
 8002e9c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8002ea0:	f7fd f974 	bl	800018c <__adddf3>
 8002ea4:	f7fd fdd4 	bl	8000a50 <__aeabi_d2iz>
 8002ea8:	4680      	mov	r8, r0
 8002eaa:	f7fd fabb 	bl	8000424 <__aeabi_i2d>
 8002eae:	a33a      	add	r3, pc, #232	; (adr r3, 8002f98 <__ieee754_exp+0x2a8>)
 8002eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eb4:	4606      	mov	r6, r0
 8002eb6:	460f      	mov	r7, r1
 8002eb8:	f7fd fb1a 	bl	80004f0 <__aeabi_dmul>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	4628      	mov	r0, r5
 8002ec2:	4621      	mov	r1, r4
 8002ec4:	f7fd f960 	bl	8000188 <__aeabi_dsub>
 8002ec8:	a335      	add	r3, pc, #212	; (adr r3, 8002fa0 <__ieee754_exp+0x2b0>)
 8002eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ece:	4682      	mov	sl, r0
 8002ed0:	468b      	mov	fp, r1
 8002ed2:	4630      	mov	r0, r6
 8002ed4:	4639      	mov	r1, r7
 8002ed6:	f7fd fb0b 	bl	80004f0 <__aeabi_dmul>
 8002eda:	e9cd 0100 	strd	r0, r1, [sp]
 8002ede:	e75a      	b.n	8002d96 <__ieee754_exp+0xa6>
 8002ee0:	f04f 0800 	mov.w	r8, #0
 8002ee4:	e75f      	b.n	8002da6 <__ieee754_exp+0xb6>
 8002ee6:	4680      	mov	r8, r0
 8002ee8:	e75d      	b.n	8002da6 <__ieee754_exp+0xb6>
 8002eea:	f7fd fb01 	bl	80004f0 <__aeabi_dmul>
 8002eee:	4632      	mov	r2, r6
 8002ef0:	4604      	mov	r4, r0
 8002ef2:	460d      	mov	r5, r1
 8002ef4:	463b      	mov	r3, r7
 8002ef6:	2000      	movs	r0, #0
 8002ef8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002efc:	f7fd f944 	bl	8000188 <__aeabi_dsub>
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4620      	mov	r0, r4
 8002f06:	4629      	mov	r1, r5
 8002f08:	f7fd fc1c 	bl	8000744 <__aeabi_ddiv>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	460b      	mov	r3, r1
 8002f10:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002f14:	f7fd f938 	bl	8000188 <__aeabi_dsub>
 8002f18:	4652      	mov	r2, sl
 8002f1a:	465b      	mov	r3, fp
 8002f1c:	f7fd f934 	bl	8000188 <__aeabi_dsub>
 8002f20:	460b      	mov	r3, r1
 8002f22:	4602      	mov	r2, r0
 8002f24:	4925      	ldr	r1, [pc, #148]	; (8002fbc <__ieee754_exp+0x2cc>)
 8002f26:	2000      	movs	r0, #0
 8002f28:	f7fd f92e 	bl	8000188 <__aeabi_dsub>
 8002f2c:	f46f 737f 	mvn.w	r3, #1020	; 0x3fc
 8002f30:	4598      	cmp	r8, r3
 8002f32:	db02      	blt.n	8002f3a <__ieee754_exp+0x24a>
 8002f34:	eb01 5108 	add.w	r1, r1, r8, lsl #20
 8002f38:	e6f1      	b.n	8002d1e <__ieee754_exp+0x2e>
 8002f3a:	f508 787a 	add.w	r8, r8, #1000	; 0x3e8
 8002f3e:	eb01 5108 	add.w	r1, r1, r8, lsl #20
 8002f42:	2200      	movs	r2, #0
 8002f44:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8002f48:	e6ff      	b.n	8002d4a <__ieee754_exp+0x5a>
 8002f4a:	bf00      	nop
 8002f4c:	f3af 8000 	nop.w
 8002f50:	fefa39ef 	.word	0xfefa39ef
 8002f54:	40862e42 	.word	0x40862e42
 8002f58:	8800759c 	.word	0x8800759c
 8002f5c:	7e37e43c 	.word	0x7e37e43c
 8002f60:	d52d3051 	.word	0xd52d3051
 8002f64:	c0874910 	.word	0xc0874910
 8002f68:	72bea4d0 	.word	0x72bea4d0
 8002f6c:	3e663769 	.word	0x3e663769
 8002f70:	c5d26bf1 	.word	0xc5d26bf1
 8002f74:	3ebbbd41 	.word	0x3ebbbd41
 8002f78:	af25de2c 	.word	0xaf25de2c
 8002f7c:	3f11566a 	.word	0x3f11566a
 8002f80:	16bebd93 	.word	0x16bebd93
 8002f84:	3f66c16c 	.word	0x3f66c16c
 8002f88:	5555553e 	.word	0x5555553e
 8002f8c:	3fc55555 	.word	0x3fc55555
 8002f90:	652b82fe 	.word	0x652b82fe
 8002f94:	3ff71547 	.word	0x3ff71547
 8002f98:	fee00000 	.word	0xfee00000
 8002f9c:	3fe62e42 	.word	0x3fe62e42
 8002fa0:	35793c76 	.word	0x35793c76
 8002fa4:	3dea39ef 	.word	0x3dea39ef
 8002fa8:	40862e41 	.word	0x40862e41
 8002fac:	7fefffff 	.word	0x7fefffff
 8002fb0:	3ff0a2b1 	.word	0x3ff0a2b1
 8002fb4:	08003e90 	.word	0x08003e90
 8002fb8:	08003ea0 	.word	0x08003ea0
 8002fbc:	3ff00000 	.word	0x3ff00000
 8002fc0:	3fd62e42 	.word	0x3fd62e42
 8002fc4:	3e2fffff 	.word	0x3e2fffff
 8002fc8:	08003e80 	.word	0x08003e80
 8002fcc:	00000000 	.word	0x00000000

08002fd0 <__ieee754_pow>:
 8002fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fd4:	b093      	sub	sp, #76	; 0x4c
 8002fd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002fda:	9e03      	ldr	r6, [sp, #12]
 8002fdc:	9a02      	ldr	r2, [sp, #8]
 8002fde:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8002fe2:	ea55 0302 	orrs.w	r3, r5, r2
 8002fe6:	4607      	mov	r7, r0
 8002fe8:	4688      	mov	r8, r1
 8002fea:	4682      	mov	sl, r0
 8002fec:	4689      	mov	r9, r1
 8002fee:	f000 849e 	beq.w	800392e <__ieee754_pow+0x95e>
 8002ff2:	4b77      	ldr	r3, [pc, #476]	; (80031d0 <__ieee754_pow+0x200>)
 8002ff4:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8002ff8:	429c      	cmp	r4, r3
 8002ffa:	dc09      	bgt.n	8003010 <__ieee754_pow+0x40>
 8002ffc:	d103      	bne.n	8003006 <__ieee754_pow+0x36>
 8002ffe:	b938      	cbnz	r0, 8003010 <__ieee754_pow+0x40>
 8003000:	42a5      	cmp	r5, r4
 8003002:	dc0d      	bgt.n	8003020 <__ieee754_pow+0x50>
 8003004:	e001      	b.n	800300a <__ieee754_pow+0x3a>
 8003006:	429d      	cmp	r5, r3
 8003008:	dc02      	bgt.n	8003010 <__ieee754_pow+0x40>
 800300a:	429d      	cmp	r5, r3
 800300c:	d10e      	bne.n	800302c <__ieee754_pow+0x5c>
 800300e:	b16a      	cbz	r2, 800302c <__ieee754_pow+0x5c>
 8003010:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8003014:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8003018:	ea54 030a 	orrs.w	r3, r4, sl
 800301c:	f000 8487 	beq.w	800392e <__ieee754_pow+0x95e>
 8003020:	486c      	ldr	r0, [pc, #432]	; (80031d4 <__ieee754_pow+0x204>)
 8003022:	b013      	add	sp, #76	; 0x4c
 8003024:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003028:	f000 bd7c 	b.w	8003b24 <nan>
 800302c:	f1b9 0f00 	cmp.w	r9, #0
 8003030:	da4f      	bge.n	80030d2 <__ieee754_pow+0x102>
 8003032:	4b69      	ldr	r3, [pc, #420]	; (80031d8 <__ieee754_pow+0x208>)
 8003034:	429d      	cmp	r5, r3
 8003036:	dc4a      	bgt.n	80030ce <__ieee754_pow+0xfe>
 8003038:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800303c:	429d      	cmp	r5, r3
 800303e:	dd48      	ble.n	80030d2 <__ieee754_pow+0x102>
 8003040:	152b      	asrs	r3, r5, #20
 8003042:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8003046:	2b14      	cmp	r3, #20
 8003048:	dd24      	ble.n	8003094 <__ieee754_pow+0xc4>
 800304a:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800304e:	fa22 f103 	lsr.w	r1, r2, r3
 8003052:	fa01 f303 	lsl.w	r3, r1, r3
 8003056:	429a      	cmp	r2, r3
 8003058:	d13b      	bne.n	80030d2 <__ieee754_pow+0x102>
 800305a:	f001 0101 	and.w	r1, r1, #1
 800305e:	f1c1 0302 	rsb	r3, r1, #2
 8003062:	9300      	str	r3, [sp, #0]
 8003064:	2a00      	cmp	r2, #0
 8003066:	d156      	bne.n	8003116 <__ieee754_pow+0x146>
 8003068:	4b59      	ldr	r3, [pc, #356]	; (80031d0 <__ieee754_pow+0x200>)
 800306a:	429d      	cmp	r5, r3
 800306c:	d122      	bne.n	80030b4 <__ieee754_pow+0xe4>
 800306e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8003072:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8003076:	ea53 030a 	orrs.w	r3, r3, sl
 800307a:	f000 8458 	beq.w	800392e <__ieee754_pow+0x95e>
 800307e:	4b57      	ldr	r3, [pc, #348]	; (80031dc <__ieee754_pow+0x20c>)
 8003080:	429c      	cmp	r4, r3
 8003082:	dd28      	ble.n	80030d6 <__ieee754_pow+0x106>
 8003084:	2e00      	cmp	r6, #0
 8003086:	f280 8456 	bge.w	8003936 <__ieee754_pow+0x966>
 800308a:	2000      	movs	r0, #0
 800308c:	2100      	movs	r1, #0
 800308e:	b013      	add	sp, #76	; 0x4c
 8003090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003094:	2a00      	cmp	r2, #0
 8003096:	d13c      	bne.n	8003112 <__ieee754_pow+0x142>
 8003098:	f1c3 0314 	rsb	r3, r3, #20
 800309c:	fa45 f103 	asr.w	r1, r5, r3
 80030a0:	fa01 f303 	lsl.w	r3, r1, r3
 80030a4:	429d      	cmp	r5, r3
 80030a6:	f040 844e 	bne.w	8003946 <__ieee754_pow+0x976>
 80030aa:	f001 0101 	and.w	r1, r1, #1
 80030ae:	f1c1 0302 	rsb	r3, r1, #2
 80030b2:	9300      	str	r3, [sp, #0]
 80030b4:	4b4a      	ldr	r3, [pc, #296]	; (80031e0 <__ieee754_pow+0x210>)
 80030b6:	429d      	cmp	r5, r3
 80030b8:	d114      	bne.n	80030e4 <__ieee754_pow+0x114>
 80030ba:	2e00      	cmp	r6, #0
 80030bc:	f280 843f 	bge.w	800393e <__ieee754_pow+0x96e>
 80030c0:	463a      	mov	r2, r7
 80030c2:	4643      	mov	r3, r8
 80030c4:	2000      	movs	r0, #0
 80030c6:	4946      	ldr	r1, [pc, #280]	; (80031e0 <__ieee754_pow+0x210>)
 80030c8:	f7fd fb3c 	bl	8000744 <__aeabi_ddiv>
 80030cc:	e7df      	b.n	800308e <__ieee754_pow+0xbe>
 80030ce:	2302      	movs	r3, #2
 80030d0:	e7c7      	b.n	8003062 <__ieee754_pow+0x92>
 80030d2:	2300      	movs	r3, #0
 80030d4:	e7c5      	b.n	8003062 <__ieee754_pow+0x92>
 80030d6:	2e00      	cmp	r6, #0
 80030d8:	dad7      	bge.n	800308a <__ieee754_pow+0xba>
 80030da:	9b03      	ldr	r3, [sp, #12]
 80030dc:	9802      	ldr	r0, [sp, #8]
 80030de:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80030e2:	e7d4      	b.n	800308e <__ieee754_pow+0xbe>
 80030e4:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 80030e8:	d106      	bne.n	80030f8 <__ieee754_pow+0x128>
 80030ea:	463a      	mov	r2, r7
 80030ec:	4643      	mov	r3, r8
 80030ee:	4638      	mov	r0, r7
 80030f0:	4641      	mov	r1, r8
 80030f2:	f7fd f9fd 	bl	80004f0 <__aeabi_dmul>
 80030f6:	e7ca      	b.n	800308e <__ieee754_pow+0xbe>
 80030f8:	4b3a      	ldr	r3, [pc, #232]	; (80031e4 <__ieee754_pow+0x214>)
 80030fa:	429e      	cmp	r6, r3
 80030fc:	d10b      	bne.n	8003116 <__ieee754_pow+0x146>
 80030fe:	f1b9 0f00 	cmp.w	r9, #0
 8003102:	db08      	blt.n	8003116 <__ieee754_pow+0x146>
 8003104:	4638      	mov	r0, r7
 8003106:	4641      	mov	r1, r8
 8003108:	b013      	add	sp, #76	; 0x4c
 800310a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800310e:	f000 bc51 	b.w	80039b4 <__ieee754_sqrt>
 8003112:	2300      	movs	r3, #0
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	4638      	mov	r0, r7
 8003118:	4641      	mov	r1, r8
 800311a:	f000 fcf7 	bl	8003b0c <fabs>
 800311e:	f1ba 0f00 	cmp.w	sl, #0
 8003122:	d125      	bne.n	8003170 <__ieee754_pow+0x1a0>
 8003124:	b124      	cbz	r4, 8003130 <__ieee754_pow+0x160>
 8003126:	4b2e      	ldr	r3, [pc, #184]	; (80031e0 <__ieee754_pow+0x210>)
 8003128:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800312c:	429a      	cmp	r2, r3
 800312e:	d11f      	bne.n	8003170 <__ieee754_pow+0x1a0>
 8003130:	2e00      	cmp	r6, #0
 8003132:	da05      	bge.n	8003140 <__ieee754_pow+0x170>
 8003134:	4602      	mov	r2, r0
 8003136:	460b      	mov	r3, r1
 8003138:	2000      	movs	r0, #0
 800313a:	4929      	ldr	r1, [pc, #164]	; (80031e0 <__ieee754_pow+0x210>)
 800313c:	f7fd fb02 	bl	8000744 <__aeabi_ddiv>
 8003140:	f1b9 0f00 	cmp.w	r9, #0
 8003144:	daa3      	bge.n	800308e <__ieee754_pow+0xbe>
 8003146:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800314a:	9b00      	ldr	r3, [sp, #0]
 800314c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8003150:	4323      	orrs	r3, r4
 8003152:	d106      	bne.n	8003162 <__ieee754_pow+0x192>
 8003154:	4602      	mov	r2, r0
 8003156:	460b      	mov	r3, r1
 8003158:	f7fd f816 	bl	8000188 <__aeabi_dsub>
 800315c:	4602      	mov	r2, r0
 800315e:	460b      	mov	r3, r1
 8003160:	e7b2      	b.n	80030c8 <__ieee754_pow+0xf8>
 8003162:	9b00      	ldr	r3, [sp, #0]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d192      	bne.n	800308e <__ieee754_pow+0xbe>
 8003168:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800316c:	4619      	mov	r1, r3
 800316e:	e78e      	b.n	800308e <__ieee754_pow+0xbe>
 8003170:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8003174:	f109 33ff 	add.w	r3, r9, #4294967295
 8003178:	930c      	str	r3, [sp, #48]	; 0x30
 800317a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800317c:	9b00      	ldr	r3, [sp, #0]
 800317e:	4313      	orrs	r3, r2
 8003180:	d104      	bne.n	800318c <__ieee754_pow+0x1bc>
 8003182:	463a      	mov	r2, r7
 8003184:	4643      	mov	r3, r8
 8003186:	4638      	mov	r0, r7
 8003188:	4641      	mov	r1, r8
 800318a:	e7e5      	b.n	8003158 <__ieee754_pow+0x188>
 800318c:	4b16      	ldr	r3, [pc, #88]	; (80031e8 <__ieee754_pow+0x218>)
 800318e:	429d      	cmp	r5, r3
 8003190:	f340 80fc 	ble.w	800338c <__ieee754_pow+0x3bc>
 8003194:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8003198:	429d      	cmp	r5, r3
 800319a:	dd0b      	ble.n	80031b4 <__ieee754_pow+0x1e4>
 800319c:	4b0f      	ldr	r3, [pc, #60]	; (80031dc <__ieee754_pow+0x20c>)
 800319e:	429c      	cmp	r4, r3
 80031a0:	dc0e      	bgt.n	80031c0 <__ieee754_pow+0x1f0>
 80031a2:	2e00      	cmp	r6, #0
 80031a4:	f6bf af71 	bge.w	800308a <__ieee754_pow+0xba>
 80031a8:	a307      	add	r3, pc, #28	; (adr r3, 80031c8 <__ieee754_pow+0x1f8>)
 80031aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ae:	4610      	mov	r0, r2
 80031b0:	4619      	mov	r1, r3
 80031b2:	e79e      	b.n	80030f2 <__ieee754_pow+0x122>
 80031b4:	4b0d      	ldr	r3, [pc, #52]	; (80031ec <__ieee754_pow+0x21c>)
 80031b6:	429c      	cmp	r4, r3
 80031b8:	ddf3      	ble.n	80031a2 <__ieee754_pow+0x1d2>
 80031ba:	4b09      	ldr	r3, [pc, #36]	; (80031e0 <__ieee754_pow+0x210>)
 80031bc:	429c      	cmp	r4, r3
 80031be:	dd17      	ble.n	80031f0 <__ieee754_pow+0x220>
 80031c0:	2e00      	cmp	r6, #0
 80031c2:	dcf1      	bgt.n	80031a8 <__ieee754_pow+0x1d8>
 80031c4:	e761      	b.n	800308a <__ieee754_pow+0xba>
 80031c6:	bf00      	nop
 80031c8:	8800759c 	.word	0x8800759c
 80031cc:	7e37e43c 	.word	0x7e37e43c
 80031d0:	7ff00000 	.word	0x7ff00000
 80031d4:	08003e77 	.word	0x08003e77
 80031d8:	433fffff 	.word	0x433fffff
 80031dc:	3fefffff 	.word	0x3fefffff
 80031e0:	3ff00000 	.word	0x3ff00000
 80031e4:	3fe00000 	.word	0x3fe00000
 80031e8:	41e00000 	.word	0x41e00000
 80031ec:	3feffffe 	.word	0x3feffffe
 80031f0:	2200      	movs	r2, #0
 80031f2:	4b61      	ldr	r3, [pc, #388]	; (8003378 <__ieee754_pow+0x3a8>)
 80031f4:	f7fc ffc8 	bl	8000188 <__aeabi_dsub>
 80031f8:	a355      	add	r3, pc, #340	; (adr r3, 8003350 <__ieee754_pow+0x380>)
 80031fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031fe:	4604      	mov	r4, r0
 8003200:	460d      	mov	r5, r1
 8003202:	f7fd f975 	bl	80004f0 <__aeabi_dmul>
 8003206:	a354      	add	r3, pc, #336	; (adr r3, 8003358 <__ieee754_pow+0x388>)
 8003208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800320c:	4606      	mov	r6, r0
 800320e:	460f      	mov	r7, r1
 8003210:	4620      	mov	r0, r4
 8003212:	4629      	mov	r1, r5
 8003214:	f7fd f96c 	bl	80004f0 <__aeabi_dmul>
 8003218:	2200      	movs	r2, #0
 800321a:	4682      	mov	sl, r0
 800321c:	468b      	mov	fp, r1
 800321e:	4b57      	ldr	r3, [pc, #348]	; (800337c <__ieee754_pow+0x3ac>)
 8003220:	4620      	mov	r0, r4
 8003222:	4629      	mov	r1, r5
 8003224:	f7fd f964 	bl	80004f0 <__aeabi_dmul>
 8003228:	4602      	mov	r2, r0
 800322a:	460b      	mov	r3, r1
 800322c:	a14c      	add	r1, pc, #304	; (adr r1, 8003360 <__ieee754_pow+0x390>)
 800322e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003232:	f7fc ffa9 	bl	8000188 <__aeabi_dsub>
 8003236:	4622      	mov	r2, r4
 8003238:	462b      	mov	r3, r5
 800323a:	f7fd f959 	bl	80004f0 <__aeabi_dmul>
 800323e:	4602      	mov	r2, r0
 8003240:	460b      	mov	r3, r1
 8003242:	2000      	movs	r0, #0
 8003244:	494e      	ldr	r1, [pc, #312]	; (8003380 <__ieee754_pow+0x3b0>)
 8003246:	f7fc ff9f 	bl	8000188 <__aeabi_dsub>
 800324a:	4622      	mov	r2, r4
 800324c:	462b      	mov	r3, r5
 800324e:	4680      	mov	r8, r0
 8003250:	4689      	mov	r9, r1
 8003252:	4620      	mov	r0, r4
 8003254:	4629      	mov	r1, r5
 8003256:	f7fd f94b 	bl	80004f0 <__aeabi_dmul>
 800325a:	4602      	mov	r2, r0
 800325c:	460b      	mov	r3, r1
 800325e:	4640      	mov	r0, r8
 8003260:	4649      	mov	r1, r9
 8003262:	f7fd f945 	bl	80004f0 <__aeabi_dmul>
 8003266:	a340      	add	r3, pc, #256	; (adr r3, 8003368 <__ieee754_pow+0x398>)
 8003268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326c:	f7fd f940 	bl	80004f0 <__aeabi_dmul>
 8003270:	4602      	mov	r2, r0
 8003272:	460b      	mov	r3, r1
 8003274:	4650      	mov	r0, sl
 8003276:	4659      	mov	r1, fp
 8003278:	f7fc ff86 	bl	8000188 <__aeabi_dsub>
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	4604      	mov	r4, r0
 8003282:	460d      	mov	r5, r1
 8003284:	4630      	mov	r0, r6
 8003286:	4639      	mov	r1, r7
 8003288:	f7fc ff80 	bl	800018c <__adddf3>
 800328c:	2000      	movs	r0, #0
 800328e:	468b      	mov	fp, r1
 8003290:	4682      	mov	sl, r0
 8003292:	4632      	mov	r2, r6
 8003294:	463b      	mov	r3, r7
 8003296:	f7fc ff77 	bl	8000188 <__aeabi_dsub>
 800329a:	4602      	mov	r2, r0
 800329c:	460b      	mov	r3, r1
 800329e:	4620      	mov	r0, r4
 80032a0:	4629      	mov	r1, r5
 80032a2:	f7fc ff71 	bl	8000188 <__aeabi_dsub>
 80032a6:	9b00      	ldr	r3, [sp, #0]
 80032a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80032aa:	3b01      	subs	r3, #1
 80032ac:	4313      	orrs	r3, r2
 80032ae:	f04f 0300 	mov.w	r3, #0
 80032b2:	bf0c      	ite	eq
 80032b4:	4c33      	ldreq	r4, [pc, #204]	; (8003384 <__ieee754_pow+0x3b4>)
 80032b6:	4c30      	ldrne	r4, [pc, #192]	; (8003378 <__ieee754_pow+0x3a8>)
 80032b8:	4606      	mov	r6, r0
 80032ba:	e88d 0018 	stmia.w	sp, {r3, r4}
 80032be:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80032c2:	2400      	movs	r4, #0
 80032c4:	460f      	mov	r7, r1
 80032c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80032ca:	4622      	mov	r2, r4
 80032cc:	462b      	mov	r3, r5
 80032ce:	f7fc ff5b 	bl	8000188 <__aeabi_dsub>
 80032d2:	4652      	mov	r2, sl
 80032d4:	465b      	mov	r3, fp
 80032d6:	f7fd f90b 	bl	80004f0 <__aeabi_dmul>
 80032da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80032de:	4680      	mov	r8, r0
 80032e0:	4689      	mov	r9, r1
 80032e2:	4630      	mov	r0, r6
 80032e4:	4639      	mov	r1, r7
 80032e6:	f7fd f903 	bl	80004f0 <__aeabi_dmul>
 80032ea:	4602      	mov	r2, r0
 80032ec:	460b      	mov	r3, r1
 80032ee:	4640      	mov	r0, r8
 80032f0:	4649      	mov	r1, r9
 80032f2:	f7fc ff4b 	bl	800018c <__adddf3>
 80032f6:	4622      	mov	r2, r4
 80032f8:	462b      	mov	r3, r5
 80032fa:	4680      	mov	r8, r0
 80032fc:	4689      	mov	r9, r1
 80032fe:	4650      	mov	r0, sl
 8003300:	4659      	mov	r1, fp
 8003302:	f7fd f8f5 	bl	80004f0 <__aeabi_dmul>
 8003306:	4604      	mov	r4, r0
 8003308:	460d      	mov	r5, r1
 800330a:	460b      	mov	r3, r1
 800330c:	4602      	mov	r2, r0
 800330e:	4649      	mov	r1, r9
 8003310:	4640      	mov	r0, r8
 8003312:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003316:	f7fc ff39 	bl	800018c <__adddf3>
 800331a:	4b1b      	ldr	r3, [pc, #108]	; (8003388 <__ieee754_pow+0x3b8>)
 800331c:	4682      	mov	sl, r0
 800331e:	4299      	cmp	r1, r3
 8003320:	460f      	mov	r7, r1
 8003322:	460e      	mov	r6, r1
 8003324:	f340 82da 	ble.w	80038dc <__ieee754_pow+0x90c>
 8003328:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800332c:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8003330:	4303      	orrs	r3, r0
 8003332:	f000 81d5 	beq.w	80036e0 <__ieee754_pow+0x710>
 8003336:	a30e      	add	r3, pc, #56	; (adr r3, 8003370 <__ieee754_pow+0x3a0>)
 8003338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800333c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003340:	f7fd f8d6 	bl	80004f0 <__aeabi_dmul>
 8003344:	a30a      	add	r3, pc, #40	; (adr r3, 8003370 <__ieee754_pow+0x3a0>)
 8003346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800334a:	e6d2      	b.n	80030f2 <__ieee754_pow+0x122>
 800334c:	f3af 8000 	nop.w
 8003350:	60000000 	.word	0x60000000
 8003354:	3ff71547 	.word	0x3ff71547
 8003358:	f85ddf44 	.word	0xf85ddf44
 800335c:	3e54ae0b 	.word	0x3e54ae0b
 8003360:	55555555 	.word	0x55555555
 8003364:	3fd55555 	.word	0x3fd55555
 8003368:	652b82fe 	.word	0x652b82fe
 800336c:	3ff71547 	.word	0x3ff71547
 8003370:	8800759c 	.word	0x8800759c
 8003374:	7e37e43c 	.word	0x7e37e43c
 8003378:	3ff00000 	.word	0x3ff00000
 800337c:	3fd00000 	.word	0x3fd00000
 8003380:	3fe00000 	.word	0x3fe00000
 8003384:	bff00000 	.word	0xbff00000
 8003388:	408fffff 	.word	0x408fffff
 800338c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8003390:	f04f 0200 	mov.w	r2, #0
 8003394:	da05      	bge.n	80033a2 <__ieee754_pow+0x3d2>
 8003396:	4bca      	ldr	r3, [pc, #808]	; (80036c0 <__ieee754_pow+0x6f0>)
 8003398:	f7fd f8aa 	bl	80004f0 <__aeabi_dmul>
 800339c:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80033a0:	460c      	mov	r4, r1
 80033a2:	1523      	asrs	r3, r4, #20
 80033a4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80033a8:	4413      	add	r3, r2
 80033aa:	9307      	str	r3, [sp, #28]
 80033ac:	4bc5      	ldr	r3, [pc, #788]	; (80036c4 <__ieee754_pow+0x6f4>)
 80033ae:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80033b2:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80033b6:	429c      	cmp	r4, r3
 80033b8:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80033bc:	dd08      	ble.n	80033d0 <__ieee754_pow+0x400>
 80033be:	4bc2      	ldr	r3, [pc, #776]	; (80036c8 <__ieee754_pow+0x6f8>)
 80033c0:	429c      	cmp	r4, r3
 80033c2:	f340 8154 	ble.w	800366e <__ieee754_pow+0x69e>
 80033c6:	9b07      	ldr	r3, [sp, #28]
 80033c8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80033cc:	3301      	adds	r3, #1
 80033ce:	9307      	str	r3, [sp, #28]
 80033d0:	2600      	movs	r6, #0
 80033d2:	4629      	mov	r1, r5
 80033d4:	00f3      	lsls	r3, r6, #3
 80033d6:	930d      	str	r3, [sp, #52]	; 0x34
 80033d8:	4bbc      	ldr	r3, [pc, #752]	; (80036cc <__ieee754_pow+0x6fc>)
 80033da:	00f2      	lsls	r2, r6, #3
 80033dc:	4413      	add	r3, r2
 80033de:	cb18      	ldmia	r3, {r3, r4}
 80033e0:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 80033e4:	461a      	mov	r2, r3
 80033e6:	4623      	mov	r3, r4
 80033e8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80033ec:	f7fc fecc 	bl	8000188 <__aeabi_dsub>
 80033f0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80033f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80033f8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80033fc:	f7fc fec6 	bl	800018c <__adddf3>
 8003400:	4602      	mov	r2, r0
 8003402:	460b      	mov	r3, r1
 8003404:	2000      	movs	r0, #0
 8003406:	49b2      	ldr	r1, [pc, #712]	; (80036d0 <__ieee754_pow+0x700>)
 8003408:	f7fd f99c 	bl	8000744 <__aeabi_ddiv>
 800340c:	4602      	mov	r2, r0
 800340e:	460b      	mov	r3, r1
 8003410:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003414:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003418:	f7fd f86a 	bl	80004f0 <__aeabi_dmul>
 800341c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003420:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8003424:	f04f 0a00 	mov.w	sl, #0
 8003428:	2200      	movs	r2, #0
 800342a:	106d      	asrs	r5, r5, #1
 800342c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8003430:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8003434:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8003438:	4659      	mov	r1, fp
 800343a:	4650      	mov	r0, sl
 800343c:	4614      	mov	r4, r2
 800343e:	461d      	mov	r5, r3
 8003440:	f7fd f856 	bl	80004f0 <__aeabi_dmul>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800344c:	f7fc fe9c 	bl	8000188 <__aeabi_dsub>
 8003450:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003454:	4606      	mov	r6, r0
 8003456:	460f      	mov	r7, r1
 8003458:	4620      	mov	r0, r4
 800345a:	4629      	mov	r1, r5
 800345c:	f7fc fe94 	bl	8000188 <__aeabi_dsub>
 8003460:	4602      	mov	r2, r0
 8003462:	460b      	mov	r3, r1
 8003464:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003468:	f7fc fe8e 	bl	8000188 <__aeabi_dsub>
 800346c:	465b      	mov	r3, fp
 800346e:	4652      	mov	r2, sl
 8003470:	f7fd f83e 	bl	80004f0 <__aeabi_dmul>
 8003474:	4602      	mov	r2, r0
 8003476:	460b      	mov	r3, r1
 8003478:	4630      	mov	r0, r6
 800347a:	4639      	mov	r1, r7
 800347c:	f7fc fe84 	bl	8000188 <__aeabi_dsub>
 8003480:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003484:	f7fd f834 	bl	80004f0 <__aeabi_dmul>
 8003488:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800348c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003490:	4610      	mov	r0, r2
 8003492:	4619      	mov	r1, r3
 8003494:	f7fd f82c 	bl	80004f0 <__aeabi_dmul>
 8003498:	a377      	add	r3, pc, #476	; (adr r3, 8003678 <__ieee754_pow+0x6a8>)
 800349a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349e:	4604      	mov	r4, r0
 80034a0:	460d      	mov	r5, r1
 80034a2:	f7fd f825 	bl	80004f0 <__aeabi_dmul>
 80034a6:	a376      	add	r3, pc, #472	; (adr r3, 8003680 <__ieee754_pow+0x6b0>)
 80034a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ac:	f7fc fe6e 	bl	800018c <__adddf3>
 80034b0:	4622      	mov	r2, r4
 80034b2:	462b      	mov	r3, r5
 80034b4:	f7fd f81c 	bl	80004f0 <__aeabi_dmul>
 80034b8:	a373      	add	r3, pc, #460	; (adr r3, 8003688 <__ieee754_pow+0x6b8>)
 80034ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034be:	f7fc fe65 	bl	800018c <__adddf3>
 80034c2:	4622      	mov	r2, r4
 80034c4:	462b      	mov	r3, r5
 80034c6:	f7fd f813 	bl	80004f0 <__aeabi_dmul>
 80034ca:	a371      	add	r3, pc, #452	; (adr r3, 8003690 <__ieee754_pow+0x6c0>)
 80034cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d0:	f7fc fe5c 	bl	800018c <__adddf3>
 80034d4:	4622      	mov	r2, r4
 80034d6:	462b      	mov	r3, r5
 80034d8:	f7fd f80a 	bl	80004f0 <__aeabi_dmul>
 80034dc:	a36e      	add	r3, pc, #440	; (adr r3, 8003698 <__ieee754_pow+0x6c8>)
 80034de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e2:	f7fc fe53 	bl	800018c <__adddf3>
 80034e6:	4622      	mov	r2, r4
 80034e8:	462b      	mov	r3, r5
 80034ea:	f7fd f801 	bl	80004f0 <__aeabi_dmul>
 80034ee:	a36c      	add	r3, pc, #432	; (adr r3, 80036a0 <__ieee754_pow+0x6d0>)
 80034f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f4:	f7fc fe4a 	bl	800018c <__adddf3>
 80034f8:	4622      	mov	r2, r4
 80034fa:	4606      	mov	r6, r0
 80034fc:	460f      	mov	r7, r1
 80034fe:	462b      	mov	r3, r5
 8003500:	4620      	mov	r0, r4
 8003502:	4629      	mov	r1, r5
 8003504:	f7fc fff4 	bl	80004f0 <__aeabi_dmul>
 8003508:	4602      	mov	r2, r0
 800350a:	460b      	mov	r3, r1
 800350c:	4630      	mov	r0, r6
 800350e:	4639      	mov	r1, r7
 8003510:	f7fc ffee 	bl	80004f0 <__aeabi_dmul>
 8003514:	4604      	mov	r4, r0
 8003516:	460d      	mov	r5, r1
 8003518:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800351c:	465b      	mov	r3, fp
 800351e:	4652      	mov	r2, sl
 8003520:	f7fc fe34 	bl	800018c <__adddf3>
 8003524:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003528:	f7fc ffe2 	bl	80004f0 <__aeabi_dmul>
 800352c:	4622      	mov	r2, r4
 800352e:	462b      	mov	r3, r5
 8003530:	f7fc fe2c 	bl	800018c <__adddf3>
 8003534:	465b      	mov	r3, fp
 8003536:	4606      	mov	r6, r0
 8003538:	460f      	mov	r7, r1
 800353a:	4652      	mov	r2, sl
 800353c:	4659      	mov	r1, fp
 800353e:	4650      	mov	r0, sl
 8003540:	f7fc ffd6 	bl	80004f0 <__aeabi_dmul>
 8003544:	2200      	movs	r2, #0
 8003546:	4b63      	ldr	r3, [pc, #396]	; (80036d4 <__ieee754_pow+0x704>)
 8003548:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800354c:	f7fc fe1e 	bl	800018c <__adddf3>
 8003550:	4632      	mov	r2, r6
 8003552:	463b      	mov	r3, r7
 8003554:	f7fc fe1a 	bl	800018c <__adddf3>
 8003558:	4650      	mov	r0, sl
 800355a:	460d      	mov	r5, r1
 800355c:	4602      	mov	r2, r0
 800355e:	460b      	mov	r3, r1
 8003560:	4650      	mov	r0, sl
 8003562:	4659      	mov	r1, fp
 8003564:	f7fc ffc4 	bl	80004f0 <__aeabi_dmul>
 8003568:	2200      	movs	r2, #0
 800356a:	4680      	mov	r8, r0
 800356c:	4689      	mov	r9, r1
 800356e:	4b59      	ldr	r3, [pc, #356]	; (80036d4 <__ieee754_pow+0x704>)
 8003570:	4629      	mov	r1, r5
 8003572:	4650      	mov	r0, sl
 8003574:	f7fc fe08 	bl	8000188 <__aeabi_dsub>
 8003578:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800357c:	f7fc fe04 	bl	8000188 <__aeabi_dsub>
 8003580:	4602      	mov	r2, r0
 8003582:	460b      	mov	r3, r1
 8003584:	4630      	mov	r0, r6
 8003586:	4639      	mov	r1, r7
 8003588:	f7fc fdfe 	bl	8000188 <__aeabi_dsub>
 800358c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003590:	f7fc ffae 	bl	80004f0 <__aeabi_dmul>
 8003594:	462b      	mov	r3, r5
 8003596:	4606      	mov	r6, r0
 8003598:	460f      	mov	r7, r1
 800359a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800359e:	4652      	mov	r2, sl
 80035a0:	f7fc ffa6 	bl	80004f0 <__aeabi_dmul>
 80035a4:	4602      	mov	r2, r0
 80035a6:	460b      	mov	r3, r1
 80035a8:	4630      	mov	r0, r6
 80035aa:	4639      	mov	r1, r7
 80035ac:	f7fc fdee 	bl	800018c <__adddf3>
 80035b0:	4606      	mov	r6, r0
 80035b2:	460f      	mov	r7, r1
 80035b4:	4602      	mov	r2, r0
 80035b6:	460b      	mov	r3, r1
 80035b8:	4640      	mov	r0, r8
 80035ba:	4649      	mov	r1, r9
 80035bc:	f7fc fde6 	bl	800018c <__adddf3>
 80035c0:	a339      	add	r3, pc, #228	; (adr r3, 80036a8 <__ieee754_pow+0x6d8>)
 80035c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c6:	4650      	mov	r0, sl
 80035c8:	460d      	mov	r5, r1
 80035ca:	f7fc ff91 	bl	80004f0 <__aeabi_dmul>
 80035ce:	4642      	mov	r2, r8
 80035d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80035d4:	464b      	mov	r3, r9
 80035d6:	4629      	mov	r1, r5
 80035d8:	4650      	mov	r0, sl
 80035da:	f7fc fdd5 	bl	8000188 <__aeabi_dsub>
 80035de:	4602      	mov	r2, r0
 80035e0:	460b      	mov	r3, r1
 80035e2:	4630      	mov	r0, r6
 80035e4:	4639      	mov	r1, r7
 80035e6:	f7fc fdcf 	bl	8000188 <__aeabi_dsub>
 80035ea:	a331      	add	r3, pc, #196	; (adr r3, 80036b0 <__ieee754_pow+0x6e0>)
 80035ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f0:	f7fc ff7e 	bl	80004f0 <__aeabi_dmul>
 80035f4:	a330      	add	r3, pc, #192	; (adr r3, 80036b8 <__ieee754_pow+0x6e8>)
 80035f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035fa:	4606      	mov	r6, r0
 80035fc:	460f      	mov	r7, r1
 80035fe:	4650      	mov	r0, sl
 8003600:	4629      	mov	r1, r5
 8003602:	f7fc ff75 	bl	80004f0 <__aeabi_dmul>
 8003606:	4602      	mov	r2, r0
 8003608:	460b      	mov	r3, r1
 800360a:	4630      	mov	r0, r6
 800360c:	4639      	mov	r1, r7
 800360e:	f7fc fdbd 	bl	800018c <__adddf3>
 8003612:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003614:	4b30      	ldr	r3, [pc, #192]	; (80036d8 <__ieee754_pow+0x708>)
 8003616:	4413      	add	r3, r2
 8003618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361c:	f7fc fdb6 	bl	800018c <__adddf3>
 8003620:	4604      	mov	r4, r0
 8003622:	9807      	ldr	r0, [sp, #28]
 8003624:	460d      	mov	r5, r1
 8003626:	f7fc fefd 	bl	8000424 <__aeabi_i2d>
 800362a:	4606      	mov	r6, r0
 800362c:	460f      	mov	r7, r1
 800362e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003630:	4b2a      	ldr	r3, [pc, #168]	; (80036dc <__ieee754_pow+0x70c>)
 8003632:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003636:	4413      	add	r3, r2
 8003638:	e9d3 8900 	ldrd	r8, r9, [r3]
 800363c:	4622      	mov	r2, r4
 800363e:	462b      	mov	r3, r5
 8003640:	f7fc fda4 	bl	800018c <__adddf3>
 8003644:	4642      	mov	r2, r8
 8003646:	464b      	mov	r3, r9
 8003648:	f7fc fda0 	bl	800018c <__adddf3>
 800364c:	4632      	mov	r2, r6
 800364e:	463b      	mov	r3, r7
 8003650:	f7fc fd9c 	bl	800018c <__adddf3>
 8003654:	4632      	mov	r2, r6
 8003656:	463b      	mov	r3, r7
 8003658:	4650      	mov	r0, sl
 800365a:	468b      	mov	fp, r1
 800365c:	f7fc fd94 	bl	8000188 <__aeabi_dsub>
 8003660:	4642      	mov	r2, r8
 8003662:	464b      	mov	r3, r9
 8003664:	f7fc fd90 	bl	8000188 <__aeabi_dsub>
 8003668:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800366c:	e613      	b.n	8003296 <__ieee754_pow+0x2c6>
 800366e:	2601      	movs	r6, #1
 8003670:	e6af      	b.n	80033d2 <__ieee754_pow+0x402>
 8003672:	bf00      	nop
 8003674:	f3af 8000 	nop.w
 8003678:	4a454eef 	.word	0x4a454eef
 800367c:	3fca7e28 	.word	0x3fca7e28
 8003680:	93c9db65 	.word	0x93c9db65
 8003684:	3fcd864a 	.word	0x3fcd864a
 8003688:	a91d4101 	.word	0xa91d4101
 800368c:	3fd17460 	.word	0x3fd17460
 8003690:	518f264d 	.word	0x518f264d
 8003694:	3fd55555 	.word	0x3fd55555
 8003698:	db6fabff 	.word	0xdb6fabff
 800369c:	3fdb6db6 	.word	0x3fdb6db6
 80036a0:	33333303 	.word	0x33333303
 80036a4:	3fe33333 	.word	0x3fe33333
 80036a8:	e0000000 	.word	0xe0000000
 80036ac:	3feec709 	.word	0x3feec709
 80036b0:	dc3a03fd 	.word	0xdc3a03fd
 80036b4:	3feec709 	.word	0x3feec709
 80036b8:	145b01f5 	.word	0x145b01f5
 80036bc:	be3e2fe0 	.word	0xbe3e2fe0
 80036c0:	43400000 	.word	0x43400000
 80036c4:	0003988e 	.word	0x0003988e
 80036c8:	000bb679 	.word	0x000bb679
 80036cc:	08003eb0 	.word	0x08003eb0
 80036d0:	3ff00000 	.word	0x3ff00000
 80036d4:	40080000 	.word	0x40080000
 80036d8:	08003ed0 	.word	0x08003ed0
 80036dc:	08003ec0 	.word	0x08003ec0
 80036e0:	a39b      	add	r3, pc, #620	; (adr r3, 8003950 <__ieee754_pow+0x980>)
 80036e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e6:	4640      	mov	r0, r8
 80036e8:	4649      	mov	r1, r9
 80036ea:	f7fc fd4f 	bl	800018c <__adddf3>
 80036ee:	4622      	mov	r2, r4
 80036f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80036f4:	462b      	mov	r3, r5
 80036f6:	4650      	mov	r0, sl
 80036f8:	4639      	mov	r1, r7
 80036fa:	f7fc fd45 	bl	8000188 <__aeabi_dsub>
 80036fe:	4602      	mov	r2, r0
 8003700:	460b      	mov	r3, r1
 8003702:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003706:	f7fd f983 	bl	8000a10 <__aeabi_dcmpgt>
 800370a:	2800      	cmp	r0, #0
 800370c:	f47f ae13 	bne.w	8003336 <__ieee754_pow+0x366>
 8003710:	4aa3      	ldr	r2, [pc, #652]	; (80039a0 <__ieee754_pow+0x9d0>)
 8003712:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8003716:	4293      	cmp	r3, r2
 8003718:	f340 8104 	ble.w	8003924 <__ieee754_pow+0x954>
 800371c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8003720:	2000      	movs	r0, #0
 8003722:	151b      	asrs	r3, r3, #20
 8003724:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8003728:	fa4a f303 	asr.w	r3, sl, r3
 800372c:	4433      	add	r3, r6
 800372e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8003732:	4f9c      	ldr	r7, [pc, #624]	; (80039a4 <__ieee754_pow+0x9d4>)
 8003734:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8003738:	4117      	asrs	r7, r2
 800373a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800373e:	ea23 0107 	bic.w	r1, r3, r7
 8003742:	f1c2 0214 	rsb	r2, r2, #20
 8003746:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800374a:	fa4a fa02 	asr.w	sl, sl, r2
 800374e:	2e00      	cmp	r6, #0
 8003750:	4602      	mov	r2, r0
 8003752:	460b      	mov	r3, r1
 8003754:	4620      	mov	r0, r4
 8003756:	4629      	mov	r1, r5
 8003758:	bfb8      	it	lt
 800375a:	f1ca 0a00 	rsblt	sl, sl, #0
 800375e:	f7fc fd13 	bl	8000188 <__aeabi_dsub>
 8003762:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003766:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800376a:	4642      	mov	r2, r8
 800376c:	464b      	mov	r3, r9
 800376e:	f7fc fd0d 	bl	800018c <__adddf3>
 8003772:	a379      	add	r3, pc, #484	; (adr r3, 8003958 <__ieee754_pow+0x988>)
 8003774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003778:	2000      	movs	r0, #0
 800377a:	460d      	mov	r5, r1
 800377c:	4604      	mov	r4, r0
 800377e:	f7fc feb7 	bl	80004f0 <__aeabi_dmul>
 8003782:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003786:	4606      	mov	r6, r0
 8003788:	460f      	mov	r7, r1
 800378a:	4620      	mov	r0, r4
 800378c:	4629      	mov	r1, r5
 800378e:	f7fc fcfb 	bl	8000188 <__aeabi_dsub>
 8003792:	4602      	mov	r2, r0
 8003794:	460b      	mov	r3, r1
 8003796:	4640      	mov	r0, r8
 8003798:	4649      	mov	r1, r9
 800379a:	f7fc fcf5 	bl	8000188 <__aeabi_dsub>
 800379e:	a370      	add	r3, pc, #448	; (adr r3, 8003960 <__ieee754_pow+0x990>)
 80037a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a4:	f7fc fea4 	bl	80004f0 <__aeabi_dmul>
 80037a8:	a36f      	add	r3, pc, #444	; (adr r3, 8003968 <__ieee754_pow+0x998>)
 80037aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ae:	4680      	mov	r8, r0
 80037b0:	4689      	mov	r9, r1
 80037b2:	4620      	mov	r0, r4
 80037b4:	4629      	mov	r1, r5
 80037b6:	f7fc fe9b 	bl	80004f0 <__aeabi_dmul>
 80037ba:	4602      	mov	r2, r0
 80037bc:	460b      	mov	r3, r1
 80037be:	4640      	mov	r0, r8
 80037c0:	4649      	mov	r1, r9
 80037c2:	f7fc fce3 	bl	800018c <__adddf3>
 80037c6:	4604      	mov	r4, r0
 80037c8:	460d      	mov	r5, r1
 80037ca:	4602      	mov	r2, r0
 80037cc:	460b      	mov	r3, r1
 80037ce:	4630      	mov	r0, r6
 80037d0:	4639      	mov	r1, r7
 80037d2:	f7fc fcdb 	bl	800018c <__adddf3>
 80037d6:	4632      	mov	r2, r6
 80037d8:	463b      	mov	r3, r7
 80037da:	4680      	mov	r8, r0
 80037dc:	4689      	mov	r9, r1
 80037de:	f7fc fcd3 	bl	8000188 <__aeabi_dsub>
 80037e2:	4602      	mov	r2, r0
 80037e4:	460b      	mov	r3, r1
 80037e6:	4620      	mov	r0, r4
 80037e8:	4629      	mov	r1, r5
 80037ea:	f7fc fccd 	bl	8000188 <__aeabi_dsub>
 80037ee:	4642      	mov	r2, r8
 80037f0:	4606      	mov	r6, r0
 80037f2:	460f      	mov	r7, r1
 80037f4:	464b      	mov	r3, r9
 80037f6:	4640      	mov	r0, r8
 80037f8:	4649      	mov	r1, r9
 80037fa:	f7fc fe79 	bl	80004f0 <__aeabi_dmul>
 80037fe:	a35c      	add	r3, pc, #368	; (adr r3, 8003970 <__ieee754_pow+0x9a0>)
 8003800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003804:	4604      	mov	r4, r0
 8003806:	460d      	mov	r5, r1
 8003808:	f7fc fe72 	bl	80004f0 <__aeabi_dmul>
 800380c:	a35a      	add	r3, pc, #360	; (adr r3, 8003978 <__ieee754_pow+0x9a8>)
 800380e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003812:	f7fc fcb9 	bl	8000188 <__aeabi_dsub>
 8003816:	4622      	mov	r2, r4
 8003818:	462b      	mov	r3, r5
 800381a:	f7fc fe69 	bl	80004f0 <__aeabi_dmul>
 800381e:	a358      	add	r3, pc, #352	; (adr r3, 8003980 <__ieee754_pow+0x9b0>)
 8003820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003824:	f7fc fcb2 	bl	800018c <__adddf3>
 8003828:	4622      	mov	r2, r4
 800382a:	462b      	mov	r3, r5
 800382c:	f7fc fe60 	bl	80004f0 <__aeabi_dmul>
 8003830:	a355      	add	r3, pc, #340	; (adr r3, 8003988 <__ieee754_pow+0x9b8>)
 8003832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003836:	f7fc fca7 	bl	8000188 <__aeabi_dsub>
 800383a:	4622      	mov	r2, r4
 800383c:	462b      	mov	r3, r5
 800383e:	f7fc fe57 	bl	80004f0 <__aeabi_dmul>
 8003842:	a353      	add	r3, pc, #332	; (adr r3, 8003990 <__ieee754_pow+0x9c0>)
 8003844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003848:	f7fc fca0 	bl	800018c <__adddf3>
 800384c:	4622      	mov	r2, r4
 800384e:	462b      	mov	r3, r5
 8003850:	f7fc fe4e 	bl	80004f0 <__aeabi_dmul>
 8003854:	4602      	mov	r2, r0
 8003856:	460b      	mov	r3, r1
 8003858:	4640      	mov	r0, r8
 800385a:	4649      	mov	r1, r9
 800385c:	f7fc fc94 	bl	8000188 <__aeabi_dsub>
 8003860:	4604      	mov	r4, r0
 8003862:	460d      	mov	r5, r1
 8003864:	4602      	mov	r2, r0
 8003866:	460b      	mov	r3, r1
 8003868:	4640      	mov	r0, r8
 800386a:	4649      	mov	r1, r9
 800386c:	f7fc fe40 	bl	80004f0 <__aeabi_dmul>
 8003870:	2200      	movs	r2, #0
 8003872:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003876:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800387a:	4620      	mov	r0, r4
 800387c:	4629      	mov	r1, r5
 800387e:	f7fc fc83 	bl	8000188 <__aeabi_dsub>
 8003882:	4602      	mov	r2, r0
 8003884:	460b      	mov	r3, r1
 8003886:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800388a:	f7fc ff5b 	bl	8000744 <__aeabi_ddiv>
 800388e:	4632      	mov	r2, r6
 8003890:	4604      	mov	r4, r0
 8003892:	460d      	mov	r5, r1
 8003894:	463b      	mov	r3, r7
 8003896:	4640      	mov	r0, r8
 8003898:	4649      	mov	r1, r9
 800389a:	f7fc fe29 	bl	80004f0 <__aeabi_dmul>
 800389e:	4632      	mov	r2, r6
 80038a0:	463b      	mov	r3, r7
 80038a2:	f7fc fc73 	bl	800018c <__adddf3>
 80038a6:	4602      	mov	r2, r0
 80038a8:	460b      	mov	r3, r1
 80038aa:	4620      	mov	r0, r4
 80038ac:	4629      	mov	r1, r5
 80038ae:	f7fc fc6b 	bl	8000188 <__aeabi_dsub>
 80038b2:	4642      	mov	r2, r8
 80038b4:	464b      	mov	r3, r9
 80038b6:	f7fc fc67 	bl	8000188 <__aeabi_dsub>
 80038ba:	4602      	mov	r2, r0
 80038bc:	460b      	mov	r3, r1
 80038be:	2000      	movs	r0, #0
 80038c0:	4939      	ldr	r1, [pc, #228]	; (80039a8 <__ieee754_pow+0x9d8>)
 80038c2:	f7fc fc61 	bl	8000188 <__aeabi_dsub>
 80038c6:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80038ca:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80038ce:	da2c      	bge.n	800392a <__ieee754_pow+0x95a>
 80038d0:	4652      	mov	r2, sl
 80038d2:	f000 f9b5 	bl	8003c40 <scalbn>
 80038d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80038da:	e40a      	b.n	80030f2 <__ieee754_pow+0x122>
 80038dc:	4b33      	ldr	r3, [pc, #204]	; (80039ac <__ieee754_pow+0x9dc>)
 80038de:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80038e2:	429f      	cmp	r7, r3
 80038e4:	f77f af14 	ble.w	8003710 <__ieee754_pow+0x740>
 80038e8:	4b31      	ldr	r3, [pc, #196]	; (80039b0 <__ieee754_pow+0x9e0>)
 80038ea:	440b      	add	r3, r1
 80038ec:	4303      	orrs	r3, r0
 80038ee:	d00b      	beq.n	8003908 <__ieee754_pow+0x938>
 80038f0:	a329      	add	r3, pc, #164	; (adr r3, 8003998 <__ieee754_pow+0x9c8>)
 80038f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80038fa:	f7fc fdf9 	bl	80004f0 <__aeabi_dmul>
 80038fe:	a326      	add	r3, pc, #152	; (adr r3, 8003998 <__ieee754_pow+0x9c8>)
 8003900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003904:	f7ff bbf5 	b.w	80030f2 <__ieee754_pow+0x122>
 8003908:	4622      	mov	r2, r4
 800390a:	462b      	mov	r3, r5
 800390c:	f7fc fc3c 	bl	8000188 <__aeabi_dsub>
 8003910:	4602      	mov	r2, r0
 8003912:	460b      	mov	r3, r1
 8003914:	4640      	mov	r0, r8
 8003916:	4649      	mov	r1, r9
 8003918:	f7fd f866 	bl	80009e8 <__aeabi_dcmple>
 800391c:	2800      	cmp	r0, #0
 800391e:	f43f aef7 	beq.w	8003710 <__ieee754_pow+0x740>
 8003922:	e7e5      	b.n	80038f0 <__ieee754_pow+0x920>
 8003924:	f04f 0a00 	mov.w	sl, #0
 8003928:	e71d      	b.n	8003766 <__ieee754_pow+0x796>
 800392a:	4621      	mov	r1, r4
 800392c:	e7d3      	b.n	80038d6 <__ieee754_pow+0x906>
 800392e:	2000      	movs	r0, #0
 8003930:	491d      	ldr	r1, [pc, #116]	; (80039a8 <__ieee754_pow+0x9d8>)
 8003932:	f7ff bbac 	b.w	800308e <__ieee754_pow+0xbe>
 8003936:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800393a:	f7ff bba8 	b.w	800308e <__ieee754_pow+0xbe>
 800393e:	4638      	mov	r0, r7
 8003940:	4641      	mov	r1, r8
 8003942:	f7ff bba4 	b.w	800308e <__ieee754_pow+0xbe>
 8003946:	9200      	str	r2, [sp, #0]
 8003948:	f7ff bbb4 	b.w	80030b4 <__ieee754_pow+0xe4>
 800394c:	f3af 8000 	nop.w
 8003950:	652b82fe 	.word	0x652b82fe
 8003954:	3c971547 	.word	0x3c971547
 8003958:	00000000 	.word	0x00000000
 800395c:	3fe62e43 	.word	0x3fe62e43
 8003960:	fefa39ef 	.word	0xfefa39ef
 8003964:	3fe62e42 	.word	0x3fe62e42
 8003968:	0ca86c39 	.word	0x0ca86c39
 800396c:	be205c61 	.word	0xbe205c61
 8003970:	72bea4d0 	.word	0x72bea4d0
 8003974:	3e663769 	.word	0x3e663769
 8003978:	c5d26bf1 	.word	0xc5d26bf1
 800397c:	3ebbbd41 	.word	0x3ebbbd41
 8003980:	af25de2c 	.word	0xaf25de2c
 8003984:	3f11566a 	.word	0x3f11566a
 8003988:	16bebd93 	.word	0x16bebd93
 800398c:	3f66c16c 	.word	0x3f66c16c
 8003990:	5555553e 	.word	0x5555553e
 8003994:	3fc55555 	.word	0x3fc55555
 8003998:	c2f8f359 	.word	0xc2f8f359
 800399c:	01a56e1f 	.word	0x01a56e1f
 80039a0:	3fe00000 	.word	0x3fe00000
 80039a4:	000fffff 	.word	0x000fffff
 80039a8:	3ff00000 	.word	0x3ff00000
 80039ac:	4090cbff 	.word	0x4090cbff
 80039b0:	3f6f3400 	.word	0x3f6f3400

080039b4 <__ieee754_sqrt>:
 80039b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039b8:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8003b08 <__ieee754_sqrt+0x154>
 80039bc:	4606      	mov	r6, r0
 80039be:	ea3e 0e01 	bics.w	lr, lr, r1
 80039c2:	460d      	mov	r5, r1
 80039c4:	4607      	mov	r7, r0
 80039c6:	460a      	mov	r2, r1
 80039c8:	460c      	mov	r4, r1
 80039ca:	4603      	mov	r3, r0
 80039cc:	d10f      	bne.n	80039ee <__ieee754_sqrt+0x3a>
 80039ce:	4602      	mov	r2, r0
 80039d0:	460b      	mov	r3, r1
 80039d2:	f7fc fd8d 	bl	80004f0 <__aeabi_dmul>
 80039d6:	4602      	mov	r2, r0
 80039d8:	460b      	mov	r3, r1
 80039da:	4630      	mov	r0, r6
 80039dc:	4629      	mov	r1, r5
 80039de:	f7fc fbd5 	bl	800018c <__adddf3>
 80039e2:	4606      	mov	r6, r0
 80039e4:	460d      	mov	r5, r1
 80039e6:	4630      	mov	r0, r6
 80039e8:	4629      	mov	r1, r5
 80039ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80039ee:	2900      	cmp	r1, #0
 80039f0:	dc0e      	bgt.n	8003a10 <__ieee754_sqrt+0x5c>
 80039f2:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 80039f6:	ea5e 0707 	orrs.w	r7, lr, r7
 80039fa:	d0f4      	beq.n	80039e6 <__ieee754_sqrt+0x32>
 80039fc:	b141      	cbz	r1, 8003a10 <__ieee754_sqrt+0x5c>
 80039fe:	4602      	mov	r2, r0
 8003a00:	460b      	mov	r3, r1
 8003a02:	f7fc fbc1 	bl	8000188 <__aeabi_dsub>
 8003a06:	4602      	mov	r2, r0
 8003a08:	460b      	mov	r3, r1
 8003a0a:	f7fc fe9b 	bl	8000744 <__aeabi_ddiv>
 8003a0e:	e7e8      	b.n	80039e2 <__ieee754_sqrt+0x2e>
 8003a10:	1512      	asrs	r2, r2, #20
 8003a12:	d10c      	bne.n	8003a2e <__ieee754_sqrt+0x7a>
 8003a14:	2c00      	cmp	r4, #0
 8003a16:	d06e      	beq.n	8003af6 <__ieee754_sqrt+0x142>
 8003a18:	2100      	movs	r1, #0
 8003a1a:	02e6      	lsls	r6, r4, #11
 8003a1c:	d56f      	bpl.n	8003afe <__ieee754_sqrt+0x14a>
 8003a1e:	1e48      	subs	r0, r1, #1
 8003a20:	1a12      	subs	r2, r2, r0
 8003a22:	f1c1 0020 	rsb	r0, r1, #32
 8003a26:	fa23 f000 	lsr.w	r0, r3, r0
 8003a2a:	4304      	orrs	r4, r0
 8003a2c:	408b      	lsls	r3, r1
 8003a2e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8003a32:	07d5      	lsls	r5, r2, #31
 8003a34:	f04f 0500 	mov.w	r5, #0
 8003a38:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8003a3c:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8003a40:	bf42      	ittt	mi
 8003a42:	0064      	lslmi	r4, r4, #1
 8003a44:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 8003a48:	005b      	lslmi	r3, r3, #1
 8003a4a:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 8003a4e:	1050      	asrs	r0, r2, #1
 8003a50:	4421      	add	r1, r4
 8003a52:	2216      	movs	r2, #22
 8003a54:	462c      	mov	r4, r5
 8003a56:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	19a7      	adds	r7, r4, r6
 8003a5e:	428f      	cmp	r7, r1
 8003a60:	bfde      	ittt	le
 8003a62:	1bc9      	suble	r1, r1, r7
 8003a64:	19bc      	addle	r4, r7, r6
 8003a66:	19ad      	addle	r5, r5, r6
 8003a68:	0049      	lsls	r1, r1, #1
 8003a6a:	3a01      	subs	r2, #1
 8003a6c:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8003a70:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8003a74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003a78:	d1f0      	bne.n	8003a5c <__ieee754_sqrt+0xa8>
 8003a7a:	f04f 0e20 	mov.w	lr, #32
 8003a7e:	4694      	mov	ip, r2
 8003a80:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8003a84:	42a1      	cmp	r1, r4
 8003a86:	eb06 070c 	add.w	r7, r6, ip
 8003a8a:	dc02      	bgt.n	8003a92 <__ieee754_sqrt+0xde>
 8003a8c:	d112      	bne.n	8003ab4 <__ieee754_sqrt+0x100>
 8003a8e:	429f      	cmp	r7, r3
 8003a90:	d810      	bhi.n	8003ab4 <__ieee754_sqrt+0x100>
 8003a92:	2f00      	cmp	r7, #0
 8003a94:	eb07 0c06 	add.w	ip, r7, r6
 8003a98:	da34      	bge.n	8003b04 <__ieee754_sqrt+0x150>
 8003a9a:	f1bc 0f00 	cmp.w	ip, #0
 8003a9e:	db31      	blt.n	8003b04 <__ieee754_sqrt+0x150>
 8003aa0:	f104 0801 	add.w	r8, r4, #1
 8003aa4:	1b09      	subs	r1, r1, r4
 8003aa6:	4644      	mov	r4, r8
 8003aa8:	429f      	cmp	r7, r3
 8003aaa:	bf88      	it	hi
 8003aac:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8003ab0:	1bdb      	subs	r3, r3, r7
 8003ab2:	4432      	add	r2, r6
 8003ab4:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8003ab8:	f1be 0e01 	subs.w	lr, lr, #1
 8003abc:	4439      	add	r1, r7
 8003abe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003ac2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8003ac6:	d1dd      	bne.n	8003a84 <__ieee754_sqrt+0xd0>
 8003ac8:	430b      	orrs	r3, r1
 8003aca:	d006      	beq.n	8003ada <__ieee754_sqrt+0x126>
 8003acc:	1c54      	adds	r4, r2, #1
 8003ace:	bf0b      	itete	eq
 8003ad0:	4672      	moveq	r2, lr
 8003ad2:	3201      	addne	r2, #1
 8003ad4:	3501      	addeq	r5, #1
 8003ad6:	f022 0201 	bicne.w	r2, r2, #1
 8003ada:	106b      	asrs	r3, r5, #1
 8003adc:	0852      	lsrs	r2, r2, #1
 8003ade:	07e9      	lsls	r1, r5, #31
 8003ae0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8003ae4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8003ae8:	bf48      	it	mi
 8003aea:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8003aee:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 8003af2:	4616      	mov	r6, r2
 8003af4:	e777      	b.n	80039e6 <__ieee754_sqrt+0x32>
 8003af6:	0adc      	lsrs	r4, r3, #11
 8003af8:	3a15      	subs	r2, #21
 8003afa:	055b      	lsls	r3, r3, #21
 8003afc:	e78a      	b.n	8003a14 <__ieee754_sqrt+0x60>
 8003afe:	0064      	lsls	r4, r4, #1
 8003b00:	3101      	adds	r1, #1
 8003b02:	e78a      	b.n	8003a1a <__ieee754_sqrt+0x66>
 8003b04:	46a0      	mov	r8, r4
 8003b06:	e7cd      	b.n	8003aa4 <__ieee754_sqrt+0xf0>
 8003b08:	7ff00000 	.word	0x7ff00000

08003b0c <fabs>:
 8003b0c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003b10:	4770      	bx	lr

08003b12 <finite>:
 8003b12:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8003b16:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8003b1a:	0fc0      	lsrs	r0, r0, #31
 8003b1c:	4770      	bx	lr

08003b1e <matherr>:
 8003b1e:	2000      	movs	r0, #0
 8003b20:	4770      	bx	lr
	...

08003b24 <nan>:
 8003b24:	2000      	movs	r0, #0
 8003b26:	4901      	ldr	r1, [pc, #4]	; (8003b2c <nan+0x8>)
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	7ff80000 	.word	0x7ff80000

08003b30 <rint>:
 8003b30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b32:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
 8003b36:	f2ae 37ff 	subw	r7, lr, #1023	; 0x3ff
 8003b3a:	2f13      	cmp	r7, #19
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	460b      	mov	r3, r1
 8003b40:	4684      	mov	ip, r0
 8003b42:	460c      	mov	r4, r1
 8003b44:	4605      	mov	r5, r0
 8003b46:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8003b4a:	dc56      	bgt.n	8003bfa <rint+0xca>
 8003b4c:	2f00      	cmp	r7, #0
 8003b4e:	da29      	bge.n	8003ba4 <rint+0x74>
 8003b50:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003b54:	4301      	orrs	r1, r0
 8003b56:	d021      	beq.n	8003b9c <rint+0x6c>
 8003b58:	f3c3 0513 	ubfx	r5, r3, #0, #20
 8003b5c:	4305      	orrs	r5, r0
 8003b5e:	426b      	negs	r3, r5
 8003b60:	432b      	orrs	r3, r5
 8003b62:	0b1b      	lsrs	r3, r3, #12
 8003b64:	0c64      	lsrs	r4, r4, #17
 8003b66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b6a:	0464      	lsls	r4, r4, #17
 8003b6c:	ea43 0104 	orr.w	r1, r3, r4
 8003b70:	4b31      	ldr	r3, [pc, #196]	; (8003c38 <rint+0x108>)
 8003b72:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003b76:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003b7a:	4622      	mov	r2, r4
 8003b7c:	462b      	mov	r3, r5
 8003b7e:	f7fc fb05 	bl	800018c <__adddf3>
 8003b82:	e9cd 0100 	strd	r0, r1, [sp]
 8003b86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003b8a:	4622      	mov	r2, r4
 8003b8c:	462b      	mov	r3, r5
 8003b8e:	f7fc fafb 	bl	8000188 <__aeabi_dsub>
 8003b92:	4602      	mov	r2, r0
 8003b94:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003b98:	ea41 73c6 	orr.w	r3, r1, r6, lsl #31
 8003b9c:	4610      	mov	r0, r2
 8003b9e:	4619      	mov	r1, r3
 8003ba0:	b003      	add	sp, #12
 8003ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ba4:	4925      	ldr	r1, [pc, #148]	; (8003c3c <rint+0x10c>)
 8003ba6:	4139      	asrs	r1, r7
 8003ba8:	ea03 0001 	and.w	r0, r3, r1
 8003bac:	4310      	orrs	r0, r2
 8003bae:	d0f5      	beq.n	8003b9c <rint+0x6c>
 8003bb0:	084b      	lsrs	r3, r1, #1
 8003bb2:	ea04 0203 	and.w	r2, r4, r3
 8003bb6:	ea52 050c 	orrs.w	r5, r2, ip
 8003bba:	d00a      	beq.n	8003bd2 <rint+0xa2>
 8003bbc:	ea24 0303 	bic.w	r3, r4, r3
 8003bc0:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8003bc4:	2f13      	cmp	r7, #19
 8003bc6:	bf0c      	ite	eq
 8003bc8:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8003bcc:	2500      	movne	r5, #0
 8003bce:	413c      	asrs	r4, r7
 8003bd0:	431c      	orrs	r4, r3
 8003bd2:	4b19      	ldr	r3, [pc, #100]	; (8003c38 <rint+0x108>)
 8003bd4:	4621      	mov	r1, r4
 8003bd6:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8003bda:	4628      	mov	r0, r5
 8003bdc:	e9d6 4500 	ldrd	r4, r5, [r6]
 8003be0:	4622      	mov	r2, r4
 8003be2:	462b      	mov	r3, r5
 8003be4:	f7fc fad2 	bl	800018c <__adddf3>
 8003be8:	e9cd 0100 	strd	r0, r1, [sp]
 8003bec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003bf0:	4622      	mov	r2, r4
 8003bf2:	462b      	mov	r3, r5
 8003bf4:	f7fc fac8 	bl	8000188 <__aeabi_dsub>
 8003bf8:	e006      	b.n	8003c08 <rint+0xd8>
 8003bfa:	2f33      	cmp	r7, #51	; 0x33
 8003bfc:	dd07      	ble.n	8003c0e <rint+0xde>
 8003bfe:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8003c02:	d1cb      	bne.n	8003b9c <rint+0x6c>
 8003c04:	f7fc fac2 	bl	800018c <__adddf3>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	460b      	mov	r3, r1
 8003c0c:	e7c6      	b.n	8003b9c <rint+0x6c>
 8003c0e:	f04f 31ff 	mov.w	r1, #4294967295
 8003c12:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
 8003c16:	fa21 f10e 	lsr.w	r1, r1, lr
 8003c1a:	4208      	tst	r0, r1
 8003c1c:	d0be      	beq.n	8003b9c <rint+0x6c>
 8003c1e:	084b      	lsrs	r3, r1, #1
 8003c20:	4218      	tst	r0, r3
 8003c22:	bf1f      	itttt	ne
 8003c24:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8003c28:	ea20 0303 	bicne.w	r3, r0, r3
 8003c2c:	fa45 fe0e 	asrne.w	lr, r5, lr
 8003c30:	ea4e 0503 	orrne.w	r5, lr, r3
 8003c34:	e7cd      	b.n	8003bd2 <rint+0xa2>
 8003c36:	bf00      	nop
 8003c38:	08003ee0 	.word	0x08003ee0
 8003c3c:	000fffff 	.word	0x000fffff

08003c40 <scalbn>:
 8003c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c42:	4616      	mov	r6, r2
 8003c44:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003c48:	4604      	mov	r4, r0
 8003c4a:	460d      	mov	r5, r1
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	b98a      	cbnz	r2, 8003c74 <scalbn+0x34>
 8003c50:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003c54:	4303      	orrs	r3, r0
 8003c56:	d035      	beq.n	8003cc4 <scalbn+0x84>
 8003c58:	2200      	movs	r2, #0
 8003c5a:	4b2d      	ldr	r3, [pc, #180]	; (8003d10 <scalbn+0xd0>)
 8003c5c:	f7fc fc48 	bl	80004f0 <__aeabi_dmul>
 8003c60:	4a2c      	ldr	r2, [pc, #176]	; (8003d14 <scalbn+0xd4>)
 8003c62:	4604      	mov	r4, r0
 8003c64:	4296      	cmp	r6, r2
 8003c66:	460d      	mov	r5, r1
 8003c68:	460b      	mov	r3, r1
 8003c6a:	da0e      	bge.n	8003c8a <scalbn+0x4a>
 8003c6c:	a324      	add	r3, pc, #144	; (adr r3, 8003d00 <scalbn+0xc0>)
 8003c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c72:	e01c      	b.n	8003cae <scalbn+0x6e>
 8003c74:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8003c78:	42ba      	cmp	r2, r7
 8003c7a:	d109      	bne.n	8003c90 <scalbn+0x50>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	460b      	mov	r3, r1
 8003c80:	f7fc fa84 	bl	800018c <__adddf3>
 8003c84:	4604      	mov	r4, r0
 8003c86:	460d      	mov	r5, r1
 8003c88:	e01c      	b.n	8003cc4 <scalbn+0x84>
 8003c8a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003c8e:	3a36      	subs	r2, #54	; 0x36
 8003c90:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8003c94:	4432      	add	r2, r6
 8003c96:	428a      	cmp	r2, r1
 8003c98:	dd0c      	ble.n	8003cb4 <scalbn+0x74>
 8003c9a:	4622      	mov	r2, r4
 8003c9c:	462b      	mov	r3, r5
 8003c9e:	a11a      	add	r1, pc, #104	; (adr r1, 8003d08 <scalbn+0xc8>)
 8003ca0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ca4:	f000 f83a 	bl	8003d1c <copysign>
 8003ca8:	a317      	add	r3, pc, #92	; (adr r3, 8003d08 <scalbn+0xc8>)
 8003caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cae:	f7fc fc1f 	bl	80004f0 <__aeabi_dmul>
 8003cb2:	e7e7      	b.n	8003c84 <scalbn+0x44>
 8003cb4:	2a00      	cmp	r2, #0
 8003cb6:	dd08      	ble.n	8003cca <scalbn+0x8a>
 8003cb8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003cbc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003cc0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003cc4:	4620      	mov	r0, r4
 8003cc6:	4629      	mov	r1, r5
 8003cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cca:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8003cce:	da0b      	bge.n	8003ce8 <scalbn+0xa8>
 8003cd0:	f24c 3350 	movw	r3, #50000	; 0xc350
 8003cd4:	429e      	cmp	r6, r3
 8003cd6:	4622      	mov	r2, r4
 8003cd8:	462b      	mov	r3, r5
 8003cda:	dce0      	bgt.n	8003c9e <scalbn+0x5e>
 8003cdc:	a108      	add	r1, pc, #32	; (adr r1, 8003d00 <scalbn+0xc0>)
 8003cde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ce2:	f000 f81b 	bl	8003d1c <copysign>
 8003ce6:	e7c1      	b.n	8003c6c <scalbn+0x2c>
 8003ce8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003cec:	3236      	adds	r2, #54	; 0x36
 8003cee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003cf2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003cf6:	4620      	mov	r0, r4
 8003cf8:	4629      	mov	r1, r5
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	4b06      	ldr	r3, [pc, #24]	; (8003d18 <scalbn+0xd8>)
 8003cfe:	e7d6      	b.n	8003cae <scalbn+0x6e>
 8003d00:	c2f8f359 	.word	0xc2f8f359
 8003d04:	01a56e1f 	.word	0x01a56e1f
 8003d08:	8800759c 	.word	0x8800759c
 8003d0c:	7e37e43c 	.word	0x7e37e43c
 8003d10:	43500000 	.word	0x43500000
 8003d14:	ffff3cb0 	.word	0xffff3cb0
 8003d18:	3c900000 	.word	0x3c900000

08003d1c <copysign>:
 8003d1c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8003d20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003d24:	ea42 0103 	orr.w	r1, r2, r3
 8003d28:	4770      	bx	lr
	...

08003d2c <__errno>:
 8003d2c:	4b01      	ldr	r3, [pc, #4]	; (8003d34 <__errno+0x8>)
 8003d2e:	6818      	ldr	r0, [r3, #0]
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	20000008 	.word	0x20000008

08003d38 <_init>:
 8003d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d3a:	bf00      	nop
 8003d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d3e:	bc08      	pop	{r3}
 8003d40:	469e      	mov	lr, r3
 8003d42:	4770      	bx	lr

08003d44 <_fini>:
 8003d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d46:	bf00      	nop
 8003d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d4a:	bc08      	pop	{r3}
 8003d4c:	469e      	mov	lr, r3
 8003d4e:	4770      	bx	lr
