# ‚ö° RISC-V Single Core Processor (5-Stage Pipeline)

This project implements a **RISC-V single-core processor** with a classic **5-stage pipelining architecture**:

1Ô∏è‚É£ **Instruction Fetch (IF)**  
2Ô∏è‚É£ **Instruction Decode (ID)**  
3Ô∏è‚É£ **Execute (EX)**  
4Ô∏è‚É£ **Memory Access (MEM)**  
5Ô∏è‚É£ **Write Back (WB)**  

---

## ‚ú® Features
‚úÖ Supports **R-type** and **I-type** instructions  
‚úÖ Built-in **Data Hazard Detection** & **Forwarding Unit**  
‚úÖ Simple **Testbench** for functional verification  
‚úÖ Tracks instruction execution across all pipeline stages  


## üõ†Ô∏è Verification
- ‚úîÔ∏è Verified with sample testbench programs  
- ‚úîÔ∏è Checked proper instruction execution across pipeline stages  




