#:C0     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.49d
#Current Working Directory:
#:D   D:\Docu_Jelle\School\Avans\TI\Blok7\VHDL\wekelijks\week1
#Date/Time:
#:T   Tue Feb 03 14:33:06 2015
#------------------------------
	#Reading week1schema_map.ncd...
	#Loading device for application Rf_Device from file '3s100e.nph' in environment C:\Xilinx\14.4\ISE_DS\ISE\.
	#   "week1schema" is an NCD, version 3.2, device xc3s100e, package cp132, speed -4
	#Design creation date: 2015.02.03.11.14.13
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
	#2
unselect -all
