<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="wtorektest.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="game1.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="game1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="game1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="game1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="game1new.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="game1new.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="game1new.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="game1new.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="game1new.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="game2.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="game2.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="game2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="game2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="game2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="game3.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="game3.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="game3.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="game3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="game3.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="picture.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="picture.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vga.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="vga.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vga.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vga.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vga.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vga.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vga.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vga.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vga.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vga.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vga.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="vga.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vga.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_driver.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="vga_driver.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_driver.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="vga_driver.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="vga_driver.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="vga_driver.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_driver1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="vga_driver1.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_driver1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="vga_driver1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="vga_driver1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vga_driver_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_driver_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vga_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vga_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vga_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vga_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vga_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vga_usage.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_vga_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vga_vga_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="vga_vga_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_vga_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1620939815" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1620939815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622142144" xil_pn:in_ck="3432716650018763307" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1622142144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_tb.vhd"/>
      <outfile xil_pn:name="game1.vhd"/>
      <outfile xil_pn:name="game1new.vhd"/>
      <outfile xil_pn:name="game2.vhd"/>
      <outfile xil_pn:name="game3.vhd"/>
      <outfile xil_pn:name="picture.vhd"/>
      <outfile xil_pn:name="vga_driver.vhd"/>
      <outfile xil_pn:name="vga_driver1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1620976780" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2868206787809969584" xil_pn:start_ts="1620976780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620976783" xil_pn:in_ck="156540981866" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2964090663650967474" xil_pn:start_ts="1620976780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="vga.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1620939817" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1245010425377565708" xil_pn:start_ts="1620939817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622142144" xil_pn:in_ck="8118813902256196347" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1622142144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_tb.vhd"/>
      <outfile xil_pn:name="game1.vhd"/>
      <outfile xil_pn:name="game1new.vhd"/>
      <outfile xil_pn:name="game2.vhd"/>
      <outfile xil_pn:name="game3.vhd"/>
      <outfile xil_pn:name="picture.vhd"/>
      <outfile xil_pn:name="vga.vhf"/>
      <outfile xil_pn:name="vga_driver.vhd"/>
      <outfile xil_pn:name="vga_driver1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1622142157" xil_pn:in_ck="8118813902256196347" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3180356519907529109" xil_pn:start_ts="1622142144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="vga_vga_sch_tb_beh.prj"/>
      <outfile xil_pn:name="vga_vga_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1622142158" xil_pn:in_ck="-6445649551217639826" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3552697992141430302" xil_pn:start_ts="1622142157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="vga_vga_sch_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1615316744" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1615316744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615316747" xil_pn:in_ck="156540981866" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2315460092759437133" xil_pn:start_ts="1615316744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="vga.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1615316747" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1245010425377565708" xil_pn:start_ts="1615316747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615316747" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1615316747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615316747" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-167003817305032181" xil_pn:start_ts="1615316747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615316747" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1615316747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1615316747" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3462558262629041918" xil_pn:start_ts="1615316747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1615316761" xil_pn:in_ck="-7408363288109466027" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5676089621964122779" xil_pn:start_ts="1615316747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vga.jhd"/>
      <outfile xil_pn:name="vga.lso"/>
      <outfile xil_pn:name="vga.ngc"/>
      <outfile xil_pn:name="vga.ngr"/>
      <outfile xil_pn:name="vga.prj"/>
      <outfile xil_pn:name="vga.stx"/>
      <outfile xil_pn:name="vga.syr"/>
      <outfile xil_pn:name="vga.xst"/>
      <outfile xil_pn:name="vga_vhdl.prj"/>
      <outfile xil_pn:name="vga_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1615316761" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952613856" xil_pn:start_ts="1615316761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1615316769" xil_pn:in_ck="156540976548" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5507456515116693663" xil_pn:start_ts="1615316761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vga.bld"/>
      <outfile xil_pn:name="vga.ngd"/>
      <outfile xil_pn:name="vga_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1615316777" xil_pn:in_ck="156540976549" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1615316769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vga.pcf"/>
      <outfile xil_pn:name="vga_map.map"/>
      <outfile xil_pn:name="vga_map.mrp"/>
      <outfile xil_pn:name="vga_map.ncd"/>
      <outfile xil_pn:name="vga_map.ngm"/>
      <outfile xil_pn:name="vga_map.xrpt"/>
      <outfile xil_pn:name="vga_summary.xml"/>
      <outfile xil_pn:name="vga_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1615316797" xil_pn:in_ck="185647318243399486" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1615316777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vga.ncd"/>
      <outfile xil_pn:name="vga.pad"/>
      <outfile xil_pn:name="vga.par"/>
      <outfile xil_pn:name="vga.ptwx"/>
      <outfile xil_pn:name="vga.unroutes"/>
      <outfile xil_pn:name="vga.xpi"/>
      <outfile xil_pn:name="vga_pad.csv"/>
      <outfile xil_pn:name="vga_pad.txt"/>
      <outfile xil_pn:name="vga_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1615316797" xil_pn:in_ck="156540976417" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1615316793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vga.twr"/>
      <outfile xil_pn:name="vga.twx"/>
    </transform>
  </transforms>

</generated_project>
