/****************************************************************************
**
** Copyright (C) ${COPYRIGHT_YEAR_MIKROE} MikroElektronika d.o.o.
** Contact: https://www.mikroe.com/contact
**
** Commercial License Usage
**
** Licensees holding valid commercial NECTO compilers AI licenses may use this
** file in accordance with the commercial license agreement provided with the
** Software or, alternatively, in accordance with the terms contained in
** a written agreement between you and The MikroElektronika Company.
** For licensing terms and conditions see
** https://www.mikroe.com/legal/software-license-agreement.
** For further information use the contact form at
** https://www.mikroe.com/contact.
**
**
** GNU Lesser General Public License Usage
**
** Alternatively, this file may be used for
** non-commercial projects under the terms of the GNU Lesser
** General Public License version 3 as published by the Free Software
** Foundation: https://www.gnu.org/licenses/lgpl-3.0.html.
**
** The above copyright notice and this permission notice shall be
** included in all copies or substantial portions of the Software.
**
** THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
** EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
** OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
** IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM,
** DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT
** OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE
** OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
**
****************************************************************************/
/*!
 * @file  init_clock.c
 * @brief Mikroe clock initialization API.
 */

#include "core_header.h"
#include "mcu.h"

#define SIWD_SETUP (1U)           /* 1:Disable SIWD, 0:Enable SIWD */
#define SIWDEN_Val (0x00000000UL) /* SIWD Disable */
#define SIWDCR_Val (0x000000B1UL) /* SIWD Disable code */

#define CGSYSCR_MCKSEL_OFFSET   6
#define CGSYSCR_PRCK_OFFSET     8

#define CGPLL0SEL_PLL0ON_MASK   0x1
#define CGPLL0SEL_PLL0SEL_MASK  0x2
#define CGSYSCR_GEAR_MASK       0x3
#define CGOSCCR_EOSCEN_MASK     0x60
#define CGSYSCR_MCKSEL_MASK     0xC0
#define CGOSCCR_OSCSEL_MASK     0x100
#define CGSYSCR_PRCK_MASK       0xF00
#define CGPLL0SEL_PLL0SET_MASK  0xFFFFFF00

extern uint32_t __data_load__;
extern uint32_t __data_start__;
extern uint32_t __data_end__;
extern uint32_t __bss_start__;
extern uint32_t __bss_end__;

typedef struct
{
    uint32_t CG_FC_Frequency;       // System frequency.
    uint32_t CG_FSYSH_Frequency;    // High-speed system clock.
    uint32_t CG_FSYSM_Frequency;    // Middle-speed system clock.
    uint32_t CG_FT0H_Frequency;     // High-speed system prescaler clock.
    uint32_t CG_FT0M_Frequency;     // Middle-speed system prescaler clock.
} CG_ClocksTypeDef;

static char FSYSH_Prescaler_Table[ 5 ] = { 1, 2, 4, 8, 16 };
static char FSYSM_Prescaler_Table[ 3 ] = { 1, 2, 4 };
static char FT0H_Prescaler_Table[ 10 ] = { 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 };

void CG_GetClocksFrequency( CG_ClocksTypeDef *CG_Clocks )
{
    uint8_t fsysh_prescaler = FSYSH_Prescaler_Table[ VALUE_SYSTEM_CGSYSCR & CGSYSCR_GEAR_MASK ];
    uint16_t ft0h_prescaler = FT0H_Prescaler_Table[( VALUE_SYSTEM_CGSYSCR & CGSYSCR_PRCK_MASK ) \
                                                        >> CGSYSCR_PRCK_OFFSET ];
    uint8_t fsysm_prescaler = FSYSM_Prescaler_Table[( VALUE_SYSTEM_CGSYSCR & CGSYSCR_MCKSEL_MASK ) \
                                                        >> CGSYSCR_MCKSEL_OFFSET ]

    /* System frequency is always the same as general clock value. */
    CG_Clocks->CG_FC_Frequency = FOSC_KHZ_VALUE;

    /* Get high-speed system clock. */
    CG_Clocks->CG_FSYSH_Frequency = CG_Clocks->CG_FC_Frequency / fsysh_prescaler;

    /* Get high-speed system prescaler clock. */
    CG_Clocks->CG_FT0H_Frequency = CG_Clocks->CG_FSYSH_Frequency / fsysh_prescaler;

    /* Get middle-speed system clock and middle-speed system prescaler clock. */
    CG_Clocks->CG_FSYSM_Frequency = CG_Clocks->CG_FSYSH_Frequency / fsysm_prescaler;
    CG_Clocks->CG_FT0M_Frequency = CG_Clocks->CG_FT0H_Frequency / fsysm_prescaler;

    return CG_Clocks;
}

/**
 * @brief Initialize the data and BSS sections in RAM.
 *
 * This function performs the startup memory initialization typically done
 * before calling main():
 * - Copies the initialized data section (.data) from flash (load address)
 *   to its runtime location in RAM.
 * - Clears the uninitialized data section (.bss) in RAM by setting it to zero.
 *
 * It relies on linker-provided symbols:
 * - __data_load__  : Start of .data in flash
 * - __data_start__ : Start of .data in RAM
 * - __data_end__   : End of .data in RAM
 * - __bss_start__  : Start of .bss in RAM
 * - __bss_end__    : End of .bss in RAM
 *
 * @note This function should be called during system startup,
 *       before global/static variables are accessed.
 */
static void data_init(void) {
    /* Copy .data */
    uint32_t *src = &__data_load__;
    uint32_t *dst = &__data_start__;
    while (dst < &__data_end__) {
        *dst++ = *src++;
    }

    /* Zero .bss */
    for (dst = &__bss_start__; dst < &__bss_end__; ) {
        *dst++ = 0;
    }
}

/**
 * Initialize the system
 * @param  none
 * @return none
 * @brief  Set-up and initialize the microcontroller system.
 */
void clockConfig(void)
{
    data_init();

    /* Disable SIWD. */
    TSB_SIWD0->EN = SIWDEN_Val;
    TSB_SIWD0->CR = SIWDCR_Val;

    /* Set-up FPU settings. */
    SCB->CPACR |= ((3UL << (10*2)) | (3UL << (11*2)));

    /* If external clock selection requested. */
    if ( VALUE_SYSTEM_CGOSCCR & CGOSCCR_OSCSEL_MASK ) {
        /* Enable external oscillator. */
        TSB_CG->OSCCR |= VALUE_SYSTEM_CGOSCCR & CGOSCCR_EOSCEN_MASK;
        /* Set external clock source. */
        TSB_CG_OSCCR_OSCSEL = 1;
        /* Wait for external clock source to be set. */
        while (!( TSB_CG_OSCCR_OSCF ));
    }

    /* Set all the rest oscillator configuration parameters. */
    TSB_CG->OSCCR |= VALUE_SYSTEM_CGOSCCR & ~CGOSCCR_OSCSEL_MASK;

    /* If PLL is requested to be system clock source. */
    if ( VALUE_SYSTEM_CGPLL0SEL & CGPLL0SEL_PLL0SEL_MASK ) {
        /* Set PLL divisors and multiplicators. */
        TSB_CG->PLL0SEL = VALUE_SYSTEM_CGPLL0SEL & CGPLL0SEL_PLL0SET_MASK;
        /* Enable PLL. */
        TSB_CG->PLL0SEL |= VALUE_SYSTEM_CGPLL0SEL & CGPLL0SEL_PLL0ON_MASK;
        /* Set PLL as system clock. */
        TSB_CG->PLL0SEL |= VALUE_SYSTEM_CGPLL0SEL & CGPLL0SEL_PLL0SEL_MASK;
    }

    /* Set requested system configuration. */
    TSB_CG->SYSCR = VALUE_SYSTEM_CGSYSCR;
}
