# Dedicated Processor With Register File & ALU

## Register FileğŸ“‚

- ì„¤ê³„í•˜ëŠ” Dedicated Processorì˜ ë³€ìˆ˜ê°€ ë§ì•„ì§€ë©´ ì–´ë–¡í• ê¹Œ?ğŸ§
- Registerê°€ ë¬´í•œì •ìœ¼ë¡œ ì¦ê°€í• ê¹Œ?
- Registerì˜ ê°œìˆ˜ê°€ ì¦ê°€í• ìˆ˜ë¡ ì œì–´ì‹ í˜¸ ì¦ê°€
  - íšŒë¡œê°€ ì ì  ë³µì¡í•´ì§â—
  - ì „ë ¥ ì†Œëª¨ ì‹¬í•´ì§â—

## Solution: Register FileğŸ‘

<img src="./img/ìŠ¤í¬ë¦°ìƒ· 2025-08-13 083006.png"><br>

- RISC Processorì—ëŠ” Registerë“¤ì„ íš¨ìœ¨ì ìœ¼ë¡œ ê´€ë¦¬í•˜ê¸°ìœ„í•´ **Register File**ì„ í¬í•¨í•œë‹¤
- ë”°ë¡œ ê´€ë¦¬í•˜ë˜ Registerë“¤ì„ í•˜ë‚˜ë¡œ ëª¨ì•„ ê´€ë¦¬
- **RAM**ìœ¼ë¡œ ê´€ë¦¬

## Register File íŠ¹ì§•

- R0(0ë²ˆ Register)ëŠ” 0ìœ¼ë¡œ ê³ ì •
- ì£¼ì†Œ(addr)ë¡œ ì ‘ê·¼
- Resetì€ ë”°ë¡œ ì£¼ì§€ ì•ŠëŠ”ë‹¤

### Code

```verilog
module register_file (
    input logic clk,
    input logic [2:0] r_addr_1,
    input logic [2:0] r_addr_2,
    input logic [2:0] wr_addr,
    input logic wr_en,
    input logic [7:0] wr_data,

    output logic [7:0] r_data_1,
    output logic [7:0] r_data_2
);

    logic [7:0] mem[0:(2**3-1)];  //2^addr - 1

    always_ff @(posedge clk) begin
        if (wr_en) begin
            mem[wr_addr] <= wr_data;
        end
    end

    assign r_data_1 = (r_addr_1 == 0) ? 0 : mem[r_addr_1];
    assign r_data_2 = (r_addr_2 == 0) ? 0 : mem[r_addr_2];

endmodule
```

# Register File ì‹¤ìŠµ: 0~10 Accumulate Sum Dedicated Processor

## Cì–¸ì–´ ì„¤ê³„(Or Assembly)

```c
R1 = 0;		//Accumulate Sum
R2 = 0;		//0~10
R3 = 1;		//R2 1ì”© ì¦ê°€ì‹œí‚¤ìœ„í•œ Register

while(R1 <= 10){
	R2 = R2 + R1;
	R1 = R1 + R3;
	OutPort = R2;
}

halt;
```

## Data Path ì„¤ê³„

<img src="./img/ìŠ¤í¬ë¦°ìƒ· 2025-08-13 085042.png"><br>

- Register: R1,R2,R3
  - Register File: R1~R3
    - R0: 0ìœ¼ë¡œ Fix
- R1 <= 10
  - Comparator
- ë§ì…ˆ ì—°ì‚°
  - Adder
- OutPort
  - OutPort Register
- Register Update Value ì„ íƒ
  - R3 = 1ì— ì˜í•´ MUX ì‚¬ìš©

## Control Unit ì„¤ê³„ - ASM Chart

### Control Signal TableğŸ“†

| **Instruction**  | **RFSrcMuxSel** | **r_addr_1** | **r_addr_2** | **wr_addr** | **wr_en** | **OutEn** |
| :--------------: | :-------------: | :----------: | :----------: | :---------: | :-------: | :-------: |
|    R1=0<br>S0    |        0        |      0       |      0       |      1      |     1     |     0     |
|    R2=0<br>S1    |        0        |      0       |      0       |      2      |     1     |     0     |
|    R3=1<br>S2    |        1        |      X       |      X       |      3      |     1     |     0     |
|   R1<=10<br>S3   |        X        |      1       |      X       |      X      |     0     |     0     |
|  R2=R2+R1<br>S4  |        0        |      1       |      2       |      2      |     1     |     0     |
|  R1=R1+R3<br>S5  |        0        |      1       |      3       |      1      |     1     |     0     |
| OutPort=R2<br>S6 |        X        |      2       |      X       |      X      |     0     |     1     |
|    halt<br>S7    |        X        |      X       |      X       |      X      |     0     |     0     |

> ASM ChartëŠ” ìœ„ í‘œë¥¼ ê·¸ëŒ€ë¡œ Chartë¡œ ì˜®ê¸°ë©´ ëœë‹¤

## Verilog Design

> í•´ë‹¹ ë””ë ‰í† ë¦¬ë¥¼ ì°¸ê³ í•˜ë©´ ëœë‹¤ [Dedicated Processor With Register File](../../Assignment/250812_ê³¼ì œ/ê³¼ì œ1_Reg_file/)

