\doxysection{stm32f4xx\+\_\+hal\+\_\+dma2d.\+h}
\hypertarget{stm32f4xx__hal__dma2d_8h_source}{}\label{stm32f4xx__hal__dma2d_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_dma2d.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_dma2d.h}}
\mbox{\hyperlink{stm32f4xx__hal__dma2d_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00018}00018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_HAL\_DMA2D\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_HAL\_DMA2D\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00034}00034\ \textcolor{preprocessor}{\#if\ defined\ (DMA2D)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00040}00040\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00041}00041\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00045}00045\ \textcolor{preprocessor}{\#define\ MAX\_DMA2D\_LAYER\ \ 2U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00046}00046\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00050}00050\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00051}00051\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00052}00052\ \ \ uint32\_t\ *pCLUT;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00053}00053\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00054}00054\ \ \ uint32\_t\ CLUTColorMode;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00056}00056\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00057}00057\ \ \ uint32\_t\ Size;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00059}00059\ \}\ DMA2D\_CLUTCfgTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00064}00064\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00065}00065\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00066}00066\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00068}00068\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00069}00069\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ ColorMode;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00071}00071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00072}00072\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ OutputOffset;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00075}00075\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00076}00076\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00077}00077\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00078}00078\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00079}00079\ \}\ DMA2D\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00080}00080\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00081}00081\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00085}00085\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00086}00086\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00087}00087\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ InputOffset;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00090}00090\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00091}00091\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ InputColorMode;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00093}00093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00094}00094\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ AlphaMode;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00096}00096\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00097}00097\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ InputAlpha;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00108}00108\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00109}00109\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00110}00110\ \}\ DMA2D\_LayerCfgTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00115}00115\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00116}00116\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00117}00117\ \ \ HAL\_DMA2D\_STATE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00118}00118\ \ \ HAL\_DMA2D\_STATE\_READY\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00119}00119\ \ \ HAL\_DMA2D\_STATE\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00120}00120\ \ \ HAL\_DMA2D\_STATE\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00121}00121\ \ \ HAL\_DMA2D\_STATE\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x04U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00122}00122\ \ \ HAL\_DMA2D\_STATE\_SUSPEND\ \ \ \ \ \ \ \ \ \ \ =\ 0x05U\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00123}00123\ \}\ HAL\_DMA2D\_StateTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00128}00128\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_DMA2D\_HandleTypeDef}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00129}00129\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00130}00130\ \ \ DMA2D\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *Instance;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00131}00131\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00132}00132\ \ \ DMA2D\_InitTypeDef\ \ \ \ \ \ \ \ \ \ \ Init;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00133}00133\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00134}00134\ \ \ void\ (*\ XferCpltCallback)(\textcolor{keyword}{struct\ }\_\_DMA2D\_HandleTypeDef\ *hdma2d);\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00135}00135\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00136}00136\ \ \ void\ (*\ XferErrorCallback)(\textcolor{keyword}{struct\ }\_\_DMA2D\_HandleTypeDef\ *hdma2d);\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00138}00138\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00139}00139\ \ \ void\ (*\ LineEventCallback)(\textcolor{keyword}{struct\ }\_\_DMA2D\_HandleTypeDef\ *hdma2d);\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00140}00140\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00141}00141\ \ \ void\ (*\ CLUTLoadingCpltCallback)(\textcolor{keyword}{struct\ }\_\_DMA2D\_HandleTypeDef\ *hdma2d);\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00142}00142\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00143}00143\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\_\_DMA2D\_HandleTypeDef\ *hdma2d);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00144}00144\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00145}00145\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_DMA2D\_HandleTypeDef\ *hdma2d);\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00146}00146\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00147}00147\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00148}00148\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00149}00149\ \ \ DMA2D\_LayerCfgTypeDef\ \ \ \ \ \ \ LayerCfg[MAX\_DMA2D\_LAYER];\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00150}00150\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00151}00151\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ Lock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00152}00152\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00153}00153\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ HAL\_DMA2D\_StateTypeDef\ State;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00154}00154\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00155}00155\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ErrorCode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00156}00156\ \}\ DMA2D\_HandleTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00157}00157\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00158}00158\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ ==\ 1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00162}00162\ \textcolor{keyword}{typedef}\ void\ (*pDMA2D\_CallbackTypeDef)(DMA2D\_HandleTypeDef\ *hdma2d);\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00163}00163\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00167}00167\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00168}00168\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00172}00172\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00176}00176\ \textcolor{preprocessor}{\#define\ HAL\_DMA2D\_ERROR\_NONE\ \ \ \ \ \ \ \ 0x00000000U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00177}00177\ \textcolor{preprocessor}{\#define\ HAL\_DMA2D\_ERROR\_TE\ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00178}00178\ \textcolor{preprocessor}{\#define\ HAL\_DMA2D\_ERROR\_CE\ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00179}00179\ \textcolor{preprocessor}{\#define\ HAL\_DMA2D\_ERROR\_CAE\ \ \ \ \ \ \ \ \ 0x00000004U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00180}00180\ \textcolor{preprocessor}{\#define\ HAL\_DMA2D\_ERROR\_TIMEOUT\ \ \ \ \ 0x00000020U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00181}00181\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00182}00182\ \textcolor{preprocessor}{\#define\ HAL\_DMA2D\_ERROR\_INVALID\_CALLBACK\ 0x00000040U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00183}00183\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_UART\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00184}00184\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00188}00188\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00192}00192\ \textcolor{preprocessor}{\#define\ DMA2D\_M2M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00193}00193\ \textcolor{preprocessor}{\#define\ DMA2D\_M2M\_PFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_CR\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00194}00194\ \textcolor{preprocessor}{\#define\ DMA2D\_M2M\_BLEND\ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_CR\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00195}00195\ \textcolor{preprocessor}{\#define\ DMA2D\_R2M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_CR\_MODE\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00199}00199\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00203}00203\ \textcolor{preprocessor}{\#define\ DMA2D\_OUTPUT\_ARGB8888\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00204}00204\ \textcolor{preprocessor}{\#define\ DMA2D\_OUTPUT\_RGB888\ \ \ \ \ \ \ \ \ DMA2D\_OPFCCR\_CM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00205}00205\ \textcolor{preprocessor}{\#define\ DMA2D\_OUTPUT\_RGB565\ \ \ \ \ \ \ \ \ DMA2D\_OPFCCR\_CM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00206}00206\ \textcolor{preprocessor}{\#define\ DMA2D\_OUTPUT\_ARGB1555\ \ \ \ \ \ \ (DMA2D\_OPFCCR\_CM\_0|DMA2D\_OPFCCR\_CM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00207}00207\ \textcolor{preprocessor}{\#define\ DMA2D\_OUTPUT\_ARGB4444\ \ \ \ \ \ \ DMA2D\_OPFCCR\_CM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00211}00211\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00215}00215\ \textcolor{preprocessor}{\#define\ DMA2D\_INPUT\_ARGB8888\ \ \ \ \ \ \ \ 0x00000000U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00216}00216\ \textcolor{preprocessor}{\#define\ DMA2D\_INPUT\_RGB888\ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00217}00217\ \textcolor{preprocessor}{\#define\ DMA2D\_INPUT\_RGB565\ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00218}00218\ \textcolor{preprocessor}{\#define\ DMA2D\_INPUT\_ARGB1555\ \ \ \ \ \ \ \ 0x00000003U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00219}00219\ \textcolor{preprocessor}{\#define\ DMA2D\_INPUT\_ARGB4444\ \ \ \ \ \ \ \ 0x00000004U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00220}00220\ \textcolor{preprocessor}{\#define\ DMA2D\_INPUT\_L8\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00221}00221\ \textcolor{preprocessor}{\#define\ DMA2D\_INPUT\_AL44\ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00222}00222\ \textcolor{preprocessor}{\#define\ DMA2D\_INPUT\_AL88\ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00223}00223\ \textcolor{preprocessor}{\#define\ DMA2D\_INPUT\_L4\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00224}00224\ \textcolor{preprocessor}{\#define\ DMA2D\_INPUT\_A8\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000009U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00225}00225\ \textcolor{preprocessor}{\#define\ DMA2D\_INPUT\_A4\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000AU\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00229}00229\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00233}00233\ \textcolor{preprocessor}{\#define\ DMA2D\_NO\_MODIF\_ALPHA\ \ \ \ \ \ \ \ 0x00000000U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00234}00234\ \textcolor{preprocessor}{\#define\ DMA2D\_REPLACE\_ALPHA\ \ \ \ \ \ \ \ \ 0x00000001U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00235}00235\ \textcolor{preprocessor}{\#define\ DMA2D\_COMBINE\_ALPHA\ \ \ \ \ \ \ \ \ 0x00000002U\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00240}00240\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00241}00241\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00242}00242\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00243}00243\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00244}00244\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00249}00249\ \textcolor{preprocessor}{\#define\ DMA2D\_CCM\_ARGB8888\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00250}00250\ \textcolor{preprocessor}{\#define\ DMA2D\_CCM\_RGB888\ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00254}00254\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00258}00258\ \textcolor{preprocessor}{\#define\ DMA2D\_IT\_CE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_CR\_CEIE\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00259}00259\ \textcolor{preprocessor}{\#define\ DMA2D\_IT\_CTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_CR\_CTCIE\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00260}00260\ \textcolor{preprocessor}{\#define\ DMA2D\_IT\_CAE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_CR\_CAEIE\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00261}00261\ \textcolor{preprocessor}{\#define\ DMA2D\_IT\_TW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_CR\_TWIE\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00262}00262\ \textcolor{preprocessor}{\#define\ DMA2D\_IT\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_CR\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00263}00263\ \textcolor{preprocessor}{\#define\ DMA2D\_IT\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_CR\_TEIE\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00267}00267\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00271}00271\ \textcolor{preprocessor}{\#define\ DMA2D\_FLAG\_CE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_ISR\_CEIF\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00272}00272\ \textcolor{preprocessor}{\#define\ DMA2D\_FLAG\_CTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_ISR\_CTCIF\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00273}00273\ \textcolor{preprocessor}{\#define\ DMA2D\_FLAG\_CAE\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_ISR\_CAEIF\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00274}00274\ \textcolor{preprocessor}{\#define\ DMA2D\_FLAG\_TW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_ISR\_TWIF\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00275}00275\ \textcolor{preprocessor}{\#define\ DMA2D\_FLAG\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_ISR\_TCIF\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00276}00276\ \textcolor{preprocessor}{\#define\ DMA2D\_FLAG\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_ISR\_TEIF\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00280}00280\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00281}00281\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ ==\ 1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00285}00285\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00286}00286\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00287}00287\ \ \ HAL\_DMA2D\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00288}00288\ \ \ HAL\_DMA2D\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00289}00289\ \ \ HAL\_DMA2D\_TRANSFERCOMPLETE\_CB\_ID\ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00290}00290\ \ \ HAL\_DMA2D\_TRANSFERERROR\_CB\_ID\ \ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00291}00291\ \ \ HAL\_DMA2D\_LINEEVENT\_CB\_ID\ \ \ \ \ \ \ \ \ =\ 0x04U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00292}00292\ \ \ HAL\_DMA2D\_CLUTLOADINGCPLT\_CB\_ID\ \ \ =\ 0x05U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00293}00293\ \}\ HAL\_DMA2D\_CallbackIDTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00294}00294\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00295}00295\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00296}00296\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00300}00300\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00304}00304\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00309}00309\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00310}00310\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA2D\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00311}00311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ =\ HAL\_DMA2D\_STATE\_RESET;\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00312}00312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ =\ NULL;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00313}00313\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00314}00314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00315}00315\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00316}00316\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA2D\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_DMA2D\_STATE\_RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00317}00317\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00318}00318\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00319}00319\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00325}00325\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA2D\_ENABLE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ |=\ DMA2D\_CR\_START)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00326}00326\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00327}00327\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00328}00328\ \textcolor{comment}{/*\ Interrupt\ \&\ Flag\ management\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00342}00342\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA2D\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>ISR\ \&\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00343}00343\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00357}00357\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA2D\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>IFCR\ =\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00358}00358\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00372}00372\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA2D\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00373}00373\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00387}00387\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA2D\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00388}00388\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00402}00402\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DMA2D\_GET\_IT\_SOURCE(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ \&\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00403}00403\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00407}00407\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00408}00408\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00412}00412\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00416}00416\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00417}00417\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00418}00418\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_Init(DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00419}00419\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_DeInit(DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00420}00420\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMA2D\_MspInit(DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00421}00421\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMA2D\_MspDeInit(DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00422}00422\ \textcolor{comment}{/*\ Callbacks\ Register/UnRegister\ functions\ \ ***********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00423}00423\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00424}00424\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_RegisterCallback(DMA2D\_HandleTypeDef\ *hdma2d,\ HAL\_DMA2D\_CallbackIDTypeDef\ CallbackID,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00425}00425\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pDMA2D\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00426}00426\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_UnRegisterCallback(DMA2D\_HandleTypeDef\ *hdma2d,\ HAL\_DMA2D\_CallbackIDTypeDef\ CallbackID);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00427}00427\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00428}00428\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00432}00432\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00433}00433\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00437}00437\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00438}00438\ \textcolor{comment}{/*\ IO\ operation\ functions\ *******************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00439}00439\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_Start(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ pdata,\ uint32\_t\ DstAddress,\ uint32\_t\ Width,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00440}00440\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Height);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00441}00441\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_BlendingStart(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ SrcAddress1,\ uint32\_t\ SrcAddress2,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00442}00442\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ DstAddress,\ uint32\_t\ Width,\ \ uint32\_t\ Height);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00443}00443\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_Start\_IT(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ pdata,\ uint32\_t\ DstAddress,\ uint32\_t\ Width,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00444}00444\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Height);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00445}00445\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_BlendingStart\_IT(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ SrcAddress1,\ uint32\_t\ SrcAddress2,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00446}00446\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ DstAddress,\ uint32\_t\ Width,\ uint32\_t\ Height);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00447}00447\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_Suspend(DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00448}00448\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_Resume(DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00449}00449\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_Abort(DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00450}00450\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_EnableCLUT(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ LayerIdx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00451}00451\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTStartLoad(DMA2D\_HandleTypeDef\ *hdma2d,\ \textcolor{keyword}{const}\ DMA2D\_CLUTCfgTypeDef\ *CLUTCfg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00452}00452\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ LayerIdx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00453}00453\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTStartLoad\_IT(DMA2D\_HandleTypeDef\ *hdma2d,\ \textcolor{keyword}{const}\ DMA2D\_CLUTCfgTypeDef\ *CLUTCfg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00454}00454\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ LayerIdx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00455}00455\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTLoad(DMA2D\_HandleTypeDef\ *hdma2d,\ DMA2D\_CLUTCfgTypeDef\ CLUTCfg,\ uint32\_t\ LayerIdx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00456}00456\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTLoad\_IT(DMA2D\_HandleTypeDef\ *hdma2d,\ DMA2D\_CLUTCfgTypeDef\ CLUTCfg,\ uint32\_t\ LayerIdx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00457}00457\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTLoading\_Abort(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ LayerIdx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00458}00458\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTLoading\_Suspend(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ LayerIdx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00459}00459\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTLoading\_Resume(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ LayerIdx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00460}00460\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_PollForTransfer(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00461}00461\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMA2D\_IRQHandler(DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00462}00462\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMA2D\_LineEventCallback(DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00463}00463\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMA2D\_CLUTLoadingCpltCallback(DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00464}00464\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00468}00468\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00472}00472\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00473}00473\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ *************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00474}00474\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_ConfigLayer(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ LayerIdx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00475}00475\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_ConfigCLUT(DMA2D\_HandleTypeDef\ *hdma2d,\ DMA2D\_CLUTCfgTypeDef\ CLUTCfg,\ uint32\_t\ LayerIdx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00476}00476\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_ProgramLineEvent(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ Line);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00477}00477\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_EnableDeadTime(DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00478}00478\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_DisableDeadTime(DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00479}00479\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_ConfigDeadTime(DMA2D\_HandleTypeDef\ *hdma2d,\ uint8\_t\ DeadTime);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00480}00480\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00484}00484\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00488}00488\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00489}00489\ \textcolor{comment}{/*\ Peripheral\ State\ functions\ ***************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00490}00490\ HAL\_DMA2D\_StateTypeDef\ HAL\_DMA2D\_GetState(\textcolor{keyword}{const}\ DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00491}00491\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMA2D\_GetError(\textcolor{keyword}{const}\ DMA2D\_HandleTypeDef\ *hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00492}00492\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00496}00496\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00500}00500\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00501}00501\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00502}00502\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00506}00506\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00510}00510\ \textcolor{preprocessor}{\#define\ DMA2D\_LINE\_WATERMARK\_MAX\ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_LWR\_LW\ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00514}00514\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00518}00518\ \textcolor{preprocessor}{\#define\ DMA2D\_COLOR\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000FFU\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00522}00522\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00526}00526\ \textcolor{preprocessor}{\#define\ DMA2D\_MAX\_LAYER\ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00530}00530\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00534}00534\ \textcolor{preprocessor}{\#define\ DMA2D\_BACKGROUND\_LAYER\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00535}00535\ \textcolor{preprocessor}{\#define\ DMA2D\_FOREGROUND\_LAYER\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00539}00539\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00543}00543\ \textcolor{preprocessor}{\#define\ DMA2D\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_FGOR\_LO\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00547}00547\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00551}00551\ \textcolor{preprocessor}{\#define\ DMA2D\_PIXEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA2D\_NLR\_PL\ >>\ 16U)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00552}00552\ \textcolor{preprocessor}{\#define\ DMA2D\_LINE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_NLR\_NL\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00556}00556\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00560}00560\ \textcolor{preprocessor}{\#define\ DMA2D\_CLUT\_SIZE\ \ \ \ \ \ \ \ \ \ \ \ \ (DMA2D\_FGPFCCR\_CS\ >>\ 8U)\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00564}00564\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00568}00568\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00569}00569\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00570}00570\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00574}00574\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_LAYER(LAYER)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LAYER)\ ==\ DMA2D\_BACKGROUND\_LAYER)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00575}00575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LAYER)\ ==\ DMA2D\_FOREGROUND\_LAYER))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00576}00576\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00577}00577\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_MODE(MODE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((MODE)\ ==\ DMA2D\_M2M)\ \ \ \ \ \ \ ||\ ((MODE)\ ==\ DMA2D\_M2M\_PFC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00578}00578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ DMA2D\_M2M\_BLEND)\ ||\ ((MODE)\ ==\ DMA2D\_R2M))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00579}00579\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00580}00580\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_CMODE(MODE\_ARGB)\ \ \ \ \ \ \ \ \ \ \ \ \ (((MODE\_ARGB)\ ==\ DMA2D\_OUTPUT\_ARGB8888)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00581}00581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE\_ARGB)\ ==\ DMA2D\_OUTPUT\_RGB888)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00582}00582\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE\_ARGB)\ ==\ DMA2D\_OUTPUT\_RGB565)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00583}00583\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE\_ARGB)\ ==\ DMA2D\_OUTPUT\_ARGB1555)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00584}00584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE\_ARGB)\ ==\ DMA2D\_OUTPUT\_ARGB4444))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00585}00585\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00586}00586\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_COLOR(COLOR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COLOR)\ <=\ DMA2D\_COLOR\_VALUE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00587}00587\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_LINE(LINE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ <=\ DMA2D\_LINE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00588}00588\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_PIXEL(PIXEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIXEL)\ <=\ DMA2D\_PIXEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00589}00589\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_OFFSET(OOFFSET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OOFFSET)\ <=\ DMA2D\_OFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00590}00590\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00591}00591\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_INPUT\_COLOR\_MODE(INPUT\_CM)\ \ \ (((INPUT\_CM)\ ==\ DMA2D\_INPUT\_ARGB8888)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00592}00592\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INPUT\_CM)\ ==\ DMA2D\_INPUT\_RGB888)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00593}00593\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INPUT\_CM)\ ==\ DMA2D\_INPUT\_RGB565)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00594}00594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INPUT\_CM)\ ==\ DMA2D\_INPUT\_ARGB1555)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00595}00595\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INPUT\_CM)\ ==\ DMA2D\_INPUT\_ARGB4444)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00596}00596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INPUT\_CM)\ ==\ DMA2D\_INPUT\_L8)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00597}00597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INPUT\_CM)\ ==\ DMA2D\_INPUT\_AL44)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00598}00598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INPUT\_CM)\ ==\ DMA2D\_INPUT\_AL88)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00599}00599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INPUT\_CM)\ ==\ DMA2D\_INPUT\_L4)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00600}00600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INPUT\_CM)\ ==\ DMA2D\_INPUT\_A8)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00601}00601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INPUT\_CM)\ ==\ DMA2D\_INPUT\_A4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00602}00602\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00603}00603\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_ALPHA\_MODE(AlphaMode)\ \ \ \ \ \ \ \ (((AlphaMode)\ ==\ DMA2D\_NO\_MODIF\_ALPHA)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00604}00604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AlphaMode)\ ==\ DMA2D\_REPLACE\_ALPHA)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00605}00605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AlphaMode)\ ==\ DMA2D\_COMBINE\_ALPHA))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00606}00606\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00607}00607\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00608}00608\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00609}00609\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00610}00610\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00611}00611\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_CLUT\_CM(CLUT\_CM)\ \ \ \ \ \ \ \ \ \ \ \ \ (((CLUT\_CM)\ ==\ DMA2D\_CCM\_ARGB8888)\ ||\ ((CLUT\_CM)\ ==\ DMA2D\_CCM\_RGB888))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00612}00612\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_CLUT\_SIZE(CLUT\_SIZE)\ \ \ \ \ \ \ \ \ ((CLUT\_SIZE)\ <=\ DMA2D\_CLUT\_SIZE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00613}00613\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_LINEWATERMARK(LineWatermark)\ ((LineWatermark)\ <=\ DMA2D\_LINE\_WATERMARK\_MAX)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00614}00614\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_IT(IT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((IT)\ ==\ DMA2D\_IT\_CTC)\ ||\ ((IT)\ ==\ DMA2D\_IT\_CAE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00615}00615\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA2D\_IT\_TW)\ \ ||\ ((IT)\ ==\ DMA2D\_IT\_TC)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00616}00616\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ DMA2D\_IT\_TE)\ \ ||\ ((IT)\ ==\ DMA2D\_IT\_CE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00617}00617\ \textcolor{preprocessor}{\#define\ IS\_DMA2D\_GET\_FLAG(FLAG)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((FLAG)\ ==\ DMA2D\_FLAG\_CTC)\ ||\ ((FLAG)\ ==\ DMA2D\_FLAG\_CAE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00618}00618\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ DMA2D\_FLAG\_TW)\ \ ||\ ((FLAG)\ ==\ DMA2D\_FLAG\_TC)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00619}00619\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ DMA2D\_FLAG\_TE)\ \ ||\ ((FLAG)\ ==\ DMA2D\_FLAG\_CE))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00623}00623\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00627}00627\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00628}00628\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DMA2D)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00629}00629\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00633}00633\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00634}00634\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00635}00635\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00636}00636\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00637}00637\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8h_source_l00638}00638\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_HAL\_DMA2D\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
