// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Fri Dec  1 15:55:23 2023
// Host        : LAPTOP-KHVTFB12 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub D:/cod23-grp08/thinpad_top.srcs/sources_1/ip/ila/ila_stub.v
// Design      : ila
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tfgg676-2L
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ila,Vivado 2019.2" *)
module ila(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20, probe21, probe22, probe23, probe24, probe25, probe26, probe27, probe28, 
  probe29, probe30, probe31, probe32, probe33, probe34, probe35, probe36, probe37)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[31:0],probe1[31:0],probe2[31:0],probe3[31:0],probe4[31:0],probe5[31:0],probe6[31:0],probe7[31:0],probe8[31:0],probe9[31:0],probe10[31:0],probe11[31:0],probe12[3:0],probe13[31:0],probe14[0:0],probe15[31:0],probe16[31:0],probe17[0:0],probe18[0:0],probe19[31:0],probe20[31:0],probe21[3:0],probe22[31:0],probe23[0:0],probe24[31:0],probe25[31:0],probe26[0:0],probe27[0:0],probe28[31:0],probe29[1:0],probe30[31:0],probe31[31:0],probe32[31:0],probe33[31:0],probe34[31:0],probe35[63:0],probe36[0:0],probe37[31:0]" */;
  input clk;
  input [31:0]probe0;
  input [31:0]probe1;
  input [31:0]probe2;
  input [31:0]probe3;
  input [31:0]probe4;
  input [31:0]probe5;
  input [31:0]probe6;
  input [31:0]probe7;
  input [31:0]probe8;
  input [31:0]probe9;
  input [31:0]probe10;
  input [31:0]probe11;
  input [3:0]probe12;
  input [31:0]probe13;
  input [0:0]probe14;
  input [31:0]probe15;
  input [31:0]probe16;
  input [0:0]probe17;
  input [0:0]probe18;
  input [31:0]probe19;
  input [31:0]probe20;
  input [3:0]probe21;
  input [31:0]probe22;
  input [0:0]probe23;
  input [31:0]probe24;
  input [31:0]probe25;
  input [0:0]probe26;
  input [0:0]probe27;
  input [31:0]probe28;
  input [1:0]probe29;
  input [31:0]probe30;
  input [31:0]probe31;
  input [31:0]probe32;
  input [31:0]probe33;
  input [31:0]probe34;
  input [63:0]probe35;
  input [0:0]probe36;
  input [31:0]probe37;
endmodule
