{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1576733400563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576733400563 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp12 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"exp12\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576733400594 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1576733400641 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1576733400641 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a0 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401031 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a1 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401031 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a2 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a3 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a4 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a5 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a6 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a7 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a8 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a9 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a10 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a11 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a12 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a13 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a14 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a15 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a20 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a21 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a22 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a23 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a16 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a17 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a18 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a19 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a30 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a28 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a29 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a31 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a24 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a25 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a26 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a27 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1576733401047 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a27"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576733401047 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576733401078 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576733401250 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576733401281 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1576733412185 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 231 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 231 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1576733412575 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 1045 global CLKCTRL_G7 " "KEY\[0\]~inputCLKENA0 with 1045 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1576733412575 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1576733412575 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1576733412575 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AJ4 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1576733412575 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1576733412575 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1576733412575 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576733412575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576733412607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576733412607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576733412622 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576733412622 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576733412622 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576733412638 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "55 " "TimeQuest Timing Analyzer is analyzing 55 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1576733413778 ""}
{ "Info" "ISTA_SDC_FOUND" "exp12.SDC " "Reading SDC File: 'exp12.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1576733413778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at exp12.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576733413778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock exp12.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at exp12.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576733413778 ""}  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576733413778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 16 altera_reserved_tdi port " "Ignored filter at exp12.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576733413778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 16 altera_reserved_tck clock " "Ignored filter at exp12.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576733413778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay exp12.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at exp12.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576733413778 ""}  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576733413778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay exp12.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at exp12.sdc(16): Argument -clock is not an object ID" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576733413778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 17 altera_reserved_tms port " "Ignored filter at exp12.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576733413778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay exp12.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at exp12.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576733413778 ""}  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576733413778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay exp12.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at exp12.sdc(17): Argument -clock is not an object ID" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576733413778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 18 altera_reserved_tdo port " "Ignored filter at exp12.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576733413778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay exp12.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at exp12.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576733413794 ""}  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576733413794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay exp12.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at exp12.sdc(18): Argument -clock is not an object ID" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576733413794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1576733413794 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt\[0\] " "Node: cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[29\] cnt\[0\] " "Register instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[29\] is being clocked by cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576733413809 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1576733413809 "|exp12|cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkgen:c1\|clkout " "Node: clkgen:c1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:sc\|dffe32:ip\|q\[11\] clkgen:c1\|clkout " "Register cpu:sc\|dffe32:ip\|q\[11\] is being clocked by clkgen:c1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576733413809 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1576733413809 "|exp12|clkgen:c1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:sc\|regfile:rf\|register\[10\]\[0\] " "Node: cpu:sc\|regfile:rf\|register\[10\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch memout\[3\] cpu:sc\|regfile:rf\|register\[10\]\[0\] " "Latch memout\[3\] is being clocked by cpu:sc\|regfile:rf\|register\[10\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576733413809 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1576733413809 "|exp12|cpu:sc|regfile:rf|register[10][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "e_clock:ec\|clkgen:myclk_1s\|clkout " "Node: e_clock:ec\|clkgen:myclk_1s\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register e_clock:ec\|hour_h\[2\] e_clock:ec\|clkgen:myclk_1s\|clkout " "Register e_clock:ec\|hour_h\[2\] is being clocked by e_clock:ec\|clkgen:myclk_1s\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576733413809 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1576733413809 "|exp12|e_clock:ec|clkgen:myclk_1s|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_top:v\|clkgen:my_vgaclk\|clkout " "Node: vga_top:v\|clkgen:my_vgaclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_top:v\|vga_ctrl:v1\|y_cnt\[9\] vga_top:v\|clkgen:my_vgaclk\|clkout " "Register vga_top:v\|vga_ctrl:v1\|y_cnt\[9\] is being clocked by vga_top:v\|clkgen:my_vgaclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576733413809 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1576733413809 "|exp12|vga_top:v|clkgen:my_vgaclk|clkout"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1576733413825 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1576733413825 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576733413825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576733413825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576733413825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576733413825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576733413825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576733413825 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1576733413825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576733413950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1576733413966 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576733413966 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576733414169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576733419714 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1576733420480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576733427869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576733434570 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576733435742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576733435742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576733437835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576733444427 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576733444427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1576733448676 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1576733448676 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576733448676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576733448676 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.23 " "Total time spent on timing analysis during the Fitter is 2.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576733453644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576733453691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576733455440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576733455440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576733457127 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576733463001 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576733463438 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1576733463438 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.fit.smsg " "Generated suppressed messages file F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576733463657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 56 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6726 " "Peak virtual memory: 6726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576733464829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 13:31:04 2019 " "Processing ended: Thu Dec 19 13:31:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576733464829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576733464829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:38 " "Total CPU time (on all processors): 00:02:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576733464829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576733464829 ""}
