<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>mvau.sv</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.1 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');" class="NDPage NDContentPage">

<a name="Module"></a><a name="Topic300"></a><div class="CTopic TGroup LSystemVerilog first">
 <div class="CTitle">Module</div>
</div>

<a name="MVAU_Top_Level"></a><a name="Topic301"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle"><span class="Qualifier">MVAU Top Level (mvau.</span>&#8203;sv)</div>
 <div class="CBody"><p>Author(s): Syed Asad Alam <a href="#" onclick="javascript:location.href='ma\u0069'+'lto\u003a'+'syed\u002eas'+'ad\u002ealam'+'\u0040'+'tcd'+'\u002eie';return false;">syed&#46;as<span style="display: none">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style="display: none">[xxx]</span>&#46;ie</a></p><p>This file lists an RTL implementation of the matrix-vector activation unit It is part of the Xilinx FINN open source framework for implementing quantized neural networks on FPGAs</p><p>This material is based upon work supported, in part, by Science Foundation Ireland, www.sfi.ie under Grant No. 13/RC/2094 and, in part, by the European Union's Horizon 2020 research and innovation programme under the Marie Sklodowska-Curie grant agreement Grant No.754489.</p><div class="CHeading">Inputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">aresetn</td><td class="CDLDefinition"><p>Active low synchronous reset</p></td></tr><tr><td class="CDLEntry">aclk</td><td class="CDLDefinition"><p>Main clock</p></td></tr><tr><td class="CDLEntry">rready</td><td class="CDLDefinition"><p>Input ready which tells that the successor logic is ready to receive data</p></td></tr><tr><td class="CDLEntry">[TI-1:0] in</td><td class="CDLDefinition"><p>Input stream, word length TI=TSrcI*SIMD</p></td></tr><tr><td class="CDLEntry">in_v</td><td class="CDLDefinition"><p>Input valid, indicates valid input</p></td></tr></table><div class="CHeading">Outputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">wready</td><td class="CDLDefinition"><p>Output ready which tells the predecessor logic to start providing data</p></td></tr><tr><td class="CDLEntry">out_v</td><td class="CDLDefinition"><p>Output stream valid</p></td></tr><tr><td class="CDLEntry">[TO-1:0] out</td><td class="CDLDefinition"><p>Output stream, word length TO=TDstI*PE</p></td></tr></table><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">WMEM_ADDR_BW</td><td class="CDLDefinition"><p>Word length of the address for the weight memories (log2(WMEM_DEPTH))</p></td></tr></table></div>
</div>

<a name="Parameters"></a><a name="Topic302"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Parameters</div>
</div>

<a name="WMEM_ADDR_BW"></a><a name="Topic303"></a><div class="CTopic TParameter LSystemVerilog">
 <div class="CTitle">WMEM_ADDR_BW</div>
 <div class="CBody"><p>Word length of the weight memory address</p></div>
</div>

<a name="SF"></a><a name="Topic304"></a><div class="CTopic TParameter LSystemVerilog">
 <div class="CTitle">SF</div>
 <div class="CBody"><p>Number of vertical matrix chunks to be processed in parallel by one PE</p></div>
</div>

<a name="NF"></a><a name="Topic305"></a><div class="CTopic TParameter LSystemVerilog">
 <div class="CTitle">NF</div>
 <div class="CBody"><p>Number of horizontal matrix chunks to be processed by PEs in parallel</p></div>
</div>

<a name="Signals"></a><a name="Topic306"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Signals</div>
</div>

<a name="in_v_reg"></a><a name="Topic307"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">in_v_reg</div>
 <div class="CBody"><p>Input valid synchronized to clock</p></div>
</div>

<a name="in_reg"></a><a name="Topic308"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">in_reg</div>
 <div class="CBody"><p>Input activation stream synchronized to clock</p></div>
</div>

<a name="wmem_addr"></a><a name="Topic309"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">wmem_addr</div>
 <div class="CBody"><p>This signal holds the address of the weight memory</p></div>
</div>

<a name="wmem_out"></a><a name="Topic310"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">wmem_out</div>
 <div class="CBody"><p>This holds the streaming weight tile</p></div>
</div>

<a name="out_stream"></a><a name="Topic311"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">out_stream</div>
 <div class="CBody"><p>This signal is connected to the output of streaming module (mvau_stream)</p></div>
</div>

<a name="out_stream_valid"></a><a name="Topic312"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">out_stream_valid</div>
 <div class="CBody"><p>Signal showing when output from the MVAU Stream block is valid</p></div>
</div>

<a name="wmem_wready"></a><a name="Topic313"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">wmem_wready</div>
 <div class="CBody"><p>Output ready signal for the weight stream</p></div>
</div>

<a name="wmem_valid"></a><a name="Topic314"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">wmem_valid</div>
 <div class="CBody"><p>Valid signal of weight stream</p></div>
</div>

<a name="Sequential_Always_Blocks"></a><a name="Topic315"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Sequential Always Blocks</div>
</div>

<a name="INP_REG"></a><a name="Topic316"></a><div class="CTopic TAlwaysFF LSystemVerilog">
 <div class="CTitle">INP_REG</div>
 <div class="CBody"><p>Register the input valid and activation always_ff @(posedge aclk) begin if(!aresetn) begin in_v_reg &lt;= 1'b0; in_reg&nbsp; &lt;= 'd0; end else begin in_v_reg &lt;= in_v;// &amp; wready; in_reg&nbsp; &lt;= in;//in_v &amp; wready ? in: 'd0; end end</p></div>
</div>

<a name="OUT_REG"></a><a name="Topic317"></a><div class="CTopic TAlwaysFF LSystemVerilog">
 <div class="CTitle">OUT_REG</div>
 <div class="CBody"><p>Registering the output activation stream</p></div>
</div>

<a name="OUT_V_REG"></a><a name="Topic318"></a><div class="CTopic TAlwaysFF LSystemVerilog last">
 <div class="CTitle">OUT_V_REG</div>
 <div class="CBody"><p>Registering the output activation stream valid signal</p></div>
</div>

</body></html>