
*** Running vivado
    with args -log Adc3444_TCP_Adc3444_top_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adc3444_TCP_Adc3444_top_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Adc3444_TCP_Adc3444_top_0_1.tcl -notrace
Command: synth_design -top Adc3444_TCP_Adc3444_top_0_1 -part xc7z030fbg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20192 
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:118]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo_adapter.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo_adapter.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo_adapter.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo_adapter.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo_adapter.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo_adapter.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo_adapter.v:131]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 474.715 ; gain = 138.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Adc3444_TCP_Adc3444_top_0_1' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/synth/Adc3444_TCP_Adc3444_top_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'Adc3444_top' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:21]
	Parameter AdcChnls bound to: 4 - type: integer 
	Parameter AdcWireMode bound to: 2 - type: integer 
	Parameter AdcBits bound to: 14 - type: integer 
	Parameter AdcBitOrByteMode bound to: 1 - type: integer 
	Parameter AdcMsbOrLsbFst bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCM' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:199]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 21 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (4#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:199]
WARNING: [Synth 8-350] instance 'Inst_SysClk' of module 'MMCM' requires 7 connections, but only 4 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:114]
INFO: [Synth 8-638] synthesizing module 'AdcLVDS' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:23]
	Parameter AdcChnls bound to: 4 - type: integer 
	Parameter AdcBits bound to: 14 - type: integer 
	Parameter AdcBitOrByteMode bound to: 0 - type: integer 
	Parameter AdcMsbOrLsbFst bound to: 0 - type: integer 
	Parameter AdcWireMode bound to: 2 - type: integer 
	Parameter AdcFrmPattern bound to: 16'b0011111110000000 
	Parameter AdcSampFreDiv2 bound to: 1 - type: integer 
	Parameter AdcDCLKFrequency bound to: 350 - type: integer 
	Parameter AdcFCLKFrequency bound to: 50 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 3 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 21 - type: integer 
	Parameter AdcSyncExtClk bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFGDS_DIFF_OUT' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19933]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS_DIFF_OUT' (5#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19933]
INFO: [Synth 8-638] synthesizing module 'AdcLane' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLane.v:23]
	Parameter AdcBits bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Serdes_1x14_DDR' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Serdes_1x14_DDR.v:23]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IBUF - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (6#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized0' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IBUF - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized0' (6#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
WARNING: [Synth 8-3848] Net SHIFTIN1 in module/entity Serdes_1x14_DDR does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Serdes_1x14_DDR.v:103]
WARNING: [Synth 8-3848] Net SHIFTIN2 in module/entity Serdes_1x14_DDR does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Serdes_1x14_DDR.v:104]
INFO: [Synth 8-256] done synthesizing module 'Serdes_1x14_DDR' (7#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Serdes_1x14_DDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'AdcLane' (8#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLane.v:23]
INFO: [Synth 8-638] synthesizing module 'AdcSwap' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcSwap.v:22]
	Parameter AdcBits bound to: 14 - type: integer 
	Parameter AdcBitOrByteMode bound to: 0 - type: integer 
	Parameter AdcMsbOrLsbFst bound to: 0 - type: integer 
	Parameter AdcWireMode bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AdcSwap' (9#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcSwap.v:22]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo_adapter' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter S_DATA_WIDTH bound to: 128 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 8 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 16 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_adapter' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:32]
	Parameter S_DATA_WIDTH bound to: 128 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 16 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter SEGMENT_COUNT bound to: 2 - type: integer 
	Parameter SEGMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter SEGMENT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter SEGMENT_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_TRANSFER_IN bound to: 3'b001 
	Parameter STATE_TRANSFER_OUT bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:191]
WARNING: [Synth 8-6014] Unused sequential element temp_tid_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:450]
WARNING: [Synth 8-6014] Unused sequential element temp_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:451]
WARNING: [Synth 8-6014] Unused sequential element temp_tuser_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:452]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:532]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:533]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tuser_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:534]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:539]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:540]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tuser_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:541]
INFO: [Synth 8-256] done synthesizing module 'axis_adapter' (10#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:32]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 8 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter KEEP_OFFSET bound to: 128 - type: integer 
	Parameter LAST_OFFSET bound to: 144 - type: integer 
	Parameter ID_OFFSET bound to: 145 - type: integer 
	Parameter DEST_OFFSET bound to: 145 - type: integer 
	Parameter USER_OFFSET bound to: 145 - type: integer 
	Parameter WIDTH bound to: 145 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_cur_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:361]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_sync_gray_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:363]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_cur_gray_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:364]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_valid_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:366]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:367]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:369]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_ack_sync1_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:405]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_ack_sync2_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:406]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync1_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:419]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync2_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:420]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync3_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:421]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '6' to '5' bits. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:392]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '6' to '5' bits. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:507]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo' (11#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:32]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo_adapter' (12#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo_adapter.v:32]
WARNING: [Synth 8-689] width (128) of port connection 'm_axis_tdata' does not match port width (64) of module 'axis_async_fifo_adapter' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:348]
WARNING: [Synth 8-350] instance 'Inst_async_fifo' of module 'axis_async_fifo_adapter' requires 26 connections, but only 14 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
INFO: [Synth 8-638] synthesizing module 'FDPE' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3904]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDPE' (13#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3904]
INFO: [Synth 8-638] synthesizing module 'FDCE' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b1 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (14#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-638] synthesizing module 'AdcClock' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcClock.v:22]
	Parameter AdcDCLKFrequency bound to: 350 - type: integer 
	Parameter AdcFCLKFrequency bound to: 50 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 3 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 21 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 2 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (15#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 3.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 2.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 21 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (15#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-256] done synthesizing module 'AdcClock' (16#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcClock.v:22]
INFO: [Synth 8-638] synthesizing module 'AdcFrame' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcFrame.v:23]
	Parameter AdcBits bound to: 14 - type: integer 
	Parameter FrmPattern bound to: 16'b0011111110000000 
INFO: [Synth 8-256] done synthesizing module 'AdcFrame' (17#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcFrame.v:23]
WARNING: [Synth 8-3848] Net AdcDataCh4 in module/entity AdcLVDS does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:55]
WARNING: [Synth 8-3848] Net AdcDataCh5 in module/entity AdcLVDS does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:56]
WARNING: [Synth 8-3848] Net AdcDataCh6 in module/entity AdcLVDS does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:57]
WARNING: [Synth 8-3848] Net AdcDataCh7 in module/entity AdcLVDS does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:58]
INFO: [Synth 8-256] done synthesizing module 'AdcLVDS' (18#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:23]
WARNING: [Synth 8-350] instance 'inst_AdcLVDS' of module 'AdcLVDS' requires 18 connections, but only 14 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:135]
INFO: [Synth 8-638] synthesizing module 'ADcontrol' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/ADcontrol.v:23]
	Parameter IDLE bound to: 4'b0000 
	Parameter Wait_TRACK_down bound to: 4'b0001 
	Parameter Wait_PM_up bound to: 4'b0010 
	Parameter Start_Sample bound to: 4'b0011 
	Parameter Check_process bound to: 4'b0100 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/ADcontrol.v:204]
WARNING: [Synth 8-6014] Unused sequential element PM_extra_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/ADcontrol.v:110]
INFO: [Synth 8-256] done synthesizing module 'ADcontrol' (19#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/ADcontrol.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'AdcDataValid' does not match port width (1) of module 'ADcontrol' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:163]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:185]
INFO: [Synth 8-638] synthesizing module 'ila_wave' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (27#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (28#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (38#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (40#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (42#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (47#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_5_ila' requires 1033 connections, but only 1027 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_wave does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:106]
INFO: [Synth 8-256] done synthesizing module 'ila_wave' (65#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_AdcLVDS'. This will prevent further optimization [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:135]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_wave_inst'. This will prevent further optimization [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:185]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Inst_ADcontrol'. This will prevent further optimization [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:153]
WARNING: [Synth 8-3848] Net spi_mosi_o in module/entity Adc3444_top does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:47]
WARNING: [Synth 8-3848] Net spi_clk in module/entity Adc3444_top does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:48]
WARNING: [Synth 8-3848] Net spi_cs_o in module/entity Adc3444_top does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:105]
INFO: [Synth 8-256] done synthesizing module 'Adc3444_top' (66#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/Adc3444_top.v:21]
INFO: [Synth 8-256] done synthesizing module 'Adc3444_TCP_Adc3444_top_0_1' (67#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/synth/Adc3444_TCP_Adc3444_top_0_1.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 890.367 ; gain = 553.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tid[7] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tid[6] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tid[5] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tid[4] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tid[3] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tid[2] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tid[1] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tid[0] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tdest[7] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tdest[6] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tdest[5] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tdest[4] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tdest[3] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tdest[2] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tdest[1] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tdest[0] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tuser[7] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tuser[6] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tuser[5] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tuser[4] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tuser[3] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tuser[2] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tuser[1] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
WARNING: [Synth 8-3295] tying undriven pin Inst_async_fifo:s_axis_tuser[0] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/AdcLVDS.v:336]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/synth/ila_wave.v:3217]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 890.367 ; gain = 553.793
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z030fbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/ila_v6_2/constraints/ila.xdc] for cell 'inst/ila_wave_inst/inst'
Finished Parsing XDC File [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc3444_top_0_1/Adc3444_TCP.srcs/sources_1/ip/ila_wave/ila_v6_2/constraints/ila.xdc] for cell 'inst/ila_wave_inst/inst'
Parsing XDC File [D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_Adc3444_top_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_Adc3444_top_0_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_Adc3444_top_0_1_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Adc3444_TCP_Adc3444_top_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Adc3444_TCP_Adc3444_top_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 82 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 64 instances
  CFGLUT5 => SRLC32E: 9 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 9 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.165 . Memory (MB): peak = 941.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 941.582 ; gain = 605.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 941.582 ; gain = 605.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/ila_wave_inst/inst. (constraint file  D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_Adc3444_top_0_1_synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for inst/ila_wave_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 941.582 ; gain = 605.008
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "last_segment" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_segment" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:247]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:248]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:247]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_async_fifo.v:248]
INFO: [Synth 8-5546] ROM "rFrmBitslip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rFrmBitslip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'Data_Ch1_valid_reg' into 'Data_Ch0_valid_reg' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/ADcontrol.v:199]
INFO: [Synth 8-4471] merging register 'Data_Ch2_valid_reg' into 'Data_Ch0_valid_reg' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/ADcontrol.v:201]
INFO: [Synth 8-4471] merging register 'Data_Ch1_valid_D_reg' into 'Data_Ch0_valid_D_reg' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/ADcontrol.v:252]
INFO: [Synth 8-4471] merging register 'Data_Ch2_valid_D_reg' into 'Data_Ch0_valid_D_reg' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/ADcontrol.v:253]
WARNING: [Synth 8-6014] Unused sequential element Data_Ch1_valid_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/ADcontrol.v:199]
WARNING: [Synth 8-6014] Unused sequential element Data_Ch2_valid_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/ADcontrol.v:201]
WARNING: [Synth 8-6014] Unused sequential element Data_Ch1_valid_D_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/ADcontrol.v:252]
WARNING: [Synth 8-6014] Unused sequential element Data_Ch2_valid_D_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/ADcontrol.v:253]
INFO: [Synth 8-802] inferred FSM for state register 'AD_state_reg' in module 'ADcontrol'
INFO: [Synth 8-5545] ROM "PMcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PMcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PM_int_down" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Data_Ch0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AD_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AD_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AD_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
         Wait_TRACK_down |                              001 |                             0001
              Wait_PM_up |                              010 |                             0010
            Start_Sample |                              011 |                             0011
           Check_process |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'AD_state_reg' using encoding 'sequential' in module 'ADcontrol'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:12 ; elapsed = 00:02:15 . Memory (MB): peak = 941.582 ; gain = 605.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 21    
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	             1024 Bit    Registers := 2     
	              145 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	               80 Bit    Registers := 1     
	               72 Bit    Registers := 9     
	               64 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 107   
	               14 Bit    Registers := 16    
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 147   
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   4 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 7     
	   3 Input     15 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 8     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 72    
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_adapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module axis_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	              145 Bit    Registers := 2     
	                6 Bit    Registers := 8     
	                1 Bit    Registers := 21    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
Module AdcFrame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module AdcLane 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module AdcSwap 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
Module ADcontrol 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_5_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_5_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
Module ila_v6_2_5_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reg_srl_fff/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[0:0]' into 'segment_count_reg_reg[0:0]' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:445]
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[0:0]' into 'segment_count_reg_reg[0:0]' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:445]
WARNING: [Synth 8-6014] Unused sequential element segment_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:445]
WARNING: [Synth 8-6014] Unused sequential element segment_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/92db/Adc3444_TCP.srcs/sources_1/new/axis_adapter.v:445]
INFO: [Synth 8-5546] ROM "last_segment" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_AdcFrame/rFrmBitslip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "PMcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PMcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PM_int_down" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design Adc3444_TCP_Adc3444_top_0_1 has port adc_pdn driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_Adc3444_top_0_1 has port adc_reset driven by constant 0
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tvalid_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/state_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_AdcLVDS /\Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[15] )
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tvalid_reg_reg) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/m_axis_tvalid_reg_reg) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/state_reg_reg[2]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/state_reg_reg[0]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[63]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[62]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[61]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[60]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[59]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[58]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[57]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[56]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[55]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[54]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[53]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[52]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[51]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[50]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[49]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[48]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[47]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[46]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[45]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[44]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[43]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[42]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[41]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[40]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[39]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[38]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[37]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[36]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[35]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[34]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[33]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[32]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[31]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[30]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[29]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[28]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[27]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[26]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[25]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[24]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[23]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[22]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[21]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[20]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[19]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[18]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[17]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[16]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[15]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[14]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[13]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[12]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[11]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[10]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[9]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[8]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[7]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[6]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[5]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[4]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[3]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[2]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[1]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[0]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[7]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[6]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[5]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[4]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[3]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[2]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[1]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[0]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/m_axis_tkeep_reg_reg[7]) is unused and will be removed from module AdcLVDS.
WARNING: [Synth 8-3332] Sequential element (Inst_async_fifo/adapter_inst/m_axis_tkeep_reg_reg[6]) is unused and will be removed from module AdcLVDS.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/ila_wave_inst /inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_wave_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 941.582 ; gain = 605.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_async_fifo: | mem_reg    | 32 x 145(NO_CHANGE)    | W |   | 32 x 145(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:36 ; elapsed = 00:02:39 . Memory (MB): peak = 941.582 ; gain = 605.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:02:40 . Memory (MB): peak = 941.582 ; gain = 605.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_async_fifo: | mem_reg    | 32 x 145(NO_CHANGE)    | W |   | 32 x 145(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:37 ; elapsed = 00:02:41 . Memory (MB): peak = 966.988 ; gain = 630.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:02:42 . Memory (MB): peak = 966.988 ; gain = 630.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:02:42 . Memory (MB): peak = 966.988 ; gain = 630.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 966.988 ; gain = 630.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 966.988 ; gain = 630.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 966.988 ; gain = 630.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 966.988 ; gain = 630.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_5_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/shifted_data_in_reg[8][71]                                         | 9      | 72    | NO           | NO                 | YES               | 72     | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |BUFG             |    10|
|2     |CARRY4           |    33|
|3     |CFGLUT5          |    73|
|4     |ISERDESE2        |     9|
|5     |ISERDESE2_1      |     9|
|6     |LUT1             |    36|
|7     |LUT2             |   111|
|8     |LUT3             |   131|
|9     |LUT4             |   135|
|10    |LUT5             |   143|
|11    |LUT6             |   497|
|12    |MMCME2_ADV       |     2|
|13    |MUXF7            |     7|
|14    |RAMB18E1         |     1|
|15    |RAMB36E1_1       |     2|
|16    |RAMB36E1_2       |     2|
|17    |SRL16E           |    76|
|18    |SRLC16E          |     2|
|19    |SRLC32E          |    17|
|20    |FDCE             |   184|
|21    |FDPE             |     9|
|22    |FDRE             |  2014|
|23    |FDSE             |     9|
|24    |IBUF             |     1|
|25    |IBUFDS           |     1|
|26    |IBUFGDS_DIFF_OUT |     9|
+------+-----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                                    |Module                                          |Cells |
+------+----------------------------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                                         |                                                |  3523|
|2     |  inst                                                                      |Adc3444_top                                     |  3523|
|3     |    inst_AdcLVDS                                                            |AdcLVDS                                         |   683|
|4     |      Inst_async_fifo                                                       |axis_async_fifo_adapter                         |   402|
|5     |        adapter_inst                                                        |axis_adapter                                    |   291|
|6     |        fifo_inst                                                           |axis_async_fifo                                 |   111|
|7     |      \genblk2[0].inst_AdcLane                                              |AdcLane                                         |    16|
|8     |        inst_Serdes_1x14_DDR_Data_Line                                      |Serdes_1x14_DDR_71                              |     2|
|9     |      \genblk2[1].inst_AdcLane                                              |AdcLane_54                                      |    16|
|10    |        inst_Serdes_1x14_DDR_Data_Line                                      |Serdes_1x14_DDR_70                              |     2|
|11    |      \genblk2[2].inst_AdcLane                                              |AdcLane_55                                      |    16|
|12    |        inst_Serdes_1x14_DDR_Data_Line                                      |Serdes_1x14_DDR_69                              |     2|
|13    |      \genblk2[3].inst_AdcLane                                              |AdcLane_56                                      |    16|
|14    |        inst_Serdes_1x14_DDR_Data_Line                                      |Serdes_1x14_DDR_68                              |     2|
|15    |      \genblk2[4].inst_AdcLane                                              |AdcLane_57                                      |    16|
|16    |        inst_Serdes_1x14_DDR_Data_Line                                      |Serdes_1x14_DDR_67                              |     2|
|17    |      \genblk2[5].inst_AdcLane                                              |AdcLane_58                                      |    16|
|18    |        inst_Serdes_1x14_DDR_Data_Line                                      |Serdes_1x14_DDR_66                              |     2|
|19    |      \genblk2[6].inst_AdcLane                                              |AdcLane_59                                      |    16|
|20    |        inst_Serdes_1x14_DDR_Data_Line                                      |Serdes_1x14_DDR_65                              |     2|
|21    |      \genblk2[7].inst_AdcLane                                              |AdcLane_60                                      |    16|
|22    |        inst_Serdes_1x14_DDR_Data_Line                                      |Serdes_1x14_DDR_64                              |     2|
|23    |      \genblk3[0].inst_AdcSwap                                              |AdcSwap                                         |    28|
|24    |      \genblk3[2].inst_AdcSwap                                              |AdcSwap_61                                      |    28|
|25    |      \genblk3[4].inst_AdcSwap                                              |AdcSwap_62                                      |    28|
|26    |      \genblk3[6].inst_AdcSwap                                              |AdcSwap_63                                      |    28|
|27    |      inst_AdcClock                                                         |AdcClock                                        |     9|
|28    |      inst_AdcFrame                                                         |AdcFrame                                        |    21|
|29    |        inst_Serdes_1x14_DDR_Data_Line                                      |Serdes_1x14_DDR                                 |     7|
|30    |    Inst_ADcontrol                                                          |ADcontrol                                       |   297|
|31    |    ila_wave_inst                                                           |ila_wave                                        |  2536|
|32    |      inst                                                                  |ila_v6_2_5_ila                                  |  2536|
|33    |        ila_core_inst                                                       |ila_v6_2_5_ila_core                             |  2529|
|34    |          ila_trace_memory_inst                                             |ila_v6_2_5_ila_trace_memory                     |     3|
|35    |            \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6                              |     3|
|36    |              inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                        |     3|
|37    |                \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top                                 |     3|
|38    |                  \valid.cstr                                               |blk_mem_gen_generic_cstr                        |     3|
|39    |                    \ramloop[0].ram.r                                       |blk_mem_gen_prim_width                          |     1|
|40    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper                        |     1|
|41    |                    \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0          |     1|
|42    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0        |     1|
|43    |                    \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1          |     1|
|44    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1        |     1|
|45    |          u_ila_cap_ctrl                                                    |ila_v6_2_5_ila_cap_ctrl_legacy                  |   278|
|46    |            U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0            |     5|
|47    |            U_NS0                                                           |ltlib_v1_0_0_cfglut7                            |     6|
|48    |            U_NS1                                                           |ltlib_v1_0_0_cfglut7_39                         |     6|
|49    |            u_cap_addrgen                                                   |ila_v6_2_5_ila_cap_addrgen                      |   256|
|50    |              U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                            |     3|
|51    |              u_cap_sample_counter                                          |ila_v6_2_5_ila_cap_sample_counter               |    62|
|52    |                U_SCE                                                       |ltlib_v1_0_0_cfglut4_46                         |     1|
|53    |                U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_47                         |     1|
|54    |                U_SCRST                                                     |ltlib_v1_0_0_cfglut6_48                         |     5|
|55    |                u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_49                   |    23|
|56    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_50              |    23|
|57    |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_51       |    13|
|58    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_52 |     5|
|59    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_53 |     6|
|60    |              u_cap_window_counter                                          |ila_v6_2_5_ila_cap_window_counter               |    60|
|61    |                U_WCE                                                       |ltlib_v1_0_0_cfglut4                            |     1|
|62    |                U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                            |     1|
|63    |                U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_40                         |     1|
|64    |                u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                      |    12|
|65    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_42              |    12|
|66    |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_43       |    12|
|67    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_44 |     5|
|68    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_45 |     5|
|69    |                u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_41                   |    22|
|70    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                 |    22|
|71    |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1          |    12|
|72    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1    |     5|
|73    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2    |     5|
|74    |          u_ila_regs                                                        |ila_v6_2_5_ila_register                         |  1612|
|75    |            U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                              |   303|
|76    |            reg_890                                                         |xsdbs_v1_0_2_reg__parameterized52               |    16|
|77    |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_38                        |    16|
|78    |            \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                            |    75|
|79    |            \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0            |    76|
|80    |            \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1            |    73|
|81    |            \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2            |    89|
|82    |            \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3            |    89|
|83    |            \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4            |    74|
|84    |            reg_15                                                          |xsdbs_v1_0_2_reg__parameterized34               |    19|
|85    |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_37                         |    19|
|86    |            reg_16                                                          |xsdbs_v1_0_2_reg__parameterized35               |    17|
|87    |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_36                         |    17|
|88    |            reg_17                                                          |xsdbs_v1_0_2_reg__parameterized36               |    38|
|89    |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_35                         |    38|
|90    |            reg_18                                                          |xsdbs_v1_0_2_reg__parameterized37               |    17|
|91    |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_34                         |    17|
|92    |            reg_19                                                          |xsdbs_v1_0_2_reg__parameterized38               |    18|
|93    |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_33                         |    18|
|94    |            reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized39               |    50|
|95    |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_32         |    50|
|96    |            reg_6                                                           |xsdbs_v1_0_2_reg__parameterized19               |    24|
|97    |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_31                         |    24|
|98    |            reg_7                                                           |xsdbs_v1_0_2_reg__parameterized20               |    32|
|99    |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0            |    32|
|100   |            reg_8                                                           |xsdbs_v1_0_2_reg__parameterized21               |     6|
|101   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_30                        |     6|
|102   |            reg_80                                                          |xsdbs_v1_0_2_reg__parameterized40               |    19|
|103   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_29         |    19|
|104   |            reg_81                                                          |xsdbs_v1_0_2_reg__parameterized41               |    17|
|105   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_28                         |    17|
|106   |            reg_82                                                          |xsdbs_v1_0_2_reg__parameterized42               |    17|
|107   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1            |    17|
|108   |            reg_83                                                          |xsdbs_v1_0_2_reg__parameterized43               |    59|
|109   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_27                         |    59|
|110   |            reg_84                                                          |xsdbs_v1_0_2_reg__parameterized44               |    22|
|111   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_26                         |    22|
|112   |            reg_85                                                          |xsdbs_v1_0_2_reg__parameterized45               |    18|
|113   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_25                         |    18|
|114   |            reg_887                                                         |xsdbs_v1_0_2_reg__parameterized47               |     3|
|115   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_24                        |     3|
|116   |            reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized49               |     6|
|117   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_23                        |     6|
|118   |            reg_9                                                           |xsdbs_v1_0_2_reg__parameterized22               |    17|
|119   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_22                        |    17|
|120   |            reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized5            |    88|
|121   |            reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                         |    25|
|122   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                            |    25|
|123   |            reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0         |    27|
|124   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                           |    27|
|125   |          u_ila_reset_ctrl                                                  |ila_v6_2_5_ila_reset_ctrl                       |    46|
|126   |            arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection              |     5|
|127   |            \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                    |     7|
|128   |            \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_18                 |     6|
|129   |            \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_19                 |     7|
|130   |            \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_20                 |     6|
|131   |            halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_21           |     6|
|132   |          u_trig                                                            |ila_v6_2_5_ila_trigger                          |   225|
|133   |            \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                              |    15|
|134   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                         |    13|
|135   |                DUT                                                         |ltlib_v1_0_0_all_typeA_16                       |     8|
|136   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_17                 |     6|
|137   |            U_TM                                                            |ila_v6_2_5_ila_trig_match                       |   209|
|138   |              \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0              |    25|
|139   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0         |    24|
|140   |                  DUT                                                       |ltlib_v1_0_0_all_typeA                          |     8|
|141   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_15                 |     6|
|142   |              \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized1              |    46|
|143   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_11      |    45|
|144   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_12       |    13|
|145   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_13 |     5|
|146   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_14                 |     6|
|147   |              \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized1_0            |    46|
|148   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_7       |    45|
|149   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_8        |    13|
|150   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_9  |     5|
|151   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_10                 |     6|
|152   |              \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized1_1            |    46|
|153   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_3       |    45|
|154   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_4        |    13|
|155   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_5  |     5|
|156   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_6                  |     6|
|157   |              \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized1_2            |    46|
|158   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1         |    45|
|159   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0          |    13|
|160   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0    |     5|
|161   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                    |     6|
|162   |          xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                      |   162|
|163   |    Inst_SysClk                                                             |MMCM                                            |     7|
+------+----------------------------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 966.988 ; gain = 630.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1375 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:02:29 . Memory (MB): peak = 966.988 ; gain = 579.199
Synthesis Optimization Complete : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 966.988 ; gain = 630.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 18 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 82 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 64 instances
  CFGLUT5 => SRLC32E: 9 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
461 Infos, 269 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:42 ; elapsed = 00:02:46 . Memory (MB): peak = 968.277 ; gain = 633.438
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_Adc3444_top_0_1_synth_1/Adc3444_TCP_Adc3444_top_0_1.dcp' has been generated.
