[{"DBLP title": "A Sparse Matrix Personality for the Convey HC-1.", "DBLP authors": ["Krishna K. Nagar", "Jason D. Bakos"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.60", "OA papers": [{"PaperId": "https://openalex.org/W2113921339", "PaperTitle": "A Sparse Matrix Personality for the Convey HC-1", "Year": 2011, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of South Carolina": 2.0}, "Authors": ["Krishna K. Nagar", "Jason D. Bakos"]}]}, {"DBLP title": "Modeling Dynamically Reconfigurable Systems for Simulation-Based Functional Verification.", "DBLP authors": ["Lingkan Gong", "Oliver Diessel"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.18", "OA papers": [{"PaperId": "https://openalex.org/W2104491791", "PaperTitle": "Modeling Dynamically Reconfigurable Systems for Simulation-Based Functional Verification", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Lingkan Gong", "Oliver Diessel"]}]}, {"DBLP title": "Mixed Precision Processing in Reconfigurable Systems.", "DBLP authors": ["Gary Chun Tak Chow", "K. W. Kwok", "Wayne Luk", "Philip Heng Wai Leong"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.57", "OA papers": [{"PaperId": "https://openalex.org/W2142880425", "PaperTitle": "Mixed Precision Processing in Reconfigurable Systems", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Imperial College London": 3.0, "University of Sydney": 1.0}, "Authors": ["Gary C.T. Chow", "K. H. M. Kwok", "Wayne Luk", "Philip H. W. Leong"]}]}, {"DBLP title": "Dynamic Communication in a Coarse Grained Reconfigurable Array.", "DBLP authors": ["Robin Panda", "Scott Hauck"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.47", "OA papers": [{"PaperId": "https://openalex.org/W2144073284", "PaperTitle": "Dynamic Communication in a Coarse Grained Reconfigurable Array", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Washington": 2.0}, "Authors": ["Robin Panda", "Scott Hauck"]}]}, {"DBLP title": "Run-Time Resource Allocation for Simultaneous Multi-tasking in Multi-core Reconfigurable Processors.", "DBLP authors": ["Waheed Ahmed", "Muhammad Shafique", "Lars Bauer", "Manuel Hammerich", "J\u00f6rg Henkel", "J\u00fcrgen Becker"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.46", "OA papers": [{"PaperId": "https://openalex.org/W2140264463", "PaperTitle": "Run-Time Resource Allocation for Simultaneous Multi-tasking in Multi-core Reconfigurable Processors", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Karlsruhe Institute of Technology": 6.0}, "Authors": ["Waheed Ahmed", "Muhammad Shafique", "Lars Bauer", "Manuel Hammerich", "Jorg Henkel", "Juergen Becker"]}]}, {"DBLP title": "An Autonomous Vector/Scalar Floating Point Coprocessor for FPGAs.", "DBLP authors": ["Jainik Kathiara", "Miriam Leeser"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.14", "OA papers": [{"PaperId": "https://openalex.org/W2134500937", "PaperTitle": "An Autonomous Vector/Scalar Floating Point Coprocessor for FPGAs", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Analog Devices (United States)": 1.0, "Northeastern University": 1.0}, "Authors": ["Jainik Kathiara", "Miriam Leeser"]}]}, {"DBLP title": "Hecto-Scale Frame Rate Face Detection System for SVGA Source on FPGA Board.", "DBLP authors": ["Zheng Ding", "Feng Zhao", "Tinghui Wang", "Wei Shu", "Min-You Wu"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.16", "OA papers": [{"PaperId": "https://openalex.org/W2150850276", "PaperTitle": "Hecto-Scale Frame Rate Face Detection System for SVGA Source on FPGA Board", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Shanghai Jiao Tong University": 2.0, "Digilent Electron. Technol. Co. Ltd., Shanghai, China": 2.0, "University of New Mexico": 1.0}, "Authors": ["Zheng-Ming Ding", "Feng Zhao", "Ting-Hui Wang", "Wei Shu", "Min-You Wu"]}]}, {"DBLP title": "An FPGA Implementation of Information Theoretic Visual-Saliency System and Its Optimization.", "DBLP authors": ["Sungmin Bae", "Yong Cheol Peter Cho", "Sungho Park", "Kevin M. Irick", "Yongseok Jin", "Vijaykrishnan Narayanan"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.41", "OA papers": [{"PaperId": "https://openalex.org/W2157749802", "PaperTitle": "An FPGA Implementation of Information Theoretic Visual-Saliency System and Its Optimization", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Pennsylvania State University": 6.0}, "Authors": ["Sung Min Bae", "Yong Soo Cho", "Sungho Park", "Kevin M. Irick", "Yongseok Jin", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Scalable, High Performance Fourier Domain Optical Coherence Tomography: Why FPGAs and Not GPGPUs.", "DBLP authors": ["Jian Li", "Marinko Sarunic", "Lesley Shannon"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.27", "OA papers": [{"PaperId": "https://openalex.org/W2144947977", "PaperTitle": "Scalable, High Performance Fourier Domain Optical Coherence Tomography: Why FPGAs and Not GPGPUs", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Simon Fraser University": 3.0}, "Authors": ["Jian Li", "Marinko V. Sarunic", "Lesley Shannon"]}]}, {"DBLP title": "Architecture, Design, and Experimental Evaluation of a Lightfield Descriptor Depth Buffer Algorithm on Reconfigurable Logic and on a GPU.", "DBLP authors": ["Matina Lakka", "Grigorios Chrysos", "Ioannis Papaefstathiou", "Apostolos Dollas"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.54", "OA papers": [{"PaperId": "https://openalex.org/W2147240532", "PaperTitle": "Architecture, Design, and Experimental Evaluation of a Lightfield Descriptor Depth Buffer Algorithm on Reconfigurable Logic and on a GPU", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Technical University of Crete": 4.0}, "Authors": ["Matina Lakka", "Georgios Chrysos", "Ioannis Papaefstathiou", "Apostolos Dollas"]}]}, {"DBLP title": "Implementation and Performance Analysis of SEAL Encryption on FPGA, GPU and Multi-core Processors.", "DBLP authors": ["Kostas Theoharoulis", "Charalambos Antoniadis", "Nikolaos Bellas", "Christos D. Antonopoulos"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.33", "OA papers": [{"PaperId": "https://openalex.org/W2117708359", "PaperTitle": "Implementation and Performance Analysis of SEAL Encryption on FPGA, GPU and Multi-core Processors", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Thessaly": 4.0}, "Authors": ["Kostas Theoharoulis", "Charalambos Antoniadis", "Nikolaos Bellas", "Christos S. Antonopoulos"]}]}, {"DBLP title": "FPGA Communication Framework.", "DBLP authors": ["Peter Lieber", "Brad L. Hutchings"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.39", "OA papers": [{"PaperId": "https://openalex.org/W2101387906", "PaperTitle": "FPGA Communication Framework", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Brigham Young University": 2.0}, "Authors": ["Peter Lieber", "Brad Hutchings"]}]}, {"DBLP title": "Efficient Calculation of Pairwise Nonbonded Forces.", "DBLP authors": ["Matt Chiu", "Md. Ashfaquzzaman Khan", "Martin C. Herbordt"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.34", "OA papers": [{"PaperId": "https://openalex.org/W2101822052", "PaperTitle": "Efficient Calculation of Pairwise Nonbonded Forces", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Boston University": 3.0}, "Authors": ["Matt Chiu", "Md. Ashfaquzzaman Khan", "Martin C. Herbordt"]}]}, {"DBLP title": "High Performance IP Lookup on FPGA with Combined Length-Infix Pipelined Search.", "DBLP authors": ["Yi-Hua Edward Yang", "Oguzhan Erdem", "Viktor K. Prasanna"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.61", "OA papers": [{"PaperId": "https://openalex.org/W2108254684", "PaperTitle": "High Performance IP Lookup on FPGA with Combined Length-Infix Pipelined Search", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Southern California": 2.0, "Middle East Technical University": 1.0}, "Authors": ["Yihua Yang", "Oguzhan Erdem", "Viktor K. Prasanna"]}]}, {"DBLP title": "A Scalable Multi-FPGA Platform for Complex Networking Applications.", "DBLP authors": ["Sascha M\u00fchlbach", "Andreas Koch"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.26", "OA papers": [{"PaperId": "https://openalex.org/W2165779247", "PaperTitle": "A Scalable Multi-FPGA Platform for Complex Networking Applications", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Center for Research in Security and Privacy": 1.0, "Technical University of Darmstadt": 1.0}, "Authors": ["Sascha Muhlbach", "Andreas Koch"]}]}, {"DBLP title": "An FPGA-Based Optical IOH Architecture for Embedded System.", "DBLP authors": ["Liu Ling", "Jincan Zhuang", "Qianying Zhu", "Shunyu Zhu", "Zhiyuan Zhang", "Xinxin Zhang", "Lu Cao", "Zhihong Yu", "Xiangbin Wu", "Dong Liu"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.24", "OA papers": [{"PaperId": "https://openalex.org/W2164987681", "PaperTitle": "An FPGA-Based Optical IOH Architecture for Embedded System", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Embed Syst. Res. Lab., Intel Corp., Beijing, China": 10.0}, "Authors": ["Liu Ling", "Zhuang Jincan", "Zhu Qianying", "Zhou Shun-yu", "Zhang Zhiyuan", "Zhang Xin-xin", "Cao Lu", "Yu Zhihong", "Wu Xiangbin", "Liu Dong"]}]}, {"DBLP title": "On Comparing Financial Option Price Solvers on FPGA.", "DBLP authors": ["Qiwei Jin", "Wayne Luk", "David B. Thomas"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.30", "OA papers": [{"PaperId": "https://openalex.org/W2149239582", "PaperTitle": "On Comparing Financial Option Price Solvers on FPGA", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Qiwei Jin", "Wayne Luk", "David Thomas"]}]}, {"DBLP title": "Low-Latency FPGA Based Financial Data Feed Handler.", "DBLP authors": ["Robin Pottathuparambil", "Jack Coyne", "Jeffrey Allred", "William Lynch", "Vincent Natoli"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.50", "OA papers": [{"PaperId": "https://openalex.org/W2134852211", "PaperTitle": "Low-Latency FPGA Based Financial Data Feed Handler", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of North Carolina at Charlotte": 1.0, "Stone Ridge Technology (United States)": 4.0}, "Authors": ["Robin Pottathuparambil", "Jack Coyne", "Jeffrey Allred", "W. G. Lynch", "Vincent Natoli"]}]}, {"DBLP title": "Design and Implementation of an FPGA-Based Real-Time Face Recognition System.", "DBLP authors": ["Janarbek Matai", "Ali Irturk", "Ryan Kastner"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.53", "OA papers": [{"PaperId": "https://openalex.org/W2167573476", "PaperTitle": "Design and Implementation of an FPGA-Based Real-Time Face Recognition System", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Janarbek Matai", "Ali Irturk", "Ryan Kastner"]}]}, {"DBLP title": "FPGA-Based Solid-State Drive Prototyping Platform.", "DBLP authors": ["Yu Cai", "Erich F. Haratsch", "Mark P. McCartney", "Ken Mai"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.28", "OA papers": [{"PaperId": "https://openalex.org/W2144091039", "PaperTitle": "FPGA-Based Solid-State Drive Prototyping Platform", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Carnegie Mellon University": 3.0, "LSI, Corporation, Allentown, PA, USA": 1.0}, "Authors": ["Yu Cai", "Erich F. Haratsch", "Mark P. McCartney", "Ken Mai"]}]}, {"DBLP title": "Accelerating Statistical LOR Estimation for a High-Resolution PET Scanner Using FPGA Devices and a High Level Synthesis Tool.", "DBLP authors": ["Zhong-Ho Chen", "Alvin Wen-Yu Su", "Ming-Ting Sun", "Scott Hauck"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.15", "OA papers": [{"PaperId": "https://openalex.org/W2141685902", "PaperTitle": "Accelerating Statistical LOR Estimation for a High-Resolution PET Scanner Using FPGA Devices and a High Level Synthesis Tool", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Cheng Kung University": 2.0, "University of Washington": 2.0}, "Authors": ["Zhong-Ho Chen", "Alvin W.Y. Su", "Ming-Ting Sun", "Scott Hauck"]}]}, {"DBLP title": "SYSCORE: A Coarse Grained Reconfigurable Array Architecture for Low Energy Biosignal Processing.", "DBLP authors": ["Kunjan Patel", "S\u00e9amas McGettrick", "Chris J. Bleakley"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.38", "OA papers": [{"PaperId": "https://openalex.org/W2160328313", "PaperTitle": "SYSCORE: A Coarse Grained Reconfigurable Array Architecture for Low Energy Biosignal Processing", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University College Dublin": 3.0}, "Authors": ["Kunjan Patel", "Seamas McGettrick", "Chris M Bleakley"]}]}, {"DBLP title": "High-Throughput, Lossless Data Compresion on FPGAs.", "DBLP authors": ["Bharat Sukhwani", "B\u00fclent Abali", "Bernard Brezzo", "Sameh W. Asaad"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.56", "OA papers": [{"PaperId": "https://openalex.org/W2113194790", "PaperTitle": "High-Throughput, Lossless Data Compresion on FPGAs", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 4.0}, "Authors": ["Bharat Sukhwani", "Bulent Abali", "Bernard Brezzo", "Sameh W. Asaad"]}]}, {"DBLP title": "HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping.", "DBLP authors": ["Christopher Lavin", "Marc Padilla", "Jaren Lamprecht", "Philip Lundrigan", "Brent E. Nelson", "Brad L. Hutchings"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.17", "OA papers": [{"PaperId": "https://openalex.org/W2151758817", "PaperTitle": "HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping", "Year": 2011, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"Brigham Young University": 6.0}, "Authors": ["Christopher V. Lavin", "Marc Padilla", "Jaren Lamprecht", "Philip Lundrigan", "Brent D. Nelson", "Brad Hutchings"]}]}, {"DBLP title": "Automatic HDL-Based Generation of Homogeneous Hard Macros for FPGAs.", "DBLP authors": ["Sebastian Korf", "Dario Cozzi", "Markus Koester", "Jens Hagemeyer", "Mario Porrmann", "Ulrich R\u00fcckert", "Marco D. Santambrogio"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.36", "OA papers": [{"PaperId": "https://openalex.org/W2099132653", "PaperTitle": "Automatic HDL-Based Generation of Homogeneous Hard Macros for FPGAs", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Paderborn University": 4.5, "Politecnico di Milano": 1.5, "Bielefeld University": 1.0}, "Authors": ["Sebastian Korf", "Dario Cozzi", "Markus Koester", "Jens Hagemeyer", "Mario Porrmann", "Ulrich R\u00fcckert", "Marco D. Santambrogio"]}]}, {"DBLP title": "Using Functional Programming to Generate an LDPC Forward Error Corrector.", "DBLP authors": ["Andy Gill", "Tristan Bull", "Daniel DePardo", "Andrew Farmer", "Ed Komp", "Erik Perrins"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.31", "OA papers": [{"PaperId": "https://openalex.org/W2103705529", "PaperTitle": "Using Functional Programming to Generate an LDPC Forward Error Corrector", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Kansas": 6.0}, "Authors": ["Andy Gill", "Tristan Bull", "Dan DePardo", "Andrew Farmer", "Ed Komp", "Erik Perrins"]}]}, {"DBLP title": "Reconfigurable Data Processing for Clouds.", "DBLP authors": ["Anil Madhavapeddy", "Satnam Singh"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.35", "OA papers": [{"PaperId": "https://openalex.org/W2167998114", "PaperTitle": "Reconfigurable Data Processing for Clouds", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Cambridge": 1.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Anil Madhavapeddy", "Satnam Singh"]}]}, {"DBLP title": "TMbox: A Flexible and Reconfigurable 16-Core Hybrid Transactional Memory System.", "DBLP authors": ["Nehir S\u00f6nmez", "Oriol Arcas", "Otto Pflucker", "Osman S. Unsal", "Adri\u00e1n Cristal", "Ibrahim Hur", "Satnam Singh", "Mateo Valero"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.44", "OA papers": [{"PaperId": "https://openalex.org/W2109270119", "PaperTitle": "TMbox: A Flexible and Reconfigurable 16-Core Hybrid Transactional Memory System", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Barcelona Supercomputing Center": 4.5, "Universitat Polit\u00e8cnica de Catalunya": 2.0, "Spanish National Research Council": 0.5, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Nehir Sonmez", "Oriol Arcas", "Otto Pflucker", "Osman Unsal", "A. Cristal", "Ibrahim Hur", "Satnam Singh", "Mateo Valero"]}]}, {"DBLP title": "The PowerPC 405 Memory Sentinel and Injection System.", "DBLP authors": ["Mark Bucciero", "John Paul Walters", "Roger Moussalli", "Shanyuan Gao", "Matthew French"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.43", "OA papers": [{"PaperId": "https://openalex.org/W2147546224", "PaperTitle": "The PowerPC 405 Memory Sentinel and Injection System", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Inf. Sci. Inst., Univ. of Southern California, Arlington, VA, USA": 5.0}, "Authors": ["Mark Bucciero", "John D. Walters", "Roger Moussalli", "Shanyuan Gao", "Matthew French"]}]}, {"DBLP title": "Checkpoint/Restart and Beyond: Resilient High Performance Computing with FPGAs.", "DBLP authors": ["Andrew G. Schmidt", "Bin Huang", "Ron Sass", "Matthew French"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.22", "OA papers": [{"PaperId": "https://openalex.org/W2143839489", "PaperTitle": "Checkpoint/Restart and Beyond: Resilient High Performance Computing with FPGAs", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of North Carolina at Charlotte": 3.0, "Inf. Sci. Inst., Univ. of Southern California, Arlington, SC, USA": 1.0}, "Authors": ["Andrew H. Schmidt", "Bin Huang", "Ron Sass", "Matthew French"]}]}, {"DBLP title": "FUSE: Front-End User Framework for O/S Abstraction of Hardware Accelerators.", "DBLP authors": ["Aws Ismail", "Lesley Shannon"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.48", "OA papers": [{"PaperId": "https://openalex.org/W2151471392", "PaperTitle": "FUSE: Front-End User Framework for O/S Abstraction of Hardware Accelerators", "Year": 2011, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Simon Fraser University": 2.0}, "Authors": ["Aws Ismail", "Lesley Shannon"]}]}, {"DBLP title": "Multilevel Granularity Parallelism Synthesis on FPGAs.", "DBLP authors": ["Alexandros Papakonstantinou", "Yun Liang", "John A. Stratton", "Karthik Gururaj", "Deming Chen", "Wen-mei W. Hwu", "Jason Cong"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.29", "OA papers": [{"PaperId": "https://openalex.org/W2108019747", "PaperTitle": "Multilevel Granularity Parallelism Synthesis on FPGAs", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0, "Advanced Digital Sciences Center": 1.0, "University of California, Los Angeles": 2.0}, "Authors": ["Alexandros Papakonstantinou", "Yun Liang", "John R. Stratton", "Karthik Gururaj", "Deming Chen", "Wen-mei W. Hwu", "Jason Cong"]}]}, {"DBLP title": "Synthesis of Platform Architectures from OpenCL Programs.", "DBLP authors": ["Muhsen Owaida", "Nikolaos Bellas", "Konstantis Daloukas", "Christos D. Antonopoulos"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.19", "OA papers": [{"PaperId": "https://openalex.org/W2171429297", "PaperTitle": "Synthesis of Platform Architectures from OpenCL Programs", "Year": 2011, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"University of Thessaly": 4.0}, "Authors": ["Muhsen Owaida", "Nikolaos Bellas", "Konstantis Daloukas", "Christos S. Antonopoulos"]}]}, {"DBLP title": "Programming Real-Time Autofocus on a Massively Parallel Reconfigurable Architecture Using Occam-pi.", "DBLP authors": ["Zain-ul-Abdin", "Anders Ahlander", "Bertil Svensson"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.20", "OA papers": [{"PaperId": "https://openalex.org/W2105226637", "PaperTitle": "Programming Real-Time Autofocus on a Massively Parallel Reconfigurable Architecture Using Occam-pi", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Halmstad University": 2.0, "Bus. Area Electron. Defence Syst., Saab AB, Gothenburg, Sweden": 1.0}, "Authors": ["Zain-ul-Abdin", "Anders Ahlander", "Bertil Svensson"]}]}, {"DBLP title": "Towards Synthesis-Free JIT Compilation to Commodity FPGAs.", "DBLP authors": ["Davor Capalija", "Tarek S. Abdelrahman"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.25", "OA papers": [{"PaperId": "https://openalex.org/W2096081777", "PaperTitle": "Towards Synthesis-Free JIT Compilation to Commodity FPGAs", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Davor Capalija", "Tarek S. Abdelrahman"]}]}, {"DBLP title": "Automated Placement for Parallelized FPGA FFTs.", "DBLP authors": ["Suraj Gowda", "Aaron Parsons", "Robert Jarnot", "Dan Werthimer"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.52", "OA papers": [{"PaperId": "https://openalex.org/W2106858379", "PaperTitle": "Automated Placement for Parallelized FPGA FFTs", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Berkeley": 3.0, "California Institute of Technology": 1.0}, "Authors": ["Suraj Gowda", "Aaron R. Parsons", "Robert Jarnot", "Dan Werthimer"]}]}, {"DBLP title": "Reducing the Energy Cost of Irregular Code Bases in Soft Processor Systems.", "DBLP authors": ["Manish Arora", "Jack Sampson", "Nathan Goulding-Hotta", "Jonathan Babb", "Ganesh Venkatesh", "Michael Bedford Taylor", "Steven Swanson"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.45", "OA papers": [{"PaperId": "https://openalex.org/W2136758067", "PaperTitle": "Reducing the Energy Cost of Irregular Code Bases in Soft Processor Systems", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 6.5, "Massachusetts Institute of Technology": 0.5}, "Authors": ["Manish Arora", "Jack Sampson", "Nathan Goulding-Hotta", "Jonathan Babb", "Ganesh Venkatesh", "Michael D. Taylor", "Steven M. Swanson"]}]}, {"DBLP title": "Extending Force-Directed Scheduling with Explicit Parallel and Timed Constructs for High-Level Synthesis.", "DBLP authors": ["Rohit Sinha", "Hiren D. Patel"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.49", "OA papers": [{"PaperId": "https://openalex.org/W2166830851", "PaperTitle": "Extending Force-Directed Scheduling with Explicit Parallel and Timed Constructs for High-Level Synthesis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Rohit A. Sinha", "Hiren D. Patel"]}]}, {"DBLP title": "String Matching in Hardware Using the FM-Index.", "DBLP authors": ["Edward Fernandez", "Walid A. Najjar", "Stefano Lonardi"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.55", "OA papers": [{"PaperId": "https://openalex.org/W2126626169", "PaperTitle": "String Matching in Hardware Using the FM-Index", "Year": 2011, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["Edward B. Fernandez", "Walid Najjar", "Stefano Lonardi"]}]}, {"DBLP title": "Accelerating Phylogeny-Aware Short DNA Read Alignment with FPGAs.", "DBLP authors": ["Nikolaos Alachiotis", "Simon A. Berger", "Alexandros Stamatakis"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.13", "OA papers": [{"PaperId": "https://openalex.org/W2155030252", "PaperTitle": "Accelerating Phylogeny-Aware Short DNA Read Alignment with FPGAs", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Heidelberg Institute for Theoretical Studies": 3.0}, "Authors": ["Nikolaos Alachiotis", "Simon Berger", "Alexandros Stamatakis"]}]}, {"DBLP title": "Scalable Streaming-Array of Simple Soft-Processors for Stencil Computations with Constant Memory-Bandwidth.", "DBLP authors": ["Kentaro Sano", "Yoshiaki Hatsuda", "Satoru Yamamoto"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.12", "OA papers": [{"PaperId": "https://openalex.org/W2132758316", "PaperTitle": "Scalable Streaming-Array of Simple Soft-Processors for Stencil Computations with Constant Memory-Bandwidth", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Tohoku University": 3.0}, "Authors": ["Kentaro Sano", "Yoshiaki Hatsuda", "Satoru Yamamoto"]}]}, {"DBLP title": "Memory-Efficient IPv4/v6 Lookup on FPGAs Using Distance-Bounded Path Compression.", "DBLP authors": ["Hoang Le", "Weirong Jiang", "Viktor K. Prasanna"], "year": 2011, "doi": "https://doi.org/10.1109/FCCM.2011.40", "OA papers": [{"PaperId": "https://openalex.org/W2161835356", "PaperTitle": "Memory-Efficient IPv4/v6 Lookup on FPGAs Using Distance-Bounded Path Compression", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Southern California": 2.0, "Juniper Networks (United States)": 1.0}, "Authors": ["Hoang M. Le", "Weirong Jiang", "Viktor K. Prasanna"]}]}]