#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Feb  2 11:49:29 2025
# Process ID         : 14608
# Current directory  : H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/impl_1
# Command line       : vivado.exe -log UARTLoopBack.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source UARTLoopBack.tcl -notrace
# Log file           : H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/impl_1/UARTLoopBack.vdi
# Journal file       : H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/impl_1\vivado.jou
# Running On         : DESKTOP-H5RMGH4
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12500H
# CPU Frequency      : 3110 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16869 MB
# Swap memory        : 4294 MB
# Total Virtual      : 21164 MB
# Available Virtual  : 5861 MB
#-----------------------------------------------------------
source UARTLoopBack.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 619.039 ; gain = 189.512
Command: link_design -top UARTLoopBack -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'h:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'inst_uart/inst_Rx/rx_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 843.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_uart/inst_Rx/rx_fifo/U0'
Finished Parsing XDC File [h:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_uart/inst_Rx/rx_fifo/U0'
Parsing XDC File [h:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_uart/inst_Tx/tx_fifo/U0'
Finished Parsing XDC File [h:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_uart/inst_Tx/tx_fifo/U0'
Parsing XDC File [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:11]
WARNING: [Vivado 12-627] No clocks matched 'CLK'. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks CLK]'. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLK'. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks CLK]'. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLK'. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:14]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks CLK]'. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLK'. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:15]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks CLK]'. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1520.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.465 ; gain = 885.066
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.662 . Memory (MB): peak = 1520.465 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d059f514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1548.707 ; gain = 28.242

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1d059f514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1940.539 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d059f514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1940.539 ; gain = 0.000
Phase 1 Initialization | Checksum: 1d059f514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1940.539 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1d059f514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1940.539 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1d059f514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1940.539 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1d059f514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1940.539 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1feb79c9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1940.539 ; gain = 0.000
Retarget | Checksum: 1feb79c9d
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1feb79c9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1940.539 ; gain = 0.000
Constant propagation | Checksum: 1feb79c9d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1940.539 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1940.539 ; gain = 0.000
Phase 5 Sweep | Checksum: 22e356c9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1940.539 ; gain = 0.000
Sweep | Checksum: 22e356c9a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Sweep, 22 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 22e356c9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1940.539 ; gain = 0.000
BUFG optimization | Checksum: 22e356c9a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 22e356c9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1940.539 ; gain = 0.000
Shift Register Optimization | Checksum: 22e356c9a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 22e356c9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1940.539 ; gain = 0.000
Post Processing Netlist | Checksum: 22e356c9a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b6500e21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1940.539 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1940.539 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b6500e21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1940.539 ; gain = 0.000
Phase 9 Finalization | Checksum: 1b6500e21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1940.539 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |              10  |                                             22  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              3  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b6500e21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1940.539 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1b6500e21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2004.586 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b6500e21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.553 . Memory (MB): peak = 2004.586 ; gain = 64.047

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b6500e21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.586 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.586 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b6500e21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.586 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file UARTLoopBack_drc_opted.rpt -pb UARTLoopBack_drc_opted.pb -rpx UARTLoopBack_drc_opted.rpx
Command: report_drc -file UARTLoopBack_drc_opted.rpt -pb UARTLoopBack_drc_opted.pb -rpx UARTLoopBack_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/impl_1/UARTLoopBack_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2004.586 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.586 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.586 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2004.586 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.586 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2004.586 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2004.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/impl_1/UARTLoopBack_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.586 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1869a9a72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2004.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d0c92548

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 217d9789f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 217d9789f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 2004.586 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 217d9789f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 217d9789f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 217d9789f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 217d9789f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 28d745505

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.835 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1a5115d0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.869 . Memory (MB): peak = 2004.586 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a5115d0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.870 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a5115d0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.872 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ae035761

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.882 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f8b98f99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.889 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f8b98f99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.890 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 3128cf112

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.976 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 3128cf112

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.985 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 3128cf112

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.987 . Memory (MB): peak = 2004.586 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 3128cf112

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.988 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 3128cf112

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 3128cf112

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 3128cf112

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2004.586 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 3128cf112

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2004.586 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.586 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2004.586 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 356c85aa0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2004.586 ; gain = 0.000
Ending Placer Task | Checksum: 25c86c74d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2004.586 ; gain = 0.000
60 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file UARTLoopBack_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2004.586 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file UARTLoopBack_utilization_placed.rpt -pb UARTLoopBack_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file UARTLoopBack_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2004.586 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2004.586 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2004.586 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.586 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2004.586 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2004.586 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2004.586 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2004.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/impl_1/UARTLoopBack_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2004.586 ; gain = 0.000
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2004.586 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2004.586 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.586 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2004.586 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2004.586 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2004.586 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2004.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/impl_1/UARTLoopBack_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d2994b34 ConstDB: 0 ShapeSum: e96c1fc2 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 2809d4e9 | NumContArr: d39c40b1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 280f80ad4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2047.387 ; gain = 42.801

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 280f80ad4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.469 ; gain = 48.883

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 280f80ad4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.469 ; gain = 48.883
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 378
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 378
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2e1e5bcaf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2e1e5bcaf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 3041ee92a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680
Phase 4 Initial Routing | Checksum: 3041ee92a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 288963cf4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680
Phase 5 Rip-up And Reroute | Checksum: 288963cf4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 288963cf4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 288963cf4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680
Phase 7 Post Hold Fix | Checksum: 288963cf4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0420155 %
  Global Horizontal Routing Utilization  = 0.0506247 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.9189%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 10.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 288963cf4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 288963cf4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 286a21dab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 286a21dab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680
Total Elapsed time in route_design: 13.974 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 20ceaf754

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 20ceaf754

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.266 ; gain = 65.680
INFO: [Vivado 12-24828] Executing command : report_drc -file UARTLoopBack_drc_routed.rpt -pb UARTLoopBack_drc_routed.pb -rpx UARTLoopBack_drc_routed.rpx
Command: report_drc -file UARTLoopBack_drc_routed.rpt -pb UARTLoopBack_drc_routed.pb -rpx UARTLoopBack_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/impl_1/UARTLoopBack_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file UARTLoopBack_methodology_drc_routed.rpt -pb UARTLoopBack_methodology_drc_routed.pb -rpx UARTLoopBack_methodology_drc_routed.rpx
Command: report_methodology -file UARTLoopBack_methodology_drc_routed.rpt -pb UARTLoopBack_methodology_drc_routed.pb -rpx UARTLoopBack_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/impl_1/UARTLoopBack_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file UARTLoopBack_timing_summary_routed.rpt -pb UARTLoopBack_timing_summary_routed.pb -rpx UARTLoopBack_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file UARTLoopBack_route_status.rpt -pb UARTLoopBack_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file UARTLoopBack_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file UARTLoopBack_power_routed.rpt -pb UARTLoopBack_power_summary_routed.pb -rpx UARTLoopBack_power_routed.rpx
Command: report_power -file UARTLoopBack_power_routed.rpt -pb UARTLoopBack_power_summary_routed.pb -rpx UARTLoopBack_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file UARTLoopBack_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file UARTLoopBack_bus_skew_routed.rpt -pb UARTLoopBack_bus_skew_routed.pb -rpx UARTLoopBack_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2139.512 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2139.512 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.512 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2139.512 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2139.512 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2139.512 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2139.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/impl_1/UARTLoopBack_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 11:50:15 2025...
