CM.v,verilog,xil_defaultlib,../../../../CPUv0.2.srcs/sources_1/ip/CM/sim/CM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
