WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500124 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000124 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250125 cumulative IPC: 4 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250125 cumulative IPC: 4 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14413419 heartbeat IPC: 1.062 cumulative IPC: 0.6125 (Simulation time: 00 hr 01 min 31 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_24.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 30616810 heartbeat IPC: 0.6172 cumulative IPC: 0.6156 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 46832634 heartbeat IPC: 0.6167 cumulative IPC: 0.616 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 63052046 heartbeat IPC: 0.6165 cumulative IPC: 0.6162 (Simulation time: 00 hr 04 min 47 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_24.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 79236579 heartbeat IPC: 0.6179 cumulative IPC: 0.6166 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 95437076 heartbeat IPC: 0.6173 cumulative IPC: 0.6167 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 111655193 heartbeat IPC: 0.6166 cumulative IPC: 0.6167 (Simulation time: 00 hr 08 min 02 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_24.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 127848449 heartbeat IPC: 0.6175 cumulative IPC: 0.6168 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 144062882 heartbeat IPC: 0.6167 cumulative IPC: 0.6168 (Simulation time: 00 hr 10 min 12 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 160288334 heartbeat IPC: 0.6163 cumulative IPC: 0.6167 (Simulation time: 00 hr 11 min 17 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 162148347 cumulative IPC: 0.6167 (Simulation time: 00 hr 11 min 50 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 162148347 cumulative IPC: 0.6167 (Simulation time: 00 hr 11 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_24.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6167 instructions: 100000003 cycles: 162148347
CPU 0 Branch Prediction Accuracy: 70.63% MPKI: 52.14 Average ROB Occupancy at Mispredict: 3.408
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.538
BRANCH_INDIRECT: 36.2
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 1.65
BRANCH_INDIRECT_CALL: 2.29
BRANCH_RETURN: 1.36

L1D TOTAL        ACCESS:   34879963 HIT:   31187630 MISS:    3692333
L1D LOAD         ACCESS:   20880624 HIT:   18802282 MISS:    2078342
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13998730 HIT:   12385348 MISS:    1613382
L1D TRANSLATION  ACCESS:        609 HIT:          0 MISS:        609
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.29 cycles
L1I TOTAL        ACCESS:   13609899 HIT:    5305388 MISS:    8304511
L1I LOAD         ACCESS:   13609899 HIT:    5305388 MISS:    8304511
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.198 cycles
L2C TOTAL        ACCESS:   10006542 HIT:    9737090 MISS:     269452
L2C LOAD         ACCESS:    8307297 HIT:    8046793 MISS:     260504
L2C RFO          ACCESS:     585893 HIT:     581691 MISS:       4202
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1112743 HIT:    1108255 MISS:       4488
L2C TRANSLATION  ACCESS:        609 HIT:        351 MISS:        258
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 20.72 cycles
LLC TOTAL        ACCESS:     271176 HIT:     269725 MISS:       1451
LLC LOAD         ACCESS:     260504 HIT:     259058 MISS:       1446
LLC RFO          ACCESS:       4202 HIT:       4202 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6212 HIT:       6212 MISS:          0
LLC TRANSLATION  ACCESS:        258 HIT:        253 MISS:          5
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 194.5 cycles
cpu0_DTLB TOTAL        ACCESS:   27837386 HIT:   26702603 MISS:    1134783
cpu0_DTLB LOAD         ACCESS:   27837386 HIT:   26702603 MISS:    1134783
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.72 cycles
cpu0_ITLB TOTAL        ACCESS:   12071485 HIT:    9706060 MISS:    2365425
cpu0_ITLB LOAD         ACCESS:   12071485 HIT:    9706060 MISS:    2365425
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.964 cycles
cpu0_STLB TOTAL        ACCESS:    2124937 HIT:    2124328 MISS:        609
cpu0_STLB LOAD         ACCESS:    2124937 HIT:    2124328 MISS:        609
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 31.86 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        648
  ROW_BUFFER_MISS:        803
 AVG DBUS CONGESTED CYCLE: 3.956
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
