<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_4562219A-6AFF-46FE-BCDA-F23EB355928A"><title>PCIe Gen4 M.2 Topology</title><body><section id="SECTION_8E83D255-A2BC-411B-B25F-BE6730DBC9C5"><fig id="FIG_pcie_gen4_m_2_topology_diagram_1"><title>PCIe Gen4 M.2 Topology Diagram</title><image href="FIG_pcie gen4 m.2 topology diagram_1.png" scalefit="yes" id="IMG_pcie_gen4_m_2_topology_diagram_1_png" /></fig><fig id="FIG_suggested_toe_and_heel_side_connection_1"><title>Suggested Toe and Heel Side Connection</title><image href="FIG_suggested toe and heel side connection_1.png" scalefit="yes" id="IMG_suggested_toe_and_heel_side_connection_1_png" /></fig><fig id="FIG_suggested_ground_void_for_main_board_m_2_connector_1"><title>Suggested Ground Void for Main Board M.2 Connector</title><image href="FIG_suggested ground void for main board m.2 connector_1.png" scalefit="yes" id="IMG_suggested_ground_void_for_main_board_m_2_connector_1_png" /></fig><table id="TABLE_8E83D255-A2BC-411B-B25F-BE6730DBC9C5_1"><title>PCIe Gen4 M.2 Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Add-in Card Connector</p></entry><entry><p>Connector type: M.2</p><p>1. Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5mm max.</p></entry></row><row><entry><p>Add-in Card Device</p></entry><entry><p>PCIe Gen4 M.2 Spec compliant add-in card device.</p></entry></row><row><entry><p>Maximum via stub length for mainstream stackup</p></entry><entry><p>250 um</p></entry></row><row><entry><p>AC cap value</p></entry><entry><p>Refer to Base Spec</p></entry></row><row><entry><p>Fiberweave</p></entry><entry><p>Must adhere to fiberweave related best routing practices (#406926).</p></entry></row></tbody></tgroup></table><table id="TABLE_8E83D255-A2BC-411B-B25F-BE6730DBC9C5_2"><title>Max Number of vias</title><tgroup cols="2"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>3</p></entry></row></tbody></tgroup></table></section><section id="SECTION_9B9F873C-0B81-449F-A220-D4616C945EC6"><title>Mainstream, Premium Mid Loss (PML), Rx,Tx</title><table id="TABLE_9B9F873C-0B81-449F-A220-D4616C945EC6_1"><title>PCIe Gen4 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1+M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p /></entry><entry><p>Max length is BO+M1+M2+M3 &lt; 203 mm</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 203</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 203 mm</p></section></body></topic>