Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 23 16:59:58 2018
| Host         : DESKTOP-H9DK5VV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: mode[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode[2] (HIGH)

 There are 149 register/latch pins with no clock driven by root clock pin: c1/PULSE_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c2/PULSE_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1899 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.550        0.000                      0                  111        0.114        0.000                      0                  111        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.550        0.000                      0                  111        0.114        0.000                      0                  111        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 u1/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.180ns (26.410%)  route 3.288ns (73.590%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.543     5.064    u1/CLK_IBUF_BUFG
    SLICE_X45Y69         FDRE                                         r  u1/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  u1/count2_reg[7]/Q
                         net (fo=10, routed)          1.272     6.792    u1/count2_reg[7]
    SLICE_X44Y70         LUT3 (Prop_lut3_I2_O)        0.150     6.942 r  u1/sclk_i_22/O
                         net (fo=1, routed)           0.808     7.750    u1/sclk_i_22_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.326     8.076 r  u1/sclk_i_14/O
                         net (fo=1, routed)           0.433     8.510    u1/sclk_i_14_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.634 r  u1/sclk_i_5/O
                         net (fo=1, routed)           0.774     9.408    u1/sclk_i_5_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I3_O)        0.124     9.532 r  u1/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.532    u1/sclk_i_1_n_0
    SLICE_X46Y69         FDRE                                         r  u1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.427    14.768    u1/CLK_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  u1/sclk_reg/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X46Y69         FDRE (Setup_fdre_C_D)        0.077    15.082    u1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 nolabel_line71/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.497ns (41.086%)  route 2.147ns (58.914%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line71/counter_reg[0]/Q
                         net (fo=4, routed)           1.169     6.713    nolabel_line71/counter_reg[0]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.837 r  nolabel_line71/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.837    nolabel_line71/counter0_carry_i_8_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.369 r  nolabel_line71/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.370    nolabel_line71/counter0_carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  nolabel_line71/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    nolabel_line71/counter0_carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.755 r  nolabel_line71/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.977     8.732    nolabel_line71/clear
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[0]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y48         FDRE (Setup_fdre_C_R)       -0.678    14.375    nolabel_line71/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 nolabel_line71/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.497ns (41.086%)  route 2.147ns (58.914%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line71/counter_reg[0]/Q
                         net (fo=4, routed)           1.169     6.713    nolabel_line71/counter_reg[0]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.837 r  nolabel_line71/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.837    nolabel_line71/counter0_carry_i_8_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.369 r  nolabel_line71/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.370    nolabel_line71/counter0_carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  nolabel_line71/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    nolabel_line71/counter0_carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.755 r  nolabel_line71/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.977     8.732    nolabel_line71/clear
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[1]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y48         FDRE (Setup_fdre_C_R)       -0.678    14.375    nolabel_line71/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 nolabel_line71/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.497ns (41.086%)  route 2.147ns (58.914%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line71/counter_reg[0]/Q
                         net (fo=4, routed)           1.169     6.713    nolabel_line71/counter_reg[0]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.837 r  nolabel_line71/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.837    nolabel_line71/counter0_carry_i_8_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.369 r  nolabel_line71/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.370    nolabel_line71/counter0_carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  nolabel_line71/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    nolabel_line71/counter0_carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.755 r  nolabel_line71/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.977     8.732    nolabel_line71/clear
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[2]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y48         FDRE (Setup_fdre_C_R)       -0.678    14.375    nolabel_line71/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 nolabel_line71/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.497ns (41.086%)  route 2.147ns (58.914%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line71/counter_reg[0]/Q
                         net (fo=4, routed)           1.169     6.713    nolabel_line71/counter_reg[0]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.837 r  nolabel_line71/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.837    nolabel_line71/counter0_carry_i_8_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.369 r  nolabel_line71/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.370    nolabel_line71/counter0_carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  nolabel_line71/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    nolabel_line71/counter0_carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.755 r  nolabel_line71/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.977     8.732    nolabel_line71/clear
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[3]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y48         FDRE (Setup_fdre_C_R)       -0.678    14.375    nolabel_line71/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 nolabel_line71/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 1.497ns (42.793%)  route 2.001ns (57.207%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line71/counter_reg[0]/Q
                         net (fo=4, routed)           1.169     6.713    nolabel_line71/counter_reg[0]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.837 r  nolabel_line71/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.837    nolabel_line71/counter0_carry_i_8_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.369 r  nolabel_line71/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.370    nolabel_line71/counter0_carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  nolabel_line71/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    nolabel_line71/counter0_carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.755 r  nolabel_line71/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.832     8.587    nolabel_line71/clear
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.438    14.779    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[10]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.678    14.245    nolabel_line71/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 nolabel_line71/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 1.497ns (42.793%)  route 2.001ns (57.207%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line71/counter_reg[0]/Q
                         net (fo=4, routed)           1.169     6.713    nolabel_line71/counter_reg[0]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.837 r  nolabel_line71/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.837    nolabel_line71/counter0_carry_i_8_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.369 r  nolabel_line71/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.370    nolabel_line71/counter0_carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  nolabel_line71/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    nolabel_line71/counter0_carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.755 r  nolabel_line71/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.832     8.587    nolabel_line71/clear
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.438    14.779    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[11]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.678    14.245    nolabel_line71/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 nolabel_line71/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 1.497ns (42.793%)  route 2.001ns (57.207%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line71/counter_reg[0]/Q
                         net (fo=4, routed)           1.169     6.713    nolabel_line71/counter_reg[0]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.837 r  nolabel_line71/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.837    nolabel_line71/counter0_carry_i_8_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.369 r  nolabel_line71/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.370    nolabel_line71/counter0_carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  nolabel_line71/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    nolabel_line71/counter0_carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.755 r  nolabel_line71/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.832     8.587    nolabel_line71/clear
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.438    14.779    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[8]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.678    14.245    nolabel_line71/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 nolabel_line71/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 1.497ns (42.793%)  route 2.001ns (57.207%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line71/counter_reg[0]/Q
                         net (fo=4, routed)           1.169     6.713    nolabel_line71/counter_reg[0]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.837 r  nolabel_line71/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.837    nolabel_line71/counter0_carry_i_8_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.369 r  nolabel_line71/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.370    nolabel_line71/counter0_carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  nolabel_line71/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    nolabel_line71/counter0_carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.755 r  nolabel_line71/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.832     8.587    nolabel_line71/clear
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.438    14.779    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[9]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.678    14.245    nolabel_line71/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 nolabel_line71/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.497ns (43.159%)  route 1.972ns (56.841%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  nolabel_line71/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  nolabel_line71/counter_reg[0]/Q
                         net (fo=4, routed)           1.169     6.713    nolabel_line71/counter_reg[0]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.837 r  nolabel_line71/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.837    nolabel_line71/counter0_carry_i_8_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.369 r  nolabel_line71/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.370    nolabel_line71/counter0_carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  nolabel_line71/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    nolabel_line71/counter0_carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.755 r  nolabel_line71/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.802     8.557    nolabel_line71/clear
    SLICE_X41Y51         FDRE                                         r  nolabel_line71/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.438    14.779    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line71/counter_reg[12]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.678    14.245    nolabel_line71/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  5.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nolabel_line71/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.355ns (72.880%)  route 0.132ns (27.120%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  nolabel_line71/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line71/counter_reg[7]/Q
                         net (fo=4, routed)           0.131     1.720    nolabel_line71/counter_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  nolabel_line71/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    nolabel_line71/counter_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.934 r  nolabel_line71/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.934    nolabel_line71/counter_reg[8]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line71/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line71/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.366ns (73.479%)  route 0.132ns (26.521%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  nolabel_line71/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line71/counter_reg[7]/Q
                         net (fo=4, routed)           0.131     1.720    nolabel_line71/counter_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  nolabel_line71/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    nolabel_line71/counter_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.945 r  nolabel_line71/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.945    nolabel_line71/counter_reg[8]_i_1_n_5
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line71/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line71/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.391ns (74.746%)  route 0.132ns (25.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  nolabel_line71/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line71/counter_reg[7]/Q
                         net (fo=4, routed)           0.131     1.720    nolabel_line71/counter_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  nolabel_line71/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    nolabel_line71/counter_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.970 r  nolabel_line71/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.970    nolabel_line71/counter_reg[8]_i_1_n_4
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[11]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line71/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line71/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.391ns (74.746%)  route 0.132ns (25.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  nolabel_line71/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line71/counter_reg[7]/Q
                         net (fo=4, routed)           0.131     1.720    nolabel_line71/counter_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  nolabel_line71/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    nolabel_line71/counter_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.970 r  nolabel_line71/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.970    nolabel_line71/counter_reg[8]_i_1_n_6
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  nolabel_line71/counter_reg[9]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line71/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line71/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.394ns (74.890%)  route 0.132ns (25.110%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  nolabel_line71/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line71/counter_reg[7]/Q
                         net (fo=4, routed)           0.131     1.720    nolabel_line71/counter_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  nolabel_line71/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    nolabel_line71/counter_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.919 r  nolabel_line71/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.919    nolabel_line71/counter_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  nolabel_line71/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    nolabel_line71/counter_reg[12]_i_1_n_7
    SLICE_X41Y51         FDRE                                         r  nolabel_line71/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line71/counter_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line71/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 nolabel_line71/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.405ns (75.404%)  route 0.132ns (24.596%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  nolabel_line71/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line71/counter_reg[7]/Q
                         net (fo=4, routed)           0.131     1.720    nolabel_line71/counter_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  nolabel_line71/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    nolabel_line71/counter_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.919 r  nolabel_line71/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.919    nolabel_line71/counter_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.984 r  nolabel_line71/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    nolabel_line71/counter_reg[12]_i_1_n_5
    SLICE_X41Y51         FDRE                                         r  nolabel_line71/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line71/counter_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line71/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line71/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.430ns (76.498%)  route 0.132ns (23.502%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  nolabel_line71/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line71/counter_reg[7]/Q
                         net (fo=4, routed)           0.131     1.720    nolabel_line71/counter_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  nolabel_line71/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    nolabel_line71/counter_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.919 r  nolabel_line71/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.919    nolabel_line71/counter_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.009 r  nolabel_line71/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.009    nolabel_line71/counter_reg[12]_i_1_n_6
    SLICE_X41Y51         FDRE                                         r  nolabel_line71/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line71/counter_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line71/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line71/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.430ns (76.498%)  route 0.132ns (23.502%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  nolabel_line71/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line71/counter_reg[7]/Q
                         net (fo=4, routed)           0.131     1.720    nolabel_line71/counter_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  nolabel_line71/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    nolabel_line71/counter_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.919 r  nolabel_line71/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.919    nolabel_line71/counter_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.009 r  nolabel_line71/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.009    nolabel_line71/counter_reg[12]_i_1_n_4
    SLICE_X41Y51         FDRE                                         r  nolabel_line71/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line71/counter_reg[15]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line71/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line71/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.433ns (76.623%)  route 0.132ns (23.377%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  nolabel_line71/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line71/counter_reg[7]/Q
                         net (fo=4, routed)           0.131     1.720    nolabel_line71/counter_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  nolabel_line71/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    nolabel_line71/counter_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.919 r  nolabel_line71/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.919    nolabel_line71/counter_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  nolabel_line71/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    nolabel_line71/counter_reg[12]_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  nolabel_line71/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.012    nolabel_line71/counter_reg[16]_i_1_n_7
    SLICE_X41Y52         FDRE                                         r  nolabel_line71/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  nolabel_line71/counter_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line71/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 nolabel_line71/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.469ns (78.023%)  route 0.132ns (21.977%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  nolabel_line71/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line71/counter_reg[7]/Q
                         net (fo=4, routed)           0.131     1.720    nolabel_line71/counter_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  nolabel_line71/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.880    nolabel_line71/counter_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.919 r  nolabel_line71/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.919    nolabel_line71/counter_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  nolabel_line71/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    nolabel_line71/counter_reg[12]_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.048 r  nolabel_line71/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.048    nolabel_line71/counter_reg[16]_i_1_n_6
    SLICE_X41Y52         FDRE                                         r  nolabel_line71/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    nolabel_line71/CLK_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  nolabel_line71/counter_reg[17]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line71/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y55   c1/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y57   c1/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y57   c1/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y55   c1/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y55   c1/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y55   c1/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y55   c1/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y56   c1/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y56   c1/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y70   nolabel_line71/SPEAKER_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   nolabel_line71/limit_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   nolabel_line71/limit_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y72   c2/COUNT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y72   c2/PULSE_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y62   nolabel_line71/SPEAKER_OUT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y65   nolabel_line71/SPEAKER_OUT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y71   nolabel_line71/SPEAKER_OUT_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y66   nolabel_line71/SPEAKER_OUT_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y63   nolabel_line71/SPEAKER_OUT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y55   c1/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y55   c1/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y55   c1/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y55   c1/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y55   c1/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y56   c1/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y56   c1/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y56   c1/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y56   c1/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y56   c1/PULSE_reg/C



