module TEST_MEMORY 
(
    input clk,
    input [31:0] A,					// Address input
    input [31:0] WD,					// Data to write
    input WE,							// Write enable
    output [31:0] RD					// Data read from memory
);

	// 256 x 32-bit memory
	reg [8:0] mem [0:255] = '{default:8'h00};     

	 logic [7:0]B;
	 assign B = A[7:0] << 2;
	 //assign B = A[7:0];
	 
		// MEM
	always @(posedge clk) begin
		if (WE)
			mem[B[7:0]] <= WD;
			
		end
	
assign RD = mem[B[7:0]];  
	 
endmodule 


