{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@299:329@HdlStmProcess", "        end else begin\n                up_rack_ff <= up_rreq_s;\n        end\nend\n\nalways @(posedge clk) begin\n        case (up_raddr_s)\n        8'h00: up_rdata_ff <= PCORE_VERSION;\n        8'h01: up_rdata_ff <= ID;\n        8'h02: up_rdata_ff <= up_scratch;\n        8'h03: up_rdata_ff <= DATA_WIDTH;\n        8'h10: up_rdata_ff <= up_sw_reset;\n        8'h20: up_rdata_ff <= up_irq_mask;\n        8'h21: up_rdata_ff <= up_irq_pending;\n        8'h22: up_rdata_ff <= up_irq_source;\n        8'h30: up_rdata_ff <= sync_id;\n        8'h34: up_rdata_ff <= cmd_fifo_room;\n        8'h35: up_rdata_ff <= sdo_fifo_room;\n        8'h36: up_rdata_ff <= sdi_fifo_level;\n        8'h3a: up_rdata_ff <= sdi_fifo_out_data;\n        8'h3c: up_rdata_ff <= sdi_fifo_out_data; /* PEEK register */\n        8'h40: up_rdata_ff <= {offload0_enable};\n        8'h41: up_rdata_ff <= {offload0_enabled};\n        default: up_rdata_ff <= 'h00;\n        endcase\nend\n\nalways @(posedge clk) begin\n        if (up_sw_resetn == 1'b0) begin\n                sync_id <= 'h00;\n                sync_id_pending <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[304, "always @(posedge clk) begin\n"], [305, "        case (up_raddr_s)\n"], [306, "        8'h00: up_rdata_ff <= PCORE_VERSION;\n"], [307, "        8'h01: up_rdata_ff <= ID;\n"], [308, "        8'h02: up_rdata_ff <= up_scratch;\n"], [309, "        8'h03: up_rdata_ff <= DATA_WIDTH;\n"], [310, "        8'h10: up_rdata_ff <= up_sw_reset;\n"], [311, "        8'h20: up_rdata_ff <= up_irq_mask;\n"], [312, "        8'h21: up_rdata_ff <= up_irq_pending;\n"], [313, "        8'h22: up_rdata_ff <= up_irq_source;\n"], [314, "        8'h30: up_rdata_ff <= sync_id;\n"], [315, "        8'h34: up_rdata_ff <= cmd_fifo_room;\n"], [316, "        8'h35: up_rdata_ff <= sdo_fifo_room;\n"], [317, "        8'h36: up_rdata_ff <= sdi_fifo_level;\n"], [318, "        8'h3a: up_rdata_ff <= sdi_fifo_out_data;\n"], [319, "        8'h3c: up_rdata_ff <= sdi_fifo_out_data; /* PEEK register */\n"], [320, "        8'h40: up_rdata_ff <= {offload0_enable};\n"], [321, "        8'h41: up_rdata_ff <= {offload0_enabled};\n"], [322, "        default: up_rdata_ff <= 'h00;\n"], [324, "end\n"]], "Add": [[322, "  always @(posedge clk) begin\n"], [322, "    if (up_sw_resetn == 1'b0) begin\n"], [322, "      up_irq_mask <= 'h00;\n"], [322, "      offload0_enable <= 1'b0;\n"], [322, "      offload0_mem_reset <= 1'b0;\n"], [322, "    end else begin\n"], [322, "      if (up_wreq_s) begin\n"], [322, "        case (up_waddr_s)\n"], [322, "          8'h20: up_irq_mask <= up_wdata_s;\n"], [322, "          8'h40: offload0_enable <= up_wdata_s[0];\n"], [322, "          8'h42: offload0_mem_reset <= up_wdata_s[0];\n"]]}}