<ns0:svg xmlns:ns0="http://www.w3.org/2000/svg" xmlns:ns1="http://www.w3.org/1999/xlink" width="576pt" height="86pt" viewBox="0.00 0.00 576.00 86.21">
<ns0:g id="graph0" class="graph" transform="scale(0.62 0.62) rotate(0) translate(4 134)">
<ns0:title>inheritance11db6cd763</ns0:title>

<ns0:g id="node1" class="node">
<ns0:title>ConcurrentDeclarationRegionMixin</ns0:title>
<ns0:g id="a_node1"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Regions.html#pyVHDLModel.Regions.ConcurrentDeclarationRegionMixin" ns1:title="ConcurrentDeclarationRegionMixin" target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="464,-130 277,-130 277,-111 464,-111 464,-130" />
<ns0:text text-anchor="middle" x="370.5" y="-118" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">ConcurrentDeclarationRegionMixin</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="node7" class="node">
<ns0:title>Package</ns0:title>
<ns0:g id="a_node7"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.Package" ns1:title="Represents a package declaration." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="595.5,-93 539.5,-93 539.5,-74 595.5,-74 595.5,-93" />
<ns0:text text-anchor="middle" x="567.5" y="-81" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">Package</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge6" class="edge">
<ns0:title>ConcurrentDeclarationRegionMixin-&gt;Package</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M421.72,-110.97C457.13,-104.25 503.53,-95.45 534.14,-89.64" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="534.7,-91.31 539.29,-88.66 534.05,-87.88 534.7,-91.31" />
</ns0:g>

<ns0:g id="node2" class="node">
<ns0:title>DesignUnit</ns0:title>
<ns0:g id="a_node2"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.DesignUnit" ns1:title="A base-class for all design units." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="241,-56 170,-56 170,-37 241,-37 241,-56" />
<ns0:text text-anchor="middle" x="205.5" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">DesignUnit</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="node8" class="node">
<ns0:title>PrimaryUnit</ns0:title>
<ns0:g id="a_node8"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.PrimaryUnit" ns1:title="A base-class for all primary design units." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="408,-56 333,-56 333,-37 408,-37 408,-56" />
<ns0:text text-anchor="middle" x="370.5" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">PrimaryUnit</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge9" class="edge">
<ns0:title>DesignUnit-&gt;PrimaryUnit</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M241.07,-46.5C266.3,-46.5 300.64,-46.5 327.46,-46.5" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="327.72,-48.25 332.72,-46.5 327.72,-44.75 327.72,-48.25" />
</ns0:g>

<ns0:g id="node3" class="node">
<ns0:title>ModelEntity</ns0:title>
<ns0:g id="a_node3"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" ns1:title="``ModelEntity`` is the base-class for all classes in the VHDL language model, except for mixin classes (see multiple" target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="104.5,-93 29.5,-93 29.5,-74 104.5,-74 104.5,-93" />
<ns0:text text-anchor="middle" x="67" y="-81" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">ModelEntity</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge1" class="edge">
<ns0:title>ModelEntity-&gt;DesignUnit</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M103.15,-73.97C122.09,-68.84 145.5,-62.49 165.06,-57.19" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="165.57,-58.87 169.94,-55.87 164.66,-55.49 165.57,-58.87" />
</ns0:g>

<ns0:g id="node4" class="node">
<ns0:title>NamedEntityMixin</ns0:title>
<ns0:g id="a_node4"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Base.html#pyVHDLModel.Base.NamedEntityMixin" ns1:title="A ``NamedEntityMixin`` is a mixin class for all VHDL entities that have identifiers." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="120.5,-56 13.5,-56 13.5,-37 120.5,-37 120.5,-56" />
<ns0:text text-anchor="middle" x="67" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">NamedEntityMixin</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge2" class="edge">
<ns0:title>NamedEntityMixin-&gt;DesignUnit</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M120.77,-46.5C135.35,-46.5 150.91,-46.5 164.62,-46.5" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="164.97,-48.25 169.97,-46.5 164.97,-44.75 164.97,-48.25" />
</ns0:g>

<ns0:g id="node5" class="node">
<ns0:title>DocumentedEntityMixin</ns0:title>
<ns0:g id="a_node5"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Base.html#pyVHDLModel.Base.DocumentedEntityMixin" ns1:title="A ``DocumentedEntityMixin`` is a mixin class for all VHDL entities that can have an associated documentation." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="134,-19 0,-19 0,0 134,0 134,-19" />
<ns0:text text-anchor="middle" x="67" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">DocumentedEntityMixin</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge3" class="edge">
<ns0:title>DocumentedEntityMixin-&gt;DesignUnit</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M103.15,-19.03C122.09,-24.16 145.5,-30.51 165.06,-35.81" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="164.66,-37.51 169.94,-37.13 165.57,-34.13 164.66,-37.51" />
</ns0:g>

<ns0:g id="node6" class="node">
<ns0:title>DesignUnitWithContextMixin</ns0:title>
<ns0:g id="a_node6"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.DesignUnit.html#pyVHDLModel.DesignUnit.DesignUnitWithContextMixin" ns1:title="A mixin-class for all design units with a context." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="449.5,-93 291.5,-93 291.5,-74 449.5,-74 449.5,-93" />
<ns0:text text-anchor="middle" x="370.5" y="-81" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">DesignUnitWithContextMixin</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge5" class="edge">
<ns0:title>DesignUnitWithContextMixin-&gt;Package</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M449.69,-83.5C479.24,-83.5 511.26,-83.5 534.29,-83.5" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="534.35,-85.25 539.35,-83.5 534.35,-81.75 534.35,-85.25" />
</ns0:g>

<ns0:g id="node9" class="node">
<ns0:title>PredefinedPackage</ns0:title>
<ns0:g id="a_node9"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Predefined.html#pyVHDLModel.Predefined.PredefinedPackage" ns1:title="A base-class for predefined VHDL packages." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="779,-74 671,-74 671,-55 779,-55 779,-74" />
<ns0:text text-anchor="middle" x="725" y="-62" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">PredefinedPackage</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge7" class="edge">
<ns0:title>Package-&gt;PredefinedPackage</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M595.59,-80.19C614.92,-77.83 641.66,-74.56 665.73,-71.62" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="666.07,-73.34 670.83,-71 665.65,-69.87 666.07,-73.34" />
</ns0:g>

<ns0:g id="edge4" class="edge">
<ns0:title>PrimaryUnit-&gt;Package</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M408.18,-53.46C444.56,-60.36 499.76,-70.84 534.44,-77.42" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="534.16,-79.15 539.4,-78.36 534.82,-75.71 534.16,-79.15" />
</ns0:g>

<ns0:g id="node11" class="node">
<ns0:title>Std_Logic_TextIO</ns0:title>
<ns0:g id="a_node11"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.IEEE.html#pyVHDLModel.IEEE.Std_Logic_TextIO" ns1:title="Predefined Synopsys package ``ieee.std_logic_textio``." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="914,-74 815,-74 815,-55 914,-55 914,-74" />
<ns0:text text-anchor="middle" x="864.5" y="-62" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">Std_Logic_TextIO</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge10" class="edge">
<ns0:title>PredefinedPackage-&gt;Std_Logic_TextIO</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M779.16,-64.5C789.2,-64.5 799.71,-64.5 809.76,-64.5" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="809.98,-66.25 814.98,-64.5 809.98,-62.75 809.98,-66.25" />
</ns0:g>

<ns0:g id="node10" class="node">
<ns0:title>PredefinedPackageMixin</ns0:title>
<ns0:g id="a_node10"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Predefined.html#pyVHDLModel.Predefined.PredefinedPackageMixin" ns1:title="A mixin-class for predefined VHDL packages and package bodies." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="635,-56 500,-56 500,-37 635,-37 635,-56" />
<ns0:text text-anchor="middle" x="567.5" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">PredefinedPackageMixin</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge8" class="edge">
<ns0:title>PredefinedPackageMixin-&gt;PredefinedPackage</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M635.35,-54.24C645.44,-55.41 655.79,-56.6 665.68,-57.75" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="665.64,-59.51 670.81,-58.34 666.05,-56.03 665.64,-59.51" />
</ns0:g>
</ns0:g>
</ns0:svg>