[2025-09-17 12:17:33] START suite=qualcomm_srv trace=srv417_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv417_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2635367 heartbeat IPC: 3.795 cumulative IPC: 3.795 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5075231 cumulative IPC: 3.941 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5075231 cumulative IPC: 3.941 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5075232 heartbeat IPC: 4.099 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14106565 heartbeat IPC: 1.107 cumulative IPC: 1.107 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23148060 heartbeat IPC: 1.106 cumulative IPC: 1.107 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 32052731 heartbeat IPC: 1.123 cumulative IPC: 1.112 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 41054183 heartbeat IPC: 1.111 cumulative IPC: 1.112 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 49928071 heartbeat IPC: 1.127 cumulative IPC: 1.115 (Simulation time: 00 hr 07 min 02 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 58916597 heartbeat IPC: 1.113 cumulative IPC: 1.114 (Simulation time: 00 hr 08 min 14 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv417_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 67847879 heartbeat IPC: 1.12 cumulative IPC: 1.115 (Simulation time: 00 hr 09 min 24 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 76730170 heartbeat IPC: 1.126 cumulative IPC: 1.116 (Simulation time: 00 hr 10 min 38 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 85707770 heartbeat IPC: 1.114 cumulative IPC: 1.116 (Simulation time: 00 hr 11 min 51 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 89525088 cumulative IPC: 1.117 (Simulation time: 00 hr 12 min 58 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 89525088 cumulative IPC: 1.117 (Simulation time: 00 hr 12 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv417_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.117 instructions: 100000000 cycles: 89525088
CPU 0 Branch Prediction Accuracy: 92.26% MPKI: 13.98 Average ROB Occupancy at Mispredict: 27.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1247
BRANCH_INDIRECT: 0.3507
BRANCH_CONDITIONAL: 12.12
BRANCH_DIRECT_CALL: 0.4389
BRANCH_INDIRECT_CALL: 0.5108
BRANCH_RETURN: 0.4366


====Backend Stall Breakdown====
ROB_STALL: 65684
LQ_STALL: 0
SQ_STALL: 373375


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 14.705747
REPLAY_LOAD: 24.751566
NON_REPLAY_LOAD: 5.6593485

== Total ==
ADDR_TRANS: 6397
REPLAY_LOAD: 11856
NON_REPLAY_LOAD: 47431

== Counts ==
ADDR_TRANS: 435
REPLAY_LOAD: 479
NON_REPLAY_LOAD: 8381

cpu0->cpu0_STLB TOTAL        ACCESS:    2071558 HIT:    2056880 MISS:      14678 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2071558 HIT:    2056880 MISS:      14678 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 74.61 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9666185 HIT:    8520580 MISS:    1145605 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7892106 HIT:    6835543 MISS:    1056563 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     592569 HIT:     526829 MISS:      65740 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1157261 HIT:    1145836 MISS:      11425 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24249 HIT:      12372 MISS:      11877 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.31 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15329801 HIT:    7816043 MISS:    7513758 MSHR_MERGE:    1786696
cpu0->cpu0_L1I LOAD         ACCESS:   15329801 HIT:    7816043 MISS:    7513758 MSHR_MERGE:    1786696
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.94 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29831729 HIT:   25388012 MISS:    4443717 MSHR_MERGE:    1661858
cpu0->cpu0_L1D LOAD         ACCESS:   16649513 HIT:   14016538 MISS:    2632975 MSHR_MERGE:     467935
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13152590 HIT:   11366198 MISS:    1786392 MSHR_MERGE:    1193822
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29626 HIT:       5276 MISS:      24350 MSHR_MERGE:        101
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12583646 HIT:   10475025 MISS:    2108621 MSHR_MERGE:    1053218
cpu0->cpu0_ITLB LOAD         ACCESS:   12583646 HIT:   10475025 MISS:    2108621 MSHR_MERGE:    1053218
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.339 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28380940 HIT:   27007989 MISS:    1372951 MSHR_MERGE:     356796
cpu0->cpu0_DTLB LOAD         ACCESS:   28380940 HIT:   27007989 MISS:    1372951 MSHR_MERGE:     356796
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.71 cycles
cpu0->LLC TOTAL        ACCESS:    1277742 HIT:    1258918 MISS:      18824 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1056563 HIT:    1042406 MISS:      14157 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      65740 HIT:      63627 MISS:       2113 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     143562 HIT:     143512 MISS:         50 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11877 HIT:       9373 MISS:       2504 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:      18762
  AVG DBUS CONGESTED CYCLE: 3.097
Channel 0 WQ ROW_BUFFER_HIT:         22
  ROW_BUFFER_MISS:        923
  FULL:          0
Channel 0 REFRESHES ISSUED:       7461

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       515255       542779       111455         1627
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           47         2525         1216          160
  STLB miss resolved @ L2C                0         1988         2695         1383          102
  STLB miss resolved @ LLC                0         1020         1822         3498          586
  STLB miss resolved @ MEM                0            1          625         1997         1029

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             179914        52022      1386515       167009           80
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1557          289           22
  STLB miss resolved @ L2C                0         1547         7440         2319            2
  STLB miss resolved @ LLC                0           71         3422         1473           12
  STLB miss resolved @ MEM                0            0           72          108           57
[2025-09-17 12:30:31] END   suite=qualcomm_srv trace=srv417_ap (rc=0)
