a uart demo based state machine and shift registers.
just for Verilog HDL practice.
