
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000613                       # Number of seconds simulated
sim_ticks                                   613082000                       # Number of ticks simulated
final_tick                                  613082000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164758                       # Simulator instruction rate (inst/s)
host_op_rate                                   322266                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47365939                       # Simulator tick rate (ticks/s)
host_mem_usage                                 451812                       # Number of bytes of host memory used
host_seconds                                    12.94                       # Real time elapsed on the host
sim_insts                                     2132541                       # Number of instructions simulated
sim_ops                                       4171250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    613082000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          86592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         195520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             282112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        86592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86592                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4408                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         141240487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         318913294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             460153780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    141240487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        141240487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        141240487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        318913294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            460153780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000414502500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           49                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           49                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9456                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                753                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4409                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        838                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4409                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      838                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 278848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   51264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  282176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                53632                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     613080000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4409                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  838                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    375.578947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   230.112551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.664067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          230     26.32%     26.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          227     25.97%     52.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           90     10.30%     62.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           62      7.09%     69.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           43      4.92%     74.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      5.15%     79.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      2.40%     82.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      2.06%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          138     15.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          874                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           49                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      88.755102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.722490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.953432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             33     67.35%     67.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             6     12.24%     79.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      4.08%     83.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      6.12%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      2.04%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      2.04%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      2.04%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      2.04%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      2.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            49                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           49                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.346939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.329818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.778648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               40     81.63%     81.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      4.08%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     12.24%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            49                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        83328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       195520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        51264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 135916565.810120016336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 318913293.817140281200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83616873.436179816723                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3055                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          838                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     52724250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     99782250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14450685500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38939.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32661.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17244254.77                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     70812750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               152506500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   21785000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16252.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35002.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       454.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    460.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3654                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     616                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.67                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     116843.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4062660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2132790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18699660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2281140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             35084070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1117440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        99639420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        16760160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         67820400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              274027260                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            446.966735                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            533019500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1651000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    271078750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     43641000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      67023000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    218508250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2277660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1184040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12402180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1900080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             35636970                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1899840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        98323860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        22917600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         64988880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              269189910                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            439.076518                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            530009750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3277000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    254681750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     59684000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      68095250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    215644000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    613082000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  194859                       # Number of BP lookups
system.cpu.branchPred.condPredicted            194859                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7670                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               154898                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24612                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                480                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          154898                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              85203                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            69695                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3681                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    613082000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      815094                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      135811                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1140                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           129                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    613082000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    613082000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      238484                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           156                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       613082000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1226165                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             275628                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2374511                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      194859                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             109815                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        860671                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15484                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           217                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           69                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    238435                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2562                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1144364                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.037277                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.652636                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   456022     39.85%     39.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4827      0.42%     40.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44448      3.88%     44.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    47570      4.16%     48.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20367      1.78%     50.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    67602      5.91%     56.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14163      1.24%     57.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    35694      3.12%     60.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   453671     39.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1144364                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.158917                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.936535                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   255499                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                216836                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    649941                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14346                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7742                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4552377                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7742                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   263697                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  123184                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4945                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    654223                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 90573                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4518964                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2961                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10160                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    209                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  75633                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5122685                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9917665                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4129471                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3639168                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4697086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   425599                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                154                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            114                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     61330                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               809625                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              140184                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             40497                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10732                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4459431                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 221                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4369883                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2926                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          288401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       409479                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            157                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1144364                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.818613                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.791710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              255756     22.35%     22.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               53073      4.64%     26.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               97900      8.55%     35.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               95178      8.32%     43.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              144029     12.59%     56.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              129301     11.30%     67.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              122837     10.73%     78.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               94487      8.26%     86.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              151803     13.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1144364                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17219     10.17%     10.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     3      0.00%     10.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.01%     10.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     10.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    10      0.01%     10.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     10.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             77494     45.78%     55.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            64980     38.39%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1088      0.64%     95.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   690      0.41%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              7695      4.55%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               76      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7500      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1868052     42.75%     42.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10064      0.23%     43.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1593      0.04%     43.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551729     12.63%     55.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  711      0.02%     55.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21459      0.49%     56.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1733      0.04%     56.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380934      8.72%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                684      0.02%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317504      7.27%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7510      0.17%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      5.95%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               255374      5.84%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100903      2.31%     86.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          548350     12.55%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35719      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4369883                       # Type of FU issued
system.cpu.iq.rate                           3.563862                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      169282                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038738                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4617682                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2094496                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1701104                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5438656                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2653618                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2637383                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1734877                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2796788                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           106834                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        40314                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8914                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2502                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           446                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7742                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   83371                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5355                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4459652                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1058                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                809625                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               140184                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                144                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    580                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4385                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             63                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2545                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7169                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9714                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4353730                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                799974                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16153                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       935778                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   154938                       # Number of branches executed
system.cpu.iew.exec_stores                     135804                       # Number of stores executed
system.cpu.iew.exec_rate                     3.550689                       # Inst execution rate
system.cpu.iew.wb_sent                        4342982                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4338487                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2858715                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4485229                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.538257                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.637362                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          288418                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7692                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1101277                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.787648                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.128478                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       267838     24.32%     24.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       108558      9.86%     34.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       105400      9.57%     43.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        53604      4.87%     48.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       117034     10.63%     59.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        59467      5.40%     64.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        63468      5.76%     70.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62463      5.67%     76.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       263445     23.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1101277                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2132541                       # Number of instructions committed
system.cpu.commit.committedOps                4171250                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900581                       # Number of memory references committed
system.cpu.commit.loads                        769311                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     142375                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2632862                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2113398                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4691      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1715952     41.14%     41.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.24%     41.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.19%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20745      0.50%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.13%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.61%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.18%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.23%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225573      5.41%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.30%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.04%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4171250                       # Class of committed instruction
system.cpu.commit.bw_lim_events                263445                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5297500                       # The number of ROB reads
system.cpu.rob.rob_writes                     8962842                       # The number of ROB writes
system.cpu.timesIdled                             764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2132541                       # Number of Instructions Simulated
system.cpu.committedOps                       4171250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.574978                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.574978                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.739196                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.739196                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3840693                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1457198                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3626216                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2601206                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    673569                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   835138                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1254244                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    613082000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2191.880226                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2191.880226                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.133782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.133782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3055                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3047                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.186462                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1674107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1674107                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    613082000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       691213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          691213                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130278                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       821491                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           821491                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       821491                       # number of overall hits
system.cpu.dcache.overall_hits::total          821491                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13040                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13040                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          995                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14035                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14035                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14035                       # number of overall misses
system.cpu.dcache.overall_misses::total         14035                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    672355000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    672355000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     66098999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     66098999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    738453999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    738453999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    738453999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    738453999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       704253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       704253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       835526                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       835526                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       835526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       835526                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018516                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007580                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007580                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016798                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016798                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016798                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016798                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51560.966258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51560.966258                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66431.154774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66431.154774                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52615.176274                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52615.176274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52615.176274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52615.176274                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12581                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               177                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.079096                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    27.750000                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10977                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10977                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        10980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10980                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10980                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2063                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2063                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          992                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          992                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3055                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3055                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    131393500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    131393500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     64962999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64962999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    196356499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    196356499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    196356499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    196356499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002929                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002929                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003656                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003656                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003656                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003656                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63690.499273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63690.499273                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65486.894153                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65486.894153                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64273.813093                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64273.813093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64273.813093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64273.813093                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    613082000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           487.945440                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              101880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               842                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            120.997625                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.945440                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.953018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.953018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            478223                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           478223                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    613082000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       236625                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          236625                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       236625                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           236625                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       236625                       # number of overall hits
system.cpu.icache.overall_hits::total          236625                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1810                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1810                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1810                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1810                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1810                       # number of overall misses
system.cpu.icache.overall_misses::total          1810                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    120258500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120258500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    120258500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120258500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    120258500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120258500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       238435                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       238435                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       238435                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       238435                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       238435                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       238435                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007591                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007591                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007591                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007591                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007591                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007591                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66441.160221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66441.160221                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66441.160221                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66441.160221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66441.160221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66441.160221                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          258                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          842                       # number of writebacks
system.cpu.icache.writebacks::total               842                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          456                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          456                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          456                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          456                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          456                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          456                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95985500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95985500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95985500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95985500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95985500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95985500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005679                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005679                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005679                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005679                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005679                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005679                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70890.324963                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70890.324963                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70890.324963                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70890.324963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70890.324963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70890.324963                       # average overall mshr miss latency
system.cpu.icache.replacements                    842                       # number of replacements
system.membus.snoop_filter.tot_requests          5251                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    613082000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3416                       # Transaction distribution
system.membus.trans_dist::WritebackClean          842                       # Transaction distribution
system.membus.trans_dist::ReadExReq               992                       # Transaction distribution
system.membus.trans_dist::ReadExResp              992                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1354                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2063                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       140480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       140480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       195520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       195520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  336000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4409                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002722                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052105                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4397     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4409                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9412500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7180748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16124250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
