Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Nov 10 13:38:41 2020
| Host         : chrispy-desktop running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file processor_toplevel_control_sets_placed.rpt
| Design       : processor_toplevel
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              42 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|    Clock Signal   |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|  clk_in_IBUF_BUFG | DATA_PATH/PC_LOOP/PC/PC_out_reg[4]_0 |                                      |                2 |              4 |
|  clk_in_IBUF_BUFG | DATA_PATH/PC_LOOP/PC/E[0]            |                                      |                2 |              4 |
|  clk_in_IBUF_BUFG | DATA_PATH/PC_LOOP/PC/PC_out_reg[4]_1 | DATA_PATH/PC_LOOP/PC/PC_out_reg[3]_0 |                7 |             14 |
|  clk_in_IBUF_BUFG | DATA_PATH/PC_LOOP/PC/PC_out_reg[3]_3 | DATA_PATH/PC_LOOP/PC/PC_out_reg[2]_0 |               10 |             14 |
|  clk_in_IBUF_BUFG | DATA_PATH/PC_LOOP/PC/PC_out_reg[4]_3 | DATA_PATH/PC_LOOP/PC/PC_out_reg[3]_1 |                7 |             14 |
|  clk_in_IBUF_BUFG |                                      |                                      |                8 |             22 |
+-------------------+--------------------------------------+--------------------------------------+------------------+----------------+


