--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Measurement.twx Measurement.ncd -o Measurement.twr
Measurement.pcf

Design file:              Measurement.ncd
Physical constraint file: Measurement.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "DCM/clkfx" derived from  NET 
"DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.13 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2737 paths analyzed, 316 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.634ns.
--------------------------------------------------------------------------------

Paths for end point ctrl/r_address_4 (OLOGIC_X3Y3.D1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_init_counter_12 (FF)
  Destination:          ctrl/r_address_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.910ns (Levels of Logic = 3)
  Clock Path Skew:      0.511ns (1.335 - 0.824)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_init_counter_12 to ctrl/r_address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y49.AQ       Tcko                  0.525   ctrl/r_init_counter<14>
                                                       ctrl/r_init_counter_12
    SLICE_X2Y47.D3       net (fanout=4)        0.818   ctrl/r_init_counter<12>
    SLICE_X2Y47.D        Tilo                  0.235   N65
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>11_SW2
    SLICE_X4Y48.A5       net (fanout=1)        0.845   N65
    SLICE_X4Y48.A        Tilo                  0.254   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y32.C3       net (fanout=6)        1.546   ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y32.C        Tilo                  0.255   ctrl/r_address_4_1
                                                       ctrl/Mmux__n040471
    OLOGIC_X3Y3.D1       net (fanout=1)        2.254   ctrl/_n0404<4>
    OLOGIC_X3Y3.CLK0     Todck                 1.178   ctrl/r_address<4>
                                                       ctrl/r_address_4
    -------------------------------------------------  ---------------------------
    Total                                      7.910ns (2.447ns logic, 5.463ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_init_counter_2 (FF)
  Destination:          ctrl/r_address_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.895ns (Levels of Logic = 3)
  Clock Path Skew:      0.573ns (1.335 - 0.762)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_init_counter_2 to ctrl/r_address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.CQ       Tcko                  0.525   ctrl/r_init_counter<3>
                                                       ctrl/r_init_counter_2
    SLICE_X2Y47.D1       net (fanout=4)        0.803   ctrl/r_init_counter<2>
    SLICE_X2Y47.D        Tilo                  0.235   N65
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>11_SW2
    SLICE_X4Y48.A5       net (fanout=1)        0.845   N65
    SLICE_X4Y48.A        Tilo                  0.254   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y32.C3       net (fanout=6)        1.546   ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y32.C        Tilo                  0.255   ctrl/r_address_4_1
                                                       ctrl/Mmux__n040471
    OLOGIC_X3Y3.D1       net (fanout=1)        2.254   ctrl/_n0404<4>
    OLOGIC_X3Y3.CLK0     Todck                 1.178   ctrl/r_address<4>
                                                       ctrl/r_address_4
    -------------------------------------------------  ---------------------------
    Total                                      7.895ns (2.447ns logic, 5.448ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_init_counter_14 (FF)
  Destination:          ctrl/r_address_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.819ns (Levels of Logic = 3)
  Clock Path Skew:      0.511ns (1.335 - 0.824)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_init_counter_14 to ctrl/r_address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y49.CQ       Tcko                  0.525   ctrl/r_init_counter<14>
                                                       ctrl/r_init_counter_14
    SLICE_X2Y47.D5       net (fanout=4)        0.727   ctrl/r_init_counter<14>
    SLICE_X2Y47.D        Tilo                  0.235   N65
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>11_SW2
    SLICE_X4Y48.A5       net (fanout=1)        0.845   N65
    SLICE_X4Y48.A        Tilo                  0.254   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y32.C3       net (fanout=6)        1.546   ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y32.C        Tilo                  0.255   ctrl/r_address_4_1
                                                       ctrl/Mmux__n040471
    OLOGIC_X3Y3.D1       net (fanout=1)        2.254   ctrl/_n0404<4>
    OLOGIC_X3Y3.CLK0     Todck                 1.178   ctrl/r_address<4>
                                                       ctrl/r_address_4
    -------------------------------------------------  ---------------------------
    Total                                      7.819ns (2.447ns logic, 5.372ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/r_address_5 (OLOGIC_X3Y2.D1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_init_counter_12 (FF)
  Destination:          ctrl/r_address_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.800ns (Levels of Logic = 3)
  Clock Path Skew:      0.511ns (1.335 - 0.824)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_init_counter_12 to ctrl/r_address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y49.AQ       Tcko                  0.525   ctrl/r_init_counter<14>
                                                       ctrl/r_init_counter_12
    SLICE_X2Y47.D3       net (fanout=4)        0.818   ctrl/r_init_counter<12>
    SLICE_X2Y47.D        Tilo                  0.235   N65
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>11_SW2
    SLICE_X4Y48.A5       net (fanout=1)        0.845   N65
    SLICE_X4Y48.A        Tilo                  0.254   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y32.B6       net (fanout=6)        1.311   ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y32.B        Tilo                  0.254   ctrl/r_address_4_1
                                                       ctrl/Mmux__n040481
    OLOGIC_X3Y2.D1       net (fanout=1)        2.380   ctrl/_n0404<5>
    OLOGIC_X3Y2.CLK0     Todck                 1.178   ctrl/r_address<5>
                                                       ctrl/r_address_5
    -------------------------------------------------  ---------------------------
    Total                                      7.800ns (2.446ns logic, 5.354ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_init_counter_2 (FF)
  Destination:          ctrl/r_address_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.785ns (Levels of Logic = 3)
  Clock Path Skew:      0.573ns (1.335 - 0.762)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_init_counter_2 to ctrl/r_address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.CQ       Tcko                  0.525   ctrl/r_init_counter<3>
                                                       ctrl/r_init_counter_2
    SLICE_X2Y47.D1       net (fanout=4)        0.803   ctrl/r_init_counter<2>
    SLICE_X2Y47.D        Tilo                  0.235   N65
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>11_SW2
    SLICE_X4Y48.A5       net (fanout=1)        0.845   N65
    SLICE_X4Y48.A        Tilo                  0.254   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y32.B6       net (fanout=6)        1.311   ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y32.B        Tilo                  0.254   ctrl/r_address_4_1
                                                       ctrl/Mmux__n040481
    OLOGIC_X3Y2.D1       net (fanout=1)        2.380   ctrl/_n0404<5>
    OLOGIC_X3Y2.CLK0     Todck                 1.178   ctrl/r_address<5>
                                                       ctrl/r_address_5
    -------------------------------------------------  ---------------------------
    Total                                      7.785ns (2.446ns logic, 5.339ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_init_counter_14 (FF)
  Destination:          ctrl/r_address_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 3)
  Clock Path Skew:      0.511ns (1.335 - 0.824)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_init_counter_14 to ctrl/r_address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y49.CQ       Tcko                  0.525   ctrl/r_init_counter<14>
                                                       ctrl/r_init_counter_14
    SLICE_X2Y47.D5       net (fanout=4)        0.727   ctrl/r_init_counter<14>
    SLICE_X2Y47.D        Tilo                  0.235   N65
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>11_SW2
    SLICE_X4Y48.A5       net (fanout=1)        0.845   N65
    SLICE_X4Y48.A        Tilo                  0.254   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y32.B6       net (fanout=6)        1.311   ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y32.B        Tilo                  0.254   ctrl/r_address_4_1
                                                       ctrl/Mmux__n040481
    OLOGIC_X3Y2.D1       net (fanout=1)        2.380   ctrl/_n0404<5>
    OLOGIC_X3Y2.CLK0     Todck                 1.178   ctrl/r_address<5>
                                                       ctrl/r_address_5
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (2.446ns logic, 5.263ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/r_address_10 (OLOGIC_X1Y60.D1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/statep_FSM_FFd3 (FF)
  Destination:          ctrl/r_address_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.261ns (Levels of Logic = 2)
  Clock Path Skew:      0.601ns (1.255 - 0.654)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/statep_FSM_FFd3 to ctrl/r_address_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.BQ       Tcko                  0.525   ctrl/statep_FSM_FFd2
                                                       ctrl/statep_FSM_FFd3
    SLICE_X15Y43.C1      net (fanout=35)       1.928   ctrl/statep_FSM_FFd3
    SLICE_X15Y43.C       Tilo                  0.259   ctrl/r_rf_pending
                                                       ctrl/Mmux__n04042_SW0
    SLICE_X4Y48.B5       net (fanout=1)        1.392   N2
    SLICE_X4Y48.B        Tilo                  0.254   ctrl/r_address_1_1
                                                       ctrl/Mmux__n04042
    OLOGIC_X1Y60.D1      net (fanout=1)        1.725   ctrl/_n0404<10>
    OLOGIC_X1Y60.CLK0    Todck                 1.178   ctrl/r_address<10>
                                                       ctrl/r_address_10
    -------------------------------------------------  ---------------------------
    Total                                      7.261ns (2.216ns logic, 5.045ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_address_10_1 (FF)
  Destination:          ctrl/r_address_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.647ns (Levels of Logic = 2)
  Clock Path Skew:      0.539ns (0.888 - 0.349)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_address_10_1 to ctrl/r_address_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.BQ       Tcko                  0.525   ctrl/r_address_1_1
                                                       ctrl/r_address_10_1
    SLICE_X15Y43.C6      net (fanout=1)        1.314   ctrl/r_address_10_1
    SLICE_X15Y43.C       Tilo                  0.259   ctrl/r_rf_pending
                                                       ctrl/Mmux__n04042_SW0
    SLICE_X4Y48.B5       net (fanout=1)        1.392   N2
    SLICE_X4Y48.B        Tilo                  0.254   ctrl/r_address_1_1
                                                       ctrl/Mmux__n04042
    OLOGIC_X1Y60.D1      net (fanout=1)        1.725   ctrl/_n0404<10>
    OLOGIC_X1Y60.CLK0    Todck                 1.178   ctrl/r_address<10>
                                                       ctrl/r_address_10
    -------------------------------------------------  ---------------------------
    Total                                      6.647ns (2.216ns logic, 4.431ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_rd_pending (FF)
  Destination:          ctrl/r_address_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.610ns (Levels of Logic = 2)
  Clock Path Skew:      0.604ns (1.255 - 0.651)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_rd_pending to ctrl/r_address_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.CQ       Tcko                  0.525   ctrl/r_rd_pending
                                                       ctrl/r_rd_pending
    SLICE_X15Y43.C5      net (fanout=12)       1.277   ctrl/r_rd_pending
    SLICE_X15Y43.C       Tilo                  0.259   ctrl/r_rf_pending
                                                       ctrl/Mmux__n04042_SW0
    SLICE_X4Y48.B5       net (fanout=1)        1.392   N2
    SLICE_X4Y48.B        Tilo                  0.254   ctrl/r_address_1_1
                                                       ctrl/Mmux__n04042
    OLOGIC_X1Y60.D1      net (fanout=1)        1.725   ctrl/_n0404<10>
    OLOGIC_X1Y60.CLK0    Todck                 1.178   ctrl/r_address<10>
                                                       ctrl/r_address_10
    -------------------------------------------------  ---------------------------
    Total                                      6.610ns (2.216ns logic, 4.394ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point measure/fetch/p_d_req (SLICE_X14Y37.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/fetch/p_start (FF)
  Destination:          measure/fetch/p_d_req (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/fetch/p_start to measure/fetch/p_d_req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.CQ      Tcko                  0.200   measure/fetch/p_start
                                                       measure/fetch/p_start
    SLICE_X14Y37.C5      net (fanout=2)        0.068   measure/fetch/p_start
    SLICE_X14Y37.CLK     Tah         (-Th)    -0.121   measure/fetch/p_start
                                                       measure/fetch/p_d_req_rstpot
                                                       measure/fetch/p_d_req
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/r_req_data_write_0 (SLICE_X6Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_sec/p_data_0 (FF)
  Destination:          ctrl/r_req_data_write_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_sec/p_data_0 to ctrl/r_req_data_write_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.198   write_sec/p_data<3>
                                                       write_sec/p_data_0
    SLICE_X6Y45.AX       net (fanout=1)        0.150   write_sec/p_data<0>
    SLICE_X6Y45.CLK      Tckdi       (-Th)    -0.048   ctrl/r_req_data_write<43>
                                                       ctrl/r_req_data_write_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.246ns logic, 0.150ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/r_rf_counter_11 (SLICE_X14Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ctrl/r_rf_counter_11 (FF)
  Destination:          ctrl/r_rf_counter_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ctrl/r_rf_counter_11 to ctrl/r_rf_counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.AQ      Tcko                  0.200   ctrl/r_rf_counter<14>
                                                       ctrl/r_rf_counter_11
    SLICE_X14Y43.A6      net (fanout=3)        0.034   ctrl/r_rf_counter<11>
    SLICE_X14Y43.CLK     Tah         (-Th)    -0.190   ctrl/r_rf_counter<14>
                                                       ctrl/r_rf_counter_11_rstpot
                                                       ctrl/r_rf_counter_11
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: DCM/dcm_sp_inst/CLKFX
  Logical resource: DCM/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y3.CLKFX
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: DCM/clkout1_buf/I0
  Logical resource: DCM/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: DRAM_CLK_OBUF/CLK0
  Logical resource: ctrl/ODDR2_inst/CK0
  Location pin: OLOGIC_X0Y6.CLK0
  Clock network: clk100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for DCM/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|DCM/clkin1                     |     31.250ns|     16.000ns|     23.856ns|            0|            0|            0|         2737|
| DCM/clkfx                     |     10.000ns|      7.634ns|          N/A|            0|            0|         2737|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.634|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2737 paths, 0 nets, and 668 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed THU 18 JUN 11:43:11 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



