|hdmi_test
osc => osc.IN1
clk_pix_p << hw_qsys:hw_qsys_inst.hdmi_clk_pix_p
clk_pix_n << hw_qsys:hw_qsys_inst.hdmi_clk_pix_n
red_p << hw_qsys:hw_qsys_inst.hdmi_red_p
red_n << hw_qsys:hw_qsys_inst.hdmi_red_n
green_p << hw_qsys:hw_qsys_inst.hdmi_green_p
green_n << hw_qsys:hw_qsys_inst.hdmi_green_n
blue_p << hw_qsys:hw_qsys_inst.hdmi_blue_p
blue_n << hw_qsys:hw_qsys_inst.hdmi_blue_n


|hdmi_test|hw_qsys:hw_qsys_inst
clk_clk => clk_clk.IN2
hdmi_blue_n <= hdmi_st:hdmi.blue_n
hdmi_blue_p <= hdmi_st:hdmi.blue_p
hdmi_clk_pix_n <= hdmi_st:hdmi.clk_pix_n
hdmi_clk_pix_p <= hdmi_st:hdmi.clk_pix_p
hdmi_green_n <= hdmi_st:hdmi.green_n
hdmi_green_p <= hdmi_st:hdmi.green_p
hdmi_red_n <= hdmi_st:hdmi.red_n
hdmi_red_p <= hdmi_st:hdmi.red_p
hdmi_x[0] <= hdmi_st:hdmi.x
hdmi_x[1] <= hdmi_st:hdmi.x
hdmi_x[2] <= hdmi_st:hdmi.x
hdmi_x[3] <= hdmi_st:hdmi.x
hdmi_x[4] <= hdmi_st:hdmi.x
hdmi_x[5] <= hdmi_st:hdmi.x
hdmi_x[6] <= hdmi_st:hdmi.x
hdmi_x[7] <= hdmi_st:hdmi.x
hdmi_x[8] <= hdmi_st:hdmi.x
hdmi_x[9] <= hdmi_st:hdmi.x
hdmi_x[10] <= hdmi_st:hdmi.x
hdmi_y[0] <= hdmi_st:hdmi.y
hdmi_y[1] <= hdmi_st:hdmi.y
hdmi_y[2] <= hdmi_st:hdmi.y
hdmi_y[3] <= hdmi_st:hdmi.y
hdmi_y[4] <= hdmi_st:hdmi.y
hdmi_y[5] <= hdmi_st:hdmi.y
hdmi_y[6] <= hdmi_st:hdmi.y
hdmi_y[7] <= hdmi_st:hdmi.y
hdmi_y[8] <= hdmi_st:hdmi.y
hdmi_y[9] <= hdmi_st:hdmi.y
hdmi_y[10] <= hdmi_st:hdmi.y
hdmi_horz[0] <= hdmi_st:hdmi.horz
hdmi_horz[1] <= hdmi_st:hdmi.horz
hdmi_horz[2] <= hdmi_st:hdmi.horz
hdmi_horz[3] <= hdmi_st:hdmi.horz
hdmi_horz[4] <= hdmi_st:hdmi.horz
hdmi_horz[5] <= hdmi_st:hdmi.horz
hdmi_horz[6] <= hdmi_st:hdmi.horz
hdmi_horz[7] <= hdmi_st:hdmi.horz
hdmi_horz[8] <= hdmi_st:hdmi.horz
hdmi_horz[9] <= hdmi_st:hdmi.horz
hdmi_horz[10] <= hdmi_st:hdmi.horz
hdmi_vert[0] <= hdmi_st:hdmi.vert
hdmi_vert[1] <= hdmi_st:hdmi.vert
hdmi_vert[2] <= hdmi_st:hdmi.vert
hdmi_vert[3] <= hdmi_st:hdmi.vert
hdmi_vert[4] <= hdmi_st:hdmi.vert
hdmi_vert[5] <= hdmi_st:hdmi.vert
hdmi_vert[6] <= hdmi_st:hdmi.vert
hdmi_vert[7] <= hdmi_st:hdmi.vert
hdmi_vert[8] <= hdmi_st:hdmi.vert
hdmi_vert[9] <= hdmi_st:hdmi.vert
hdmi_vert[10] <= hdmi_st:hdmi.vert
hdmi_clk_st <= hdmi_st:hdmi.clk_st
reset_reset_n => _.IN1
reset_reset_n => _.IN1
sink_data[0] => sink_data[0].IN1
sink_data[1] => sink_data[1].IN1
sink_data[2] => sink_data[2].IN1
sink_data[3] => sink_data[3].IN1
sink_data[4] => sink_data[4].IN1
sink_data[5] => sink_data[5].IN1
sink_data[6] => sink_data[6].IN1
sink_data[7] => sink_data[7].IN1
sink_data[8] => sink_data[8].IN1
sink_data[9] => sink_data[9].IN1
sink_data[10] => sink_data[10].IN1
sink_data[11] => sink_data[11].IN1
sink_data[12] => sink_data[12].IN1
sink_data[13] => sink_data[13].IN1
sink_data[14] => sink_data[14].IN1
sink_data[15] => sink_data[15].IN1
sink_data[16] => sink_data[16].IN1
sink_data[17] => sink_data[17].IN1
sink_data[18] => sink_data[18].IN1
sink_data[19] => sink_data[19].IN1
sink_data[20] => sink_data[20].IN1
sink_data[21] => sink_data[21].IN1
sink_data[22] => sink_data[22].IN1
sink_data[23] => sink_data[23].IN1
sink_ready <= hdmi_st:hdmi.ready
sink_valid => sink_valid.IN1


|hdmi_test|hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= hw_qsys_altpll_0_altpll_lsf2:sd1.clk
c1 <= hw_qsys_altpll_0_altpll_lsf2:sd1.clk
c2 <= hw_qsys_altpll_0_altpll_lsf2:sd1.clk
c3 <= hw_qsys_altpll_0_altpll_lsf2:sd1.clk
c4 <= hw_qsys_altpll_0_altpll_lsf2:sd1.clk
clk => clk.IN2
configupdate => ~NO_FANOUT~
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasedone <= <GND>
phasestep => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scandata => ~NO_FANOUT~
scandataout <= <GND>
scandone <= <GND>
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|hdmi_test|hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|hw_qsys_altpll_0_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= hw_qsys_altpll_0_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|hdmi_test|hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|hw_qsys_altpll_0_stdsync_sv6:stdsync2|hw_qsys_altpll_0_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|hdmi_test|hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|hw_qsys_altpll_0_altpll_lsf2:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
data[0] => red.DATAB
data[1] => red.DATAB
data[2] => red.DATAB
data[3] => red.DATAB
data[4] => red.DATAB
data[5] => red.DATAB
data[6] => red.DATAB
data[7] => red.DATAB
data[8] => green.DATAB
data[9] => green.DATAB
data[10] => green.DATAB
data[11] => green.DATAB
data[12] => green.DATAB
data[13] => green.DATAB
data[14] => green.DATAB
data[15] => green.DATAB
data[16] => blue.DATAB
data[17] => blue.DATAB
data[18] => blue.DATAB
data[19] => blue.DATAB
data[20] => blue.DATAB
data[21] => blue.DATAB
data[22] => blue.DATAB
data[23] => blue.DATAB
ready <= <VCC>
valid => red.OUTPUTSELECT
valid => red.OUTPUTSELECT
valid => red.OUTPUTSELECT
valid => red.OUTPUTSELECT
valid => red.OUTPUTSELECT
valid => red.OUTPUTSELECT
valid => red.OUTPUTSELECT
valid => red.OUTPUTSELECT
valid => green.OUTPUTSELECT
valid => green.OUTPUTSELECT
valid => green.OUTPUTSELECT
valid => green.OUTPUTSELECT
valid => green.OUTPUTSELECT
valid => green.OUTPUTSELECT
valid => green.OUTPUTSELECT
valid => green.OUTPUTSELECT
valid => blue.OUTPUTSELECT
valid => blue.OUTPUTSELECT
valid => blue.OUTPUTSELECT
valid => blue.OUTPUTSELECT
valid => blue.OUTPUTSELECT
valid => blue.OUTPUTSELECT
valid => blue.OUTPUTSELECT
valid => blue.OUTPUTSELECT
valid => en.ENA
clk_pix => clk_pix_p.DATAB
clk_pix => clk_st.DATAIN
clk_pix => clk_pix_n.DATAB
clk_pix => en.CLK
clk_x10 => clk_10.DATAB
clk_st <= clk_pix.DB_MAX_OUTPUT_PORT_TYPE
clk_pix_p <= clk_pix_p.DB_MAX_OUTPUT_PORT_TYPE
clk_pix_n <= clk_pix_n.DB_MAX_OUTPUT_PORT_TYPE
red_p <= tmds_serial:tmds_serial_red.p
red_n <= tmds_serial:tmds_serial_red.n
green_p <= tmds_serial:tmds_serial_green.p
green_n <= tmds_serial:tmds_serial_green.n
blue_p <= tmds_serial:tmds_serial_blue.p
blue_n <= tmds_serial:tmds_serial_blue.n
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horz[0] <= <GND>
horz[1] <= <GND>
horz[2] <= <GND>
horz[3] <= <GND>
horz[4] <= <GND>
horz[5] <= <GND>
horz[6] <= <GND>
horz[7] <= <GND>
horz[8] <= <GND>
horz[9] <= <GND>
horz[10] <= <VCC>
vert[0] <= <GND>
vert[1] <= <GND>
vert[2] <= <GND>
vert[3] <= <VCC>
vert[4] <= <VCC>
vert[5] <= <GND>
vert[6] <= <VCC>
vert[7] <= <GND>
vert[8] <= <GND>
vert[9] <= <VCC>
vert[10] <= <GND>


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_red
clk => balance_acc[0].CLK
clk => balance_acc[1].CLK
clk => balance_acc[2].CLK
clk => balance_acc[3].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => balance_acc.OUTPUTSELECT
de => balance_acc.OUTPUTSELECT
de => balance_acc.OUTPUTSELECT
de => balance_acc.OUTPUTSELECT
vh[0] => tmds_code[0].DATAB
vh[0] => tmds_code[0].DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[1] => tmds_code[0].OUTPUTSELECT
color[0] => comb.IN0
color[0] => Add7.IN2
color[0] => tmds_data[0].IN1
color[0] => Add0.IN2
color[0] => comb.IN1
color[1] => Add0.IN1
color[1] => comb.IN1
color[2] => Add1.IN4
color[2] => comb.IN1
color[3] => Add2.IN6
color[3] => comb.IN1
color[4] => Add3.IN8
color[4] => comb.IN1
color[5] => Add4.IN8
color[5] => comb.IN1
color[6] => Add5.IN8
color[6] => comb.IN1
color[7] => Add6.IN8
color[7] => comb.IN1
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red
clk_x10 => clk_x10.IN2
d[0] => s[0].DATAIN
d[1] => s[1].DATAIN
d[2] => s[2].DATAIN
d[3] => s[3].DATAIN
d[4] => s[4].DATAIN
d[5] => s[5].DATAIN
d[6] => s[6].DATAIN
d[7] => s[7].DATAIN
d[8] => s[8].DATAIN
d[9] => s[9].DATAIN
p <= ddio:ddio_inst.pad_out
n <= ddio:ddio_inst_inv.pad_out


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst
outclock => outclock.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
pad_out[0] <= altera_gpio_lite:ddio_inst.pad_out


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst_inv
outclock => outclock.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
pad_out[0] <= altera_gpio_lite:ddio_inst.pad_out


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_green
clk => balance_acc[0].CLK
clk => balance_acc[1].CLK
clk => balance_acc[2].CLK
clk => balance_acc[3].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => balance_acc.OUTPUTSELECT
de => balance_acc.OUTPUTSELECT
de => balance_acc.OUTPUTSELECT
de => balance_acc.OUTPUTSELECT
vh[0] => tmds_code[0].DATAB
vh[0] => tmds_code[0].DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[1] => tmds_code[0].OUTPUTSELECT
color[0] => comb.IN0
color[0] => Add7.IN2
color[0] => tmds_data[0].IN1
color[0] => Add0.IN2
color[0] => comb.IN1
color[1] => Add0.IN1
color[1] => comb.IN1
color[2] => Add1.IN4
color[2] => comb.IN1
color[3] => Add2.IN6
color[3] => comb.IN1
color[4] => Add3.IN8
color[4] => comb.IN1
color[5] => Add4.IN8
color[5] => comb.IN1
color[6] => Add5.IN8
color[6] => comb.IN1
color[7] => Add6.IN8
color[7] => comb.IN1
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green
clk_x10 => clk_x10.IN2
d[0] => s[0].DATAIN
d[1] => s[1].DATAIN
d[2] => s[2].DATAIN
d[3] => s[3].DATAIN
d[4] => s[4].DATAIN
d[5] => s[5].DATAIN
d[6] => s[6].DATAIN
d[7] => s[7].DATAIN
d[8] => s[8].DATAIN
d[9] => s[9].DATAIN
p <= ddio:ddio_inst.pad_out
n <= ddio:ddio_inst_inv.pad_out


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst
outclock => outclock.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
pad_out[0] <= altera_gpio_lite:ddio_inst.pad_out


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst|altera_gpio_lite:ddio_inst
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst_inv
outclock => outclock.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
pad_out[0] <= altera_gpio_lite:ddio_inst.pad_out


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_blue
clk => balance_acc[0].CLK
clk => balance_acc[1].CLK
clk => balance_acc[2].CLK
clk => balance_acc[3].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => out.OUTPUTSELECT
de => balance_acc.OUTPUTSELECT
de => balance_acc.OUTPUTSELECT
de => balance_acc.OUTPUTSELECT
de => balance_acc.OUTPUTSELECT
vh[0] => tmds_code[0].DATAB
vh[0] => tmds_code[0].DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[0] => out.DATAA
vh[1] => tmds_code[0].OUTPUTSELECT
color[0] => comb.IN0
color[0] => Add7.IN2
color[0] => tmds_data[0].IN1
color[0] => Add0.IN2
color[0] => comb.IN1
color[1] => Add0.IN1
color[1] => comb.IN1
color[2] => Add1.IN4
color[2] => comb.IN1
color[3] => Add2.IN6
color[3] => comb.IN1
color[4] => Add3.IN8
color[4] => comb.IN1
color[5] => Add4.IN8
color[5] => comb.IN1
color[6] => Add5.IN8
color[6] => comb.IN1
color[7] => Add6.IN8
color[7] => comb.IN1
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue
clk_x10 => clk_x10.IN2
d[0] => s[0].DATAIN
d[1] => s[1].DATAIN
d[2] => s[2].DATAIN
d[3] => s[3].DATAIN
d[4] => s[4].DATAIN
d[5] => s[5].DATAIN
d[6] => s[6].DATAIN
d[7] => s[7].DATAIN
d[8] => s[8].DATAIN
d[9] => s[9].DATAIN
p <= ddio:ddio_inst.pad_out
n <= ddio:ddio_inst_inv.pad_out


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst
outclock => outclock.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
pad_out[0] <= altera_gpio_lite:ddio_inst.pad_out


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst|altera_gpio_lite:ddio_inst
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst_inv
outclock => outclock.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
pad_out[0] <= altera_gpio_lite:ddio_inst.pad_out


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|hdmi_test|hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|hdmi_test|hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|hdmi_test|hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|hdmi_test|hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|hdmi_test|hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|hdmi_test|hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


