v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 45900 47000 1 0 0 npn-3.sym
{
T 46800 47500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 46800 47500 5 10 1 1 0 0 1
refdes=Q?
}
C 48400 47000 1 0 0 npn-3.sym
{
T 49300 47500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 49300 47500 5 10 1 1 0 0 1
refdes=Q?
}
C 48400 44000 1 0 0 npn-3.sym
{
T 49300 44500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 49300 44500 5 10 1 1 0 0 1
refdes=Q?
}
C 43400 47000 1 0 0 npn-3.sym
{
T 44300 47500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 44300 47500 5 10 1 1 0 0 1
refdes=Q?
}
C 43400 44000 1 0 0 npn-3.sym
{
T 44300 44500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 44300 44500 5 10 1 1 0 0 1
refdes=Q?
}
C 45900 44000 1 0 0 npn-3.sym
{
T 46800 44500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 46800 44500 5 10 1 1 0 0 1
refdes=Q?
}
C 45600 48200 1 90 0 resistor-1.sym
{
T 45200 48500 5 10 0 0 90 0 1
device=RESISTOR
T 45300 48400 5 10 1 1 90 0 1
refdes=R?
}
C 45600 45200 1 90 0 resistor-1.sym
{
T 45200 45500 5 10 0 0 90 0 1
device=RESISTOR
T 45300 45400 5 10 1 1 90 0 1
refdes=R?
}
C 45000 44400 1 0 0 resistor-1.sym
{
T 45300 44800 5 10 0 0 0 0 1
device=RESISTOR
T 45200 44700 5 10 1 1 0 0 1
refdes=R?
}
C 49600 45200 1 90 0 resistor-1.sym
{
T 49200 45500 5 10 0 0 90 0 1
device=RESISTOR
T 49300 45400 5 10 1 1 90 0 1
refdes=R?
}
C 42500 47400 1 0 0 resistor-1.sym
{
T 42800 47800 5 10 0 0 0 0 1
device=RESISTOR
T 42700 47700 5 10 1 1 0 0 1
refdes=R?
}
C 42500 44400 1 0 0 resistor-1.sym
{
T 42800 44800 5 10 0 0 0 0 1
device=RESISTOR
T 42700 44700 5 10 1 1 0 0 1
refdes=R?
}
C 45000 47400 1 0 0 resistor-1.sym
{
T 45300 47800 5 10 0 0 0 0 1
device=RESISTOR
T 45200 47700 5 10 1 1 0 0 1
refdes=R?
}
C 47500 47400 1 0 0 resistor-1.sym
{
T 47800 47800 5 10 0 0 0 0 1
device=RESISTOR
T 47700 47700 5 10 1 1 0 0 1
refdes=R?
}
C 47500 44400 1 0 0 resistor-1.sym
{
T 47800 44800 5 10 0 0 0 0 1
device=RESISTOR
T 47700 44700 5 10 1 1 0 0 1
refdes=R?
}
C 46400 43400 1 0 0 gnd-1.sym
C 46400 46400 1 0 0 gnd-1.sym
C 51400 46400 1 0 0 gnd-1.sym
C 45300 49100 1 0 0 vcc-1.sym
C 45300 46100 1 0 0 vcc-1.sym
C 50300 49100 1 0 0 vcc-1.sym
C 49300 46100 1 0 0 vcc-1.sym
N 44000 45200 47200 45200 4
N 46500 43700 46500 44000 4
N 44000 43700 46500 43700 4
N 44000 46700 44000 47000 4
C 50900 47000 1 0 0 npn-3.sym
{
T 51800 47500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 51800 47500 5 10 1 1 0 0 1
refdes=Q?
}
C 50900 44000 1 0 0 npn-3.sym
{
T 51800 44500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 51800 44500 5 10 1 1 0 0 1
refdes=Q?
}
C 50000 47400 1 0 0 resistor-1.sym
{
T 50300 47800 5 10 0 0 0 0 1
device=RESISTOR
T 50200 47700 5 10 1 1 0 0 1
refdes=R?
}
C 50000 44400 1 0 0 resistor-1.sym
{
T 50300 44800 5 10 0 0 0 0 1
device=RESISTOR
T 50200 44700 5 10 1 1 0 0 1
refdes=R?
}
N 49000 47000 49000 46700 4
N 49000 46700 51500 46700 4
N 51500 46700 51500 47000 4
N 44000 48200 47200 48200 4
N 44000 46700 46500 46700 4
N 46500 46700 46500 47000 4
C 50600 48200 1 90 0 resistor-1.sym
{
T 50200 48500 5 10 0 0 90 0 1
device=RESISTOR
T 50300 48400 5 10 1 1 90 0 1
refdes=R?
}
N 49000 48000 49000 48200 4
N 49000 48200 52200 48200 4
N 51500 48200 51500 48000 4
N 44000 44000 44000 43700 4
N 46500 45200 46500 45000 4
N 44000 45000 44000 45200 4
N 47200 45200 47200 44500 4
N 47200 44500 47500 44500 4
N 44000 48000 44000 48200 4
N 46500 48000 46500 48200 4
N 47200 48200 47200 47500 4
N 47200 47500 47500 47500 4
N 45000 47500 44700 47500 4
N 44700 44500 44700 47500 4
N 44700 44500 45000 44500 4
N 44700 46000 42500 46000 4
N 49000 45000 49000 45200 4
N 49000 45200 52200 45200 4
N 51500 45200 51500 45000 4
C 51400 43400 1 0 0 gnd-1.sym
N 49000 44000 49000 43700 4
N 49000 43700 51500 43700 4
N 51500 43700 51500 44000 4
N 50000 44500 50000 46000 4
N 50000 46000 52200 46000 4
N 52200 46000 52200 48200 4
N 49800 45700 49800 47500 4
N 49800 47500 50000 47500 4
N 49800 45700 52800 45700 4
N 52200 45700 52200 45200 4
C 41100 47400 1 0 0 input-2.sym
{
T 41100 47600 5 10 1 0 0 0 1
net=INPUT:1
T 41700 48100 5 10 0 0 0 0 1
device=none
T 41600 47500 5 10 1 1 0 7 1
value=INPUT
}
C 41100 45900 1 0 0 input-2.sym
{
T 41100 46100 5 10 1 0 0 0 1
net=INPUT:1
T 41700 46600 5 10 0 0 0 0 1
device=none
T 41600 46000 5 10 1 1 0 7 1
value=INPUT
}
C 41100 44400 1 0 0 input-2.sym
{
T 41100 44600 5 10 1 0 0 0 1
net=INPUT:1
T 41700 45100 5 10 0 0 0 0 1
device=none
T 41600 44500 5 10 1 1 0 7 1
value=INPUT
}
C 52800 45600 1 0 0 output-2.sym
{
T 53700 45800 5 10 1 0 0 0 1
net=OUTPUT:1
T 53000 46300 5 10 0 0 0 0 1
device=none
T 53700 45700 5 10 1 1 0 1 1
value=OUTPUT
}
