Analysis & Synthesis report for snake
Wed Dec 12 18:00:13 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Port Connectivity Checks: "collision:col|snake_body:snake|kbInput:kb"
 18. SignalTap II Logic Analyzer Settings
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Connections to In-System Debugging Instance "auto_signaltap_0"
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 12 18:00:13 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; snake                                       ;
; Top-level Entity Name              ; snake                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,464                                       ;
;     Total combinational functions  ; 3,326                                       ;
;     Dedicated logic registers      ; 1,064                                       ;
; Total registers                    ; 1064                                        ;
; Total pins                         ; 46                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 384                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; snake              ; snake              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; snake.v                                                            ; yes             ; User Verilog HDL File                        ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/snake.v                                                            ;             ;
; apple.v                                                            ; yes             ; User Verilog HDL File                        ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v                                                            ;             ;
; random_apple.v                                                     ; yes             ; User Verilog HDL File                        ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/random_apple.v                                                     ;             ;
; VGA_Controller.v                                                   ; yes             ; User Verilog HDL File                        ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/VGA_Controller.v                                                   ;             ;
; Clks_Generator.v                                                   ; yes             ; User Verilog HDL File                        ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/Clks_Generator.v                                                   ;             ;
; output_files/snake_body.v                                          ; yes             ; User Verilog HDL File                        ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v                                          ;             ;
; output_files/collision.v                                           ; yes             ; User Verilog HDL File                        ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/collision.v                                           ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                       ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_s124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/altsyncram_s124.tdf                                             ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                     ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                  ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                          ;             ;
; db/cntr_pei.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/cntr_pei.tdf                                                    ;             ;
; db/cmpr_ogc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/cmpr_ogc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/cntr_i6j.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sld445d6a72/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/ip/sld445d6a72/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 3,464       ;
;                                             ;             ;
; Total combinational functions               ; 3326        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 390         ;
;     -- 3 input functions                    ; 1414        ;
;     -- <=2 input functions                  ; 1522        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1499        ;
;     -- arithmetic mode                      ; 1827        ;
;                                             ;             ;
; Total registers                             ; 1064        ;
;     -- Dedicated logic registers            ; 1064        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 46          ;
; Total memory bits                           ; 384         ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; start~input ;
; Maximum fan-out                             ; 641         ;
; Total fan-out                               ; 12058       ;
; Average fan-out                             ; 2.68        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |snake                                                                                                                                  ; 3326 (15)           ; 1064 (25)                 ; 384         ; 0            ; 0       ; 0         ; 46   ; 0            ; |snake                                                                                                                                                                                                                                                                                                                                            ; snake                             ; work         ;
;    |Clks_Generator:CLKs|                                                                                                                ; 39 (39)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|Clks_Generator:CLKs                                                                                                                                                                                                                                                                                                                        ; Clks_Generator                    ; work         ;
;    |VGA_Controller:VGA|                                                                                                                 ; 44 (44)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|VGA_Controller:VGA                                                                                                                                                                                                                                                                                                                         ; VGA_Controller                    ; work         ;
;    |collision:col|                                                                                                                      ; 2856 (31)           ; 678 (11)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|collision:col                                                                                                                                                                                                                                                                                                                              ; collision                         ; work         ;
;       |Apple:app|                                                                                                                       ; 113 (75)            ; 20 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|collision:col|Apple:app                                                                                                                                                                                                                                                                                                                    ; Apple                             ; work         ;
;          |random_apple:salem|                                                                                                           ; 38 (38)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|collision:col|Apple:app|random_apple:salem                                                                                                                                                                                                                                                                                                 ; random_apple                      ; work         ;
;       |snake_body:snake|                                                                                                                ; 2712 (2605)         ; 647 (591)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|collision:col|snake_body:snake                                                                                                                                                                                                                                                                                                             ; snake_body                        ; work         ;
;          |kbInput:kb|                                                                                                                   ; 107 (107)           ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|collision:col|snake_body:snake|kbInput:kb                                                                                                                                                                                                                                                                                                  ; kbInput                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 132 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 131 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 131 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 131 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 130 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 130 (91)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 240 (2)             ; 222 (6)                   ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 238 (0)             ; 216 (0)                   ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 238 (87)            ; 216 (77)                  ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_s124:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s124:auto_generated                                                                                                                                                 ; altsyncram_s124                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 35 (35)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 10 (1)              ; 31 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 6 (0)               ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 39 (2)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 4 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_pei:auto_generated|                                                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pei:auto_generated                                                             ; cntr_pei                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 5 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_pei:auto_generated|                                                                                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_pei:auto_generated                                                                            ; cntr_pei                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 3            ; 128          ; 3            ; 384  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |snake|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |snake|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |snake|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |snake|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |snake|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+--------------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                             ; Free of Timing Hazards ;
+--------------------------------------------------------+-------------------------------------------------+------------------------+
; collision:col|Apple:app|appleY[8]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleY[7]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleY[6]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleY[5]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleY[4]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleY[3]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleY[2]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleY[1]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleX[9]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleX[8]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleX[7]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleX[6]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleX[5]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleX[4]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleX[3]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleX[2]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|Apple:app|appleX[1]                      ; collision:col|Apple:app|appleY[1]               ; yes                    ;
; collision:col|snake_body:snake|kbInput:kb|direction[4] ; collision:col|snake_body:snake|kbInput:kb|reset ; yes                    ;
; collision:col|snake_body:snake|kbInput:kb|direction[0] ; collision:col|snake_body:snake|kbInput:kb|reset ; yes                    ;
; collision:col|snake_body:snake|kbInput:kb|direction[1] ; collision:col|snake_body:snake|kbInput:kb|reset ; yes                    ;
; collision:col|snake_body:snake|kbInput:kb|direction[3] ; collision:col|snake_body:snake|kbInput:kb|reset ; yes                    ;
; collision:col|snake_body:snake|kbInput:kb|direction[2] ; collision:col|snake_body:snake|kbInput:kb|reset ; yes                    ;
; collision:col|snake_body:snake|kbInput:kb|reset        ; GND                                             ; yes                    ;
; Number of user-specified and inferred latches = 23     ;                                                 ;                        ;
+--------------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+---------------------------------------------------------------+----------------------------------------+
; Register name                                                 ; Reason for Removal                     ;
+---------------------------------------------------------------+----------------------------------------+
; collision:col|Apple:app|random_apple:salem|rand_Y[0]          ; Stuck at GND due to stuck port data_in ;
; collision:col|Apple:app|random_apple:salem|rand_X[0]          ; Stuck at GND due to stuck port data_in ;
; collision:col|snake_body:snake|kbInput:kb|previousCode[8..10] ; Stuck at GND due to stuck port data_in ;
; collision:col|snake_body:snake|snakeX[31][9]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeX[31][8]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeX[31][7]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeX[31][6]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeX[31][5]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeX[31][4]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeX[31][3]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeX[31][2]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeX[31][1]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeX[31][0]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeY[31][8]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeY[31][7]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeY[31][6]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeY[31][5]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeY[31][4]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeY[31][3]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeY[31][2]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeY[31][1]                  ; Lost fanout                            ;
; collision:col|snake_body:snake|snakeY[31][0]                  ; Lost fanout                            ;
; Total Number of Removed Registers = 24                        ;                                        ;
+---------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1064  ;
; Number of registers using Synchronous Clear  ; 59    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 110   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 835   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; collision:col|size[0]                                                                                                                                                                                                                                                                                                           ; 37      ;
; collision:col|azab                                                                                                                                                                                                                                                                                                              ; 2       ;
; collision:col|Apple:app|random_apple:salem|rand_Y[6]                                                                                                                                                                                                                                                                            ; 2       ;
; collision:col|Apple:app|random_apple:salem|rand_Y[4]                                                                                                                                                                                                                                                                            ; 2       ;
; collision:col|Apple:app|random_apple:salem|rand_Y[3]                                                                                                                                                                                                                                                                            ; 2       ;
; collision:col|Apple:app|random_apple:salem|rand_Y[1]                                                                                                                                                                                                                                                                            ; 2       ;
; collision:col|Apple:app|random_apple:salem|rand_X[6]                                                                                                                                                                                                                                                                            ; 2       ;
; collision:col|Apple:app|random_apple:salem|rand_X[2]                                                                                                                                                                                                                                                                            ; 2       ;
; collision:col|Apple:app|random_apple:salem|rand_X[1]                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 2       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |snake|collision:col|size[1]                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[30][6]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[29][2]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[28][4]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[27][8]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[26][9]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[25][5]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[24][4]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[23][1]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[22][6]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[21][1]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[20][9]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[19][9]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[18][0]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[17][1]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[16][2]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[15][1]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[14][1]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[13][1]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[12][9]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[11][9]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[10][9]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[9][9]            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[8][0]            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[7][9]            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[6][1]            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[5][2]            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[4][1]            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[3][8]            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[2][0]            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[1][9]            ;
; 33:1               ; 10 bits   ; 220 LEs       ; 20 LEs               ; 200 LEs                ; Yes        ; |snake|collision:col|snake_body:snake|snakeX[0][2]            ;
; 33:1               ; 9 bits    ; 198 LEs       ; 18 LEs               ; 180 LEs                ; Yes        ; |snake|collision:col|snake_body:snake|snakeY[0][8]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |snake|collision:col|seg2[2]                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |snake|collision:col|snake_body:snake|kbInput:kb|direction[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 3                         ; Untyped        ;
; sld_trigger_bits                                ; 3                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 128                       ; Untyped        ;
; sld_segment_size                                ; 1                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 24                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000  ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 3                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "collision:col|snake_body:snake|kbInput:kb"                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 3                   ; 3                ; 128          ; 128      ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 47                          ;
; cycloneiii_ff         ; 751                         ;
;     ENA               ; 600                         ;
;     ENA SCLR          ; 11                          ;
;     ENA SLD           ; 8                           ;
;     plain             ; 132                         ;
; cycloneiii_lcell_comb ; 2960                        ;
;     arith             ; 1767                        ;
;         2 data inputs ; 589                         ;
;         3 data inputs ; 1178                        ;
;     normal            ; 1193                        ;
;         0 data inputs ; 65                          ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 738                         ;
;         3 data inputs ; 136                         ;
;         4 data inputs ; 238                         ;
;                       ;                             ;
; Max LUT depth         ; 18.80                       ;
; Average LUT depth     ; 9.48                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                      ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clks_Generator:CLKs|VGA_clk ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Clks_Generator:CLKs|VGA_clk         ; N/A                                                                                                                                                            ;
; data                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data                                ; N/A                                                                                                                                                            ;
; data                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data                                ; N/A                                                                                                                                                            ;
; h                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; h                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; start                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start                               ; N/A                                                                                                                                                            ;
; start                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Dec 12 17:59:45 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file snake.v
    Info (12023): Found entity 1: snake File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/snake.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file apple.v
    Info (12023): Found entity 1: Apple File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_apple.v
    Info (12023): Found entity 1: random_apple File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/random_apple.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/VGA_Controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clks_generator.v
    Info (12023): Found entity 1: Clks_Generator File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/Clks_Generator.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file output_files/snake_body.v
    Info (12023): Found entity 1: snake_body File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 1
    Info (12023): Found entity 2: kbInput File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file output_files/collision.v
    Info (12023): Found entity 1: collision File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/collision.v Line: 1
Info (12127): Elaborating entity "snake" for the top level hierarchy
Info (12128): Elaborating entity "collision" for hierarchy "collision:col" File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/snake.v Line: 24
Warning (10230): Verilog HDL assignment warning at collision.v(25): truncated value with size 32 to match size of target (5) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/collision.v Line: 25
Warning (10230): Verilog HDL assignment warning at collision.v(60): truncated value with size 32 to match size of target (5) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/collision.v Line: 60
Info (12128): Elaborating entity "snake_body" for hierarchy "collision:col|snake_body:snake" File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/collision.v Line: 16
Warning (10230): Verilog HDL assignment warning at snake_body.v(34): truncated value with size 32 to match size of target (9) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 34
Warning (10230): Verilog HDL assignment warning at snake_body.v(35): truncated value with size 32 to match size of target (10) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 35
Warning (10230): Verilog HDL assignment warning at snake_body.v(36): truncated value with size 32 to match size of target (9) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 36
Warning (10230): Verilog HDL assignment warning at snake_body.v(37): truncated value with size 32 to match size of target (10) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 37
Info (12128): Elaborating entity "kbInput" for hierarchy "collision:col|snake_body:snake|kbInput:kb" File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at snake_body.v(109): inferring latch(es) for variable "reset", which holds its previous value in one or more paths through the always construct File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 109
Warning (10240): Verilog HDL Always Construct warning at snake_body.v(109): inferring latch(es) for variable "direction", which holds its previous value in one or more paths through the always construct File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 109
Info (10041): Inferred latch for "direction[0]" at snake_body.v(116) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 116
Info (10041): Inferred latch for "direction[1]" at snake_body.v(116) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 116
Info (10041): Inferred latch for "direction[2]" at snake_body.v(116) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 116
Info (10041): Inferred latch for "direction[3]" at snake_body.v(116) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 116
Info (10041): Inferred latch for "direction[4]" at snake_body.v(116) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 116
Info (10041): Inferred latch for "reset" at snake_body.v(116) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 116
Info (12128): Elaborating entity "Apple" for hierarchy "collision:col|Apple:app" File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/collision.v Line: 17
Warning (10235): Verilog HDL Always Construct warning at apple.v(17): variable "good_collision" is read inside the Always Construct but isn't in the Always Construct's Event Control File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 17
Warning (10235): Verilog HDL Always Construct warning at apple.v(19): variable "rand_X" is read inside the Always Construct but isn't in the Always Construct's Event Control File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at apple.v(20): variable "rand_Y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at apple.v(22): variable "start" is read inside the Always Construct but isn't in the Always Construct's Event Control File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at apple.v(24): variable "rand_X" is read inside the Always Construct but isn't in the Always Construct's Event Control File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 24
Warning (10235): Verilog HDL Always Construct warning at apple.v(25): variable "rand_Y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at apple.v(15): inferring latch(es) for variable "appleX", which holds its previous value in one or more paths through the always construct File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at apple.v(15): inferring latch(es) for variable "appleY", which holds its previous value in one or more paths through the always construct File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 15
Info (10041): Inferred latch for "appleY[0]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleY[1]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleY[2]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleY[3]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleY[4]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleY[5]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleY[6]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleY[7]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleY[8]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleX[0]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleX[1]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleX[2]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleX[3]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleX[4]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleX[5]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleX[6]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleX[7]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleX[8]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (10041): Inferred latch for "appleX[9]" at apple.v(22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 22
Info (12128): Elaborating entity "random_apple" for hierarchy "collision:col|Apple:app|random_apple:salem" File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/apple.v Line: 14
Warning (10230): Verilog HDL assignment warning at random_apple.v(9): truncated value with size 32 to match size of target (10) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/random_apple.v Line: 9
Warning (10230): Verilog HDL assignment warning at random_apple.v(18): truncated value with size 32 to match size of target (9) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/random_apple.v Line: 18
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:VGA" File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/snake.v Line: 25
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(37): truncated value with size 32 to match size of target (10) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/VGA_Controller.v Line: 37
Info (12128): Elaborating entity "Clks_Generator" for hierarchy "Clks_Generator:CLKs" File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/snake.v Line: 26
Warning (10230): Verilog HDL assignment warning at Clks_Generator.v(9): truncated value with size 32 to match size of target (22) File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/Clks_Generator.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s124.tdf
    Info (12023): Found entity 1: altsyncram_s124 File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/altsyncram_s124.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pei.tdf
    Info (12023): Found entity 1: cntr_pei File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/cntr_pei.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/cmpr_ogc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/cntr_i6j.tdf Line: 26
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.12.12.18:00:01 Progress: Loading sld445d6a72/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/ip/sld445d6a72/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13012): Latch collision:col|snake_body:snake|kbInput:kb|direction[4] has unsafe behavior File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 116
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal collision:col|snake_body:snake|kbInput:kb|reset File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 88
Warning (13012): Latch collision:col|snake_body:snake|kbInput:kb|direction[0] has unsafe behavior File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 116
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal collision:col|snake_body:snake|kbInput:kb|reset File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 88
Warning (13012): Latch collision:col|snake_body:snake|kbInput:kb|direction[1] has unsafe behavior File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 116
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal collision:col|snake_body:snake|kbInput:kb|reset File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 88
Warning (13012): Latch collision:col|snake_body:snake|kbInput:kb|direction[3] has unsafe behavior File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 116
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal collision:col|snake_body:snake|kbInput:kb|reset File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 88
Warning (13012): Latch collision:col|snake_body:snake|kbInput:kb|direction[2] has unsafe behavior File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 116
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal collision:col|snake_body:snake|kbInput:kb|reset File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake_body.v Line: 88
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg2[1]" is stuck at GND File: M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/snake.v Line: 20
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 37 of its 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3571 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 3517 logic cells
    Info (21064): Implemented 3 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Wed Dec 12 18:00:13 2018
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in M:/287/snake game 2.0/snake-game-FPGA-Verilog-master/output_files/snake.map.smsg.


