#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020555faf180 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000020556025810_0 .net "PC", 31 0, v0000020555fea360_0;  1 drivers
v0000020556026030_0 .var "clk", 0 0;
v00000205560260d0_0 .net "clkout", 0 0, L_0000020555fed780;  1 drivers
v0000020556026210_0 .net "cycles_consumed", 31 0, v0000020556026710_0;  1 drivers
v00000205560268f0_0 .var "rst", 0 0;
S_0000020555faf4a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000020555faf180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000020555fc6940 .param/l "RType" 0 4 2, C4<000000>;
P_0000020555fc6978 .param/l "add" 0 4 5, C4<100000>;
P_0000020555fc69b0 .param/l "addi" 0 4 8, C4<001000>;
P_0000020555fc69e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000020555fc6a20 .param/l "and_" 0 4 5, C4<100100>;
P_0000020555fc6a58 .param/l "andi" 0 4 8, C4<001100>;
P_0000020555fc6a90 .param/l "beq" 0 4 10, C4<000100>;
P_0000020555fc6ac8 .param/l "bne" 0 4 10, C4<000101>;
P_0000020555fc6b00 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020555fc6b38 .param/l "j" 0 4 12, C4<000010>;
P_0000020555fc6b70 .param/l "jal" 0 4 12, C4<000011>;
P_0000020555fc6ba8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020555fc6be0 .param/l "lw" 0 4 8, C4<100011>;
P_0000020555fc6c18 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020555fc6c50 .param/l "or_" 0 4 5, C4<100101>;
P_0000020555fc6c88 .param/l "ori" 0 4 8, C4<001101>;
P_0000020555fc6cc0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020555fc6cf8 .param/l "sll" 0 4 6, C4<000000>;
P_0000020555fc6d30 .param/l "slt" 0 4 5, C4<101010>;
P_0000020555fc6d68 .param/l "slti" 0 4 8, C4<101010>;
P_0000020555fc6da0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020555fc6dd8 .param/l "sub" 0 4 5, C4<100010>;
P_0000020555fc6e10 .param/l "subu" 0 4 5, C4<100011>;
P_0000020555fc6e48 .param/l "sw" 0 4 8, C4<101011>;
P_0000020555fc6e80 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020555fc6eb8 .param/l "xori" 0 4 8, C4<001110>;
L_0000020555fedf60 .functor NOT 1, v00000205560268f0_0, C4<0>, C4<0>, C4<0>;
L_0000020555fedd30 .functor NOT 1, v00000205560268f0_0, C4<0>, C4<0>, C4<0>;
L_0000020555fee2e0 .functor NOT 1, v00000205560268f0_0, C4<0>, C4<0>, C4<0>;
L_0000020555fee4a0 .functor NOT 1, v00000205560268f0_0, C4<0>, C4<0>, C4<0>;
L_0000020555fee3c0 .functor NOT 1, v00000205560268f0_0, C4<0>, C4<0>, C4<0>;
L_0000020555fedc50 .functor NOT 1, v00000205560268f0_0, C4<0>, C4<0>, C4<0>;
L_0000020555fed7f0 .functor NOT 1, v00000205560268f0_0, C4<0>, C4<0>, C4<0>;
L_0000020555fedcc0 .functor NOT 1, v00000205560268f0_0, C4<0>, C4<0>, C4<0>;
L_0000020555fed780 .functor OR 1, v0000020556026030_0, v0000020555fba4c0_0, C4<0>, C4<0>;
L_0000020555fedbe0 .functor OR 1, L_000002055606ffa0, L_00000205560709a0, C4<0>, C4<0>;
L_0000020555fee200 .functor AND 1, L_0000020556070d60, L_0000020556070ea0, C4<1>, C4<1>;
L_0000020555fedef0 .functor NOT 1, v00000205560268f0_0, C4<0>, C4<0>, C4<0>;
L_0000020555fedda0 .functor OR 1, L_0000020556071300, L_00000205560713a0, C4<0>, C4<0>;
L_0000020555fed940 .functor OR 1, L_0000020555fedda0, L_00000205560716c0, C4<0>, C4<0>;
L_0000020555fede10 .functor OR 1, L_0000020556071c60, L_0000020556087bf0, C4<0>, C4<0>;
L_0000020555fedfd0 .functor AND 1, L_0000020556071bc0, L_0000020555fede10, C4<1>, C4<1>;
L_0000020555fede80 .functor OR 1, L_0000020556086e30, L_0000020556086750, C4<0>, C4<0>;
L_0000020555feda90 .functor AND 1, L_0000020556086a70, L_0000020555fede80, C4<1>, C4<1>;
L_0000020555fee0b0 .functor NOT 1, L_0000020555fed780, C4<0>, C4<0>, C4<0>;
v0000020555feacc0_0 .net "ALUOp", 3 0, v0000020555fb9fc0_0;  1 drivers
v0000020555fead60_0 .net "ALUResult", 31 0, v0000020555fea860_0;  1 drivers
v0000020555feaf40_0 .net "ALUSrc", 0 0, v0000020555fb95c0_0;  1 drivers
v00000205560232d0_0 .net "ALUin2", 31 0, L_0000020556087dd0;  1 drivers
v0000020556022ab0_0 .net "MemReadEn", 0 0, v0000020555fba060_0;  1 drivers
v00000205560220b0_0 .net "MemWriteEn", 0 0, v0000020555fb9840_0;  1 drivers
v0000020556022650_0 .net "MemtoReg", 0 0, v0000020555fba1a0_0;  1 drivers
v0000020556021e30_0 .net "PC", 31 0, v0000020555fea360_0;  alias, 1 drivers
v0000020556021a70_0 .net "PCPlus1", 31 0, L_0000020556071da0;  1 drivers
v0000020556022970_0 .net "PCsrc", 0 0, v0000020555feb260_0;  1 drivers
v0000020556023370_0 .net "RegDst", 0 0, v0000020555fb9660_0;  1 drivers
v0000020556022c90_0 .net "RegWriteEn", 0 0, v0000020555fba240_0;  1 drivers
v0000020556023550_0 .net "WriteRegister", 4 0, L_0000020556070860;  1 drivers
v0000020556022bf0_0 .net *"_ivl_0", 0 0, L_0000020555fedf60;  1 drivers
L_0000020556027ef0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020556022dd0_0 .net/2u *"_ivl_10", 4 0, L_0000020556027ef0;  1 drivers
L_00000205560282e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020556022a10_0 .net *"_ivl_101", 15 0, L_00000205560282e0;  1 drivers
v0000020556022d30_0 .net *"_ivl_102", 31 0, L_0000020556070400;  1 drivers
L_0000020556028328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205560217f0_0 .net *"_ivl_105", 25 0, L_0000020556028328;  1 drivers
L_0000020556028370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205560219d0_0 .net/2u *"_ivl_106", 31 0, L_0000020556028370;  1 drivers
v0000020556021930_0 .net *"_ivl_108", 0 0, L_0000020556070d60;  1 drivers
L_00000205560283b8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000020556022b50_0 .net/2u *"_ivl_110", 5 0, L_00000205560283b8;  1 drivers
v00000205560216b0_0 .net *"_ivl_112", 0 0, L_0000020556070ea0;  1 drivers
v0000020556022e70_0 .net *"_ivl_115", 0 0, L_0000020555fee200;  1 drivers
v00000205560223d0_0 .net *"_ivl_116", 47 0, L_0000020556070f40;  1 drivers
L_0000020556028400 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020556021f70_0 .net *"_ivl_119", 15 0, L_0000020556028400;  1 drivers
L_0000020556027f38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020556023230_0 .net/2u *"_ivl_12", 5 0, L_0000020556027f38;  1 drivers
v0000020556022470_0 .net *"_ivl_120", 47 0, L_0000020556071580;  1 drivers
L_0000020556028448 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020556023050_0 .net *"_ivl_123", 15 0, L_0000020556028448;  1 drivers
v0000020556022f10_0 .net *"_ivl_125", 0 0, L_00000205560700e0;  1 drivers
v0000020556022fb0_0 .net *"_ivl_126", 31 0, L_0000020556070180;  1 drivers
v0000020556022790_0 .net *"_ivl_128", 47 0, L_0000020556070ae0;  1 drivers
v00000205560230f0_0 .net *"_ivl_130", 47 0, L_00000205560718a0;  1 drivers
v00000205560226f0_0 .net *"_ivl_132", 47 0, L_0000020556070220;  1 drivers
v0000020556023190_0 .net *"_ivl_134", 47 0, L_0000020556070720;  1 drivers
v0000020556023410_0 .net *"_ivl_14", 0 0, L_0000020556027250;  1 drivers
v0000020556021bb0_0 .net *"_ivl_140", 0 0, L_0000020555fedef0;  1 drivers
L_00000205560284d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205560234b0_0 .net/2u *"_ivl_142", 31 0, L_00000205560284d8;  1 drivers
L_00000205560285b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000020556022150_0 .net/2u *"_ivl_146", 5 0, L_00000205560285b0;  1 drivers
v0000020556021b10_0 .net *"_ivl_148", 0 0, L_0000020556071300;  1 drivers
L_00000205560285f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000020556021750_0 .net/2u *"_ivl_150", 5 0, L_00000205560285f8;  1 drivers
v0000020556022010_0 .net *"_ivl_152", 0 0, L_00000205560713a0;  1 drivers
v00000205560221f0_0 .net *"_ivl_155", 0 0, L_0000020555fedda0;  1 drivers
L_0000020556028640 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000020556021890_0 .net/2u *"_ivl_156", 5 0, L_0000020556028640;  1 drivers
v0000020556021c50_0 .net *"_ivl_158", 0 0, L_00000205560716c0;  1 drivers
L_0000020556027f80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000020556021cf0_0 .net/2u *"_ivl_16", 4 0, L_0000020556027f80;  1 drivers
v0000020556021ed0_0 .net *"_ivl_161", 0 0, L_0000020555fed940;  1 drivers
L_0000020556028688 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020556021d90_0 .net/2u *"_ivl_162", 15 0, L_0000020556028688;  1 drivers
v0000020556022290_0 .net *"_ivl_164", 31 0, L_0000020556071440;  1 drivers
v0000020556022330_0 .net *"_ivl_167", 0 0, L_0000020556071800;  1 drivers
v0000020556022510_0 .net *"_ivl_168", 15 0, L_00000205560714e0;  1 drivers
v00000205560225b0_0 .net *"_ivl_170", 31 0, L_0000020556071940;  1 drivers
v0000020556022830_0 .net *"_ivl_174", 31 0, L_00000205560719e0;  1 drivers
L_00000205560286d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205560228d0_0 .net *"_ivl_177", 25 0, L_00000205560286d0;  1 drivers
L_0000020556028718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020556024a20_0 .net/2u *"_ivl_178", 31 0, L_0000020556028718;  1 drivers
v0000020556024c00_0 .net *"_ivl_180", 0 0, L_0000020556071bc0;  1 drivers
L_0000020556028760 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020556024840_0 .net/2u *"_ivl_182", 5 0, L_0000020556028760;  1 drivers
v00000205560245c0_0 .net *"_ivl_184", 0 0, L_0000020556071c60;  1 drivers
L_00000205560287a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020556024ac0_0 .net/2u *"_ivl_186", 5 0, L_00000205560287a8;  1 drivers
v0000020556024b60_0 .net *"_ivl_188", 0 0, L_0000020556087bf0;  1 drivers
v0000020556025380_0 .net *"_ivl_19", 4 0, L_0000020556026a30;  1 drivers
v0000020556023bc0_0 .net *"_ivl_191", 0 0, L_0000020555fede10;  1 drivers
v0000020556023e40_0 .net *"_ivl_193", 0 0, L_0000020555fedfd0;  1 drivers
L_00000205560287f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000205560252e0_0 .net/2u *"_ivl_194", 5 0, L_00000205560287f0;  1 drivers
v0000020556024660_0 .net *"_ivl_196", 0 0, L_00000205560869d0;  1 drivers
L_0000020556028838 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020556025420_0 .net/2u *"_ivl_198", 31 0, L_0000020556028838;  1 drivers
L_0000020556027ea8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000205560242a0_0 .net/2u *"_ivl_2", 5 0, L_0000020556027ea8;  1 drivers
v0000020556023940_0 .net *"_ivl_20", 4 0, L_0000020556026ad0;  1 drivers
v0000020556023ee0_0 .net *"_ivl_200", 31 0, L_0000020556087c90;  1 drivers
v0000020556024700_0 .net *"_ivl_204", 31 0, L_00000205560864d0;  1 drivers
L_0000020556028880 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205560247a0_0 .net *"_ivl_207", 25 0, L_0000020556028880;  1 drivers
L_00000205560288c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020556025100_0 .net/2u *"_ivl_208", 31 0, L_00000205560288c8;  1 drivers
v0000020556024ca0_0 .net *"_ivl_210", 0 0, L_0000020556086a70;  1 drivers
L_0000020556028910 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020556024480_0 .net/2u *"_ivl_212", 5 0, L_0000020556028910;  1 drivers
v0000020556024d40_0 .net *"_ivl_214", 0 0, L_0000020556086e30;  1 drivers
L_0000020556028958 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000205560239e0_0 .net/2u *"_ivl_216", 5 0, L_0000020556028958;  1 drivers
v0000020556023c60_0 .net *"_ivl_218", 0 0, L_0000020556086750;  1 drivers
v0000020556023b20_0 .net *"_ivl_221", 0 0, L_0000020555fede80;  1 drivers
v0000020556023760_0 .net *"_ivl_223", 0 0, L_0000020555feda90;  1 drivers
L_00000205560289a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000205560236c0_0 .net/2u *"_ivl_224", 5 0, L_00000205560289a0;  1 drivers
v0000020556025560_0 .net *"_ivl_226", 0 0, L_0000020556085fd0;  1 drivers
v00000205560248e0_0 .net *"_ivl_228", 31 0, L_0000020556086ed0;  1 drivers
v0000020556023d00_0 .net *"_ivl_24", 0 0, L_0000020555fee2e0;  1 drivers
L_0000020556027fc8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020556023da0_0 .net/2u *"_ivl_26", 4 0, L_0000020556027fc8;  1 drivers
v0000020556024160_0 .net *"_ivl_29", 4 0, L_0000020556026c10;  1 drivers
v0000020556024980_0 .net *"_ivl_32", 0 0, L_0000020555fee4a0;  1 drivers
L_0000020556028010 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020556023a80_0 .net/2u *"_ivl_34", 4 0, L_0000020556028010;  1 drivers
v0000020556023f80_0 .net *"_ivl_37", 4 0, L_0000020556027570;  1 drivers
v0000020556024520_0 .net *"_ivl_40", 0 0, L_0000020555fee3c0;  1 drivers
L_0000020556028058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020556023800_0 .net/2u *"_ivl_42", 15 0, L_0000020556028058;  1 drivers
v00000205560251a0_0 .net *"_ivl_45", 15 0, L_0000020556070040;  1 drivers
v0000020556024de0_0 .net *"_ivl_48", 0 0, L_0000020555fedc50;  1 drivers
v00000205560254c0_0 .net *"_ivl_5", 5 0, L_0000020556026e90;  1 drivers
L_00000205560280a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020556024200_0 .net/2u *"_ivl_50", 36 0, L_00000205560280a0;  1 drivers
L_00000205560280e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205560238a0_0 .net/2u *"_ivl_52", 31 0, L_00000205560280e8;  1 drivers
v0000020556024020_0 .net *"_ivl_55", 4 0, L_0000020556071760;  1 drivers
v0000020556025240_0 .net *"_ivl_56", 36 0, L_00000205560702c0;  1 drivers
v0000020556024e80_0 .net *"_ivl_58", 36 0, L_0000020556071120;  1 drivers
v00000205560240c0_0 .net *"_ivl_62", 0 0, L_0000020555fed7f0;  1 drivers
L_0000020556028130 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020556024340_0 .net/2u *"_ivl_64", 5 0, L_0000020556028130;  1 drivers
v0000020556024f20_0 .net *"_ivl_67", 5 0, L_0000020556070c20;  1 drivers
v0000020556024fc0_0 .net *"_ivl_70", 0 0, L_0000020555fedcc0;  1 drivers
L_0000020556028178 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205560243e0_0 .net/2u *"_ivl_72", 57 0, L_0000020556028178;  1 drivers
L_00000205560281c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020556025060_0 .net/2u *"_ivl_74", 31 0, L_00000205560281c0;  1 drivers
v0000020556026df0_0 .net *"_ivl_77", 25 0, L_0000020556070360;  1 drivers
v0000020556025950_0 .net *"_ivl_78", 57 0, L_0000020556071080;  1 drivers
v0000020556025ef0_0 .net *"_ivl_8", 0 0, L_0000020555fedd30;  1 drivers
v0000020556026670_0 .net *"_ivl_80", 57 0, L_00000205560711c0;  1 drivers
L_0000020556028208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000205560265d0_0 .net/2u *"_ivl_84", 31 0, L_0000020556028208;  1 drivers
L_0000020556028250 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020556027110_0 .net/2u *"_ivl_88", 5 0, L_0000020556028250;  1 drivers
v0000020556026cb0_0 .net *"_ivl_90", 0 0, L_000002055606ffa0;  1 drivers
L_0000020556028298 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020556026490_0 .net/2u *"_ivl_92", 5 0, L_0000020556028298;  1 drivers
v0000020556026b70_0 .net *"_ivl_94", 0 0, L_00000205560709a0;  1 drivers
v00000205560259f0_0 .net *"_ivl_97", 0 0, L_0000020555fedbe0;  1 drivers
v00000205560258b0_0 .net *"_ivl_98", 47 0, L_0000020556071a80;  1 drivers
v0000020556025b30_0 .net "adderResult", 31 0, L_00000205560707c0;  1 drivers
v0000020556026170_0 .net "address", 31 0, L_0000020556070e00;  1 drivers
v00000205560262b0_0 .net "clk", 0 0, L_0000020555fed780;  alias, 1 drivers
v0000020556026710_0 .var "cycles_consumed", 31 0;
v0000020556025c70_0 .net "extImm", 31 0, L_0000020556071b20;  1 drivers
v00000205560274d0_0 .net "funct", 5 0, L_0000020556071d00;  1 drivers
v0000020556027390_0 .net "hlt", 0 0, v0000020555fba4c0_0;  1 drivers
v0000020556025a90_0 .net "imm", 15 0, L_0000020556071620;  1 drivers
v0000020556026d50_0 .net "immediate", 31 0, L_00000205560870b0;  1 drivers
v0000020556025bd0_0 .net "input_clk", 0 0, v0000020556026030_0;  1 drivers
v0000020556025d10_0 .net "instruction", 31 0, L_0000020556070680;  1 drivers
v0000020556026350_0 .net "memoryReadData", 31 0, v0000020555feb300_0;  1 drivers
v0000020556027430_0 .net "nextPC", 31 0, L_00000205560704a0;  1 drivers
v0000020556026f30_0 .net "opcode", 5 0, L_0000020556026fd0;  1 drivers
v00000205560267b0_0 .net "rd", 4 0, L_0000020556027070;  1 drivers
v00000205560271b0_0 .net "readData1", 31 0, L_0000020555fed6a0;  1 drivers
v0000020556025f90_0 .net "readData1_w", 31 0, L_0000020556086c50;  1 drivers
v00000205560256d0_0 .net "readData2", 31 0, L_0000020555fed9b0;  1 drivers
v0000020556026850_0 .net "rs", 4 0, L_00000205560272f0;  1 drivers
v0000020556025db0_0 .net "rst", 0 0, v00000205560268f0_0;  1 drivers
v00000205560263f0_0 .net "rt", 4 0, L_000002055606ff00;  1 drivers
v0000020556025770_0 .net "shamt", 31 0, L_0000020556070a40;  1 drivers
v0000020556026990_0 .net "wire_instruction", 31 0, L_0000020555fed860;  1 drivers
v0000020556025e50_0 .net "writeData", 31 0, L_0000020556087d30;  1 drivers
v0000020556026530_0 .net "zero", 0 0, L_00000205560878d0;  1 drivers
L_0000020556026e90 .part L_0000020556070680, 26, 6;
L_0000020556026fd0 .functor MUXZ 6, L_0000020556026e90, L_0000020556027ea8, L_0000020555fedf60, C4<>;
L_0000020556027250 .cmp/eq 6, L_0000020556026fd0, L_0000020556027f38;
L_0000020556026a30 .part L_0000020556070680, 11, 5;
L_0000020556026ad0 .functor MUXZ 5, L_0000020556026a30, L_0000020556027f80, L_0000020556027250, C4<>;
L_0000020556027070 .functor MUXZ 5, L_0000020556026ad0, L_0000020556027ef0, L_0000020555fedd30, C4<>;
L_0000020556026c10 .part L_0000020556070680, 21, 5;
L_00000205560272f0 .functor MUXZ 5, L_0000020556026c10, L_0000020556027fc8, L_0000020555fee2e0, C4<>;
L_0000020556027570 .part L_0000020556070680, 16, 5;
L_000002055606ff00 .functor MUXZ 5, L_0000020556027570, L_0000020556028010, L_0000020555fee4a0, C4<>;
L_0000020556070040 .part L_0000020556070680, 0, 16;
L_0000020556071620 .functor MUXZ 16, L_0000020556070040, L_0000020556028058, L_0000020555fee3c0, C4<>;
L_0000020556071760 .part L_0000020556070680, 6, 5;
L_00000205560702c0 .concat [ 5 32 0 0], L_0000020556071760, L_00000205560280e8;
L_0000020556071120 .functor MUXZ 37, L_00000205560702c0, L_00000205560280a0, L_0000020555fedc50, C4<>;
L_0000020556070a40 .part L_0000020556071120, 0, 32;
L_0000020556070c20 .part L_0000020556070680, 0, 6;
L_0000020556071d00 .functor MUXZ 6, L_0000020556070c20, L_0000020556028130, L_0000020555fed7f0, C4<>;
L_0000020556070360 .part L_0000020556070680, 0, 26;
L_0000020556071080 .concat [ 26 32 0 0], L_0000020556070360, L_00000205560281c0;
L_00000205560711c0 .functor MUXZ 58, L_0000020556071080, L_0000020556028178, L_0000020555fedcc0, C4<>;
L_0000020556070e00 .part L_00000205560711c0, 0, 32;
L_0000020556071da0 .arith/sum 32, v0000020555fea360_0, L_0000020556028208;
L_000002055606ffa0 .cmp/eq 6, L_0000020556026fd0, L_0000020556028250;
L_00000205560709a0 .cmp/eq 6, L_0000020556026fd0, L_0000020556028298;
L_0000020556071a80 .concat [ 32 16 0 0], L_0000020556070e00, L_00000205560282e0;
L_0000020556070400 .concat [ 6 26 0 0], L_0000020556026fd0, L_0000020556028328;
L_0000020556070d60 .cmp/eq 32, L_0000020556070400, L_0000020556028370;
L_0000020556070ea0 .cmp/eq 6, L_0000020556071d00, L_00000205560283b8;
L_0000020556070f40 .concat [ 32 16 0 0], L_0000020555fed6a0, L_0000020556028400;
L_0000020556071580 .concat [ 32 16 0 0], v0000020555fea360_0, L_0000020556028448;
L_00000205560700e0 .part L_0000020556071620, 15, 1;
LS_0000020556070180_0_0 .concat [ 1 1 1 1], L_00000205560700e0, L_00000205560700e0, L_00000205560700e0, L_00000205560700e0;
LS_0000020556070180_0_4 .concat [ 1 1 1 1], L_00000205560700e0, L_00000205560700e0, L_00000205560700e0, L_00000205560700e0;
LS_0000020556070180_0_8 .concat [ 1 1 1 1], L_00000205560700e0, L_00000205560700e0, L_00000205560700e0, L_00000205560700e0;
LS_0000020556070180_0_12 .concat [ 1 1 1 1], L_00000205560700e0, L_00000205560700e0, L_00000205560700e0, L_00000205560700e0;
LS_0000020556070180_0_16 .concat [ 1 1 1 1], L_00000205560700e0, L_00000205560700e0, L_00000205560700e0, L_00000205560700e0;
LS_0000020556070180_0_20 .concat [ 1 1 1 1], L_00000205560700e0, L_00000205560700e0, L_00000205560700e0, L_00000205560700e0;
LS_0000020556070180_0_24 .concat [ 1 1 1 1], L_00000205560700e0, L_00000205560700e0, L_00000205560700e0, L_00000205560700e0;
LS_0000020556070180_0_28 .concat [ 1 1 1 1], L_00000205560700e0, L_00000205560700e0, L_00000205560700e0, L_00000205560700e0;
LS_0000020556070180_1_0 .concat [ 4 4 4 4], LS_0000020556070180_0_0, LS_0000020556070180_0_4, LS_0000020556070180_0_8, LS_0000020556070180_0_12;
LS_0000020556070180_1_4 .concat [ 4 4 4 4], LS_0000020556070180_0_16, LS_0000020556070180_0_20, LS_0000020556070180_0_24, LS_0000020556070180_0_28;
L_0000020556070180 .concat [ 16 16 0 0], LS_0000020556070180_1_0, LS_0000020556070180_1_4;
L_0000020556070ae0 .concat [ 16 32 0 0], L_0000020556071620, L_0000020556070180;
L_00000205560718a0 .arith/sum 48, L_0000020556071580, L_0000020556070ae0;
L_0000020556070220 .functor MUXZ 48, L_00000205560718a0, L_0000020556070f40, L_0000020555fee200, C4<>;
L_0000020556070720 .functor MUXZ 48, L_0000020556070220, L_0000020556071a80, L_0000020555fedbe0, C4<>;
L_00000205560707c0 .part L_0000020556070720, 0, 32;
L_00000205560704a0 .functor MUXZ 32, L_0000020556071da0, L_00000205560707c0, v0000020555feb260_0, C4<>;
L_0000020556070680 .functor MUXZ 32, L_0000020555fed860, L_00000205560284d8, L_0000020555fedef0, C4<>;
L_0000020556071300 .cmp/eq 6, L_0000020556026fd0, L_00000205560285b0;
L_00000205560713a0 .cmp/eq 6, L_0000020556026fd0, L_00000205560285f8;
L_00000205560716c0 .cmp/eq 6, L_0000020556026fd0, L_0000020556028640;
L_0000020556071440 .concat [ 16 16 0 0], L_0000020556071620, L_0000020556028688;
L_0000020556071800 .part L_0000020556071620, 15, 1;
LS_00000205560714e0_0_0 .concat [ 1 1 1 1], L_0000020556071800, L_0000020556071800, L_0000020556071800, L_0000020556071800;
LS_00000205560714e0_0_4 .concat [ 1 1 1 1], L_0000020556071800, L_0000020556071800, L_0000020556071800, L_0000020556071800;
LS_00000205560714e0_0_8 .concat [ 1 1 1 1], L_0000020556071800, L_0000020556071800, L_0000020556071800, L_0000020556071800;
LS_00000205560714e0_0_12 .concat [ 1 1 1 1], L_0000020556071800, L_0000020556071800, L_0000020556071800, L_0000020556071800;
L_00000205560714e0 .concat [ 4 4 4 4], LS_00000205560714e0_0_0, LS_00000205560714e0_0_4, LS_00000205560714e0_0_8, LS_00000205560714e0_0_12;
L_0000020556071940 .concat [ 16 16 0 0], L_0000020556071620, L_00000205560714e0;
L_0000020556071b20 .functor MUXZ 32, L_0000020556071940, L_0000020556071440, L_0000020555fed940, C4<>;
L_00000205560719e0 .concat [ 6 26 0 0], L_0000020556026fd0, L_00000205560286d0;
L_0000020556071bc0 .cmp/eq 32, L_00000205560719e0, L_0000020556028718;
L_0000020556071c60 .cmp/eq 6, L_0000020556071d00, L_0000020556028760;
L_0000020556087bf0 .cmp/eq 6, L_0000020556071d00, L_00000205560287a8;
L_00000205560869d0 .cmp/eq 6, L_0000020556026fd0, L_00000205560287f0;
L_0000020556087c90 .functor MUXZ 32, L_0000020556071b20, L_0000020556028838, L_00000205560869d0, C4<>;
L_00000205560870b0 .functor MUXZ 32, L_0000020556087c90, L_0000020556070a40, L_0000020555fedfd0, C4<>;
L_00000205560864d0 .concat [ 6 26 0 0], L_0000020556026fd0, L_0000020556028880;
L_0000020556086a70 .cmp/eq 32, L_00000205560864d0, L_00000205560288c8;
L_0000020556086e30 .cmp/eq 6, L_0000020556071d00, L_0000020556028910;
L_0000020556086750 .cmp/eq 6, L_0000020556071d00, L_0000020556028958;
L_0000020556085fd0 .cmp/eq 6, L_0000020556026fd0, L_00000205560289a0;
L_0000020556086ed0 .functor MUXZ 32, L_0000020555fed6a0, v0000020555fea360_0, L_0000020556085fd0, C4<>;
L_0000020556086c50 .functor MUXZ 32, L_0000020556086ed0, L_0000020555fed9b0, L_0000020555feda90, C4<>;
S_0000020555faf630 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000020555faf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020555fa8730 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020555feda20 .functor NOT 1, v0000020555fb95c0_0, C4<0>, C4<0>, C4<0>;
v0000020555fb98e0_0 .net *"_ivl_0", 0 0, L_0000020555feda20;  1 drivers
v0000020555fb9e80_0 .net "in1", 31 0, L_0000020555fed9b0;  alias, 1 drivers
v0000020555fb8da0_0 .net "in2", 31 0, L_00000205560870b0;  alias, 1 drivers
v0000020555fb8e40_0 .net "out", 31 0, L_0000020556087dd0;  alias, 1 drivers
v0000020555fb9ca0_0 .net "s", 0 0, v0000020555fb95c0_0;  alias, 1 drivers
L_0000020556087dd0 .functor MUXZ 32, L_00000205560870b0, L_0000020555fed9b0, L_0000020555feda20, C4<>;
S_0000020555fc5e90 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000020555faf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000020555fe8f90 .param/l "RType" 0 4 2, C4<000000>;
P_0000020555fe8fc8 .param/l "add" 0 4 5, C4<100000>;
P_0000020555fe9000 .param/l "addi" 0 4 8, C4<001000>;
P_0000020555fe9038 .param/l "addu" 0 4 5, C4<100001>;
P_0000020555fe9070 .param/l "and_" 0 4 5, C4<100100>;
P_0000020555fe90a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020555fe90e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020555fe9118 .param/l "bne" 0 4 10, C4<000101>;
P_0000020555fe9150 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020555fe9188 .param/l "j" 0 4 12, C4<000010>;
P_0000020555fe91c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020555fe91f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020555fe9230 .param/l "lw" 0 4 8, C4<100011>;
P_0000020555fe9268 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020555fe92a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020555fe92d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020555fe9310 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020555fe9348 .param/l "sll" 0 4 6, C4<000000>;
P_0000020555fe9380 .param/l "slt" 0 4 5, C4<101010>;
P_0000020555fe93b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020555fe93f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020555fe9428 .param/l "sub" 0 4 5, C4<100010>;
P_0000020555fe9460 .param/l "subu" 0 4 5, C4<100011>;
P_0000020555fe9498 .param/l "sw" 0 4 8, C4<101011>;
P_0000020555fe94d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020555fe9508 .param/l "xori" 0 4 8, C4<001110>;
v0000020555fb9fc0_0 .var "ALUOp", 3 0;
v0000020555fb95c0_0 .var "ALUSrc", 0 0;
v0000020555fba060_0 .var "MemReadEn", 0 0;
v0000020555fb9840_0 .var "MemWriteEn", 0 0;
v0000020555fba1a0_0 .var "MemtoReg", 0 0;
v0000020555fb9660_0 .var "RegDst", 0 0;
v0000020555fba240_0 .var "RegWriteEn", 0 0;
v0000020555fb89e0_0 .net "funct", 5 0, L_0000020556071d00;  alias, 1 drivers
v0000020555fba4c0_0 .var "hlt", 0 0;
v0000020555fb8c60_0 .net "opcode", 5 0, L_0000020556026fd0;  alias, 1 drivers
v0000020555fb8b20_0 .net "rst", 0 0, v00000205560268f0_0;  alias, 1 drivers
E_0000020555fa8ef0 .event anyedge, v0000020555fb8b20_0, v0000020555fb8c60_0, v0000020555fb89e0_0;
S_0000020555f565b0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000020555faf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000020555fa8770 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000020555fed860 .functor BUFZ 32, L_0000020556070540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020555fb8f80_0 .net "Data_Out", 31 0, L_0000020555fed860;  alias, 1 drivers
v0000020555fb9700 .array "InstMem", 0 1023, 31 0;
v0000020555fb9480_0 .net *"_ivl_0", 31 0, L_0000020556070540;  1 drivers
v0000020555fb9020_0 .net *"_ivl_3", 9 0, L_00000205560705e0;  1 drivers
v0000020555fb9160_0 .net *"_ivl_4", 11 0, L_0000020556070fe0;  1 drivers
L_0000020556028490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020555fb9520_0 .net *"_ivl_7", 1 0, L_0000020556028490;  1 drivers
v0000020555fb86c0_0 .net "addr", 31 0, v0000020555fea360_0;  alias, 1 drivers
v0000020555fba560_0 .var/i "i", 31 0;
L_0000020556070540 .array/port v0000020555fb9700, L_0000020556070fe0;
L_00000205560705e0 .part v0000020555fea360_0, 0, 10;
L_0000020556070fe0 .concat [ 10 2 0 0], L_00000205560705e0, L_0000020556028490;
S_0000020555f56740 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000020555faf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000020555fed6a0 .functor BUFZ 32, L_0000020556070900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020555fed9b0 .functor BUFZ 32, L_0000020556070cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020555fb97a0_0 .net *"_ivl_0", 31 0, L_0000020556070900;  1 drivers
v0000020555fb92a0_0 .net *"_ivl_10", 6 0, L_0000020556071260;  1 drivers
L_0000020556028568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020555f95e30_0 .net *"_ivl_13", 1 0, L_0000020556028568;  1 drivers
v0000020555f960b0_0 .net *"_ivl_2", 6 0, L_0000020556070b80;  1 drivers
L_0000020556028520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020555fea9a0_0 .net *"_ivl_5", 1 0, L_0000020556028520;  1 drivers
v0000020555fe9e60_0 .net *"_ivl_8", 31 0, L_0000020556070cc0;  1 drivers
v0000020555fe95a0_0 .net "clk", 0 0, L_0000020555fed780;  alias, 1 drivers
v0000020555fea720_0 .var/i "i", 31 0;
v0000020555fe9c80_0 .net "readData1", 31 0, L_0000020555fed6a0;  alias, 1 drivers
v0000020555fea220_0 .net "readData2", 31 0, L_0000020555fed9b0;  alias, 1 drivers
v0000020555feb440_0 .net "readRegister1", 4 0, L_00000205560272f0;  alias, 1 drivers
v0000020555fea4a0_0 .net "readRegister2", 4 0, L_000002055606ff00;  alias, 1 drivers
v0000020555fe9a00 .array "registers", 31 0, 31 0;
v0000020555fe9640_0 .net "rst", 0 0, v00000205560268f0_0;  alias, 1 drivers
v0000020555fe9aa0_0 .net "we", 0 0, v0000020555fba240_0;  alias, 1 drivers
v0000020555fea900_0 .net "writeData", 31 0, L_0000020556087d30;  alias, 1 drivers
v0000020555fe96e0_0 .net "writeRegister", 4 0, L_0000020556070860;  alias, 1 drivers
E_0000020555fa8830/0 .event negedge, v0000020555fb8b20_0;
E_0000020555fa8830/1 .event posedge, v0000020555fe95a0_0;
E_0000020555fa8830 .event/or E_0000020555fa8830/0, E_0000020555fa8830/1;
L_0000020556070900 .array/port v0000020555fe9a00, L_0000020556070b80;
L_0000020556070b80 .concat [ 5 2 0 0], L_00000205560272f0, L_0000020556028520;
L_0000020556070cc0 .array/port v0000020555fe9a00, L_0000020556071260;
L_0000020556071260 .concat [ 5 2 0 0], L_000002055606ff00, L_0000020556028568;
S_0000020555f029c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000020555f56740;
 .timescale 0 0;
v0000020555fb8760_0 .var/i "i", 31 0;
S_0000020555f02b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000020555faf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000020555fa9370 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000020555fed8d0 .functor NOT 1, v0000020555fb9660_0, C4<0>, C4<0>, C4<0>;
v0000020555fe9be0_0 .net *"_ivl_0", 0 0, L_0000020555fed8d0;  1 drivers
v0000020555fea540_0 .net "in1", 4 0, L_000002055606ff00;  alias, 1 drivers
v0000020555fea680_0 .net "in2", 4 0, L_0000020556027070;  alias, 1 drivers
v0000020555feaa40_0 .net "out", 4 0, L_0000020556070860;  alias, 1 drivers
v0000020555feaae0_0 .net "s", 0 0, v0000020555fb9660_0;  alias, 1 drivers
L_0000020556070860 .functor MUXZ 5, L_0000020556027070, L_000002055606ff00, L_0000020555fed8d0, C4<>;
S_0000020555f55c70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000020555faf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020555fa93b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020555fee040 .functor NOT 1, v0000020555fba1a0_0, C4<0>, C4<0>, C4<0>;
v0000020555feab80_0 .net *"_ivl_0", 0 0, L_0000020555fee040;  1 drivers
v0000020555fe9fa0_0 .net "in1", 31 0, v0000020555fea860_0;  alias, 1 drivers
v0000020555feae00_0 .net "in2", 31 0, v0000020555feb300_0;  alias, 1 drivers
v0000020555fea040_0 .net "out", 31 0, L_0000020556087d30;  alias, 1 drivers
v0000020555feb1c0_0 .net "s", 0 0, v0000020555fba1a0_0;  alias, 1 drivers
L_0000020556087d30 .functor MUXZ 32, v0000020555feb300_0, v0000020555fea860_0, L_0000020555fee040, C4<>;
S_0000020555f55e00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000020555faf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020555f3f020 .param/l "ADD" 0 9 12, C4<0000>;
P_0000020555f3f058 .param/l "AND" 0 9 12, C4<0010>;
P_0000020555f3f090 .param/l "NOR" 0 9 12, C4<0101>;
P_0000020555f3f0c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000020555f3f100 .param/l "SGT" 0 9 12, C4<0111>;
P_0000020555f3f138 .param/l "SLL" 0 9 12, C4<1000>;
P_0000020555f3f170 .param/l "SLT" 0 9 12, C4<0110>;
P_0000020555f3f1a8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000020555f3f1e0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000020555f3f218 .param/l "XOR" 0 9 12, C4<0100>;
P_0000020555f3f250 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000020555f3f288 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000205560289e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020555fe9820_0 .net/2u *"_ivl_0", 31 0, L_00000205560289e8;  1 drivers
v0000020555fe9780_0 .net "opSel", 3 0, v0000020555fb9fc0_0;  alias, 1 drivers
v0000020555fe9f00_0 .net "operand1", 31 0, L_0000020556086c50;  alias, 1 drivers
v0000020555feaea0_0 .net "operand2", 31 0, L_0000020556087dd0;  alias, 1 drivers
v0000020555fea860_0 .var "result", 31 0;
v0000020555feafe0_0 .net "zero", 0 0, L_00000205560878d0;  alias, 1 drivers
E_0000020555fa8bb0 .event anyedge, v0000020555fb9fc0_0, v0000020555fe9f00_0, v0000020555fb8e40_0;
L_00000205560878d0 .cmp/eq 32, v0000020555fea860_0, L_00000205560289e8;
S_0000020555f3f2d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000020555faf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000205560210a0 .param/l "RType" 0 4 2, C4<000000>;
P_00000205560210d8 .param/l "add" 0 4 5, C4<100000>;
P_0000020556021110 .param/l "addi" 0 4 8, C4<001000>;
P_0000020556021148 .param/l "addu" 0 4 5, C4<100001>;
P_0000020556021180 .param/l "and_" 0 4 5, C4<100100>;
P_00000205560211b8 .param/l "andi" 0 4 8, C4<001100>;
P_00000205560211f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020556021228 .param/l "bne" 0 4 10, C4<000101>;
P_0000020556021260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020556021298 .param/l "j" 0 4 12, C4<000010>;
P_00000205560212d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020556021308 .param/l "jr" 0 4 6, C4<001000>;
P_0000020556021340 .param/l "lw" 0 4 8, C4<100011>;
P_0000020556021378 .param/l "nor_" 0 4 5, C4<100111>;
P_00000205560213b0 .param/l "or_" 0 4 5, C4<100101>;
P_00000205560213e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020556021420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020556021458 .param/l "sll" 0 4 6, C4<000000>;
P_0000020556021490 .param/l "slt" 0 4 5, C4<101010>;
P_00000205560214c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020556021500 .param/l "srl" 0 4 6, C4<000010>;
P_0000020556021538 .param/l "sub" 0 4 5, C4<100010>;
P_0000020556021570 .param/l "subu" 0 4 5, C4<100011>;
P_00000205560215a8 .param/l "sw" 0 4 8, C4<101011>;
P_00000205560215e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020556021618 .param/l "xori" 0 4 8, C4<001110>;
v0000020555feb260_0 .var "PCsrc", 0 0;
v0000020555fea400_0 .net "funct", 5 0, L_0000020556071d00;  alias, 1 drivers
v0000020555fea0e0_0 .net "opcode", 5 0, L_0000020556026fd0;  alias, 1 drivers
v0000020555feb3a0_0 .net "operand1", 31 0, L_0000020555fed6a0;  alias, 1 drivers
v0000020555fea180_0 .net "operand2", 31 0, L_0000020556087dd0;  alias, 1 drivers
v0000020555fe9b40_0 .net "rst", 0 0, v00000205560268f0_0;  alias, 1 drivers
E_0000020555fa8f70/0 .event anyedge, v0000020555fb8b20_0, v0000020555fb8c60_0, v0000020555fe9c80_0, v0000020555fb8e40_0;
E_0000020555fa8f70/1 .event anyedge, v0000020555fb89e0_0;
E_0000020555fa8f70 .event/or E_0000020555fa8f70/0, E_0000020555fa8f70/1;
S_0000020555f85aa0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000020555faf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000020555fe9d20 .array "DataMem", 0 1023, 31 0;
v0000020555fe98c0_0 .net "address", 31 0, v0000020555fea860_0;  alias, 1 drivers
v0000020555feac20_0 .net "clock", 0 0, L_0000020555fee0b0;  1 drivers
v0000020555fe9960_0 .net "data", 31 0, L_0000020555fed9b0;  alias, 1 drivers
v0000020555fe9dc0_0 .var/i "i", 31 0;
v0000020555feb300_0 .var "q", 31 0;
v0000020555feb080_0 .net "rden", 0 0, v0000020555fba060_0;  alias, 1 drivers
v0000020555feb120_0 .net "wren", 0 0, v0000020555fb9840_0;  alias, 1 drivers
E_0000020555fa8c70 .event posedge, v0000020555feac20_0;
S_0000020555f85c30 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000020555faf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000020555fa9030 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000020555fea2c0_0 .net "PCin", 31 0, L_00000205560704a0;  alias, 1 drivers
v0000020555fea360_0 .var "PCout", 31 0;
v0000020555fea5e0_0 .net "clk", 0 0, L_0000020555fed780;  alias, 1 drivers
v0000020555fea7c0_0 .net "rst", 0 0, v00000205560268f0_0;  alias, 1 drivers
    .scope S_0000020555f3f2d0;
T_0 ;
    %wait E_0000020555fa8f70;
    %load/vec4 v0000020555fe9b40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020555feb260_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020555fea0e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000020555feb3a0_0;
    %load/vec4 v0000020555fea180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000020555fea0e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000020555feb3a0_0;
    %load/vec4 v0000020555fea180_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000020555fea0e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000020555fea0e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000020555fea0e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000020555fea400_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000020555feb260_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020555f85c30;
T_1 ;
    %wait E_0000020555fa8830;
    %load/vec4 v0000020555fea7c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020555fea360_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020555fea2c0_0;
    %assign/vec4 v0000020555fea360_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020555f565b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020555fba560_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020555fba560_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020555fba560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %load/vec4 v0000020555fba560_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020555fba560_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fb9700, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000020555fc5e90;
T_3 ;
    %wait E_0000020555fa8ef0;
    %load/vec4 v0000020555fb8b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000020555fba4c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020555fb95c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020555fba240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020555fb9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020555fba1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020555fba060_0, 0;
    %assign/vec4 v0000020555fb9660_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000020555fba4c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000020555fb9fc0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000020555fb95c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020555fba240_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020555fb9840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020555fba1a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020555fba060_0, 0, 1;
    %store/vec4 v0000020555fb9660_0, 0, 1;
    %load/vec4 v0000020555fb8c60_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fba4c0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fb9660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fba240_0, 0;
    %load/vec4 v0000020555fb89e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fb95c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fb95c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fba240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fb9660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fb95c0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fba240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020555fb9660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fb95c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fba240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fb95c0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fba240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fb95c0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fba240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fb95c0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fba240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fb95c0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fba060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fba240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fb95c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fba1a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fb9840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020555fb95c0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020555fb9fc0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020555f56740;
T_4 ;
    %wait E_0000020555fa8830;
    %fork t_1, S_0000020555f029c0;
    %jmp t_0;
    .scope S_0000020555f029c0;
t_1 ;
    %load/vec4 v0000020555fe9640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020555fb8760_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020555fb8760_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020555fb8760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fe9a00, 0, 4;
    %load/vec4 v0000020555fb8760_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020555fb8760_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020555fe9aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020555fea900_0;
    %load/vec4 v0000020555fe96e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fe9a00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fe9a00, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000020555f56740;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020555f56740;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020555fea720_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000020555fea720_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000020555fea720_0;
    %ix/getv/s 4, v0000020555fea720_0;
    %load/vec4a v0000020555fe9a00, 4;
    %ix/getv/s 4, v0000020555fea720_0;
    %load/vec4a v0000020555fe9a00, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020555fea720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020555fea720_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000020555f55e00;
T_6 ;
    %wait E_0000020555fa8bb0;
    %load/vec4 v0000020555fe9780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020555fea860_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000020555fe9f00_0;
    %load/vec4 v0000020555feaea0_0;
    %add;
    %assign/vec4 v0000020555fea860_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000020555fe9f00_0;
    %load/vec4 v0000020555feaea0_0;
    %sub;
    %assign/vec4 v0000020555fea860_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000020555fe9f00_0;
    %load/vec4 v0000020555feaea0_0;
    %and;
    %assign/vec4 v0000020555fea860_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000020555fe9f00_0;
    %load/vec4 v0000020555feaea0_0;
    %or;
    %assign/vec4 v0000020555fea860_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000020555fe9f00_0;
    %load/vec4 v0000020555feaea0_0;
    %xor;
    %assign/vec4 v0000020555fea860_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000020555fe9f00_0;
    %load/vec4 v0000020555feaea0_0;
    %or;
    %inv;
    %assign/vec4 v0000020555fea860_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000020555fe9f00_0;
    %load/vec4 v0000020555feaea0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000020555fea860_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000020555feaea0_0;
    %load/vec4 v0000020555fe9f00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000020555fea860_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000020555fe9f00_0;
    %ix/getv 4, v0000020555feaea0_0;
    %shiftl 4;
    %assign/vec4 v0000020555fea860_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000020555fe9f00_0;
    %ix/getv 4, v0000020555feaea0_0;
    %shiftr 4;
    %assign/vec4 v0000020555fea860_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020555f85aa0;
T_7 ;
    %wait E_0000020555fa8c70;
    %load/vec4 v0000020555feb080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020555fe98c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020555fe9d20, 4;
    %assign/vec4 v0000020555feb300_0, 0;
T_7.0 ;
    %load/vec4 v0000020555feb120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020555fe9960_0;
    %ix/getv 3, v0000020555fe98c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fe9d20, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020555f85aa0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020555fe9dc0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000020555fe9dc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020555fe9dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020555fe9d20, 0, 4;
    %load/vec4 v0000020555fe9dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020555fe9dc0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000020555f85aa0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020555fe9dc0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000020555fe9dc0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000020555fe9dc0_0;
    %load/vec4a v0000020555fe9d20, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000020555fe9dc0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020555fe9dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020555fe9dc0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000020555faf4a0;
T_10 ;
    %wait E_0000020555fa8830;
    %load/vec4 v0000020556025db0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020556026710_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020556026710_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020556026710_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020555faf180;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020556026030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205560268f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000020555faf180;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000020556026030_0;
    %inv;
    %assign/vec4 v0000020556026030_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020555faf180;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205560268f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205560268f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000020556026210_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
